
LCD_TEST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006068  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005e4  08006178  08006178  00016178  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800675c  0800675c  0002007c  2**0
                  CONTENTS
  4 .ARM          00000000  0800675c  0800675c  0002007c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800675c  0800675c  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800675c  0800675c  0001675c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006760  08006760  00016760  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08006764  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000428  20000080  080067e0  00020080  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200004a8  080067e0  000204a8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011ec4  00000000  00000000  000200a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002dc5  00000000  00000000  00031f69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f78  00000000  00000000  00034d30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f90  00000000  00000000  00035ca8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019584  00000000  00000000  00036c38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000133fc  00000000  00000000  000501bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008bc46  00000000  00000000  000635b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ef1fe  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000447c  00000000  00000000  000ef254  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000080 	.word	0x20000080
 800012c:	00000000 	.word	0x00000000
 8000130:	08006160 	.word	0x08006160

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000084 	.word	0x20000084
 800014c:	08006160 	.word	0x08006160

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	; 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__aeabi_d2uiz>:
 8000910:	004a      	lsls	r2, r1, #1
 8000912:	d211      	bcs.n	8000938 <__aeabi_d2uiz+0x28>
 8000914:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000918:	d211      	bcs.n	800093e <__aeabi_d2uiz+0x2e>
 800091a:	d50d      	bpl.n	8000938 <__aeabi_d2uiz+0x28>
 800091c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000920:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000924:	d40e      	bmi.n	8000944 <__aeabi_d2uiz+0x34>
 8000926:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800092a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800092e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000932:	fa23 f002 	lsr.w	r0, r3, r2
 8000936:	4770      	bx	lr
 8000938:	f04f 0000 	mov.w	r0, #0
 800093c:	4770      	bx	lr
 800093e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000942:	d102      	bne.n	800094a <__aeabi_d2uiz+0x3a>
 8000944:	f04f 30ff 	mov.w	r0, #4294967295
 8000948:	4770      	bx	lr
 800094a:	f04f 0000 	mov.w	r0, #0
 800094e:	4770      	bx	lr

08000950 <admin_log>:
#include "ADMIN.h"

const char password[] = "070596";
#define MAX_INPUT 6

int admin_log(void) {
 8000950:	b580      	push	{r7, lr}
 8000952:	b086      	sub	sp, #24
 8000954:	af00      	add	r7, sp, #0
    char input[MAX_INPUT + 1] = {0};
 8000956:	2300      	movs	r3, #0
 8000958:	607b      	str	r3, [r7, #4]
 800095a:	f107 0308 	add.w	r3, r7, #8
 800095e:	2100      	movs	r1, #0
 8000960:	460a      	mov	r2, r1
 8000962:	801a      	strh	r2, [r3, #0]
 8000964:	460a      	mov	r2, r1
 8000966:	709a      	strb	r2, [r3, #2]
    int len = 0;
 8000968:	2300      	movs	r3, #0
 800096a:	617b      	str	r3, [r7, #20]
    int start_col = 5;
 800096c:	2305      	movs	r3, #5
 800096e:	60fb      	str	r3, [r7, #12]
    uint32_t last_tick = HAL_GetTick();
 8000970:	f002 fd1c 	bl	80033ac <HAL_GetTick>
 8000974:	6138      	str	r0, [r7, #16]

    lcd_clear();
 8000976:	f002 fc0f 	bl	8003198 <lcd_clear>
    lcd_gotoxy(1, 0);
 800097a:	2100      	movs	r1, #0
 800097c:	2001      	movs	r0, #1
 800097e:	f002 fb8b 	bl	8003098 <lcd_gotoxy>
    lcd_write_string("ENTER PASSWORD");
 8000982:	4845      	ldr	r0, [pc, #276]	; (8000a98 <admin_log+0x148>)
 8000984:	f002 fbb0 	bl	80030e8 <lcd_write_string>
    lcd_gotoxy(start_col, 1);
 8000988:	68fb      	ldr	r3, [r7, #12]
 800098a:	b2db      	uxtb	r3, r3
 800098c:	2101      	movs	r1, #1
 800098e:	4618      	mov	r0, r3
 8000990:	f002 fb82 	bl	8003098 <lcd_gotoxy>

    while (1) {
        // Timeout 10s: Nếu không nhập gì thì tự thoát
        if (HAL_GetTick() - last_tick > 10000) {
 8000994:	f002 fd0a 	bl	80033ac <HAL_GetTick>
 8000998:	4602      	mov	r2, r0
 800099a:	693b      	ldr	r3, [r7, #16]
 800099c:	1ad3      	subs	r3, r2, r3
 800099e:	f242 7210 	movw	r2, #10000	; 0x2710
 80009a2:	4293      	cmp	r3, r2
 80009a4:	d901      	bls.n	80009aa <admin_log+0x5a>
            return 0;
 80009a6:	2300      	movs	r3, #0
 80009a8:	e071      	b.n	8000a8e <admin_log+0x13e>
        }

        char c = Keypad_Scan();
 80009aa:	f001 fb99 	bl	80020e0 <Keypad_Scan>
 80009ae:	4603      	mov	r3, r0
 80009b0:	72fb      	strb	r3, [r7, #11]
        if (c == 0) {
 80009b2:	7afb      	ldrb	r3, [r7, #11]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d068      	beq.n	8000a8a <admin_log+0x13a>
            continue;
        }

        last_tick = HAL_GetTick(); // Reset timeout khi có phím nhấn
 80009b8:	f002 fcf8 	bl	80033ac <HAL_GetTick>
 80009bc:	6138      	str	r0, [r7, #16]

        if (c >= '0' && c <= '9') {
 80009be:	7afb      	ldrb	r3, [r7, #11]
 80009c0:	2b2f      	cmp	r3, #47	; 0x2f
 80009c2:	d935      	bls.n	8000a30 <admin_log+0xe0>
 80009c4:	7afb      	ldrb	r3, [r7, #11]
 80009c6:	2b39      	cmp	r3, #57	; 0x39
 80009c8:	d832      	bhi.n	8000a30 <admin_log+0xe0>
            if (len < MAX_INPUT) {
 80009ca:	697b      	ldr	r3, [r7, #20]
 80009cc:	2b05      	cmp	r3, #5
 80009ce:	dc57      	bgt.n	8000a80 <admin_log+0x130>
                input[len++] = c;
 80009d0:	697b      	ldr	r3, [r7, #20]
 80009d2:	1c5a      	adds	r2, r3, #1
 80009d4:	617a      	str	r2, [r7, #20]
 80009d6:	f107 0218 	add.w	r2, r7, #24
 80009da:	4413      	add	r3, r2
 80009dc:	7afa      	ldrb	r2, [r7, #11]
 80009de:	f803 2c14 	strb.w	r2, [r3, #-20]
                input[len]   = '\0';
 80009e2:	1d3a      	adds	r2, r7, #4
 80009e4:	697b      	ldr	r3, [r7, #20]
 80009e6:	4413      	add	r3, r2
 80009e8:	2200      	movs	r2, #0
 80009ea:	701a      	strb	r2, [r3, #0]
                lcd_write_char('*');
 80009ec:	202a      	movs	r0, #42	; 0x2a
 80009ee:	f002 fbab 	bl	8003148 <lcd_write_char>

                if (len == MAX_INPUT) {
 80009f2:	697b      	ldr	r3, [r7, #20]
 80009f4:	2b06      	cmp	r3, #6
 80009f6:	d143      	bne.n	8000a80 <admin_log+0x130>
                    HAL_Delay(200);
 80009f8:	20c8      	movs	r0, #200	; 0xc8
 80009fa:	f002 fce1 	bl	80033c0 <HAL_Delay>
                    if (strcmp(password, input) == 0) {
 80009fe:	1d3b      	adds	r3, r7, #4
 8000a00:	4619      	mov	r1, r3
 8000a02:	4826      	ldr	r0, [pc, #152]	; (8000a9c <admin_log+0x14c>)
 8000a04:	f7ff fba4 	bl	8000150 <strcmp>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d101      	bne.n	8000a12 <admin_log+0xc2>
                        return 1; // Đúng mật khẩu
 8000a0e:	2301      	movs	r3, #1
 8000a10:	e03d      	b.n	8000a8e <admin_log+0x13e>
                    }
                    else {
                        lcd_clear();
 8000a12:	f002 fbc1 	bl	8003198 <lcd_clear>
                        lcd_gotoxy(3, 0);
 8000a16:	2100      	movs	r1, #0
 8000a18:	2003      	movs	r0, #3
 8000a1a:	f002 fb3d 	bl	8003098 <lcd_gotoxy>
                        lcd_write_string("WRONG PASS!");
 8000a1e:	4820      	ldr	r0, [pc, #128]	; (8000aa0 <admin_log+0x150>)
 8000a20:	f002 fb62 	bl	80030e8 <lcd_write_string>
                        HAL_Delay(1000);
 8000a24:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a28:	f002 fcca 	bl	80033c0 <HAL_Delay>
                        return 0; // Sai mật khẩu
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	e02e      	b.n	8000a8e <admin_log+0x13e>
                    }
                }
            }
        }
        else if (c == '*') { // Phím xóa (Backspace)
 8000a30:	7afb      	ldrb	r3, [r7, #11]
 8000a32:	2b2a      	cmp	r3, #42	; 0x2a
 8000a34:	d125      	bne.n	8000a82 <admin_log+0x132>
            if (len > 0) {
 8000a36:	697b      	ldr	r3, [r7, #20]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	dd1f      	ble.n	8000a7c <admin_log+0x12c>
                len--;
 8000a3c:	697b      	ldr	r3, [r7, #20]
 8000a3e:	3b01      	subs	r3, #1
 8000a40:	617b      	str	r3, [r7, #20]
                input[len] = '\0';
 8000a42:	1d3a      	adds	r2, r7, #4
 8000a44:	697b      	ldr	r3, [r7, #20]
 8000a46:	4413      	add	r3, r2
 8000a48:	2200      	movs	r2, #0
 8000a4a:	701a      	strb	r2, [r3, #0]
                lcd_gotoxy(start_col + len, 1);
 8000a4c:	68fb      	ldr	r3, [r7, #12]
 8000a4e:	b2da      	uxtb	r2, r3
 8000a50:	697b      	ldr	r3, [r7, #20]
 8000a52:	b2db      	uxtb	r3, r3
 8000a54:	4413      	add	r3, r2
 8000a56:	b2db      	uxtb	r3, r3
 8000a58:	2101      	movs	r1, #1
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	f002 fb1c 	bl	8003098 <lcd_gotoxy>
                lcd_write_char(' ');
 8000a60:	2020      	movs	r0, #32
 8000a62:	f002 fb71 	bl	8003148 <lcd_write_char>
                lcd_gotoxy(start_col + len, 1);
 8000a66:	68fb      	ldr	r3, [r7, #12]
 8000a68:	b2da      	uxtb	r2, r3
 8000a6a:	697b      	ldr	r3, [r7, #20]
 8000a6c:	b2db      	uxtb	r3, r3
 8000a6e:	4413      	add	r3, r2
 8000a70:	b2db      	uxtb	r3, r3
 8000a72:	2101      	movs	r1, #1
 8000a74:	4618      	mov	r0, r3
 8000a76:	f002 fb0f 	bl	8003098 <lcd_gotoxy>
 8000a7a:	e002      	b.n	8000a82 <admin_log+0x132>
            } else {
                return 0; // Nhấn * khi trống để thoát nhanh
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	e006      	b.n	8000a8e <admin_log+0x13e>
            if (len < MAX_INPUT) {
 8000a80:	bf00      	nop
            }
        }

        HAL_Delay(100); // Chống dội phím
 8000a82:	2064      	movs	r0, #100	; 0x64
 8000a84:	f002 fc9c 	bl	80033c0 <HAL_Delay>
 8000a88:	e784      	b.n	8000994 <admin_log+0x44>
            continue;
 8000a8a:	bf00      	nop
    while (1) {
 8000a8c:	e782      	b.n	8000994 <admin_log+0x44>
    }
}
 8000a8e:	4618      	mov	r0, r3
 8000a90:	3718      	adds	r7, #24
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	08006178 	.word	0x08006178
 8000a9c:	080066d4 	.word	0x080066d4
 8000aa0:	08006188 	.word	0x08006188

08000aa4 <is_valid_money>:
static uint32_t detection_start_time = 0;

void lcd_center_text(int row, char *str);

/* ----- Hàm kiểm tra tiền hợp lệ ----- */
int is_valid_money(uint32_t amount) {
 8000aa4:	b480      	push	{r7}
 8000aa6:	b083      	sub	sp, #12
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
    switch(amount) {
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	4a1e      	ldr	r2, [pc, #120]	; (8000b28 <is_valid_money+0x84>)
 8000ab0:	4293      	cmp	r3, r2
 8000ab2:	d031      	beq.n	8000b18 <is_valid_money+0x74>
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	4a1c      	ldr	r2, [pc, #112]	; (8000b28 <is_valid_money+0x84>)
 8000ab8:	4293      	cmp	r3, r2
 8000aba:	d82f      	bhi.n	8000b1c <is_valid_money+0x78>
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	4a1b      	ldr	r2, [pc, #108]	; (8000b2c <is_valid_money+0x88>)
 8000ac0:	4293      	cmp	r3, r2
 8000ac2:	d029      	beq.n	8000b18 <is_valid_money+0x74>
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	4a19      	ldr	r2, [pc, #100]	; (8000b2c <is_valid_money+0x88>)
 8000ac8:	4293      	cmp	r3, r2
 8000aca:	d827      	bhi.n	8000b1c <is_valid_money+0x78>
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	4a18      	ldr	r2, [pc, #96]	; (8000b30 <is_valid_money+0x8c>)
 8000ad0:	4293      	cmp	r3, r2
 8000ad2:	d021      	beq.n	8000b18 <is_valid_money+0x74>
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	4a16      	ldr	r2, [pc, #88]	; (8000b30 <is_valid_money+0x8c>)
 8000ad8:	4293      	cmp	r3, r2
 8000ada:	d81f      	bhi.n	8000b1c <is_valid_money+0x78>
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	f24c 3250 	movw	r2, #50000	; 0xc350
 8000ae2:	4293      	cmp	r3, r2
 8000ae4:	d018      	beq.n	8000b18 <is_valid_money+0x74>
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	f24c 3250 	movw	r2, #50000	; 0xc350
 8000aec:	4293      	cmp	r3, r2
 8000aee:	d815      	bhi.n	8000b1c <is_valid_money+0x78>
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	f644 6220 	movw	r2, #20000	; 0x4e20
 8000af6:	4293      	cmp	r3, r2
 8000af8:	d00e      	beq.n	8000b18 <is_valid_money+0x74>
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	f644 6220 	movw	r2, #20000	; 0x4e20
 8000b00:	4293      	cmp	r3, r2
 8000b02:	d80b      	bhi.n	8000b1c <is_valid_money+0x78>
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	f241 3288 	movw	r2, #5000	; 0x1388
 8000b0a:	4293      	cmp	r3, r2
 8000b0c:	d004      	beq.n	8000b18 <is_valid_money+0x74>
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	f242 7210 	movw	r2, #10000	; 0x2710
 8000b14:	4293      	cmp	r3, r2
 8000b16:	d101      	bne.n	8000b1c <is_valid_money+0x78>
        case 20000:
        case 50000:
        case 100000:
        case 200000:
        case 500000:
            return 1;
 8000b18:	2301      	movs	r3, #1
 8000b1a:	e000      	b.n	8000b1e <is_valid_money+0x7a>
        default:
            return 0;
 8000b1c:	2300      	movs	r3, #0
    }
}
 8000b1e:	4618      	mov	r0, r3
 8000b20:	370c      	adds	r7, #12
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bc80      	pop	{r7}
 8000b26:	4770      	bx	lr
 8000b28:	0007a120 	.word	0x0007a120
 8000b2c:	00030d40 	.word	0x00030d40
 8000b30:	000186a0 	.word	0x000186a0

08000b34 <display_current_skin>:

/* ----- Các hàm hỗ trợ in ra màn hình LCD ----- */
void display_current_skin(uint8_t id) {
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b08c      	sub	sp, #48	; 0x30
 8000b38:	af02      	add	r7, sp, #8
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	71fb      	strb	r3, [r7, #7]
	Skin* skin = getSkinByID(id);
 8000b3e:	79fb      	ldrb	r3, [r7, #7]
 8000b40:	4618      	mov	r0, r3
 8000b42:	f002 f87d 	bl	8002c40 <getSkinByID>
 8000b46:	6278      	str	r0, [r7, #36]	; 0x24
	if (skin == NULL) return;
 8000b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d027      	beq.n	8000b9e <display_current_skin+0x6a>
	char buffer[22];

	lcd_gotoxy(0, 0);
 8000b4e:	2100      	movs	r1, #0
 8000b50:	2000      	movs	r0, #0
 8000b52:	f002 faa1 	bl	8003098 <lcd_gotoxy>
	snprintf(buffer, sizeof(buffer), "%d. %-12s", skin->id, skin->skinName);
 8000b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b58:	781b      	ldrb	r3, [r3, #0]
 8000b5a:	461a      	mov	r2, r3
 8000b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b5e:	3301      	adds	r3, #1
 8000b60:	f107 000c 	add.w	r0, r7, #12
 8000b64:	9300      	str	r3, [sp, #0]
 8000b66:	4613      	mov	r3, r2
 8000b68:	4a0f      	ldr	r2, [pc, #60]	; (8000ba8 <display_current_skin+0x74>)
 8000b6a:	2116      	movs	r1, #22
 8000b6c:	f004 fe98 	bl	80058a0 <sniprintf>
	lcd_write_string(buffer);
 8000b70:	f107 030c 	add.w	r3, r7, #12
 8000b74:	4618      	mov	r0, r3
 8000b76:	f002 fab7 	bl	80030e8 <lcd_write_string>

	lcd_gotoxy(0, 1);
 8000b7a:	2101      	movs	r1, #1
 8000b7c:	2000      	movs	r0, #0
 8000b7e:	f002 fa8b 	bl	8003098 <lcd_gotoxy>
	snprintf(buffer, sizeof(buffer), "%-16s", skin->playerName);
 8000b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b84:	3311      	adds	r3, #17
 8000b86:	f107 000c 	add.w	r0, r7, #12
 8000b8a:	4a08      	ldr	r2, [pc, #32]	; (8000bac <display_current_skin+0x78>)
 8000b8c:	2116      	movs	r1, #22
 8000b8e:	f004 fe87 	bl	80058a0 <sniprintf>
	lcd_write_string(buffer);
 8000b92:	f107 030c 	add.w	r3, r7, #12
 8000b96:	4618      	mov	r0, r3
 8000b98:	f002 faa6 	bl	80030e8 <lcd_write_string>
 8000b9c:	e000      	b.n	8000ba0 <display_current_skin+0x6c>
	if (skin == NULL) return;
 8000b9e:	bf00      	nop
}
 8000ba0:	3728      	adds	r7, #40	; 0x28
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bd80      	pop	{r7, pc}
 8000ba6:	bf00      	nop
 8000ba8:	08006194 	.word	0x08006194
 8000bac:	080061a0 	.word	0x080061a0

08000bb0 <display_skin_detail>:

void display_skin_detail(uint8_t id) {
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b08a      	sub	sp, #40	; 0x28
 8000bb4:	af02      	add	r7, sp, #8
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	71fb      	strb	r3, [r7, #7]
	Skin* skin = getSkinByID(id);
 8000bba:	79fb      	ldrb	r3, [r7, #7]
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f002 f83f 	bl	8002c40 <getSkinByID>
 8000bc2:	61f8      	str	r0, [r7, #28]
	if (skin == NULL) return;
 8000bc4:	69fb      	ldr	r3, [r7, #28]
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d026      	beq.n	8000c18 <display_skin_detail+0x68>
	char buffer[17];

	lcd_gotoxy(0, 0);
 8000bca:	2100      	movs	r1, #0
 8000bcc:	2000      	movs	r0, #0
 8000bce:	f002 fa63 	bl	8003098 <lcd_gotoxy>
	snprintf(buffer, sizeof(buffer), "Available: %-5lu", (unsigned long)skin->quantity);
 8000bd2:	69fb      	ldr	r3, [r7, #28]
 8000bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000bd6:	f107 0008 	add.w	r0, r7, #8
 8000bda:	4a11      	ldr	r2, [pc, #68]	; (8000c20 <display_skin_detail+0x70>)
 8000bdc:	2111      	movs	r1, #17
 8000bde:	f004 fe5f 	bl	80058a0 <sniprintf>
	lcd_write_string(buffer);
 8000be2:	f107 0308 	add.w	r3, r7, #8
 8000be6:	4618      	mov	r0, r3
 8000be8:	f002 fa7e 	bl	80030e8 <lcd_write_string>

	lcd_gotoxy(0, 1);
 8000bec:	2101      	movs	r1, #1
 8000bee:	2000      	movs	r0, #0
 8000bf0:	f002 fa52 	bl	8003098 <lcd_gotoxy>
	snprintf(buffer, sizeof(buffer), "Price: %lu #%-3d", (unsigned long)skin->price, skin->id);
 8000bf4:	69fb      	ldr	r3, [r7, #28]
 8000bf6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000bf8:	69fb      	ldr	r3, [r7, #28]
 8000bfa:	781b      	ldrb	r3, [r3, #0]
 8000bfc:	f107 0008 	add.w	r0, r7, #8
 8000c00:	9300      	str	r3, [sp, #0]
 8000c02:	4613      	mov	r3, r2
 8000c04:	4a07      	ldr	r2, [pc, #28]	; (8000c24 <display_skin_detail+0x74>)
 8000c06:	2111      	movs	r1, #17
 8000c08:	f004 fe4a 	bl	80058a0 <sniprintf>
	lcd_write_string(buffer);
 8000c0c:	f107 0308 	add.w	r3, r7, #8
 8000c10:	4618      	mov	r0, r3
 8000c12:	f002 fa69 	bl	80030e8 <lcd_write_string>
 8000c16:	e000      	b.n	8000c1a <display_skin_detail+0x6a>
	if (skin == NULL) return;
 8000c18:	bf00      	nop
}
 8000c1a:	3720      	adds	r7, #32
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bd80      	pop	{r7, pc}
 8000c20:	080061a8 	.word	0x080061a8
 8000c24:	080061bc 	.word	0x080061bc

08000c28 <display_quantity_screen>:

void display_quantity_screen() {
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b084      	sub	sp, #16
 8000c2c:	af00      	add	r7, sp, #0
	if (input_quantity >= 0) {
		char str[16];
		sprintf(str, "%-5lu", input_quantity);
 8000c2e:	4b09      	ldr	r3, [pc, #36]	; (8000c54 <display_quantity_screen+0x2c>)
 8000c30:	681a      	ldr	r2, [r3, #0]
 8000c32:	463b      	mov	r3, r7
 8000c34:	4908      	ldr	r1, [pc, #32]	; (8000c58 <display_quantity_screen+0x30>)
 8000c36:	4618      	mov	r0, r3
 8000c38:	f004 fe66 	bl	8005908 <siprintf>
		lcd_gotoxy(10, 1); ///* Viết tiếp sau chuỗi "(1 TO 9):"*///
 8000c3c:	2101      	movs	r1, #1
 8000c3e:	200a      	movs	r0, #10
 8000c40:	f002 fa2a 	bl	8003098 <lcd_gotoxy>
		lcd_write_string(str);
 8000c44:	463b      	mov	r3, r7
 8000c46:	4618      	mov	r0, r3
 8000c48:	f002 fa4e 	bl	80030e8 <lcd_write_string>
	}
}
 8000c4c:	bf00      	nop
 8000c4e:	3710      	adds	r7, #16
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	2000009c 	.word	0x2000009c
 8000c58:	080061d0 	.word	0x080061d0

08000c5c <display_adjust_quantity_and_price>:

void display_adjust_quantity_and_price(uint8_t id, uint8_t line) {
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b088      	sub	sp, #32
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	4603      	mov	r3, r0
 8000c64:	460a      	mov	r2, r1
 8000c66:	71fb      	strb	r3, [r7, #7]
 8000c68:	4613      	mov	r3, r2
 8000c6a:	71bb      	strb	r3, [r7, #6]
	Skin* skin = getSkinByID(id);
 8000c6c:	79fb      	ldrb	r3, [r7, #7]
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f001 ffe6 	bl	8002c40 <getSkinByID>
 8000c74:	61f8      	str	r0, [r7, #28]
	if (skin == NULL) return;
 8000c76:	69fb      	ldr	r3, [r7, #28]
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d03a      	beq.n	8000cf2 <display_adjust_quantity_and_price+0x96>
	char buffer[17];

	lcd_gotoxy(0, 0);
 8000c7c:	2100      	movs	r1, #0
 8000c7e:	2000      	movs	r0, #0
 8000c80:	f002 fa0a 	bl	8003098 <lcd_gotoxy>
	if (line == 0) {
 8000c84:	79bb      	ldrb	r3, [r7, #6]
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d108      	bne.n	8000c9c <display_adjust_quantity_and_price+0x40>
		snprintf(buffer, 17, ">>>Avail: %-6lu", (unsigned long)skin->quantity);
 8000c8a:	69fb      	ldr	r3, [r7, #28]
 8000c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c8e:	f107 0008 	add.w	r0, r7, #8
 8000c92:	4a1a      	ldr	r2, [pc, #104]	; (8000cfc <display_adjust_quantity_and_price+0xa0>)
 8000c94:	2111      	movs	r1, #17
 8000c96:	f004 fe03 	bl	80058a0 <sniprintf>
 8000c9a:	e007      	b.n	8000cac <display_adjust_quantity_and_price+0x50>
	}
	else {
		snprintf(buffer, 17, "Avail: %-9lu", (unsigned long)skin->quantity);
 8000c9c:	69fb      	ldr	r3, [r7, #28]
 8000c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ca0:	f107 0008 	add.w	r0, r7, #8
 8000ca4:	4a16      	ldr	r2, [pc, #88]	; (8000d00 <display_adjust_quantity_and_price+0xa4>)
 8000ca6:	2111      	movs	r1, #17
 8000ca8:	f004 fdfa 	bl	80058a0 <sniprintf>
	}
	lcd_write_string(buffer);
 8000cac:	f107 0308 	add.w	r3, r7, #8
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	f002 fa19 	bl	80030e8 <lcd_write_string>

	lcd_gotoxy(0, 1);
 8000cb6:	2101      	movs	r1, #1
 8000cb8:	2000      	movs	r0, #0
 8000cba:	f002 f9ed 	bl	8003098 <lcd_gotoxy>
	if (line == 1) {
 8000cbe:	79bb      	ldrb	r3, [r7, #6]
 8000cc0:	2b01      	cmp	r3, #1
 8000cc2:	d108      	bne.n	8000cd6 <display_adjust_quantity_and_price+0x7a>
		snprintf(buffer, 17, ">>>Price: %-6lu", (unsigned long)skin->price);
 8000cc4:	69fb      	ldr	r3, [r7, #28]
 8000cc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cc8:	f107 0008 	add.w	r0, r7, #8
 8000ccc:	4a0d      	ldr	r2, [pc, #52]	; (8000d04 <display_adjust_quantity_and_price+0xa8>)
 8000cce:	2111      	movs	r1, #17
 8000cd0:	f004 fde6 	bl	80058a0 <sniprintf>
 8000cd4:	e007      	b.n	8000ce6 <display_adjust_quantity_and_price+0x8a>
	}
	else {
		snprintf(buffer, 17, "Price: %-9lu", (unsigned long)skin->price);
 8000cd6:	69fb      	ldr	r3, [r7, #28]
 8000cd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cda:	f107 0008 	add.w	r0, r7, #8
 8000cde:	4a0a      	ldr	r2, [pc, #40]	; (8000d08 <display_adjust_quantity_and_price+0xac>)
 8000ce0:	2111      	movs	r1, #17
 8000ce2:	f004 fddd 	bl	80058a0 <sniprintf>
	}
	lcd_write_string(buffer);
 8000ce6:	f107 0308 	add.w	r3, r7, #8
 8000cea:	4618      	mov	r0, r3
 8000cec:	f002 f9fc 	bl	80030e8 <lcd_write_string>
 8000cf0:	e000      	b.n	8000cf4 <display_adjust_quantity_and_price+0x98>
	if (skin == NULL) return;
 8000cf2:	bf00      	nop
}
 8000cf4:	3720      	adds	r7, #32
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	080061d8 	.word	0x080061d8
 8000d00:	080061e8 	.word	0x080061e8
 8000d04:	080061f8 	.word	0x080061f8
 8000d08:	08006208 	.word	0x08006208

08000d0c <display_payment_input>:

void display_payment_input() {
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b090      	sub	sp, #64	; 0x40
 8000d10:	af00      	add	r7, sp, #0
    char money_str[17];
    if (money_inserted_current == 0) {
 8000d12:	4b26      	ldr	r3, [pc, #152]	; (8000dac <display_payment_input+0xa0>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d107      	bne.n	8000d2a <display_payment_input+0x1e>
    	snprintf(money_str, 17, "       0        ");
 8000d1a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d1e:	4a24      	ldr	r2, [pc, #144]	; (8000db0 <display_payment_input+0xa4>)
 8000d20:	2111      	movs	r1, #17
 8000d22:	4618      	mov	r0, r3
 8000d24:	f004 fdbc 	bl	80058a0 <sniprintf>
 8000d28:	e007      	b.n	8000d3a <display_payment_input+0x2e>
    }
    else {
    	snprintf(money_str, 17, "%-16lu", money_inserted_current);
 8000d2a:	4b20      	ldr	r3, [pc, #128]	; (8000dac <display_payment_input+0xa0>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8000d32:	4a20      	ldr	r2, [pc, #128]	; (8000db4 <display_payment_input+0xa8>)
 8000d34:	2111      	movs	r1, #17
 8000d36:	f004 fdb3 	bl	80058a0 <sniprintf>
    }

    lcd_gotoxy(0, 1);
 8000d3a:	2101      	movs	r1, #1
 8000d3c:	2000      	movs	r0, #0
 8000d3e:	f002 f9ab 	bl	8003098 <lcd_gotoxy>
    char final_str[17];
    memset(final_str, ' ', 16);
 8000d42:	f107 0310 	add.w	r3, r7, #16
 8000d46:	2210      	movs	r2, #16
 8000d48:	2120      	movs	r1, #32
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f004 fda0 	bl	8005890 <memset>
    final_str[16] = '\0';
 8000d50:	2300      	movs	r3, #0
 8000d52:	f887 3020 	strb.w	r3, [r7, #32]

    // Chèn số tiền vào giữa chuỗi trống
    char num_str[16];
    sprintf(num_str, "%lu", money_inserted_current);
 8000d56:	4b15      	ldr	r3, [pc, #84]	; (8000dac <display_payment_input+0xa0>)
 8000d58:	681a      	ldr	r2, [r3, #0]
 8000d5a:	463b      	mov	r3, r7
 8000d5c:	4916      	ldr	r1, [pc, #88]	; (8000db8 <display_payment_input+0xac>)
 8000d5e:	4618      	mov	r0, r3
 8000d60:	f004 fdd2 	bl	8005908 <siprintf>
    int len = strlen(num_str);
 8000d64:	463b      	mov	r3, r7
 8000d66:	4618      	mov	r0, r3
 8000d68:	f7ff f9fc 	bl	8000164 <strlen>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	63bb      	str	r3, [r7, #56]	; 0x38
    int padding = 0;
 8000d70:	2300      	movs	r3, #0
 8000d72:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (len < 16) {
 8000d74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000d76:	2b0f      	cmp	r3, #15
 8000d78:	dc06      	bgt.n	8000d88 <display_payment_input+0x7c>
    	padding = (16 - len) / 2;
 8000d7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000d7c:	f1c3 0310 	rsb	r3, r3, #16
 8000d80:	0fda      	lsrs	r2, r3, #31
 8000d82:	4413      	add	r3, r2
 8000d84:	105b      	asrs	r3, r3, #1
 8000d86:	63fb      	str	r3, [r7, #60]	; 0x3c
    }
    memcpy(final_str + padding, num_str, len);
 8000d88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000d8a:	f107 0210 	add.w	r2, r7, #16
 8000d8e:	4413      	add	r3, r2
 8000d90:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000d92:	4639      	mov	r1, r7
 8000d94:	4618      	mov	r0, r3
 8000d96:	f004 fd6d 	bl	8005874 <memcpy>
    lcd_write_string(final_str);
 8000d9a:	f107 0310 	add.w	r3, r7, #16
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f002 f9a2 	bl	80030e8 <lcd_write_string>
}
 8000da4:	bf00      	nop
 8000da6:	3740      	adds	r7, #64	; 0x40
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	200000a8 	.word	0x200000a8
 8000db0:	08006218 	.word	0x08006218
 8000db4:	0800622c 	.word	0x0800622c
 8000db8:	08006234 	.word	0x08006234

08000dbc <fsm_init>:

/* ----- Hàm khởi tạo hệ thống ----- */
void fsm_init(void) {
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0
	status = INIT;
 8000dc0:	4b08      	ldr	r3, [pc, #32]	; (8000de4 <fsm_init+0x28>)
 8000dc2:	2201      	movs	r2, #1
 8000dc4:	601a      	str	r2, [r3, #0]
	setInitTimer(1000);
 8000dc6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000dca:	f001 ffcf 	bl	8002d6c <setInitTimer>
	init();
 8000dce:	f001 fe15 	bl	80029fc <init>
	Keypad_LED_Init();
 8000dd2:	f001 f925 	bl	8002020 <Keypad_LED_Init>
	HAL_Delay(2000);
 8000dd6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000dda:	f002 faf1 	bl	80033c0 <HAL_Delay>
}
 8000dde:	bf00      	nop
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	bf00      	nop
 8000de4:	20000000 	.word	0x20000000

08000de8 <fsm_vm_run>:

void fsm_vm_run(void) {
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b0a2      	sub	sp, #136	; 0x88
 8000dec:	af00      	add	r7, sp, #0
	switch (status) {
 8000dee:	4bbd      	ldr	r3, [pc, #756]	; (80010e4 <fsm_vm_run+0x2fc>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	3b01      	subs	r3, #1
 8000df4:	2b12      	cmp	r3, #18
 8000df6:	f200 876e 	bhi.w	8001cd6 <fsm_vm_run+0xeee>
 8000dfa:	a201      	add	r2, pc, #4	; (adr r2, 8000e00 <fsm_vm_run+0x18>)
 8000dfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e00:	08000e4d 	.word	0x08000e4d
 8000e04:	08000e79 	.word	0x08000e79
 8000e08:	08000f1b 	.word	0x08000f1b
 8000e0c:	08000f4b 	.word	0x08000f4b
 8000e10:	08001053 	.word	0x08001053
 8000e14:	080011e1 	.word	0x080011e1
 8000e18:	08001189 	.word	0x08001189
 8000e1c:	0800147d 	.word	0x0800147d
 8000e20:	080014c3 	.word	0x080014c3
 8000e24:	080014db 	.word	0x080014db
 8000e28:	0800150b 	.word	0x0800150b
 8000e2c:	080017a9 	.word	0x080017a9
 8000e30:	080017d9 	.word	0x080017d9
 8000e34:	08001839 	.word	0x08001839
 8000e38:	0800189f 	.word	0x0800189f
 8000e3c:	080018cd 	.word	0x080018cd
 8000e40:	080019d1 	.word	0x080019d1
 8000e44:	080019fb 	.word	0x080019fb
 8000e48:	08001c23 	.word	0x08001c23
		case INIT:
			/* CHẾ ĐỘ KHỞI TẠO
			 * - Chờ timer và chuyển sang đợi cảm biến
			 */
			if (init_timer_flag == 1) {
 8000e4c:	4ba6      	ldr	r3, [pc, #664]	; (80010e8 <fsm_vm_run+0x300>)
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	2b01      	cmp	r3, #1
 8000e52:	f040 8742 	bne.w	8001cda <fsm_vm_run+0xef2>
				status = WAIT_SENSOR;
 8000e56:	4ba3      	ldr	r3, [pc, #652]	; (80010e4 <fsm_vm_run+0x2fc>)
 8000e58:	2202      	movs	r2, #2
 8000e5a:	601a      	str	r2, [r3, #0]
				ledOFF();
 8000e5c:	f002 f85e 	bl	8002f1c <ledOFF>
				lcd_clear();
 8000e60:	f002 f99a 	bl	8003198 <lcd_clear>
				detection_start_time = 0;
 8000e64:	4ba1      	ldr	r3, [pc, #644]	; (80010ec <fsm_vm_run+0x304>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	601a      	str	r2, [r3, #0]
				sensor_tick_last = HAL_GetTick();
 8000e6a:	f002 fa9f 	bl	80033ac <HAL_GetTick>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	4a9f      	ldr	r2, [pc, #636]	; (80010f0 <fsm_vm_run+0x308>)
 8000e72:	6013      	str	r3, [r2, #0]
			}
			break;
 8000e74:	f000 bf31 	b.w	8001cda <fsm_vm_run+0xef2>
			/* CHẾ ĐỘ CHỜ CẢM BIẾN:
			 * - Quét cảm biến khoảng cách.
			 * - Nếu phát hiện vật thể trong phạm vi nhỏ hơn 20cm trong 3s liên tục
			 * -> chuyển sang màn hình chào
			 */
			Sensor_Trigger();
 8000e78:	f001 fba4 	bl	80025c4 <Sensor_Trigger>
			HAL_Delay(50);
 8000e7c:	2032      	movs	r0, #50	; 0x32
 8000e7e:	f002 fa9f 	bl	80033c0 <HAL_Delay>
			sensor_tick_last = HAL_GetTick();
 8000e82:	f002 fa93 	bl	80033ac <HAL_GetTick>
 8000e86:	4603      	mov	r3, r0
 8000e88:	4a99      	ldr	r2, [pc, #612]	; (80010f0 <fsm_vm_run+0x308>)
 8000e8a:	6013      	str	r3, [r2, #0]
			//HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, RESET);

			if (Distance > 0 && Distance <= 20) {
 8000e8c:	4b99      	ldr	r3, [pc, #612]	; (80010f4 <fsm_vm_run+0x30c>)
 8000e8e:	881b      	ldrh	r3, [r3, #0]
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d034      	beq.n	8000efe <fsm_vm_run+0x116>
 8000e94:	4b97      	ldr	r3, [pc, #604]	; (80010f4 <fsm_vm_run+0x30c>)
 8000e96:	881b      	ldrh	r3, [r3, #0]
 8000e98:	2b14      	cmp	r3, #20
 8000e9a:	d830      	bhi.n	8000efe <fsm_vm_run+0x116>
				// A. Nếu vật nằm trong vùng quan sát

				if (detection_start_time == 0) {
 8000e9c:	4b93      	ldr	r3, [pc, #588]	; (80010ec <fsm_vm_run+0x304>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d105      	bne.n	8000eb0 <fsm_vm_run+0xc8>
					// Nếu đây là lần đầu tiên phát hiện -> Ghi lại thời điểm bắt đầu
					detection_start_time = HAL_GetTick();
 8000ea4:	f002 fa82 	bl	80033ac <HAL_GetTick>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	4a90      	ldr	r2, [pc, #576]	; (80010ec <fsm_vm_run+0x304>)
 8000eac:	6013      	str	r3, [r2, #0]
				if (detection_start_time == 0) {
 8000eae:	e031      	b.n	8000f14 <fsm_vm_run+0x12c>
				}
				else {
					// Nếu đã phát hiện từ trước -> Kiểm tra xem đã đủ 3000ms chưa
					if (HAL_GetTick() - detection_start_time >= 3000) {
 8000eb0:	f002 fa7c 	bl	80033ac <HAL_GetTick>
 8000eb4:	4602      	mov	r2, r0
 8000eb6:	4b8d      	ldr	r3, [pc, #564]	; (80010ec <fsm_vm_run+0x304>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	1ad3      	subs	r3, r2, r3
 8000ebc:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8000ec0:	4293      	cmp	r3, r2
 8000ec2:	d927      	bls.n	8000f14 <fsm_vm_run+0x12c>
						// --- ĐÃ ĐỦ 3 GIÂY LIÊN TỤC ---

						HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, RESET); // Bật đèn
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000eca:	488b      	ldr	r0, [pc, #556]	; (80010f8 <fsm_vm_run+0x310>)
 8000ecc:	f003 f801 	bl	8003ed2 <HAL_GPIO_WritePin>

						status = WELCOME_SECTION; // Chuyển trạng thái FSM
 8000ed0:	4b84      	ldr	r3, [pc, #528]	; (80010e4 <fsm_vm_run+0x2fc>)
 8000ed2:	2203      	movs	r2, #3
 8000ed4:	601a      	str	r2, [r3, #0]
						ledON();
 8000ed6:	f002 f833 	bl	8002f40 <ledON>

						lcd_clear();
 8000eda:	f002 f95d 	bl	8003198 <lcd_clear>
						lcd_center_text(0, "WELCOME TO");
 8000ede:	4987      	ldr	r1, [pc, #540]	; (80010fc <fsm_vm_run+0x314>)
 8000ee0:	2000      	movs	r0, #0
 8000ee2:	f002 f9bf 	bl	8003264 <lcd_center_text>
						lcd_center_text(1, "DEMON KING STORE");
 8000ee6:	4986      	ldr	r1, [pc, #536]	; (8001100 <fsm_vm_run+0x318>)
 8000ee8:	2001      	movs	r0, #1
 8000eea:	f002 f9bb 	bl	8003264 <lcd_center_text>

						setWelcomeTimer(3000);
 8000eee:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000ef2:	f001 ff4f 	bl	8002d94 <setWelcomeTimer>
						detection_start_time = 0;
 8000ef6:	4b7d      	ldr	r3, [pc, #500]	; (80010ec <fsm_vm_run+0x304>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	601a      	str	r2, [r3, #0]
				if (detection_start_time == 0) {
 8000efc:	e00a      	b.n	8000f14 <fsm_vm_run+0x12c>
				}
			}
			else {
				// B. Nếu vật đi ra ngoài (> 20cm) hoặc nhiễu (0)

				detection_start_time = 0; // RESET bộ đếm thời gian về 0 ngay lập tức
 8000efe:	4b7b      	ldr	r3, [pc, #492]	; (80010ec <fsm_vm_run+0x304>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	601a      	str	r2, [r3, #0]

				// Tắt đèn hoặc xóa chữ (nếu cần thiết để hệ thống quay về chế độ chờ
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, SET); // Tắt đèn
 8000f04:	2201      	movs	r2, #1
 8000f06:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f0a:	487b      	ldr	r0, [pc, #492]	; (80010f8 <fsm_vm_run+0x310>)
 8000f0c:	f002 ffe1 	bl	8003ed2 <HAL_GPIO_WritePin>
			}
			break;
 8000f10:	f000 bf08 	b.w	8001d24 <fsm_vm_run+0xf3c>
				if (detection_start_time == 0) {
 8000f14:	bf00      	nop
			break;
 8000f16:	f000 bf05 	b.w	8001d24 <fsm_vm_run+0xf3c>
		case WELCOME_SECTION:
			/* CHẾ ĐỘ MÀN HÌNH CHÀO
			 * Hiển thị màn hình chào trong vòng 3s rồi tự chuyển sang chọn sản phẩm
			 */
			if (welcome_timer_flag == 1) {
 8000f1a:	4b7a      	ldr	r3, [pc, #488]	; (8001104 <fsm_vm_run+0x31c>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	2b01      	cmp	r3, #1
 8000f20:	f040 86dd 	bne.w	8001cde <fsm_vm_run+0xef6>
				status = CHOOSING_SKIN;
 8000f24:	4b6f      	ldr	r3, [pc, #444]	; (80010e4 <fsm_vm_run+0x2fc>)
 8000f26:	2204      	movs	r2, #4
 8000f28:	601a      	str	r2, [r3, #0]
				lcd_clear();
 8000f2a:	f002 f935 	bl	8003198 <lcd_clear>
				current_id = 1;
 8000f2e:	4b76      	ldr	r3, [pc, #472]	; (8001108 <fsm_vm_run+0x320>)
 8000f30:	2201      	movs	r2, #1
 8000f32:	701a      	strb	r2, [r3, #0]
				display_current_skin(current_id);
 8000f34:	4b74      	ldr	r3, [pc, #464]	; (8001108 <fsm_vm_run+0x320>)
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f7ff fdfb 	bl	8000b34 <display_current_skin>

				setTimeoutTimer(30000);
 8000f3e:	f247 5030 	movw	r0, #30000	; 0x7530
 8000f42:	f001 ff3b 	bl	8002dbc <setTimeoutTimer>
			}
			break;
 8000f46:	f000 beca 	b.w	8001cde <fsm_vm_run+0xef6>
				/* CHẾ ĐỘ CHỌN SẢN PHẨM
				 * - Nhấn 'U' (Up) và 'D' (Down) để lựa chọn sản phẩm.
				 * - Nhấn "#' để xác nhận lựa chọn sản phẩm hiện tại.
				 * - Nhấn "R" để vào chế độ Admin
				 */
				if (timeout_timer_flag == 1) {
 8000f4a:	4b70      	ldr	r3, [pc, #448]	; (800110c <fsm_vm_run+0x324>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	2b01      	cmp	r3, #1
 8000f50:	d106      	bne.n	8000f60 <fsm_vm_run+0x178>
					status = INIT;
 8000f52:	4b64      	ldr	r3, [pc, #400]	; (80010e4 <fsm_vm_run+0x2fc>)
 8000f54:	2201      	movs	r2, #1
 8000f56:	601a      	str	r2, [r3, #0]
					fsm_init();
 8000f58:	f7ff ff30 	bl	8000dbc <fsm_init>
					break;
 8000f5c:	f000 bee2 	b.w	8001d24 <fsm_vm_run+0xf3c>
				}

				char key = Keypad_Scan();
 8000f60:	f001 f8be 	bl	80020e0 <Keypad_Scan>
 8000f64:	4603      	mov	r3, r0
 8000f66:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				if (key != 0) {
 8000f6a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	f000 86b7 	beq.w	8001ce2 <fsm_vm_run+0xefa>
					setTimeoutTimer(30000);
 8000f74:	f247 5030 	movw	r0, #30000	; 0x7530
 8000f78:	f001 ff20 	bl	8002dbc <setTimeoutTimer>
					if (key == 'U') {
 8000f7c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8000f80:	2b55      	cmp	r3, #85	; 0x55
 8000f82:	d113      	bne.n	8000fac <fsm_vm_run+0x1c4>
						current_id--;
 8000f84:	4b60      	ldr	r3, [pc, #384]	; (8001108 <fsm_vm_run+0x320>)
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	3b01      	subs	r3, #1
 8000f8a:	b2da      	uxtb	r2, r3
 8000f8c:	4b5e      	ldr	r3, [pc, #376]	; (8001108 <fsm_vm_run+0x320>)
 8000f8e:	701a      	strb	r2, [r3, #0]
						if (current_id < 1) current_id = 16;
 8000f90:	4b5d      	ldr	r3, [pc, #372]	; (8001108 <fsm_vm_run+0x320>)
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d102      	bne.n	8000f9e <fsm_vm_run+0x1b6>
 8000f98:	4b5b      	ldr	r3, [pc, #364]	; (8001108 <fsm_vm_run+0x320>)
 8000f9a:	2210      	movs	r2, #16
 8000f9c:	701a      	strb	r2, [r3, #0]
						display_current_skin(current_id);
 8000f9e:	4b5a      	ldr	r3, [pc, #360]	; (8001108 <fsm_vm_run+0x320>)
 8000fa0:	781b      	ldrb	r3, [r3, #0]
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f7ff fdc6 	bl	8000b34 <display_current_skin>
							setTimeoutTimer(30000);
						}
					}
				}
			}
			break;
 8000fa8:	f000 be9b 	b.w	8001ce2 <fsm_vm_run+0xefa>
					else if (key == 'D') {
 8000fac:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8000fb0:	2b44      	cmp	r3, #68	; 0x44
 8000fb2:	d113      	bne.n	8000fdc <fsm_vm_run+0x1f4>
						current_id++;
 8000fb4:	4b54      	ldr	r3, [pc, #336]	; (8001108 <fsm_vm_run+0x320>)
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	3301      	adds	r3, #1
 8000fba:	b2da      	uxtb	r2, r3
 8000fbc:	4b52      	ldr	r3, [pc, #328]	; (8001108 <fsm_vm_run+0x320>)
 8000fbe:	701a      	strb	r2, [r3, #0]
						if (current_id > 16) current_id = 1;
 8000fc0:	4b51      	ldr	r3, [pc, #324]	; (8001108 <fsm_vm_run+0x320>)
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	2b10      	cmp	r3, #16
 8000fc6:	d902      	bls.n	8000fce <fsm_vm_run+0x1e6>
 8000fc8:	4b4f      	ldr	r3, [pc, #316]	; (8001108 <fsm_vm_run+0x320>)
 8000fca:	2201      	movs	r2, #1
 8000fcc:	701a      	strb	r2, [r3, #0]
						display_current_skin(current_id);
 8000fce:	4b4e      	ldr	r3, [pc, #312]	; (8001108 <fsm_vm_run+0x320>)
 8000fd0:	781b      	ldrb	r3, [r3, #0]
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f7ff fdae 	bl	8000b34 <display_current_skin>
			break;
 8000fd8:	f000 be83 	b.w	8001ce2 <fsm_vm_run+0xefa>
					else if (key == '#') {
 8000fdc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8000fe0:	2b23      	cmp	r3, #35	; 0x23
 8000fe2:	d10b      	bne.n	8000ffc <fsm_vm_run+0x214>
						status = DISPLAY_INFO;
 8000fe4:	4b3f      	ldr	r3, [pc, #252]	; (80010e4 <fsm_vm_run+0x2fc>)
 8000fe6:	2205      	movs	r2, #5
 8000fe8:	601a      	str	r2, [r3, #0]
						lcd_clear();
 8000fea:	f002 f8d5 	bl	8003198 <lcd_clear>
						display_skin_detail(current_id);
 8000fee:	4b46      	ldr	r3, [pc, #280]	; (8001108 <fsm_vm_run+0x320>)
 8000ff0:	781b      	ldrb	r3, [r3, #0]
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f7ff fddc 	bl	8000bb0 <display_skin_detail>
			break;
 8000ff8:	f000 be73 	b.w	8001ce2 <fsm_vm_run+0xefa>
					else if (key == 'R') {
 8000ffc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001000:	2b52      	cmp	r3, #82	; 0x52
 8001002:	f040 866e 	bne.w	8001ce2 <fsm_vm_run+0xefa>
						int is_admin = admin_log();
 8001006:	f7ff fca3 	bl	8000950 <admin_log>
 800100a:	6538      	str	r0, [r7, #80]	; 0x50
						if (is_admin) {
 800100c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800100e:	2b00      	cmp	r3, #0
 8001010:	d012      	beq.n	8001038 <fsm_vm_run+0x250>
							status = ADMIN_MODE;
 8001012:	4b34      	ldr	r3, [pc, #208]	; (80010e4 <fsm_vm_run+0x2fc>)
 8001014:	220f      	movs	r2, #15
 8001016:	601a      	str	r2, [r3, #0]
							lcd_clear();
 8001018:	f002 f8be 	bl	8003198 <lcd_clear>
							lcd_center_text(0, "SUCCESS LOG IN");
 800101c:	493c      	ldr	r1, [pc, #240]	; (8001110 <fsm_vm_run+0x328>)
 800101e:	2000      	movs	r0, #0
 8001020:	f002 f920 	bl	8003264 <lcd_center_text>
							lcd_center_text(1, "ADMIN MODE");
 8001024:	493b      	ldr	r1, [pc, #236]	; (8001114 <fsm_vm_run+0x32c>)
 8001026:	2001      	movs	r0, #1
 8001028:	f002 f91c 	bl	8003264 <lcd_center_text>
							setMessageTimer(3000);
 800102c:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001030:	f001 fed8 	bl	8002de4 <setMessageTimer>
			break;
 8001034:	f000 be55 	b.w	8001ce2 <fsm_vm_run+0xefa>
							lcd_clear();
 8001038:	f002 f8ae 	bl	8003198 <lcd_clear>
							display_current_skin(current_id);
 800103c:	4b32      	ldr	r3, [pc, #200]	; (8001108 <fsm_vm_run+0x320>)
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	4618      	mov	r0, r3
 8001042:	f7ff fd77 	bl	8000b34 <display_current_skin>
							setTimeoutTimer(30000);
 8001046:	f247 5030 	movw	r0, #30000	; 0x7530
 800104a:	f001 feb7 	bl	8002dbc <setTimeoutTimer>
			break;
 800104e:	f000 be48 	b.w	8001ce2 <fsm_vm_run+0xefa>
			{
				/* CHẾ ĐỘ HIỂN THỊ CHI TIẾT SẢN PHẨM
				 * - Nhấn '#' để xác nhận chọn sản phẩm và chuyển sang chế độ chọn số lượng.
				 * - Nhấn '*' để quay lại danh sách chọn sản phẩm.
				 */
				if (timeout_timer_flag == 1) {
 8001052:	4b2e      	ldr	r3, [pc, #184]	; (800110c <fsm_vm_run+0x324>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	2b01      	cmp	r3, #1
 8001058:	d10f      	bne.n	800107a <fsm_vm_run+0x292>
					status = CHOOSING_SKIN;
 800105a:	4b22      	ldr	r3, [pc, #136]	; (80010e4 <fsm_vm_run+0x2fc>)
 800105c:	2204      	movs	r2, #4
 800105e:	601a      	str	r2, [r3, #0]
					lcd_clear();
 8001060:	f002 f89a 	bl	8003198 <lcd_clear>
					display_current_skin(current_id);
 8001064:	4b28      	ldr	r3, [pc, #160]	; (8001108 <fsm_vm_run+0x320>)
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	4618      	mov	r0, r3
 800106a:	f7ff fd63 	bl	8000b34 <display_current_skin>
					setTimeoutTimer(30000);
 800106e:	f247 5030 	movw	r0, #30000	; 0x7530
 8001072:	f001 fea3 	bl	8002dbc <setTimeoutTimer>
					break;
 8001076:	f000 be55 	b.w	8001d24 <fsm_vm_run+0xf3c>
				}
				char key = Keypad_Scan();
 800107a:	f001 f831 	bl	80020e0 <Keypad_Scan>
 800107e:	4603      	mov	r3, r0
 8001080:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
				if (key != 0) {
 8001084:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001088:	2b00      	cmp	r3, #0
 800108a:	f000 862c 	beq.w	8001ce6 <fsm_vm_run+0xefe>
					setTimeoutTimer(30000);
 800108e:	f247 5030 	movw	r0, #30000	; 0x7530
 8001092:	f001 fe93 	bl	8002dbc <setTimeoutTimer>

					if (key == '#') {
 8001096:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 800109a:	2b23      	cmp	r3, #35	; 0x23
 800109c:	d15f      	bne.n	800115e <fsm_vm_run+0x376>
						Skin* skin = getSkinByID(current_id);
 800109e:	4b1a      	ldr	r3, [pc, #104]	; (8001108 <fsm_vm_run+0x320>)
 80010a0:	781b      	ldrb	r3, [r3, #0]
 80010a2:	4618      	mov	r0, r3
 80010a4:	f001 fdcc 	bl	8002c40 <getSkinByID>
 80010a8:	65b8      	str	r0, [r7, #88]	; 0x58
						/* Nếu số lượng hàng <= 0 thì chuyển sang chế độ thông báo hết hàng. */
						if (skin->quantity <= 0) {
 80010aa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80010ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d136      	bne.n	8001120 <fsm_vm_run+0x338>
							status = OUT_OF_STOCK_NOTIFICATION;
 80010b2:	4b0c      	ldr	r3, [pc, #48]	; (80010e4 <fsm_vm_run+0x2fc>)
 80010b4:	2207      	movs	r2, #7
 80010b6:	601a      	str	r2, [r3, #0]


							lcd_clear();
 80010b8:	f002 f86e 	bl	8003198 <lcd_clear>
							lcd_gotoxy(2, 0);
 80010bc:	2100      	movs	r1, #0
 80010be:	2002      	movs	r0, #2
 80010c0:	f001 ffea 	bl	8003098 <lcd_gotoxy>
							lcd_write_string("OUT OF STOCK");
 80010c4:	4814      	ldr	r0, [pc, #80]	; (8001118 <fsm_vm_run+0x330>)
 80010c6:	f002 f80f 	bl	80030e8 <lcd_write_string>
							lcd_gotoxy(1, 1);
 80010ca:	2101      	movs	r1, #1
 80010cc:	2001      	movs	r0, #1
 80010ce:	f001 ffe3 	bl	8003098 <lcd_gotoxy>
							lcd_write_string("CHOOSE ANOTHER");
 80010d2:	4812      	ldr	r0, [pc, #72]	; (800111c <fsm_vm_run+0x334>)
 80010d4:	f002 f808 	bl	80030e8 <lcd_write_string>

							setMessageTimer(3000);
 80010d8:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80010dc:	f001 fe82 	bl	8002de4 <setMessageTimer>
						display_current_skin(current_id);
						setTimeoutTimer(30000);
					}
				}
			}
			break;
 80010e0:	f000 be01 	b.w	8001ce6 <fsm_vm_run+0xefe>
 80010e4:	20000000 	.word	0x20000000
 80010e8:	200000e4 	.word	0x200000e4
 80010ec:	200000b8 	.word	0x200000b8
 80010f0:	200000b4 	.word	0x200000b4
 80010f4:	200000da 	.word	0x200000da
 80010f8:	40011000 	.word	0x40011000
 80010fc:	08006238 	.word	0x08006238
 8001100:	08006244 	.word	0x08006244
 8001104:	200000ec 	.word	0x200000ec
 8001108:	20000004 	.word	0x20000004
 800110c:	200000f4 	.word	0x200000f4
 8001110:	08006258 	.word	0x08006258
 8001114:	08006268 	.word	0x08006268
 8001118:	08006274 	.word	0x08006274
 800111c:	08006284 	.word	0x08006284
							status = CHOOSING_QUANTITY;
 8001120:	4bc1      	ldr	r3, [pc, #772]	; (8001428 <fsm_vm_run+0x640>)
 8001122:	2206      	movs	r2, #6
 8001124:	601a      	str	r2, [r3, #0]
							lcd_clear();
 8001126:	f002 f837 	bl	8003198 <lcd_clear>
							lcd_clear();
 800112a:	f002 f835 	bl	8003198 <lcd_clear>
							lcd_gotoxy(0, 0);
 800112e:	2100      	movs	r1, #0
 8001130:	2000      	movs	r0, #0
 8001132:	f001 ffb1 	bl	8003098 <lcd_gotoxy>
							lcd_write_string("ENTER QUANTITY");
 8001136:	48bd      	ldr	r0, [pc, #756]	; (800142c <fsm_vm_run+0x644>)
 8001138:	f001 ffd6 	bl	80030e8 <lcd_write_string>
							lcd_gotoxy(0, 1);
 800113c:	2101      	movs	r1, #1
 800113e:	2000      	movs	r0, #0
 8001140:	f001 ffaa 	bl	8003098 <lcd_gotoxy>
							lcd_write_string("(1 TO 9):");
 8001144:	48ba      	ldr	r0, [pc, #744]	; (8001430 <fsm_vm_run+0x648>)
 8001146:	f001 ffcf 	bl	80030e8 <lcd_write_string>
							input_quantity = 0;
 800114a:	4bba      	ldr	r3, [pc, #744]	; (8001434 <fsm_vm_run+0x64c>)
 800114c:	2200      	movs	r2, #0
 800114e:	601a      	str	r2, [r3, #0]
							error_count = 0;
 8001150:	4bb9      	ldr	r3, [pc, #740]	; (8001438 <fsm_vm_run+0x650>)
 8001152:	2200      	movs	r2, #0
 8001154:	701a      	strb	r2, [r3, #0]
							display_quantity_screen();
 8001156:	f7ff fd67 	bl	8000c28 <display_quantity_screen>
			break;
 800115a:	f000 bdc4 	b.w	8001ce6 <fsm_vm_run+0xefe>
					else if (key == '*') {
 800115e:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001162:	2b2a      	cmp	r3, #42	; 0x2a
 8001164:	f040 85bf 	bne.w	8001ce6 <fsm_vm_run+0xefe>
						status = CHOOSING_SKIN;
 8001168:	4baf      	ldr	r3, [pc, #700]	; (8001428 <fsm_vm_run+0x640>)
 800116a:	2204      	movs	r2, #4
 800116c:	601a      	str	r2, [r3, #0]
						lcd_clear();
 800116e:	f002 f813 	bl	8003198 <lcd_clear>
						display_current_skin(current_id);
 8001172:	4bb2      	ldr	r3, [pc, #712]	; (800143c <fsm_vm_run+0x654>)
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	4618      	mov	r0, r3
 8001178:	f7ff fcdc 	bl	8000b34 <display_current_skin>
						setTimeoutTimer(30000);
 800117c:	f247 5030 	movw	r0, #30000	; 0x7530
 8001180:	f001 fe1c 	bl	8002dbc <setTimeoutTimer>
			break;
 8001184:	f000 bdaf 	b.w	8001ce6 <fsm_vm_run+0xefe>
			{
				/* CHẾ ĐỘ THÔNG BÁO HẾT HÀNG
				 * - Xảy ra khi chọn sản phẩm đã hết hàng.
				 * - Tự động hoặc nhấn 1 nút bất kỳ để quay về chế độ hiển thị chi tiết sản phẩm hiện tại (current_id).
				 */
				if (message_timer_flag == 1) {
 8001188:	4bad      	ldr	r3, [pc, #692]	; (8001440 <fsm_vm_run+0x658>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	2b01      	cmp	r3, #1
 800118e:	d10d      	bne.n	80011ac <fsm_vm_run+0x3c4>
					status = DISPLAY_INFO;
 8001190:	4ba5      	ldr	r3, [pc, #660]	; (8001428 <fsm_vm_run+0x640>)
 8001192:	2205      	movs	r2, #5
 8001194:	601a      	str	r2, [r3, #0]
					lcd_clear();
 8001196:	f001 ffff 	bl	8003198 <lcd_clear>
					display_skin_detail(current_id);
 800119a:	4ba8      	ldr	r3, [pc, #672]	; (800143c <fsm_vm_run+0x654>)
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	4618      	mov	r0, r3
 80011a0:	f7ff fd06 	bl	8000bb0 <display_skin_detail>
					setTimeoutTimer(30000);
 80011a4:	f247 5030 	movw	r0, #30000	; 0x7530
 80011a8:	f001 fe08 	bl	8002dbc <setTimeoutTimer>
				}

				char key = Keypad_Scan();
 80011ac:	f000 ff98 	bl	80020e0 <Keypad_Scan>
 80011b0:	4603      	mov	r3, r0
 80011b2:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
				if (key != 0) {
 80011b6:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	f000 8595 	beq.w	8001cea <fsm_vm_run+0xf02>
					status = DISPLAY_INFO;
 80011c0:	4b99      	ldr	r3, [pc, #612]	; (8001428 <fsm_vm_run+0x640>)
 80011c2:	2205      	movs	r2, #5
 80011c4:	601a      	str	r2, [r3, #0]
					lcd_clear();
 80011c6:	f001 ffe7 	bl	8003198 <lcd_clear>
					display_skin_detail(current_id);
 80011ca:	4b9c      	ldr	r3, [pc, #624]	; (800143c <fsm_vm_run+0x654>)
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	4618      	mov	r0, r3
 80011d0:	f7ff fcee 	bl	8000bb0 <display_skin_detail>
					setTimeoutTimer(30000);
 80011d4:	f247 5030 	movw	r0, #30000	; 0x7530
 80011d8:	f001 fdf0 	bl	8002dbc <setTimeoutTimer>
				}
			}
			break;
 80011dc:	f000 bd85 	b.w	8001cea <fsm_vm_run+0xf02>
				 * - Nhấn '0' - '9' để nhập số lượng sản phẩm.
				 * - Nhấn '*' để quay về chế độ hiển thị chi tiết sản phẩm
				 * hiện tại (current_id) nếu trống (NULL) hoặc xóa 1 số nếu có số nhập vào.
				 * - Nhấn '#' để chuyển sang chế độ thanh toán.
				 */
				if (timeout_timer_flag == 1) {
 80011e0:	4b98      	ldr	r3, [pc, #608]	; (8001444 <fsm_vm_run+0x65c>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	2b01      	cmp	r3, #1
 80011e6:	d10f      	bne.n	8001208 <fsm_vm_run+0x420>
					status = DISPLAY_INFO;
 80011e8:	4b8f      	ldr	r3, [pc, #572]	; (8001428 <fsm_vm_run+0x640>)
 80011ea:	2205      	movs	r2, #5
 80011ec:	601a      	str	r2, [r3, #0]
					lcd_clear();
 80011ee:	f001 ffd3 	bl	8003198 <lcd_clear>
					display_skin_detail(current_id);
 80011f2:	4b92      	ldr	r3, [pc, #584]	; (800143c <fsm_vm_run+0x654>)
 80011f4:	781b      	ldrb	r3, [r3, #0]
 80011f6:	4618      	mov	r0, r3
 80011f8:	f7ff fcda 	bl	8000bb0 <display_skin_detail>
					setTimeoutTimer(30000);
 80011fc:	f247 5030 	movw	r0, #30000	; 0x7530
 8001200:	f001 fddc 	bl	8002dbc <setTimeoutTimer>
					break;
 8001204:	f000 bd8e 	b.w	8001d24 <fsm_vm_run+0xf3c>
				}

				char key = Keypad_Scan();
 8001208:	f000 ff6a 	bl	80020e0 <Keypad_Scan>
 800120c:	4603      	mov	r3, r0
 800120e:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
				if (key != 0) {
 8001212:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 8001216:	2b00      	cmp	r3, #0
 8001218:	f000 8569 	beq.w	8001cee <fsm_vm_run+0xf06>
					setTimeoutTimer(30000);
 800121c:	f247 5030 	movw	r0, #30000	; 0x7530
 8001220:	f001 fdcc 	bl	8002dbc <setTimeoutTimer>

					if (key >= '0' && key <= '9') {
 8001224:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 8001228:	2b2f      	cmp	r3, #47	; 0x2f
 800122a:	d919      	bls.n	8001260 <fsm_vm_run+0x478>
 800122c:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 8001230:	2b39      	cmp	r3, #57	; 0x39
 8001232:	d815      	bhi.n	8001260 <fsm_vm_run+0x478>
						if (input_quantity < 100000) {
 8001234:	4b7f      	ldr	r3, [pc, #508]	; (8001434 <fsm_vm_run+0x64c>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4a83      	ldr	r2, [pc, #524]	; (8001448 <fsm_vm_run+0x660>)
 800123a:	4293      	cmp	r3, r2
 800123c:	f200 80f1 	bhi.w	8001422 <fsm_vm_run+0x63a>
							input_quantity = input_quantity * 10 + (key - '0');
 8001240:	4b7c      	ldr	r3, [pc, #496]	; (8001434 <fsm_vm_run+0x64c>)
 8001242:	681a      	ldr	r2, [r3, #0]
 8001244:	4613      	mov	r3, r2
 8001246:	009b      	lsls	r3, r3, #2
 8001248:	4413      	add	r3, r2
 800124a:	005b      	lsls	r3, r3, #1
 800124c:	461a      	mov	r2, r3
 800124e:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 8001252:	4413      	add	r3, r2
 8001254:	3b30      	subs	r3, #48	; 0x30
 8001256:	4a77      	ldr	r2, [pc, #476]	; (8001434 <fsm_vm_run+0x64c>)
 8001258:	6013      	str	r3, [r2, #0]
							display_quantity_screen();
 800125a:	f7ff fce5 	bl	8000c28 <display_quantity_screen>
						if (input_quantity < 100000) {
 800125e:	e0e0      	b.n	8001422 <fsm_vm_run+0x63a>
						}
					}
					else if (key == '*') {
 8001260:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 8001264:	2b2a      	cmp	r3, #42	; 0x2a
 8001266:	d11f      	bne.n	80012a8 <fsm_vm_run+0x4c0>
						if (input_quantity > 0) {
 8001268:	4b72      	ldr	r3, [pc, #456]	; (8001434 <fsm_vm_run+0x64c>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	2b00      	cmp	r3, #0
 800126e:	d00b      	beq.n	8001288 <fsm_vm_run+0x4a0>
							input_quantity /= 10;
 8001270:	4b70      	ldr	r3, [pc, #448]	; (8001434 <fsm_vm_run+0x64c>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4a75      	ldr	r2, [pc, #468]	; (800144c <fsm_vm_run+0x664>)
 8001276:	fba2 2303 	umull	r2, r3, r2, r3
 800127a:	08db      	lsrs	r3, r3, #3
 800127c:	4a6d      	ldr	r2, [pc, #436]	; (8001434 <fsm_vm_run+0x64c>)
 800127e:	6013      	str	r3, [r2, #0]
							display_quantity_screen();
 8001280:	f7ff fcd2 	bl	8000c28 <display_quantity_screen>
							}
						}
					}
				}
			}
			break;
 8001284:	f000 bd33 	b.w	8001cee <fsm_vm_run+0xf06>
							status = DISPLAY_INFO;
 8001288:	4b67      	ldr	r3, [pc, #412]	; (8001428 <fsm_vm_run+0x640>)
 800128a:	2205      	movs	r2, #5
 800128c:	601a      	str	r2, [r3, #0]
							lcd_clear();
 800128e:	f001 ff83 	bl	8003198 <lcd_clear>
							display_skin_detail(current_id);
 8001292:	4b6a      	ldr	r3, [pc, #424]	; (800143c <fsm_vm_run+0x654>)
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	4618      	mov	r0, r3
 8001298:	f7ff fc8a 	bl	8000bb0 <display_skin_detail>
							setTimeoutTimer(30000);
 800129c:	f247 5030 	movw	r0, #30000	; 0x7530
 80012a0:	f001 fd8c 	bl	8002dbc <setTimeoutTimer>
			break;
 80012a4:	f000 bd23 	b.w	8001cee <fsm_vm_run+0xf06>
					else if (key == '#') {
 80012a8:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 80012ac:	2b23      	cmp	r3, #35	; 0x23
 80012ae:	f040 851e 	bne.w	8001cee <fsm_vm_run+0xf06>
						Skin* skin = getSkinByID(current_id);
 80012b2:	4b62      	ldr	r3, [pc, #392]	; (800143c <fsm_vm_run+0x654>)
 80012b4:	781b      	ldrb	r3, [r3, #0]
 80012b6:	4618      	mov	r0, r3
 80012b8:	f001 fcc2 	bl	8002c40 <getSkinByID>
 80012bc:	6638      	str	r0, [r7, #96]	; 0x60
						int is_error = 0;
 80012be:	2300      	movs	r3, #0
 80012c0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
						if (input_quantity <= 0 || input_quantity > 9) {
 80012c4:	4b5b      	ldr	r3, [pc, #364]	; (8001434 <fsm_vm_run+0x64c>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d003      	beq.n	80012d4 <fsm_vm_run+0x4ec>
 80012cc:	4b59      	ldr	r3, [pc, #356]	; (8001434 <fsm_vm_run+0x64c>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	2b09      	cmp	r3, #9
 80012d2:	d915      	bls.n	8001300 <fsm_vm_run+0x518>
							error_count++;
 80012d4:	4b58      	ldr	r3, [pc, #352]	; (8001438 <fsm_vm_run+0x650>)
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	3301      	adds	r3, #1
 80012da:	b2da      	uxtb	r2, r3
 80012dc:	4b56      	ldr	r3, [pc, #344]	; (8001438 <fsm_vm_run+0x650>)
 80012de:	701a      	strb	r2, [r3, #0]
							is_error = 1;
 80012e0:	2301      	movs	r3, #1
 80012e2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
							status = QUANTITY_ERROR;
 80012e6:	4b50      	ldr	r3, [pc, #320]	; (8001428 <fsm_vm_run+0x640>)
 80012e8:	2208      	movs	r2, #8
 80012ea:	601a      	str	r2, [r3, #0]
							lcd_clear();
 80012ec:	f001 ff54 	bl	8003198 <lcd_clear>
							lcd_gotoxy(0, 0);
 80012f0:	2100      	movs	r1, #0
 80012f2:	2000      	movs	r0, #0
 80012f4:	f001 fed0 	bl	8003098 <lcd_gotoxy>
							lcd_write_string("INVALID QUANTITY");
 80012f8:	4855      	ldr	r0, [pc, #340]	; (8001450 <fsm_vm_run+0x668>)
 80012fa:	f001 fef5 	bl	80030e8 <lcd_write_string>
 80012fe:	e058      	b.n	80013b2 <fsm_vm_run+0x5ca>
						else if (input_quantity > skin->quantity) {
 8001300:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001302:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001304:	4b4b      	ldr	r3, [pc, #300]	; (8001434 <fsm_vm_run+0x64c>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	429a      	cmp	r2, r3
 800130a:	d226      	bcs.n	800135a <fsm_vm_run+0x572>
							is_error = 1;
 800130c:	2301      	movs	r3, #1
 800130e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
							error_count++;
 8001312:	4b49      	ldr	r3, [pc, #292]	; (8001438 <fsm_vm_run+0x650>)
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	3301      	adds	r3, #1
 8001318:	b2da      	uxtb	r2, r3
 800131a:	4b47      	ldr	r3, [pc, #284]	; (8001438 <fsm_vm_run+0x650>)
 800131c:	701a      	strb	r2, [r3, #0]
							status = QUANTITY_ERROR;
 800131e:	4b42      	ldr	r3, [pc, #264]	; (8001428 <fsm_vm_run+0x640>)
 8001320:	2208      	movs	r2, #8
 8001322:	601a      	str	r2, [r3, #0]
							lcd_clear();
 8001324:	f001 ff38 	bl	8003198 <lcd_clear>
							lcd_gotoxy(0, 0);
 8001328:	2100      	movs	r1, #0
 800132a:	2000      	movs	r0, #0
 800132c:	f001 feb4 	bl	8003098 <lcd_gotoxy>
							lcd_write_string("NOT ENOUGH STOCK");
 8001330:	4848      	ldr	r0, [pc, #288]	; (8001454 <fsm_vm_run+0x66c>)
 8001332:	f001 fed9 	bl	80030e8 <lcd_write_string>
							snprintf(err_buf, sizeof(err_buf), "ONLY %lu LEFT", (unsigned long)skin->quantity);
 8001336:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001338:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800133a:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 800133e:	4a46      	ldr	r2, [pc, #280]	; (8001458 <fsm_vm_run+0x670>)
 8001340:	2111      	movs	r1, #17
 8001342:	f004 faad 	bl	80058a0 <sniprintf>
							lcd_gotoxy(2, 1);
 8001346:	2101      	movs	r1, #1
 8001348:	2002      	movs	r0, #2
 800134a:	f001 fea5 	bl	8003098 <lcd_gotoxy>
							lcd_write_string(err_buf);
 800134e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001352:	4618      	mov	r0, r3
 8001354:	f001 fec8 	bl	80030e8 <lcd_write_string>
 8001358:	e02b      	b.n	80013b2 <fsm_vm_run+0x5ca>
							status = PAYMENT_SHOW_TOTAL;
 800135a:	4b33      	ldr	r3, [pc, #204]	; (8001428 <fsm_vm_run+0x640>)
 800135c:	220a      	movs	r2, #10
 800135e:	601a      	str	r2, [r3, #0]
							total_payable = skin->price * input_quantity;
 8001360:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001362:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001364:	4a33      	ldr	r2, [pc, #204]	; (8001434 <fsm_vm_run+0x64c>)
 8001366:	6812      	ldr	r2, [r2, #0]
 8001368:	fb02 f303 	mul.w	r3, r2, r3
 800136c:	4a3b      	ldr	r2, [pc, #236]	; (800145c <fsm_vm_run+0x674>)
 800136e:	6013      	str	r3, [r2, #0]
							money_inserted_current = 0;
 8001370:	4b3b      	ldr	r3, [pc, #236]	; (8001460 <fsm_vm_run+0x678>)
 8001372:	2200      	movs	r2, #0
 8001374:	601a      	str	r2, [r3, #0]
							money_paid_accumulated = 0;
 8001376:	4b3b      	ldr	r3, [pc, #236]	; (8001464 <fsm_vm_run+0x67c>)
 8001378:	2200      	movs	r2, #0
 800137a:	601a      	str	r2, [r3, #0]
							payment_error_count = 0;
 800137c:	4b3a      	ldr	r3, [pc, #232]	; (8001468 <fsm_vm_run+0x680>)
 800137e:	2200      	movs	r2, #0
 8001380:	701a      	strb	r2, [r3, #0]
							lcd_clear();
 8001382:	f001 ff09 	bl	8003198 <lcd_clear>
							lcd_center_text(0, "AMOUNT TO PAY");
 8001386:	4939      	ldr	r1, [pc, #228]	; (800146c <fsm_vm_run+0x684>)
 8001388:	2000      	movs	r0, #0
 800138a:	f001 ff6b 	bl	8003264 <lcd_center_text>
							snprintf(price_str, 17, "%lu VND", total_payable);
 800138e:	4b33      	ldr	r3, [pc, #204]	; (800145c <fsm_vm_run+0x674>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8001396:	4a36      	ldr	r2, [pc, #216]	; (8001470 <fsm_vm_run+0x688>)
 8001398:	2111      	movs	r1, #17
 800139a:	f004 fa81 	bl	80058a0 <sniprintf>
							lcd_center_text(1, price_str);
 800139e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013a2:	4619      	mov	r1, r3
 80013a4:	2001      	movs	r0, #1
 80013a6:	f001 ff5d 	bl	8003264 <lcd_center_text>
							setMessageTimer(3000);
 80013aa:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80013ae:	f001 fd19 	bl	8002de4 <setMessageTimer>
						if (is_error && error_count >= 5) {
 80013b2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d01b      	beq.n	80013f2 <fsm_vm_run+0x60a>
 80013ba:	4b1f      	ldr	r3, [pc, #124]	; (8001438 <fsm_vm_run+0x650>)
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	2b04      	cmp	r3, #4
 80013c0:	d917      	bls.n	80013f2 <fsm_vm_run+0x60a>
							status = MAX_ERROR_STATE;
 80013c2:	4b19      	ldr	r3, [pc, #100]	; (8001428 <fsm_vm_run+0x640>)
 80013c4:	2209      	movs	r2, #9
 80013c6:	601a      	str	r2, [r3, #0]
							lcd_clear();
 80013c8:	f001 fee6 	bl	8003198 <lcd_clear>
							lcd_gotoxy(1, 0);
 80013cc:	2100      	movs	r1, #0
 80013ce:	2001      	movs	r0, #1
 80013d0:	f001 fe62 	bl	8003098 <lcd_gotoxy>
							lcd_write_string("5 TIMES WRONG!");
 80013d4:	4827      	ldr	r0, [pc, #156]	; (8001474 <fsm_vm_run+0x68c>)
 80013d6:	f001 fe87 	bl	80030e8 <lcd_write_string>
							lcd_gotoxy(0, 1);
 80013da:	2101      	movs	r1, #1
 80013dc:	2000      	movs	r0, #0
 80013de:	f001 fe5b 	bl	8003098 <lcd_gotoxy>
							lcd_write_string("DONT WANNA BUY?");
 80013e2:	4825      	ldr	r0, [pc, #148]	; (8001478 <fsm_vm_run+0x690>)
 80013e4:	f001 fe80 	bl	80030e8 <lcd_write_string>
							setMessageTimer(3000);
 80013e8:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80013ec:	f001 fcfa 	bl	8002de4 <setMessageTimer>
 80013f0:	e017      	b.n	8001422 <fsm_vm_run+0x63a>
						else if (is_error) {
 80013f2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	f000 8479 	beq.w	8001cee <fsm_vm_run+0xf06>
							setMessageTimer(3000);
 80013fc:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001400:	f001 fcf0 	bl	8002de4 <setMessageTimer>
							char key = Keypad_Scan();
 8001404:	f000 fe6c 	bl	80020e0 <Keypad_Scan>
 8001408:	4603      	mov	r3, r0
 800140a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							if (key != 0) {
 800140e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001412:	2b00      	cmp	r3, #0
 8001414:	f000 846b 	beq.w	8001cee <fsm_vm_run+0xf06>
								status = QUANTITY_ERROR;
 8001418:	4b03      	ldr	r3, [pc, #12]	; (8001428 <fsm_vm_run+0x640>)
 800141a:	2208      	movs	r2, #8
 800141c:	601a      	str	r2, [r3, #0]
			break;
 800141e:	f000 bc66 	b.w	8001cee <fsm_vm_run+0xf06>
 8001422:	f000 bc64 	b.w	8001cee <fsm_vm_run+0xf06>
 8001426:	bf00      	nop
 8001428:	20000000 	.word	0x20000000
 800142c:	08006294 	.word	0x08006294
 8001430:	080062a4 	.word	0x080062a4
 8001434:	2000009c 	.word	0x2000009c
 8001438:	200000a0 	.word	0x200000a0
 800143c:	20000004 	.word	0x20000004
 8001440:	200000fc 	.word	0x200000fc
 8001444:	200000f4 	.word	0x200000f4
 8001448:	0001869f 	.word	0x0001869f
 800144c:	cccccccd 	.word	0xcccccccd
 8001450:	080062b0 	.word	0x080062b0
 8001454:	080062c4 	.word	0x080062c4
 8001458:	080062d8 	.word	0x080062d8
 800145c:	200000a4 	.word	0x200000a4
 8001460:	200000a8 	.word	0x200000a8
 8001464:	200000ac 	.word	0x200000ac
 8001468:	200000b0 	.word	0x200000b0
 800146c:	080062e8 	.word	0x080062e8
 8001470:	080062f8 	.word	0x080062f8
 8001474:	08006300 	.word	0x08006300
 8001478:	08006310 	.word	0x08006310
		case QUANTITY_ERROR:
			{
				/* CHẾ ĐỘ LỖI NHẬP SỐ LƯỢNG
				 * - Hiển thị thông báo trong vòng 3s rồi cho người dùng nhập lại.
				 */
				if (message_timer_flag == 1) {
 800147c:	4bb6      	ldr	r3, [pc, #728]	; (8001758 <fsm_vm_run+0x970>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	2b01      	cmp	r3, #1
 8001482:	f040 8436 	bne.w	8001cf2 <fsm_vm_run+0xf0a>
					status = CHOOSING_QUANTITY;
 8001486:	4bb5      	ldr	r3, [pc, #724]	; (800175c <fsm_vm_run+0x974>)
 8001488:	2206      	movs	r2, #6
 800148a:	601a      	str	r2, [r3, #0]

					lcd_clear();
 800148c:	f001 fe84 	bl	8003198 <lcd_clear>
					lcd_gotoxy(0, 0);
 8001490:	2100      	movs	r1, #0
 8001492:	2000      	movs	r0, #0
 8001494:	f001 fe00 	bl	8003098 <lcd_gotoxy>
					lcd_write_string("ENTER QUANTITY");
 8001498:	48b1      	ldr	r0, [pc, #708]	; (8001760 <fsm_vm_run+0x978>)
 800149a:	f001 fe25 	bl	80030e8 <lcd_write_string>
					lcd_gotoxy(0, 1);
 800149e:	2101      	movs	r1, #1
 80014a0:	2000      	movs	r0, #0
 80014a2:	f001 fdf9 	bl	8003098 <lcd_gotoxy>
					lcd_write_string("(1 TO 9):");
 80014a6:	48af      	ldr	r0, [pc, #700]	; (8001764 <fsm_vm_run+0x97c>)
 80014a8:	f001 fe1e 	bl	80030e8 <lcd_write_string>

					input_quantity = 0;
 80014ac:	4bae      	ldr	r3, [pc, #696]	; (8001768 <fsm_vm_run+0x980>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	601a      	str	r2, [r3, #0]
					display_quantity_screen();
 80014b2:	f7ff fbb9 	bl	8000c28 <display_quantity_screen>
					setTimeoutTimer(30000);
 80014b6:	f247 5030 	movw	r0, #30000	; 0x7530
 80014ba:	f001 fc7f 	bl	8002dbc <setTimeoutTimer>
				}
			}
			break;
 80014be:	f000 bc18 	b.w	8001cf2 <fsm_vm_run+0xf0a>
		case MAX_ERROR_STATE:
			{
				/* CHẾ ĐỘ VI PHẠM SỐ LẦN LỖI TỐI ĐA
				 * - Hiển thị thông báo trong vòng 3s rồi trở về chế INIT.
				 */
				if (message_timer_flag == 1) {
 80014c2:	4ba5      	ldr	r3, [pc, #660]	; (8001758 <fsm_vm_run+0x970>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	2b01      	cmp	r3, #1
 80014c8:	f040 8415 	bne.w	8001cf6 <fsm_vm_run+0xf0e>
					status = INIT;
 80014cc:	4ba3      	ldr	r3, [pc, #652]	; (800175c <fsm_vm_run+0x974>)
 80014ce:	2201      	movs	r2, #1
 80014d0:	601a      	str	r2, [r3, #0]
					fsm_init();
 80014d2:	f7ff fc73 	bl	8000dbc <fsm_init>
				}
			}
			break;
 80014d6:	f000 bc0e 	b.w	8001cf6 <fsm_vm_run+0xf0e>
		case PAYMENT_SHOW_TOTAL:
			{
				/* CHẾ ĐỘ HIỂN THỊ TỔNG SỐ TIỀN
				 * - Hiển thị thông báo trong vòng 3s rồi chuyển sang chế độ nhập tiền.
				 */
				if (message_timer_flag == 1) {
 80014da:	4b9f      	ldr	r3, [pc, #636]	; (8001758 <fsm_vm_run+0x970>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	2b01      	cmp	r3, #1
 80014e0:	f040 840b 	bne.w	8001cfa <fsm_vm_run+0xf12>
					status = PAYMENT_INPUT;
 80014e4:	4b9d      	ldr	r3, [pc, #628]	; (800175c <fsm_vm_run+0x974>)
 80014e6:	220b      	movs	r2, #11
 80014e8:	601a      	str	r2, [r3, #0]

					lcd_clear();
 80014ea:	f001 fe55 	bl	8003198 <lcd_clear>
					lcd_center_text(0, "INSERT MONEY:");
 80014ee:	499f      	ldr	r1, [pc, #636]	; (800176c <fsm_vm_run+0x984>)
 80014f0:	2000      	movs	r0, #0
 80014f2:	f001 feb7 	bl	8003264 <lcd_center_text>

					money_inserted_current = 0;
 80014f6:	4b9e      	ldr	r3, [pc, #632]	; (8001770 <fsm_vm_run+0x988>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	601a      	str	r2, [r3, #0]
					display_payment_input();
 80014fc:	f7ff fc06 	bl	8000d0c <display_payment_input>
					setTimeoutTimer(30000);
 8001500:	f247 5030 	movw	r0, #30000	; 0x7530
 8001504:	f001 fc5a 	bl	8002dbc <setTimeoutTimer>
				}
			}
			break;
 8001508:	e3f7      	b.n	8001cfa <fsm_vm_run+0xf12>
				 * - Nhấn '*' để quay về chế độ chọn số lượng sản phẩm
				 * nếu trống (NULL) hoặc xóa 1 số nếu có số nhập vào.
				 * - Nhấn '#' mô phỏng là đưa tiền vào máy bán hàng.
				 *
				 */
				if (timeout_timer_flag == 1) {
 800150a:	4b9a      	ldr	r3, [pc, #616]	; (8001774 <fsm_vm_run+0x98c>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	2b01      	cmp	r3, #1
 8001510:	d11f      	bne.n	8001552 <fsm_vm_run+0x76a>
					status = CHOOSING_QUANTITY;
 8001512:	4b92      	ldr	r3, [pc, #584]	; (800175c <fsm_vm_run+0x974>)
 8001514:	2206      	movs	r2, #6
 8001516:	601a      	str	r2, [r3, #0]

					lcd_clear();
 8001518:	f001 fe3e 	bl	8003198 <lcd_clear>
					lcd_gotoxy(0, 0);
 800151c:	2100      	movs	r1, #0
 800151e:	2000      	movs	r0, #0
 8001520:	f001 fdba 	bl	8003098 <lcd_gotoxy>
					lcd_write_string("ENTER QUANTITY");
 8001524:	488e      	ldr	r0, [pc, #568]	; (8001760 <fsm_vm_run+0x978>)
 8001526:	f001 fddf 	bl	80030e8 <lcd_write_string>
					lcd_gotoxy(0, 1);
 800152a:	2101      	movs	r1, #1
 800152c:	2000      	movs	r0, #0
 800152e:	f001 fdb3 	bl	8003098 <lcd_gotoxy>
					lcd_write_string("(1 TO 9):");
 8001532:	488c      	ldr	r0, [pc, #560]	; (8001764 <fsm_vm_run+0x97c>)
 8001534:	f001 fdd8 	bl	80030e8 <lcd_write_string>

					input_quantity = 0;
 8001538:	4b8b      	ldr	r3, [pc, #556]	; (8001768 <fsm_vm_run+0x980>)
 800153a:	2200      	movs	r2, #0
 800153c:	601a      	str	r2, [r3, #0]
					error_count = 0;
 800153e:	4b8e      	ldr	r3, [pc, #568]	; (8001778 <fsm_vm_run+0x990>)
 8001540:	2200      	movs	r2, #0
 8001542:	701a      	strb	r2, [r3, #0]
					display_quantity_screen();
 8001544:	f7ff fb70 	bl	8000c28 <display_quantity_screen>
					setTimeoutTimer(30000);
 8001548:	f247 5030 	movw	r0, #30000	; 0x7530
 800154c:	f001 fc36 	bl	8002dbc <setTimeoutTimer>
					break;
 8001550:	e3e8      	b.n	8001d24 <fsm_vm_run+0xf3c>
				}

				char key = Keypad_Scan();
 8001552:	f000 fdc5 	bl	80020e0 <Keypad_Scan>
 8001556:	4603      	mov	r3, r0
 8001558:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
				if (key != 0) {
 800155c:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 8001560:	2b00      	cmp	r3, #0
 8001562:	f000 83cc 	beq.w	8001cfe <fsm_vm_run+0xf16>
					setTimeoutTimer(30000);
 8001566:	f247 5030 	movw	r0, #30000	; 0x7530
 800156a:	f001 fc27 	bl	8002dbc <setTimeoutTimer>

					if (key >= '0' && key <= '9') {
 800156e:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 8001572:	2b2f      	cmp	r3, #47	; 0x2f
 8001574:	d919      	bls.n	80015aa <fsm_vm_run+0x7c2>
 8001576:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800157a:	2b39      	cmp	r3, #57	; 0x39
 800157c:	d815      	bhi.n	80015aa <fsm_vm_run+0x7c2>
						if (money_inserted_current < 1000000000) {
 800157e:	4b7c      	ldr	r3, [pc, #496]	; (8001770 <fsm_vm_run+0x988>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	4a7e      	ldr	r2, [pc, #504]	; (800177c <fsm_vm_run+0x994>)
 8001584:	4293      	cmp	r3, r2
 8001586:	f200 80e5 	bhi.w	8001754 <fsm_vm_run+0x96c>
							money_inserted_current = money_inserted_current * 10 + (key - '0');
 800158a:	4b79      	ldr	r3, [pc, #484]	; (8001770 <fsm_vm_run+0x988>)
 800158c:	681a      	ldr	r2, [r3, #0]
 800158e:	4613      	mov	r3, r2
 8001590:	009b      	lsls	r3, r3, #2
 8001592:	4413      	add	r3, r2
 8001594:	005b      	lsls	r3, r3, #1
 8001596:	461a      	mov	r2, r3
 8001598:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800159c:	4413      	add	r3, r2
 800159e:	3b30      	subs	r3, #48	; 0x30
 80015a0:	4a73      	ldr	r2, [pc, #460]	; (8001770 <fsm_vm_run+0x988>)
 80015a2:	6013      	str	r3, [r2, #0]
							display_payment_input();
 80015a4:	f7ff fbb2 	bl	8000d0c <display_payment_input>
						if (money_inserted_current < 1000000000) {
 80015a8:	e0d4      	b.n	8001754 <fsm_vm_run+0x96c>
						}
					}
					else if (key == '#') {
 80015aa:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 80015ae:	2b23      	cmp	r3, #35	; 0x23
 80015b0:	f040 8084 	bne.w	80016bc <fsm_vm_run+0x8d4>
						// Nếu số tiền nhập vào không hợp lệ, biến đếm lỗi tăng lên 1.
						// Nếu số lần lỗi nhập vào <5 thì sẽ chuyển sang chế độ xử lý lỗi.
						// Nếu nhập vào 5 lần lỗi liên tiếp thì sẽ trở về chế độ INIT.
						if (!is_valid_money(money_inserted_current)) {
 80015b4:	4b6e      	ldr	r3, [pc, #440]	; (8001770 <fsm_vm_run+0x988>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4618      	mov	r0, r3
 80015ba:	f7ff fa73 	bl	8000aa4 <is_valid_money>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d12e      	bne.n	8001622 <fsm_vm_run+0x83a>
							payment_error_count++;
 80015c4:	4b6e      	ldr	r3, [pc, #440]	; (8001780 <fsm_vm_run+0x998>)
 80015c6:	781b      	ldrb	r3, [r3, #0]
 80015c8:	3301      	adds	r3, #1
 80015ca:	b2da      	uxtb	r2, r3
 80015cc:	4b6c      	ldr	r3, [pc, #432]	; (8001780 <fsm_vm_run+0x998>)
 80015ce:	701a      	strb	r2, [r3, #0]

							if (payment_error_count >= 5) {
 80015d0:	4b6b      	ldr	r3, [pc, #428]	; (8001780 <fsm_vm_run+0x998>)
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	2b04      	cmp	r3, #4
 80015d6:	d905      	bls.n	80015e4 <fsm_vm_run+0x7fc>
								status = INIT;
 80015d8:	4b60      	ldr	r3, [pc, #384]	; (800175c <fsm_vm_run+0x974>)
 80015da:	2201      	movs	r2, #1
 80015dc:	601a      	str	r2, [r3, #0]
								fsm_init();
 80015de:	f7ff fbed 	bl	8000dbc <fsm_init>
							display_payment_input();
						}
					}
				}
			}
			break;
 80015e2:	e38c      	b.n	8001cfe <fsm_vm_run+0xf16>
								status = PAYMENT_ERROR;
 80015e4:	4b5d      	ldr	r3, [pc, #372]	; (800175c <fsm_vm_run+0x974>)
 80015e6:	220c      	movs	r2, #12
 80015e8:	601a      	str	r2, [r3, #0]
								lcd_clear();
 80015ea:	f001 fdd5 	bl	8003198 <lcd_clear>
								lcd_center_text(0, "INVALID PAYMENT");
 80015ee:	4965      	ldr	r1, [pc, #404]	; (8001784 <fsm_vm_run+0x99c>)
 80015f0:	2000      	movs	r0, #0
 80015f2:	f001 fe37 	bl	8003264 <lcd_center_text>
								lcd_center_text(1, "TRY AGAIN");
 80015f6:	4964      	ldr	r1, [pc, #400]	; (8001788 <fsm_vm_run+0x9a0>)
 80015f8:	2001      	movs	r0, #1
 80015fa:	f001 fe33 	bl	8003264 <lcd_center_text>
								setMessageTimer(3000);
 80015fe:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001602:	f001 fbef 	bl	8002de4 <setMessageTimer>
								char key = Keypad_Scan();
 8001606:	f000 fd6b 	bl	80020e0 <Keypad_Scan>
 800160a:	4603      	mov	r3, r0
 800160c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
								if (key != 0) {
 8001610:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001614:	2b00      	cmp	r3, #0
 8001616:	f000 8372 	beq.w	8001cfe <fsm_vm_run+0xf16>
									status = PAYMENT_ERROR;
 800161a:	4b50      	ldr	r3, [pc, #320]	; (800175c <fsm_vm_run+0x974>)
 800161c:	220c      	movs	r2, #12
 800161e:	601a      	str	r2, [r3, #0]
			break;
 8001620:	e36d      	b.n	8001cfe <fsm_vm_run+0xf16>
							money_paid_accumulated += money_inserted_current;
 8001622:	4b5a      	ldr	r3, [pc, #360]	; (800178c <fsm_vm_run+0x9a4>)
 8001624:	681a      	ldr	r2, [r3, #0]
 8001626:	4b52      	ldr	r3, [pc, #328]	; (8001770 <fsm_vm_run+0x988>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	4413      	add	r3, r2
 800162c:	4a57      	ldr	r2, [pc, #348]	; (800178c <fsm_vm_run+0x9a4>)
 800162e:	6013      	str	r3, [r2, #0]
							if (money_paid_accumulated < total_payable) {
 8001630:	4b56      	ldr	r3, [pc, #344]	; (800178c <fsm_vm_run+0x9a4>)
 8001632:	681a      	ldr	r2, [r3, #0]
 8001634:	4b56      	ldr	r3, [pc, #344]	; (8001790 <fsm_vm_run+0x9a8>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	429a      	cmp	r2, r3
 800163a:	d220      	bcs.n	800167e <fsm_vm_run+0x896>
								status = PAYMENT_INFO_WAIT;
 800163c:	4b47      	ldr	r3, [pc, #284]	; (800175c <fsm_vm_run+0x974>)
 800163e:	220d      	movs	r2, #13
 8001640:	601a      	str	r2, [r3, #0]
								uint32_t remaining = total_payable - money_paid_accumulated;
 8001642:	4b53      	ldr	r3, [pc, #332]	; (8001790 <fsm_vm_run+0x9a8>)
 8001644:	681a      	ldr	r2, [r3, #0]
 8001646:	4b51      	ldr	r3, [pc, #324]	; (800178c <fsm_vm_run+0x9a4>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	1ad3      	subs	r3, r2, r3
 800164c:	66bb      	str	r3, [r7, #104]	; 0x68
								lcd_clear();
 800164e:	f001 fda3 	bl	8003198 <lcd_clear>
								lcd_center_text(0, "REMAINING:");
 8001652:	4950      	ldr	r1, [pc, #320]	; (8001794 <fsm_vm_run+0x9ac>)
 8001654:	2000      	movs	r0, #0
 8001656:	f001 fe05 	bl	8003264 <lcd_center_text>
								snprintf(remain_str, 17, "%lu VND", remaining);
 800165a:	f107 0014 	add.w	r0, r7, #20
 800165e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001660:	4a4d      	ldr	r2, [pc, #308]	; (8001798 <fsm_vm_run+0x9b0>)
 8001662:	2111      	movs	r1, #17
 8001664:	f004 f91c 	bl	80058a0 <sniprintf>
								lcd_center_text(1, remain_str);
 8001668:	f107 0314 	add.w	r3, r7, #20
 800166c:	4619      	mov	r1, r3
 800166e:	2001      	movs	r0, #1
 8001670:	f001 fdf8 	bl	8003264 <lcd_center_text>
								setMessageTimer(3000);
 8001674:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001678:	f001 fbb4 	bl	8002de4 <setMessageTimer>
			break;
 800167c:	e33f      	b.n	8001cfe <fsm_vm_run+0xf16>
								status = PAYMENT_INFO_WAIT;
 800167e:	4b37      	ldr	r3, [pc, #220]	; (800175c <fsm_vm_run+0x974>)
 8001680:	220d      	movs	r2, #13
 8001682:	601a      	str	r2, [r3, #0]
								uint32_t change = money_paid_accumulated - total_payable;
 8001684:	4b41      	ldr	r3, [pc, #260]	; (800178c <fsm_vm_run+0x9a4>)
 8001686:	681a      	ldr	r2, [r3, #0]
 8001688:	4b41      	ldr	r3, [pc, #260]	; (8001790 <fsm_vm_run+0x9a8>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	1ad3      	subs	r3, r2, r3
 800168e:	66fb      	str	r3, [r7, #108]	; 0x6c
								lcd_clear();
 8001690:	f001 fd82 	bl	8003198 <lcd_clear>
								lcd_center_text(0, "PAYMENT SUCCESS");
 8001694:	4941      	ldr	r1, [pc, #260]	; (800179c <fsm_vm_run+0x9b4>)
 8001696:	2000      	movs	r0, #0
 8001698:	f001 fde4 	bl	8003264 <lcd_center_text>
								snprintf(change_str, 17, "CHANGE:%lu VND", change);
 800169c:	4638      	mov	r0, r7
 800169e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80016a0:	4a3f      	ldr	r2, [pc, #252]	; (80017a0 <fsm_vm_run+0x9b8>)
 80016a2:	2111      	movs	r1, #17
 80016a4:	f004 f8fc 	bl	80058a0 <sniprintf>
								lcd_center_text(1, change_str);
 80016a8:	463b      	mov	r3, r7
 80016aa:	4619      	mov	r1, r3
 80016ac:	2001      	movs	r0, #1
 80016ae:	f001 fdd9 	bl	8003264 <lcd_center_text>
								setMessageTimer(3000);
 80016b2:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80016b6:	f001 fb95 	bl	8002de4 <setMessageTimer>
			break;
 80016ba:	e320      	b.n	8001cfe <fsm_vm_run+0xf16>
					else if (key == '*') {
 80016bc:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 80016c0:	2b2a      	cmp	r3, #42	; 0x2a
 80016c2:	f040 831c 	bne.w	8001cfe <fsm_vm_run+0xf16>
						if (money_inserted_current == 0) {
 80016c6:	4b2a      	ldr	r3, [pc, #168]	; (8001770 <fsm_vm_run+0x988>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d11f      	bne.n	800170e <fsm_vm_run+0x926>
							status = CHOOSING_QUANTITY;
 80016ce:	4b23      	ldr	r3, [pc, #140]	; (800175c <fsm_vm_run+0x974>)
 80016d0:	2206      	movs	r2, #6
 80016d2:	601a      	str	r2, [r3, #0]
							lcd_clear();
 80016d4:	f001 fd60 	bl	8003198 <lcd_clear>
							lcd_gotoxy(0, 0);
 80016d8:	2100      	movs	r1, #0
 80016da:	2000      	movs	r0, #0
 80016dc:	f001 fcdc 	bl	8003098 <lcd_gotoxy>
							lcd_write_string("ENTER QUANTITY");
 80016e0:	481f      	ldr	r0, [pc, #124]	; (8001760 <fsm_vm_run+0x978>)
 80016e2:	f001 fd01 	bl	80030e8 <lcd_write_string>
							lcd_gotoxy(0, 1);
 80016e6:	2101      	movs	r1, #1
 80016e8:	2000      	movs	r0, #0
 80016ea:	f001 fcd5 	bl	8003098 <lcd_gotoxy>
							lcd_write_string("(1 TO 9):");
 80016ee:	481d      	ldr	r0, [pc, #116]	; (8001764 <fsm_vm_run+0x97c>)
 80016f0:	f001 fcfa 	bl	80030e8 <lcd_write_string>
							input_quantity = 0;
 80016f4:	4b1c      	ldr	r3, [pc, #112]	; (8001768 <fsm_vm_run+0x980>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	601a      	str	r2, [r3, #0]
							error_count = 0;
 80016fa:	4b1f      	ldr	r3, [pc, #124]	; (8001778 <fsm_vm_run+0x990>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	701a      	strb	r2, [r3, #0]
							display_quantity_screen();
 8001700:	f7ff fa92 	bl	8000c28 <display_quantity_screen>
							setTimeoutTimer(30000);
 8001704:	f247 5030 	movw	r0, #30000	; 0x7530
 8001708:	f001 fb58 	bl	8002dbc <setTimeoutTimer>
			break;
 800170c:	e2f7      	b.n	8001cfe <fsm_vm_run+0xf16>
							money_inserted_current /= 10;
 800170e:	4b18      	ldr	r3, [pc, #96]	; (8001770 <fsm_vm_run+0x988>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4a24      	ldr	r2, [pc, #144]	; (80017a4 <fsm_vm_run+0x9bc>)
 8001714:	fba2 2303 	umull	r2, r3, r2, r3
 8001718:	08db      	lsrs	r3, r3, #3
 800171a:	4a15      	ldr	r2, [pc, #84]	; (8001770 <fsm_vm_run+0x988>)
 800171c:	6013      	str	r3, [r2, #0]
							if (money_inserted_current >= 1 && money_inserted_current <= 9) {
 800171e:	4b14      	ldr	r3, [pc, #80]	; (8001770 <fsm_vm_run+0x988>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d013      	beq.n	800174e <fsm_vm_run+0x966>
 8001726:	4b12      	ldr	r3, [pc, #72]	; (8001770 <fsm_vm_run+0x988>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	2b09      	cmp	r3, #9
 800172c:	d80f      	bhi.n	800174e <fsm_vm_run+0x966>
								money_inserted_current -= money_inserted_current%10;
 800172e:	4b10      	ldr	r3, [pc, #64]	; (8001770 <fsm_vm_run+0x988>)
 8001730:	6818      	ldr	r0, [r3, #0]
 8001732:	4b0f      	ldr	r3, [pc, #60]	; (8001770 <fsm_vm_run+0x988>)
 8001734:	6819      	ldr	r1, [r3, #0]
 8001736:	4b1b      	ldr	r3, [pc, #108]	; (80017a4 <fsm_vm_run+0x9bc>)
 8001738:	fba3 2301 	umull	r2, r3, r3, r1
 800173c:	08da      	lsrs	r2, r3, #3
 800173e:	4613      	mov	r3, r2
 8001740:	009b      	lsls	r3, r3, #2
 8001742:	4413      	add	r3, r2
 8001744:	005b      	lsls	r3, r3, #1
 8001746:	1aca      	subs	r2, r1, r3
 8001748:	1a83      	subs	r3, r0, r2
 800174a:	4a09      	ldr	r2, [pc, #36]	; (8001770 <fsm_vm_run+0x988>)
 800174c:	6013      	str	r3, [r2, #0]
							display_payment_input();
 800174e:	f7ff fadd 	bl	8000d0c <display_payment_input>
			break;
 8001752:	e2d4      	b.n	8001cfe <fsm_vm_run+0xf16>
 8001754:	e2d3      	b.n	8001cfe <fsm_vm_run+0xf16>
 8001756:	bf00      	nop
 8001758:	200000fc 	.word	0x200000fc
 800175c:	20000000 	.word	0x20000000
 8001760:	08006294 	.word	0x08006294
 8001764:	080062a4 	.word	0x080062a4
 8001768:	2000009c 	.word	0x2000009c
 800176c:	08006320 	.word	0x08006320
 8001770:	200000a8 	.word	0x200000a8
 8001774:	200000f4 	.word	0x200000f4
 8001778:	200000a0 	.word	0x200000a0
 800177c:	3b9ac9ff 	.word	0x3b9ac9ff
 8001780:	200000b0 	.word	0x200000b0
 8001784:	08006330 	.word	0x08006330
 8001788:	08006340 	.word	0x08006340
 800178c:	200000ac 	.word	0x200000ac
 8001790:	200000a4 	.word	0x200000a4
 8001794:	0800634c 	.word	0x0800634c
 8001798:	080062f8 	.word	0x080062f8
 800179c:	08006358 	.word	0x08006358
 80017a0:	08006368 	.word	0x08006368
 80017a4:	cccccccd 	.word	0xcccccccd
		case PAYMENT_ERROR:
			{
				/* CHẾ ĐỘ XỬ LÝ LỖI NHẬP MỆNH GIÁ TIỀN
				 * - Hiển thị thông báo trong vòng 3s rồi cho người dùng nhập lại.
				 */
				if (message_timer_flag == 1) {
 80017a8:	4b9d      	ldr	r3, [pc, #628]	; (8001a20 <fsm_vm_run+0xc38>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	2b01      	cmp	r3, #1
 80017ae:	f040 82a8 	bne.w	8001d02 <fsm_vm_run+0xf1a>
					status = PAYMENT_INPUT;
 80017b2:	4b9c      	ldr	r3, [pc, #624]	; (8001a24 <fsm_vm_run+0xc3c>)
 80017b4:	220b      	movs	r2, #11
 80017b6:	601a      	str	r2, [r3, #0]

					lcd_clear();
 80017b8:	f001 fcee 	bl	8003198 <lcd_clear>
					lcd_center_text(0, "INSERT MONEY:");
 80017bc:	499a      	ldr	r1, [pc, #616]	; (8001a28 <fsm_vm_run+0xc40>)
 80017be:	2000      	movs	r0, #0
 80017c0:	f001 fd50 	bl	8003264 <lcd_center_text>

					money_inserted_current = 0;
 80017c4:	4b99      	ldr	r3, [pc, #612]	; (8001a2c <fsm_vm_run+0xc44>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	601a      	str	r2, [r3, #0]
					display_payment_input();
 80017ca:	f7ff fa9f 	bl	8000d0c <display_payment_input>
					setTimeoutTimer(30000);
 80017ce:	f247 5030 	movw	r0, #30000	; 0x7530
 80017d2:	f001 faf3 	bl	8002dbc <setTimeoutTimer>
				}
			}
			break;
 80017d6:	e294      	b.n	8001d02 <fsm_vm_run+0xf1a>
				 * - Nếu số tiền nhập vào < số tiền cần phải thanh toán: hiển thị thông báo
				 * phải trả thêm bao nhiêu tiền trong vòng 3s rồi cho người dùng nhập tiếp.
				 * - Nếu số tiền nhập vào >= số tiền cần phải thanh toán: chuyển sang chế độ
				 * cảm ơn khách hàng.
				 */
				if (message_timer_flag == 1) {
 80017d8:	4b91      	ldr	r3, [pc, #580]	; (8001a20 <fsm_vm_run+0xc38>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	2b01      	cmp	r3, #1
 80017de:	f040 8292 	bne.w	8001d06 <fsm_vm_run+0xf1e>
					if (money_paid_accumulated < total_payable) {
 80017e2:	4b93      	ldr	r3, [pc, #588]	; (8001a30 <fsm_vm_run+0xc48>)
 80017e4:	681a      	ldr	r2, [r3, #0]
 80017e6:	4b93      	ldr	r3, [pc, #588]	; (8001a34 <fsm_vm_run+0xc4c>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	429a      	cmp	r2, r3
 80017ec:	d212      	bcs.n	8001814 <fsm_vm_run+0xa2c>
						status = PAYMENT_INPUT;
 80017ee:	4b8d      	ldr	r3, [pc, #564]	; (8001a24 <fsm_vm_run+0xc3c>)
 80017f0:	220b      	movs	r2, #11
 80017f2:	601a      	str	r2, [r3, #0]

						lcd_clear();
 80017f4:	f001 fcd0 	bl	8003198 <lcd_clear>
						lcd_center_text(0, "INSERT MONEY:");
 80017f8:	498b      	ldr	r1, [pc, #556]	; (8001a28 <fsm_vm_run+0xc40>)
 80017fa:	2000      	movs	r0, #0
 80017fc:	f001 fd32 	bl	8003264 <lcd_center_text>

						money_inserted_current = 0;
 8001800:	4b8a      	ldr	r3, [pc, #552]	; (8001a2c <fsm_vm_run+0xc44>)
 8001802:	2200      	movs	r2, #0
 8001804:	601a      	str	r2, [r3, #0]
						display_payment_input();
 8001806:	f7ff fa81 	bl	8000d0c <display_payment_input>
						setTimeoutTimer(30000);
 800180a:	f247 5030 	movw	r0, #30000	; 0x7530
 800180e:	f001 fad5 	bl	8002dbc <setTimeoutTimer>
						lcd_center_text(1, "DEMON KING STORE");
						setMessageTimer(3000);
					}
				}
			}
			break;
 8001812:	e278      	b.n	8001d06 <fsm_vm_run+0xf1e>
						status = THANKS;
 8001814:	4b83      	ldr	r3, [pc, #524]	; (8001a24 <fsm_vm_run+0xc3c>)
 8001816:	220e      	movs	r2, #14
 8001818:	601a      	str	r2, [r3, #0]
						lcd_clear();
 800181a:	f001 fcbd 	bl	8003198 <lcd_clear>
						lcd_center_text(0, "THANKS FOR SUP");
 800181e:	4986      	ldr	r1, [pc, #536]	; (8001a38 <fsm_vm_run+0xc50>)
 8001820:	2000      	movs	r0, #0
 8001822:	f001 fd1f 	bl	8003264 <lcd_center_text>
						lcd_center_text(1, "DEMON KING STORE");
 8001826:	4985      	ldr	r1, [pc, #532]	; (8001a3c <fsm_vm_run+0xc54>)
 8001828:	2001      	movs	r0, #1
 800182a:	f001 fd1b 	bl	8003264 <lcd_center_text>
						setMessageTimer(3000);
 800182e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001832:	f001 fad7 	bl	8002de4 <setMessageTimer>
			break;
 8001836:	e266      	b.n	8001d06 <fsm_vm_run+0xf1e>
				/* CHẾ ĐỘ CẢM ƠN VÀ TRỪ KHO
				 * - Hiển thị thông báo cảm ơn khách hàng trong vòng 3s.
				 * - Cập nhật lại số lượng sản phẩm.
				 * - Quay trở về chế độ chọn sản phẩm với current_id = 1.
				 */
				if (message_timer_flag == 1) {
 8001838:	4b79      	ldr	r3, [pc, #484]	; (8001a20 <fsm_vm_run+0xc38>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	2b01      	cmp	r3, #1
 800183e:	f040 8264 	bne.w	8001d0a <fsm_vm_run+0xf22>
					Skin* s = getSkinByID(current_id);
 8001842:	4b7f      	ldr	r3, [pc, #508]	; (8001a40 <fsm_vm_run+0xc58>)
 8001844:	781b      	ldrb	r3, [r3, #0]
 8001846:	4618      	mov	r0, r3
 8001848:	f001 f9fa 	bl	8002c40 <getSkinByID>
 800184c:	6778      	str	r0, [r7, #116]	; 0x74
					if (s != NULL && s->quantity >= input_quantity) {
 800184e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001850:	2b00      	cmp	r3, #0
 8001852:	d00f      	beq.n	8001874 <fsm_vm_run+0xa8c>
 8001854:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001856:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001858:	4b7a      	ldr	r3, [pc, #488]	; (8001a44 <fsm_vm_run+0xc5c>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	429a      	cmp	r2, r3
 800185e:	d309      	bcc.n	8001874 <fsm_vm_run+0xa8c>
						updateQuantity(current_id, s->quantity - input_quantity);
 8001860:	4b77      	ldr	r3, [pc, #476]	; (8001a40 <fsm_vm_run+0xc58>)
 8001862:	7818      	ldrb	r0, [r3, #0]
 8001864:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001866:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001868:	4b76      	ldr	r3, [pc, #472]	; (8001a44 <fsm_vm_run+0xc5c>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	1ad3      	subs	r3, r2, r3
 800186e:	4619      	mov	r1, r3
 8001870:	f001 fa02 	bl	8002c78 <updateQuantity>
					}

					input_quantity = 0;
 8001874:	4b73      	ldr	r3, [pc, #460]	; (8001a44 <fsm_vm_run+0xc5c>)
 8001876:	2200      	movs	r2, #0
 8001878:	601a      	str	r2, [r3, #0]

					status = CHOOSING_SKIN;
 800187a:	4b6a      	ldr	r3, [pc, #424]	; (8001a24 <fsm_vm_run+0xc3c>)
 800187c:	2204      	movs	r2, #4
 800187e:	601a      	str	r2, [r3, #0]
					lcd_clear();
 8001880:	f001 fc8a 	bl	8003198 <lcd_clear>
					current_id = 1;
 8001884:	4b6e      	ldr	r3, [pc, #440]	; (8001a40 <fsm_vm_run+0xc58>)
 8001886:	2201      	movs	r2, #1
 8001888:	701a      	strb	r2, [r3, #0]
					display_current_skin(current_id);
 800188a:	4b6d      	ldr	r3, [pc, #436]	; (8001a40 <fsm_vm_run+0xc58>)
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	4618      	mov	r0, r3
 8001890:	f7ff f950 	bl	8000b34 <display_current_skin>
					setTimeoutTimer(30000);
 8001894:	f247 5030 	movw	r0, #30000	; 0x7530
 8001898:	f001 fa90 	bl	8002dbc <setTimeoutTimer>
				}
			}
			break;
 800189c:	e235      	b.n	8001d0a <fsm_vm_run+0xf22>
		case ADMIN_MODE:
			{
				/* CHẾ ĐỘ ADMIN
				 * Khi nhập đúng mật khẩu, tự động chuyển sang chế độ chọn sản phẩm điều chỉnh.
				 */
				if (message_timer_flag == 1) {
 800189e:	4b60      	ldr	r3, [pc, #384]	; (8001a20 <fsm_vm_run+0xc38>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	2b01      	cmp	r3, #1
 80018a4:	f040 8233 	bne.w	8001d0e <fsm_vm_run+0xf26>
					status = CHOOSING_SKIN_TO_ADJUST;
 80018a8:	4b5e      	ldr	r3, [pc, #376]	; (8001a24 <fsm_vm_run+0xc3c>)
 80018aa:	2210      	movs	r2, #16
 80018ac:	601a      	str	r2, [r3, #0]
					lcd_clear();
 80018ae:	f001 fc73 	bl	8003198 <lcd_clear>
					current_id = 1;
 80018b2:	4b63      	ldr	r3, [pc, #396]	; (8001a40 <fsm_vm_run+0xc58>)
 80018b4:	2201      	movs	r2, #1
 80018b6:	701a      	strb	r2, [r3, #0]
					display_current_skin(current_id);
 80018b8:	4b61      	ldr	r3, [pc, #388]	; (8001a40 <fsm_vm_run+0xc58>)
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	4618      	mov	r0, r3
 80018be:	f7ff f939 	bl	8000b34 <display_current_skin>

					setTimeoutTimer(60000);
 80018c2:	f64e 2060 	movw	r0, #60000	; 0xea60
 80018c6:	f001 fa79 	bl	8002dbc <setTimeoutTimer>
				}
			}
			break;
 80018ca:	e220      	b.n	8001d0e <fsm_vm_run+0xf26>
				/* CHẾ ĐỘ CHỌN SẢN PHẨM ĐIỀU CHỈNH
				 * - Nhấn 'U' và 'D' để lựa chọn sản phẩm điều chỉnh.
				 * - Nhấn '#' để xác nhận chọn sản phẩm và sang chế độ điều chỉnh.
				 * - Nhấn '*' để thoát khỏi chế độ Admin.
				 */
				if (timeout_timer_flag == 1) {
 80018cc:	4b5e      	ldr	r3, [pc, #376]	; (8001a48 <fsm_vm_run+0xc60>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	2b01      	cmp	r3, #1
 80018d2:	d111      	bne.n	80018f8 <fsm_vm_run+0xb10>
					status = TIMEOUT_ADMIN_MODE;
 80018d4:	4b53      	ldr	r3, [pc, #332]	; (8001a24 <fsm_vm_run+0xc3c>)
 80018d6:	2211      	movs	r2, #17
 80018d8:	601a      	str	r2, [r3, #0]
					lcd_clear();
 80018da:	f001 fc5d 	bl	8003198 <lcd_clear>
					lcd_center_text(0, "ADMIN TIMEOUT");
 80018de:	495b      	ldr	r1, [pc, #364]	; (8001a4c <fsm_vm_run+0xc64>)
 80018e0:	2000      	movs	r0, #0
 80018e2:	f001 fcbf 	bl	8003264 <lcd_center_text>
					lcd_center_text(1, "EXIT ADMIN MODE");
 80018e6:	495a      	ldr	r1, [pc, #360]	; (8001a50 <fsm_vm_run+0xc68>)
 80018e8:	2001      	movs	r0, #1
 80018ea:	f001 fcbb 	bl	8003264 <lcd_center_text>

					setMessageTimer(3000);
 80018ee:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80018f2:	f001 fa77 	bl	8002de4 <setMessageTimer>
					break;
 80018f6:	e215      	b.n	8001d24 <fsm_vm_run+0xf3c>
				}

				char key = Keypad_Scan();
 80018f8:	f000 fbf2 	bl	80020e0 <Keypad_Scan>
 80018fc:	4603      	mov	r3, r0
 80018fe:	f887 307a 	strb.w	r3, [r7, #122]	; 0x7a
				if (key != 0) {
 8001902:	f897 307a 	ldrb.w	r3, [r7, #122]	; 0x7a
 8001906:	2b00      	cmp	r3, #0
 8001908:	f000 8203 	beq.w	8001d12 <fsm_vm_run+0xf2a>
					setTimeoutTimer(60000); // Reset timeout 60s khi có thao tác
 800190c:	f64e 2060 	movw	r0, #60000	; 0xea60
 8001910:	f001 fa54 	bl	8002dbc <setTimeoutTimer>

					if (key == 'U') {
 8001914:	f897 307a 	ldrb.w	r3, [r7, #122]	; 0x7a
 8001918:	2b55      	cmp	r3, #85	; 0x55
 800191a:	d112      	bne.n	8001942 <fsm_vm_run+0xb5a>
						current_id--;
 800191c:	4b48      	ldr	r3, [pc, #288]	; (8001a40 <fsm_vm_run+0xc58>)
 800191e:	781b      	ldrb	r3, [r3, #0]
 8001920:	3b01      	subs	r3, #1
 8001922:	b2da      	uxtb	r2, r3
 8001924:	4b46      	ldr	r3, [pc, #280]	; (8001a40 <fsm_vm_run+0xc58>)
 8001926:	701a      	strb	r2, [r3, #0]
						if (current_id < 1) current_id = 16;
 8001928:	4b45      	ldr	r3, [pc, #276]	; (8001a40 <fsm_vm_run+0xc58>)
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d102      	bne.n	8001936 <fsm_vm_run+0xb4e>
 8001930:	4b43      	ldr	r3, [pc, #268]	; (8001a40 <fsm_vm_run+0xc58>)
 8001932:	2210      	movs	r2, #16
 8001934:	701a      	strb	r2, [r3, #0]
						display_current_skin(current_id);
 8001936:	4b42      	ldr	r3, [pc, #264]	; (8001a40 <fsm_vm_run+0xc58>)
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	4618      	mov	r0, r3
 800193c:	f7ff f8fa 	bl	8000b34 <display_current_skin>

						setTimeoutTimer(30000);
					}
				}
			}
			break;
 8001940:	e1e7      	b.n	8001d12 <fsm_vm_run+0xf2a>
					else if (key == 'D') {
 8001942:	f897 307a 	ldrb.w	r3, [r7, #122]	; 0x7a
 8001946:	2b44      	cmp	r3, #68	; 0x44
 8001948:	d112      	bne.n	8001970 <fsm_vm_run+0xb88>
						current_id++;
 800194a:	4b3d      	ldr	r3, [pc, #244]	; (8001a40 <fsm_vm_run+0xc58>)
 800194c:	781b      	ldrb	r3, [r3, #0]
 800194e:	3301      	adds	r3, #1
 8001950:	b2da      	uxtb	r2, r3
 8001952:	4b3b      	ldr	r3, [pc, #236]	; (8001a40 <fsm_vm_run+0xc58>)
 8001954:	701a      	strb	r2, [r3, #0]
						if (current_id > 16) current_id = 1;
 8001956:	4b3a      	ldr	r3, [pc, #232]	; (8001a40 <fsm_vm_run+0xc58>)
 8001958:	781b      	ldrb	r3, [r3, #0]
 800195a:	2b10      	cmp	r3, #16
 800195c:	d902      	bls.n	8001964 <fsm_vm_run+0xb7c>
 800195e:	4b38      	ldr	r3, [pc, #224]	; (8001a40 <fsm_vm_run+0xc58>)
 8001960:	2201      	movs	r2, #1
 8001962:	701a      	strb	r2, [r3, #0]
						display_current_skin(current_id);
 8001964:	4b36      	ldr	r3, [pc, #216]	; (8001a40 <fsm_vm_run+0xc58>)
 8001966:	781b      	ldrb	r3, [r3, #0]
 8001968:	4618      	mov	r0, r3
 800196a:	f7ff f8e3 	bl	8000b34 <display_current_skin>
			break;
 800196e:	e1d0      	b.n	8001d12 <fsm_vm_run+0xf2a>
					else if (key == '#') {
 8001970:	f897 307a 	ldrb.w	r3, [r7, #122]	; 0x7a
 8001974:	2b23      	cmp	r3, #35	; 0x23
 8001976:	d114      	bne.n	80019a2 <fsm_vm_run+0xbba>
						status = ADJUST_QUANTITY_AND_PRICE;
 8001978:	4b2a      	ldr	r3, [pc, #168]	; (8001a24 <fsm_vm_run+0xc3c>)
 800197a:	2212      	movs	r2, #18
 800197c:	601a      	str	r2, [r3, #0]
						lcd_clear();
 800197e:	f001 fc0b 	bl	8003198 <lcd_clear>
						adj_line = 0;
 8001982:	4b34      	ldr	r3, [pc, #208]	; (8001a54 <fsm_vm_run+0xc6c>)
 8001984:	2200      	movs	r2, #0
 8001986:	701a      	strb	r2, [r3, #0]
						display_adjust_quantity_and_price(current_id, adj_line);
 8001988:	4b2d      	ldr	r3, [pc, #180]	; (8001a40 <fsm_vm_run+0xc58>)
 800198a:	781b      	ldrb	r3, [r3, #0]
 800198c:	4a31      	ldr	r2, [pc, #196]	; (8001a54 <fsm_vm_run+0xc6c>)
 800198e:	7812      	ldrb	r2, [r2, #0]
 8001990:	4611      	mov	r1, r2
 8001992:	4618      	mov	r0, r3
 8001994:	f7ff f962 	bl	8000c5c <display_adjust_quantity_and_price>
						setTimeoutTimer(60000);
 8001998:	f64e 2060 	movw	r0, #60000	; 0xea60
 800199c:	f001 fa0e 	bl	8002dbc <setTimeoutTimer>
			break;
 80019a0:	e1b7      	b.n	8001d12 <fsm_vm_run+0xf2a>
					else if (key == '*') {
 80019a2:	f897 307a 	ldrb.w	r3, [r7, #122]	; 0x7a
 80019a6:	2b2a      	cmp	r3, #42	; 0x2a
 80019a8:	f040 81b3 	bne.w	8001d12 <fsm_vm_run+0xf2a>
						status = CONFIRM_EXIT_ADMIN_MODE;
 80019ac:	4b1d      	ldr	r3, [pc, #116]	; (8001a24 <fsm_vm_run+0xc3c>)
 80019ae:	2213      	movs	r2, #19
 80019b0:	601a      	str	r2, [r3, #0]
						lcd_clear();
 80019b2:	f001 fbf1 	bl	8003198 <lcd_clear>
						lcd_center_text(0, "EXIT ADMIN MODE?");
 80019b6:	4928      	ldr	r1, [pc, #160]	; (8001a58 <fsm_vm_run+0xc70>)
 80019b8:	2000      	movs	r0, #0
 80019ba:	f001 fc53 	bl	8003264 <lcd_center_text>
						lcd_center_text(1, "YES(#) NO(*)");
 80019be:	4927      	ldr	r1, [pc, #156]	; (8001a5c <fsm_vm_run+0xc74>)
 80019c0:	2001      	movs	r0, #1
 80019c2:	f001 fc4f 	bl	8003264 <lcd_center_text>
						setTimeoutTimer(30000);
 80019c6:	f247 5030 	movw	r0, #30000	; 0x7530
 80019ca:	f001 f9f7 	bl	8002dbc <setTimeoutTimer>
			break;
 80019ce:	e1a0      	b.n	8001d12 <fsm_vm_run+0xf2a>
			{
				/* CHẾ ĐỘ TỰ ĐỘNG THOÁT ADMIN MODE
				 * - Khi vượt quá 60s mà người kiểm kho không thao tác gì
				 * -> hiển thị thông báo trong vòng 3s và trở về chế độ chọn sản phẩm của người dùng.
				 */
				if (message_timer_flag == 1) {
 80019d0:	4b13      	ldr	r3, [pc, #76]	; (8001a20 <fsm_vm_run+0xc38>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	2b01      	cmp	r3, #1
 80019d6:	f040 819e 	bne.w	8001d16 <fsm_vm_run+0xf2e>
					status = CHOOSING_SKIN;
 80019da:	4b12      	ldr	r3, [pc, #72]	; (8001a24 <fsm_vm_run+0xc3c>)
 80019dc:	2204      	movs	r2, #4
 80019de:	601a      	str	r2, [r3, #0]
					current_id = 1;
 80019e0:	4b17      	ldr	r3, [pc, #92]	; (8001a40 <fsm_vm_run+0xc58>)
 80019e2:	2201      	movs	r2, #1
 80019e4:	701a      	strb	r2, [r3, #0]
					display_current_skin(current_id);
 80019e6:	4b16      	ldr	r3, [pc, #88]	; (8001a40 <fsm_vm_run+0xc58>)
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	4618      	mov	r0, r3
 80019ec:	f7ff f8a2 	bl	8000b34 <display_current_skin>
					setTimeoutTimer(30000);
 80019f0:	f247 5030 	movw	r0, #30000	; 0x7530
 80019f4:	f001 f9e2 	bl	8002dbc <setTimeoutTimer>
				}
			}
			break;
 80019f8:	e18d      	b.n	8001d16 <fsm_vm_run+0xf2e>
				 * Nhấn 'L' (Left) và 'R' (Right) để tăng hoặc giảm giá trị.
				 * Nhấn 'U' (Up) và 'D' (Down) để chuyển qua lại giữa 2 dòng (Quantity và Price).
				 * Nhấn '#' để lưu lại giá trị mới.
				 * Nhấn '*' để quay lại chọn sản phẩm để điều chỉnh.
				 */
				if (timeout_timer_flag == 1) {
 80019fa:	4b13      	ldr	r3, [pc, #76]	; (8001a48 <fsm_vm_run+0xc60>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	2b01      	cmp	r3, #1
 8001a00:	d12e      	bne.n	8001a60 <fsm_vm_run+0xc78>
					status = CHOOSING_SKIN_TO_ADJUST;
 8001a02:	4b08      	ldr	r3, [pc, #32]	; (8001a24 <fsm_vm_run+0xc3c>)
 8001a04:	2210      	movs	r2, #16
 8001a06:	601a      	str	r2, [r3, #0]
					lcd_clear();
 8001a08:	f001 fbc6 	bl	8003198 <lcd_clear>
					display_current_skin(current_id);
 8001a0c:	4b0c      	ldr	r3, [pc, #48]	; (8001a40 <fsm_vm_run+0xc58>)
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	4618      	mov	r0, r3
 8001a12:	f7ff f88f 	bl	8000b34 <display_current_skin>
					setTimeoutTimer(60000);
 8001a16:	f64e 2060 	movw	r0, #60000	; 0xea60
 8001a1a:	f001 f9cf 	bl	8002dbc <setTimeoutTimer>
					break;
 8001a1e:	e181      	b.n	8001d24 <fsm_vm_run+0xf3c>
 8001a20:	200000fc 	.word	0x200000fc
 8001a24:	20000000 	.word	0x20000000
 8001a28:	08006320 	.word	0x08006320
 8001a2c:	200000a8 	.word	0x200000a8
 8001a30:	200000ac 	.word	0x200000ac
 8001a34:	200000a4 	.word	0x200000a4
 8001a38:	08006378 	.word	0x08006378
 8001a3c:	08006244 	.word	0x08006244
 8001a40:	20000004 	.word	0x20000004
 8001a44:	2000009c 	.word	0x2000009c
 8001a48:	200000f4 	.word	0x200000f4
 8001a4c:	08006388 	.word	0x08006388
 8001a50:	08006398 	.word	0x08006398
 8001a54:	200000b1 	.word	0x200000b1
 8001a58:	080063a8 	.word	0x080063a8
 8001a5c:	080063bc 	.word	0x080063bc
				}

				Skin* skin = getSkinByID(current_id);
 8001a60:	4bb2      	ldr	r3, [pc, #712]	; (8001d2c <fsm_vm_run+0xf44>)
 8001a62:	781b      	ldrb	r3, [r3, #0]
 8001a64:	4618      	mov	r0, r3
 8001a66:	f001 f8eb 	bl	8002c40 <getSkinByID>
 8001a6a:	67f8      	str	r0, [r7, #124]	; 0x7c
				if (skin == NULL) break;
 8001a6c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	f000 8153 	beq.w	8001d1a <fsm_vm_run+0xf32>
				char key = Keypad_Scan();
 8001a74:	f000 fb34 	bl	80020e0 <Keypad_Scan>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b
				if (key != 0) {
 8001a7e:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	f000 814b 	beq.w	8001d1e <fsm_vm_run+0xf36>
					setTimeoutTimer(60000);
 8001a88:	f64e 2060 	movw	r0, #60000	; 0xea60
 8001a8c:	f001 f996 	bl	8002dbc <setTimeoutTimer>
					// Điều chỉnh số lượng sản phẩm trong khoảng 0 đến 9
					if (adj_line == 0) {
 8001a90:	4ba7      	ldr	r3, [pc, #668]	; (8001d30 <fsm_vm_run+0xf48>)
 8001a92:	781b      	ldrb	r3, [r3, #0]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d159      	bne.n	8001b4c <fsm_vm_run+0xd64>
						if (key == 'L') {
 8001a98:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 8001a9c:	2b4c      	cmp	r3, #76	; 0x4c
 8001a9e:	d116      	bne.n	8001ace <fsm_vm_run+0xce6>
							if (skin->quantity > 0) {
 8001aa0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	f000 813a 	beq.w	8001d1e <fsm_vm_run+0xf36>
								updateQuantity(current_id, skin->quantity - 1);
 8001aaa:	4ba0      	ldr	r3, [pc, #640]	; (8001d2c <fsm_vm_run+0xf44>)
 8001aac:	781a      	ldrb	r2, [r3, #0]
 8001aae:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001ab0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ab2:	3b01      	subs	r3, #1
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	4610      	mov	r0, r2
 8001ab8:	f001 f8de 	bl	8002c78 <updateQuantity>
								display_adjust_quantity_and_price(current_id, adj_line);
 8001abc:	4b9b      	ldr	r3, [pc, #620]	; (8001d2c <fsm_vm_run+0xf44>)
 8001abe:	781b      	ldrb	r3, [r3, #0]
 8001ac0:	4a9b      	ldr	r2, [pc, #620]	; (8001d30 <fsm_vm_run+0xf48>)
 8001ac2:	7812      	ldrb	r2, [r2, #0]
 8001ac4:	4611      	mov	r1, r2
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f7ff f8c8 	bl	8000c5c <display_adjust_quantity_and_price>
							display_adjust_quantity_and_price(current_id, adj_line);
						}
					}
				}
			}
			break;
 8001acc:	e127      	b.n	8001d1e <fsm_vm_run+0xf36>
						else if (key == 'R') {
 8001ace:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 8001ad2:	2b52      	cmp	r3, #82	; 0x52
 8001ad4:	d116      	bne.n	8001b04 <fsm_vm_run+0xd1c>
							if (skin->quantity < 9) {
 8001ad6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ada:	2b08      	cmp	r3, #8
 8001adc:	f200 811f 	bhi.w	8001d1e <fsm_vm_run+0xf36>
								updateQuantity(current_id, skin->quantity + 1);
 8001ae0:	4b92      	ldr	r3, [pc, #584]	; (8001d2c <fsm_vm_run+0xf44>)
 8001ae2:	781a      	ldrb	r2, [r3, #0]
 8001ae4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001ae6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ae8:	3301      	adds	r3, #1
 8001aea:	4619      	mov	r1, r3
 8001aec:	4610      	mov	r0, r2
 8001aee:	f001 f8c3 	bl	8002c78 <updateQuantity>
								display_adjust_quantity_and_price(current_id, adj_line);
 8001af2:	4b8e      	ldr	r3, [pc, #568]	; (8001d2c <fsm_vm_run+0xf44>)
 8001af4:	781b      	ldrb	r3, [r3, #0]
 8001af6:	4a8e      	ldr	r2, [pc, #568]	; (8001d30 <fsm_vm_run+0xf48>)
 8001af8:	7812      	ldrb	r2, [r2, #0]
 8001afa:	4611      	mov	r1, r2
 8001afc:	4618      	mov	r0, r3
 8001afe:	f7ff f8ad 	bl	8000c5c <display_adjust_quantity_and_price>
			break;
 8001b02:	e10c      	b.n	8001d1e <fsm_vm_run+0xf36>
						else if (key == 'D') {
 8001b04:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 8001b08:	2b44      	cmp	r3, #68	; 0x44
 8001b0a:	d10b      	bne.n	8001b24 <fsm_vm_run+0xd3c>
							adj_line = 1;
 8001b0c:	4b88      	ldr	r3, [pc, #544]	; (8001d30 <fsm_vm_run+0xf48>)
 8001b0e:	2201      	movs	r2, #1
 8001b10:	701a      	strb	r2, [r3, #0]
							display_adjust_quantity_and_price(current_id, adj_line);
 8001b12:	4b86      	ldr	r3, [pc, #536]	; (8001d2c <fsm_vm_run+0xf44>)
 8001b14:	781b      	ldrb	r3, [r3, #0]
 8001b16:	4a86      	ldr	r2, [pc, #536]	; (8001d30 <fsm_vm_run+0xf48>)
 8001b18:	7812      	ldrb	r2, [r2, #0]
 8001b1a:	4611      	mov	r1, r2
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f7ff f89d 	bl	8000c5c <display_adjust_quantity_and_price>
			break;
 8001b22:	e0fc      	b.n	8001d1e <fsm_vm_run+0xf36>
						else if (key == '*') {
 8001b24:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 8001b28:	2b2a      	cmp	r3, #42	; 0x2a
 8001b2a:	f040 80f8 	bne.w	8001d1e <fsm_vm_run+0xf36>
							status = CHOOSING_SKIN_TO_ADJUST;
 8001b2e:	4b81      	ldr	r3, [pc, #516]	; (8001d34 <fsm_vm_run+0xf4c>)
 8001b30:	2210      	movs	r2, #16
 8001b32:	601a      	str	r2, [r3, #0]
							lcd_clear();
 8001b34:	f001 fb30 	bl	8003198 <lcd_clear>
							display_current_skin(current_id);
 8001b38:	4b7c      	ldr	r3, [pc, #496]	; (8001d2c <fsm_vm_run+0xf44>)
 8001b3a:	781b      	ldrb	r3, [r3, #0]
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f7fe fff9 	bl	8000b34 <display_current_skin>
							setTimeoutTimer(60000);
 8001b42:	f64e 2060 	movw	r0, #60000	; 0xea60
 8001b46:	f001 f939 	bl	8002dbc <setTimeoutTimer>
			break;
 8001b4a:	e0e8      	b.n	8001d1e <fsm_vm_run+0xf36>
					else if (adj_line == 1) {
 8001b4c:	4b78      	ldr	r3, [pc, #480]	; (8001d30 <fsm_vm_run+0xf48>)
 8001b4e:	781b      	ldrb	r3, [r3, #0]
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	f040 80e4 	bne.w	8001d1e <fsm_vm_run+0xf36>
						if (key == 'L') {
 8001b56:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 8001b5a:	2b4c      	cmp	r3, #76	; 0x4c
 8001b5c:	d118      	bne.n	8001b90 <fsm_vm_run+0xda8>
							if (skin->price >= 1000) {
 8001b5e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001b60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b62:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001b66:	f0c0 80da 	bcc.w	8001d1e <fsm_vm_run+0xf36>
								updatePrice(current_id, skin->price - 1000);
 8001b6a:	4b70      	ldr	r3, [pc, #448]	; (8001d2c <fsm_vm_run+0xf44>)
 8001b6c:	781a      	ldrb	r2, [r3, #0]
 8001b6e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001b70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b72:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8001b76:	4619      	mov	r1, r3
 8001b78:	4610      	mov	r0, r2
 8001b7a:	f001 f89b 	bl	8002cb4 <updatePrice>
								display_adjust_quantity_and_price(current_id, adj_line);
 8001b7e:	4b6b      	ldr	r3, [pc, #428]	; (8001d2c <fsm_vm_run+0xf44>)
 8001b80:	781b      	ldrb	r3, [r3, #0]
 8001b82:	4a6b      	ldr	r2, [pc, #428]	; (8001d30 <fsm_vm_run+0xf48>)
 8001b84:	7812      	ldrb	r2, [r2, #0]
 8001b86:	4611      	mov	r1, r2
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f7ff f867 	bl	8000c5c <display_adjust_quantity_and_price>
			break;
 8001b8e:	e0c6      	b.n	8001d1e <fsm_vm_run+0xf36>
						else if (key == 'R') {
 8001b90:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 8001b94:	2b52      	cmp	r3, #82	; 0x52
 8001b96:	d118      	bne.n	8001bca <fsm_vm_run+0xde2>
							if (skin->price < 99000) {
 8001b98:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001b9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b9c:	4a66      	ldr	r2, [pc, #408]	; (8001d38 <fsm_vm_run+0xf50>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	f200 80bd 	bhi.w	8001d1e <fsm_vm_run+0xf36>
								updatePrice(current_id, skin->price + 1000);
 8001ba4:	4b61      	ldr	r3, [pc, #388]	; (8001d2c <fsm_vm_run+0xf44>)
 8001ba6:	781a      	ldrb	r2, [r3, #0]
 8001ba8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001baa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bac:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	4610      	mov	r0, r2
 8001bb4:	f001 f87e 	bl	8002cb4 <updatePrice>
								display_adjust_quantity_and_price(current_id, adj_line);
 8001bb8:	4b5c      	ldr	r3, [pc, #368]	; (8001d2c <fsm_vm_run+0xf44>)
 8001bba:	781b      	ldrb	r3, [r3, #0]
 8001bbc:	4a5c      	ldr	r2, [pc, #368]	; (8001d30 <fsm_vm_run+0xf48>)
 8001bbe:	7812      	ldrb	r2, [r2, #0]
 8001bc0:	4611      	mov	r1, r2
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f7ff f84a 	bl	8000c5c <display_adjust_quantity_and_price>
			break;
 8001bc8:	e0a9      	b.n	8001d1e <fsm_vm_run+0xf36>
						else if (key == '#') {
 8001bca:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 8001bce:	2b23      	cmp	r3, #35	; 0x23
 8001bd0:	d116      	bne.n	8001c00 <fsm_vm_run+0xe18>
							lcd_clear();
 8001bd2:	f001 fae1 	bl	8003198 <lcd_clear>
							lcd_center_text(0, "COMPLETE UPDATE");
 8001bd6:	4959      	ldr	r1, [pc, #356]	; (8001d3c <fsm_vm_run+0xf54>)
 8001bd8:	2000      	movs	r0, #0
 8001bda:	f001 fb43 	bl	8003264 <lcd_center_text>
							HAL_Delay(1500);
 8001bde:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8001be2:	f001 fbed 	bl	80033c0 <HAL_Delay>
							status = CHOOSING_SKIN_TO_ADJUST;
 8001be6:	4b53      	ldr	r3, [pc, #332]	; (8001d34 <fsm_vm_run+0xf4c>)
 8001be8:	2210      	movs	r2, #16
 8001bea:	601a      	str	r2, [r3, #0]
							display_current_skin(current_id);
 8001bec:	4b4f      	ldr	r3, [pc, #316]	; (8001d2c <fsm_vm_run+0xf44>)
 8001bee:	781b      	ldrb	r3, [r3, #0]
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f7fe ff9f 	bl	8000b34 <display_current_skin>
							setTimeoutTimer(60000);
 8001bf6:	f64e 2060 	movw	r0, #60000	; 0xea60
 8001bfa:	f001 f8df 	bl	8002dbc <setTimeoutTimer>
			break;
 8001bfe:	e08e      	b.n	8001d1e <fsm_vm_run+0xf36>
						else if (key == 'U') {
 8001c00:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 8001c04:	2b55      	cmp	r3, #85	; 0x55
 8001c06:	f040 808a 	bne.w	8001d1e <fsm_vm_run+0xf36>
							adj_line = 0;
 8001c0a:	4b49      	ldr	r3, [pc, #292]	; (8001d30 <fsm_vm_run+0xf48>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	701a      	strb	r2, [r3, #0]
							display_adjust_quantity_and_price(current_id, adj_line);
 8001c10:	4b46      	ldr	r3, [pc, #280]	; (8001d2c <fsm_vm_run+0xf44>)
 8001c12:	781b      	ldrb	r3, [r3, #0]
 8001c14:	4a46      	ldr	r2, [pc, #280]	; (8001d30 <fsm_vm_run+0xf48>)
 8001c16:	7812      	ldrb	r2, [r2, #0]
 8001c18:	4611      	mov	r1, r2
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f7ff f81e 	bl	8000c5c <display_adjust_quantity_and_price>
			break;
 8001c20:	e07d      	b.n	8001d1e <fsm_vm_run+0xf36>
			{
				/* CHẾ ĐỘ XÁC NHẬN THOÁT ADMIN MODE
				 * - Nhấn '#' để xác nhận thoát và quay về chế độ chọn sản phẩm của người dùng.
				 * - Nhấn '*' để xác nhận ở lại chế độ Admin mode.
				 */
				if (timeout_timer_flag == 1) {
 8001c22:	4b47      	ldr	r3, [pc, #284]	; (8001d40 <fsm_vm_run+0xf58>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	2b01      	cmp	r3, #1
 8001c28:	d115      	bne.n	8001c56 <fsm_vm_run+0xe6e>
					status = CHOOSING_SKIN;
 8001c2a:	4b42      	ldr	r3, [pc, #264]	; (8001d34 <fsm_vm_run+0xf4c>)
 8001c2c:	2204      	movs	r2, #4
 8001c2e:	601a      	str	r2, [r3, #0]
					lcd_clear();
 8001c30:	f001 fab2 	bl	8003198 <lcd_clear>
					lcd_center_text(0, "LOGGING OUT...");
 8001c34:	4943      	ldr	r1, [pc, #268]	; (8001d44 <fsm_vm_run+0xf5c>)
 8001c36:	2000      	movs	r0, #0
 8001c38:	f001 fb14 	bl	8003264 <lcd_center_text>
					HAL_Delay(1000);
 8001c3c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c40:	f001 fbbe 	bl	80033c0 <HAL_Delay>
					current_id = 1;
 8001c44:	4b39      	ldr	r3, [pc, #228]	; (8001d2c <fsm_vm_run+0xf44>)
 8001c46:	2201      	movs	r2, #1
 8001c48:	701a      	strb	r2, [r3, #0]
					display_current_skin(current_id);
 8001c4a:	4b38      	ldr	r3, [pc, #224]	; (8001d2c <fsm_vm_run+0xf44>)
 8001c4c:	781b      	ldrb	r3, [r3, #0]
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f7fe ff70 	bl	8000b34 <display_current_skin>
					break;
 8001c54:	e066      	b.n	8001d24 <fsm_vm_run+0xf3c>
				}

				char key = Keypad_Scan();
 8001c56:	f000 fa43 	bl	80020e0 <Keypad_Scan>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
				if (key != 0) {
 8001c60:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d05c      	beq.n	8001d22 <fsm_vm_run+0xf3a>
					setTimeoutTimer(30000);
 8001c68:	f247 5030 	movw	r0, #30000	; 0x7530
 8001c6c:	f001 f8a6 	bl	8002dbc <setTimeoutTimer>

					if (key == '#') {
 8001c70:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8001c74:	2b23      	cmp	r3, #35	; 0x23
 8001c76:	d11b      	bne.n	8001cb0 <fsm_vm_run+0xec8>
						status = CHOOSING_SKIN;
 8001c78:	4b2e      	ldr	r3, [pc, #184]	; (8001d34 <fsm_vm_run+0xf4c>)
 8001c7a:	2204      	movs	r2, #4
 8001c7c:	601a      	str	r2, [r3, #0]

						lcd_clear();
 8001c7e:	f001 fa8b 	bl	8003198 <lcd_clear>
						lcd_center_text(0, "LOGGING OUT...");
 8001c82:	4930      	ldr	r1, [pc, #192]	; (8001d44 <fsm_vm_run+0xf5c>)
 8001c84:	2000      	movs	r0, #0
 8001c86:	f001 faed 	bl	8003264 <lcd_center_text>
						HAL_Delay(1000);
 8001c8a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c8e:	f001 fb97 	bl	80033c0 <HAL_Delay>
						lcd_clear();
 8001c92:	f001 fa81 	bl	8003198 <lcd_clear>
						current_id = 1;
 8001c96:	4b25      	ldr	r3, [pc, #148]	; (8001d2c <fsm_vm_run+0xf44>)
 8001c98:	2201      	movs	r2, #1
 8001c9a:	701a      	strb	r2, [r3, #0]
						display_current_skin(current_id);
 8001c9c:	4b23      	ldr	r3, [pc, #140]	; (8001d2c <fsm_vm_run+0xf44>)
 8001c9e:	781b      	ldrb	r3, [r3, #0]
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f7fe ff47 	bl	8000b34 <display_current_skin>
						setTimeoutTimer(30000);
 8001ca6:	f247 5030 	movw	r0, #30000	; 0x7530
 8001caa:	f001 f887 	bl	8002dbc <setTimeoutTimer>
						display_current_skin(current_id);
						setTimeoutTimer(60000);
					}
				}
			}
			break;
 8001cae:	e038      	b.n	8001d22 <fsm_vm_run+0xf3a>
					else if (key == '*') {
 8001cb0:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8001cb4:	2b2a      	cmp	r3, #42	; 0x2a
 8001cb6:	d134      	bne.n	8001d22 <fsm_vm_run+0xf3a>
						status = CHOOSING_SKIN_TO_ADJUST;
 8001cb8:	4b1e      	ldr	r3, [pc, #120]	; (8001d34 <fsm_vm_run+0xf4c>)
 8001cba:	2210      	movs	r2, #16
 8001cbc:	601a      	str	r2, [r3, #0]
						lcd_clear();
 8001cbe:	f001 fa6b 	bl	8003198 <lcd_clear>
						display_current_skin(current_id);
 8001cc2:	4b1a      	ldr	r3, [pc, #104]	; (8001d2c <fsm_vm_run+0xf44>)
 8001cc4:	781b      	ldrb	r3, [r3, #0]
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f7fe ff34 	bl	8000b34 <display_current_skin>
						setTimeoutTimer(60000);
 8001ccc:	f64e 2060 	movw	r0, #60000	; 0xea60
 8001cd0:	f001 f874 	bl	8002dbc <setTimeoutTimer>
			break;
 8001cd4:	e025      	b.n	8001d22 <fsm_vm_run+0xf3a>
		default:
			break;
 8001cd6:	bf00      	nop
 8001cd8:	e024      	b.n	8001d24 <fsm_vm_run+0xf3c>
			break;
 8001cda:	bf00      	nop
 8001cdc:	e022      	b.n	8001d24 <fsm_vm_run+0xf3c>
			break;
 8001cde:	bf00      	nop
 8001ce0:	e020      	b.n	8001d24 <fsm_vm_run+0xf3c>
			break;
 8001ce2:	bf00      	nop
 8001ce4:	e01e      	b.n	8001d24 <fsm_vm_run+0xf3c>
			break;
 8001ce6:	bf00      	nop
 8001ce8:	e01c      	b.n	8001d24 <fsm_vm_run+0xf3c>
			break;
 8001cea:	bf00      	nop
 8001cec:	e01a      	b.n	8001d24 <fsm_vm_run+0xf3c>
			break;
 8001cee:	bf00      	nop
 8001cf0:	e018      	b.n	8001d24 <fsm_vm_run+0xf3c>
			break;
 8001cf2:	bf00      	nop
 8001cf4:	e016      	b.n	8001d24 <fsm_vm_run+0xf3c>
			break;
 8001cf6:	bf00      	nop
 8001cf8:	e014      	b.n	8001d24 <fsm_vm_run+0xf3c>
			break;
 8001cfa:	bf00      	nop
 8001cfc:	e012      	b.n	8001d24 <fsm_vm_run+0xf3c>
			break;
 8001cfe:	bf00      	nop
 8001d00:	e010      	b.n	8001d24 <fsm_vm_run+0xf3c>
			break;
 8001d02:	bf00      	nop
 8001d04:	e00e      	b.n	8001d24 <fsm_vm_run+0xf3c>
			break;
 8001d06:	bf00      	nop
 8001d08:	e00c      	b.n	8001d24 <fsm_vm_run+0xf3c>
			break;
 8001d0a:	bf00      	nop
 8001d0c:	e00a      	b.n	8001d24 <fsm_vm_run+0xf3c>
			break;
 8001d0e:	bf00      	nop
 8001d10:	e008      	b.n	8001d24 <fsm_vm_run+0xf3c>
			break;
 8001d12:	bf00      	nop
 8001d14:	e006      	b.n	8001d24 <fsm_vm_run+0xf3c>
			break;
 8001d16:	bf00      	nop
 8001d18:	e004      	b.n	8001d24 <fsm_vm_run+0xf3c>
				if (skin == NULL) break;
 8001d1a:	bf00      	nop
 8001d1c:	e002      	b.n	8001d24 <fsm_vm_run+0xf3c>
			break;
 8001d1e:	bf00      	nop
 8001d20:	e000      	b.n	8001d24 <fsm_vm_run+0xf3c>
			break;
 8001d22:	bf00      	nop
	}
}
 8001d24:	bf00      	nop
 8001d26:	3788      	adds	r7, #136	; 0x88
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	20000004 	.word	0x20000004
 8001d30:	200000b1 	.word	0x200000b1
 8001d34:	20000000 	.word	0x20000000
 8001d38:	000182b7 	.word	0x000182b7
 8001d3c:	080063cc 	.word	0x080063cc
 8001d40:	200000f4 	.word	0x200000f4
 8001d44:	080063dc 	.word	0x080063dc

08001d48 <I2C_init>:
   GPIO_TypeDef *SCL_GPIO;
   uint16_t SCL_PIN;
}I2C;

void I2C_init(GPIO_TypeDef *SDA_Port,uint16_t SDA_pin,GPIO_TypeDef *SCL_Port,uint16_t SCL_pin)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b088      	sub	sp, #32
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	60f8      	str	r0, [r7, #12]
 8001d50:	607a      	str	r2, [r7, #4]
 8001d52:	461a      	mov	r2, r3
 8001d54:	460b      	mov	r3, r1
 8001d56:	817b      	strh	r3, [r7, #10]
 8001d58:	4613      	mov	r3, r2
 8001d5a:	813b      	strh	r3, [r7, #8]
   I2C.SDA_GPIO = SDA_Port;
 8001d5c:	4a1b      	ldr	r2, [pc, #108]	; (8001dcc <I2C_init+0x84>)
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	6013      	str	r3, [r2, #0]
   I2C.SDA_PIN = SDA_pin;
 8001d62:	4a1a      	ldr	r2, [pc, #104]	; (8001dcc <I2C_init+0x84>)
 8001d64:	897b      	ldrh	r3, [r7, #10]
 8001d66:	8093      	strh	r3, [r2, #4]
   
   I2C.SCL_GPIO = SCL_Port;
 8001d68:	4a18      	ldr	r2, [pc, #96]	; (8001dcc <I2C_init+0x84>)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6093      	str	r3, [r2, #8]
   I2C.SCL_PIN = SCL_pin;
 8001d6e:	4a17      	ldr	r2, [pc, #92]	; (8001dcc <I2C_init+0x84>)
 8001d70:	893b      	ldrh	r3, [r7, #8]
 8001d72:	8193      	strh	r3, [r2, #12]
   
   GPIO_InitTypeDef GPIO_InitStruct = {0};    // cho SCL la out
 8001d74:	f107 0310 	add.w	r3, r7, #16
 8001d78:	2200      	movs	r2, #0
 8001d7a:	601a      	str	r2, [r3, #0]
 8001d7c:	605a      	str	r2, [r3, #4]
 8001d7e:	609a      	str	r2, [r3, #8]
 8001d80:	60da      	str	r2, [r3, #12]

   HAL_GPIO_WritePin(SCL_Port, SCL_pin, GPIO_PIN_SET);
 8001d82:	893b      	ldrh	r3, [r7, #8]
 8001d84:	2201      	movs	r2, #1
 8001d86:	4619      	mov	r1, r3
 8001d88:	6878      	ldr	r0, [r7, #4]
 8001d8a:	f002 f8a2 	bl	8003ed2 <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(SDA_Port, SDA_pin, GPIO_PIN_SET);
 8001d8e:	897b      	ldrh	r3, [r7, #10]
 8001d90:	2201      	movs	r2, #1
 8001d92:	4619      	mov	r1, r3
 8001d94:	68f8      	ldr	r0, [r7, #12]
 8001d96:	f002 f89c 	bl	8003ed2 <HAL_GPIO_WritePin>

   GPIO_InitStruct.Pin = SCL_pin;
 8001d9a:	893b      	ldrh	r3, [r7, #8]
 8001d9c:	613b      	str	r3, [r7, #16]
   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	617b      	str	r3, [r7, #20]
   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001da2:	2302      	movs	r3, #2
 8001da4:	61fb      	str	r3, [r7, #28]
   HAL_GPIO_Init(SCL_Port, &GPIO_InitStruct);
 8001da6:	f107 0310 	add.w	r3, r7, #16
 8001daa:	4619      	mov	r1, r3
 8001dac:	6878      	ldr	r0, [r7, #4]
 8001dae:	f001 fe39 	bl	8003a24 <HAL_GPIO_Init>

   GPIO_InitStruct.Pin = SDA_pin;
 8001db2:	897b      	ldrh	r3, [r7, #10]
 8001db4:	613b      	str	r3, [r7, #16]
   HAL_GPIO_Init(SDA_Port, &GPIO_InitStruct);
 8001db6:	f107 0310 	add.w	r3, r7, #16
 8001dba:	4619      	mov	r1, r3
 8001dbc:	68f8      	ldr	r0, [r7, #12]
 8001dbe:	f001 fe31 	bl	8003a24 <HAL_GPIO_Init>
}
 8001dc2:	bf00      	nop
 8001dc4:	3720      	adds	r7, #32
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	200000bc 	.word	0x200000bc

08001dd0 <SDA_in>:

void SDA_in(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b084      	sub	sp, #16
 8001dd4:	af00      	add	r7, sp, #0
   GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd6:	463b      	mov	r3, r7
 8001dd8:	2200      	movs	r2, #0
 8001dda:	601a      	str	r2, [r3, #0]
 8001ddc:	605a      	str	r2, [r3, #4]
 8001dde:	609a      	str	r2, [r3, #8]
 8001de0:	60da      	str	r2, [r3, #12]
   GPIO_InitStruct.Pin = I2C.SDA_PIN;
 8001de2:	4b09      	ldr	r3, [pc, #36]	; (8001e08 <SDA_in+0x38>)
 8001de4:	889b      	ldrh	r3, [r3, #4]
 8001de6:	603b      	str	r3, [r7, #0]
   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001de8:	2300      	movs	r3, #0
 8001dea:	607b      	str	r3, [r7, #4]
   GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001dec:	2301      	movs	r3, #1
 8001dee:	60bb      	str	r3, [r7, #8]
   //GPIO_InitStruct.Pull = GPIO_NOPULL;
   HAL_GPIO_Init(I2C.SDA_GPIO, &GPIO_InitStruct);
 8001df0:	4b05      	ldr	r3, [pc, #20]	; (8001e08 <SDA_in+0x38>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	463a      	mov	r2, r7
 8001df6:	4611      	mov	r1, r2
 8001df8:	4618      	mov	r0, r3
 8001dfa:	f001 fe13 	bl	8003a24 <HAL_GPIO_Init>
}
 8001dfe:	bf00      	nop
 8001e00:	3710      	adds	r7, #16
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	200000bc 	.word	0x200000bc

08001e0c <I2C_Delay>:
void I2C_Delay(unsigned int time)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
   while(time > 0) {
 8001e14:	e003      	b.n	8001e1e <I2C_Delay+0x12>
	   time--;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	3b01      	subs	r3, #1
 8001e1a:	607b      	str	r3, [r7, #4]
	   __NOP();
 8001e1c:	bf00      	nop
   while(time > 0) {
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d1f8      	bne.n	8001e16 <I2C_Delay+0xa>
   }
}
 8001e24:	bf00      	nop
 8001e26:	bf00      	nop
 8001e28:	370c      	adds	r7, #12
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bc80      	pop	{r7}
 8001e2e:	4770      	bx	lr

08001e30 <SDA_out>:
void SDA_out(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b084      	sub	sp, #16
 8001e34:	af00      	add	r7, sp, #0
   GPIO_InitTypeDef GPIO_InitStruct;
  GPIO_InitStruct.Pin = I2C.SDA_PIN;
 8001e36:	4b09      	ldr	r3, [pc, #36]	; (8001e5c <SDA_out+0x2c>)
 8001e38:	889b      	ldrh	r3, [r3, #4]
 8001e3a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e40:	2302      	movs	r3, #2
 8001e42:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(I2C.SDA_GPIO, &GPIO_InitStruct);
 8001e44:	4b05      	ldr	r3, [pc, #20]	; (8001e5c <SDA_out+0x2c>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	463a      	mov	r2, r7
 8001e4a:	4611      	mov	r1, r2
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f001 fde9 	bl	8003a24 <HAL_GPIO_Init>
}
 8001e52:	bf00      	nop
 8001e54:	3710      	adds	r7, #16
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	200000bc 	.word	0x200000bc

08001e60 <I2C_Start>:
void I2C_Start(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	af00      	add	r7, sp, #0
  SDA_out();
 8001e64:	f7ff ffe4 	bl	8001e30 <SDA_out>
   HAL_GPIO_WritePin(I2C.SDA_GPIO,I2C.SDA_PIN,GPIO_PIN_SET);
 8001e68:	4b15      	ldr	r3, [pc, #84]	; (8001ec0 <I2C_Start+0x60>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a14      	ldr	r2, [pc, #80]	; (8001ec0 <I2C_Start+0x60>)
 8001e6e:	8891      	ldrh	r1, [r2, #4]
 8001e70:	2201      	movs	r2, #1
 8001e72:	4618      	mov	r0, r3
 8001e74:	f002 f82d 	bl	8003ed2 <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(I2C.SCL_GPIO,I2C.SCL_PIN,GPIO_PIN_SET);   // dua SCL va SDA len muc 1
 8001e78:	4b11      	ldr	r3, [pc, #68]	; (8001ec0 <I2C_Start+0x60>)
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	4a10      	ldr	r2, [pc, #64]	; (8001ec0 <I2C_Start+0x60>)
 8001e7e:	8991      	ldrh	r1, [r2, #12]
 8001e80:	2201      	movs	r2, #1
 8001e82:	4618      	mov	r0, r3
 8001e84:	f002 f825 	bl	8003ed2 <HAL_GPIO_WritePin>
   I2C_Delay(__I2C_DELAY);
 8001e88:	2064      	movs	r0, #100	; 0x64
 8001e8a:	f7ff ffbf 	bl	8001e0c <I2C_Delay>
   HAL_GPIO_WritePin(I2C.SDA_GPIO,I2C.SDA_PIN,GPIO_PIN_RESET);   // keo SDA xuong 0
 8001e8e:	4b0c      	ldr	r3, [pc, #48]	; (8001ec0 <I2C_Start+0x60>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4a0b      	ldr	r2, [pc, #44]	; (8001ec0 <I2C_Start+0x60>)
 8001e94:	8891      	ldrh	r1, [r2, #4]
 8001e96:	2200      	movs	r2, #0
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f002 f81a 	bl	8003ed2 <HAL_GPIO_WritePin>
   I2C_Delay(__I2C_DELAY);    // delay 1 khoang thoi gian ngan
 8001e9e:	2064      	movs	r0, #100	; 0x64
 8001ea0:	f7ff ffb4 	bl	8001e0c <I2C_Delay>
   HAL_GPIO_WritePin(I2C.SCL_GPIO,I2C.SCL_PIN,GPIO_PIN_RESET);   // keo SCL xuong 0  ( qua trinh Start ket thuc)
 8001ea4:	4b06      	ldr	r3, [pc, #24]	; (8001ec0 <I2C_Start+0x60>)
 8001ea6:	689b      	ldr	r3, [r3, #8]
 8001ea8:	4a05      	ldr	r2, [pc, #20]	; (8001ec0 <I2C_Start+0x60>)
 8001eaa:	8991      	ldrh	r1, [r2, #12]
 8001eac:	2200      	movs	r2, #0
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f002 f80f 	bl	8003ed2 <HAL_GPIO_WritePin>
   I2C_Delay(__I2C_DELAY);
 8001eb4:	2064      	movs	r0, #100	; 0x64
 8001eb6:	f7ff ffa9 	bl	8001e0c <I2C_Delay>
}
 8001eba:	bf00      	nop
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	200000bc 	.word	0x200000bc

08001ec4 <I2C_STOP>:
void I2C_STOP(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	af00      	add	r7, sp, #0
  SDA_out();
 8001ec8:	f7ff ffb2 	bl	8001e30 <SDA_out>
  HAL_GPIO_WritePin(I2C.SDA_GPIO,I2C.SDA_PIN,GPIO_PIN_RESET); // cho SDA xuong 0 de chuan bi dua len 1
 8001ecc:	4b15      	ldr	r3, [pc, #84]	; (8001f24 <I2C_STOP+0x60>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a14      	ldr	r2, [pc, #80]	; (8001f24 <I2C_STOP+0x60>)
 8001ed2:	8891      	ldrh	r1, [r2, #4]
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f001 fffb 	bl	8003ed2 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(I2C.SCL_GPIO,I2C.SCL_PIN,GPIO_PIN_SET); // dua SCL len muc 1 
 8001edc:	4b11      	ldr	r3, [pc, #68]	; (8001f24 <I2C_STOP+0x60>)
 8001ede:	689b      	ldr	r3, [r3, #8]
 8001ee0:	4a10      	ldr	r2, [pc, #64]	; (8001f24 <I2C_STOP+0x60>)
 8001ee2:	8991      	ldrh	r1, [r2, #12]
 8001ee4:	2201      	movs	r2, #1
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f001 fff3 	bl	8003ed2 <HAL_GPIO_WritePin>
  I2C_Delay(__I2C_DELAY);
 8001eec:	2064      	movs	r0, #100	; 0x64
 8001eee:	f7ff ff8d 	bl	8001e0c <I2C_Delay>
   HAL_GPIO_WritePin(I2C.SDA_GPIO,I2C.SDA_PIN,GPIO_PIN_SET); // SDA duoc dua len muc 1. Qua trinh Stop hoan tat
 8001ef2:	4b0c      	ldr	r3, [pc, #48]	; (8001f24 <I2C_STOP+0x60>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4a0b      	ldr	r2, [pc, #44]	; (8001f24 <I2C_STOP+0x60>)
 8001ef8:	8891      	ldrh	r1, [r2, #4]
 8001efa:	2201      	movs	r2, #1
 8001efc:	4618      	mov	r0, r3
 8001efe:	f001 ffe8 	bl	8003ed2 <HAL_GPIO_WritePin>
  I2C_Delay(__I2C_DELAY);
 8001f02:	2064      	movs	r0, #100	; 0x64
 8001f04:	f7ff ff82 	bl	8001e0c <I2C_Delay>
  HAL_GPIO_WritePin(I2C.SCL_GPIO,I2C.SCL_PIN,GPIO_PIN_RESET);
 8001f08:	4b06      	ldr	r3, [pc, #24]	; (8001f24 <I2C_STOP+0x60>)
 8001f0a:	689b      	ldr	r3, [r3, #8]
 8001f0c:	4a05      	ldr	r2, [pc, #20]	; (8001f24 <I2C_STOP+0x60>)
 8001f0e:	8991      	ldrh	r1, [r2, #12]
 8001f10:	2200      	movs	r2, #0
 8001f12:	4618      	mov	r0, r3
 8001f14:	f001 ffdd 	bl	8003ed2 <HAL_GPIO_WritePin>
   I2C_Delay(__I2C_DELAY);
 8001f18:	2064      	movs	r0, #100	; 0x64
 8001f1a:	f7ff ff77 	bl	8001e0c <I2C_Delay>
}
 8001f1e:	bf00      	nop
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	200000bc 	.word	0x200000bc

08001f28 <I2C_CheckAck>:
unsigned char I2C_CheckAck(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b082      	sub	sp, #8
 8001f2c:	af00      	add	r7, sp, #0
     unsigned char ack=0;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	71fb      	strb	r3, [r7, #7]
     SDA_in();
 8001f32:	f7ff ff4d 	bl	8001dd0 <SDA_in>
     //SDA_out();
     //HAL_GPIO_WritePin(GPIOB,SDA,GPIO_PIN_SET);
     HAL_GPIO_WritePin(I2C.SCL_GPIO,I2C.SCL_PIN,GPIO_PIN_SET);
 8001f36:	4b16      	ldr	r3, [pc, #88]	; (8001f90 <I2C_CheckAck+0x68>)
 8001f38:	689b      	ldr	r3, [r3, #8]
 8001f3a:	4a15      	ldr	r2, [pc, #84]	; (8001f90 <I2C_CheckAck+0x68>)
 8001f3c:	8991      	ldrh	r1, [r2, #12]
 8001f3e:	2201      	movs	r2, #1
 8001f40:	4618      	mov	r0, r3
 8001f42:	f001 ffc6 	bl	8003ed2 <HAL_GPIO_WritePin>
     I2C_Delay(__I2C_DELAY/2);
 8001f46:	2032      	movs	r0, #50	; 0x32
 8001f48:	f7ff ff60 	bl	8001e0c <I2C_Delay>
     ack=HAL_GPIO_ReadPin(I2C.SDA_GPIO,I2C.SDA_PIN);
 8001f4c:	4b10      	ldr	r3, [pc, #64]	; (8001f90 <I2C_CheckAck+0x68>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a0f      	ldr	r2, [pc, #60]	; (8001f90 <I2C_CheckAck+0x68>)
 8001f52:	8892      	ldrh	r2, [r2, #4]
 8001f54:	4611      	mov	r1, r2
 8001f56:	4618      	mov	r0, r3
 8001f58:	f001 ffa4 	bl	8003ea4 <HAL_GPIO_ReadPin>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	71fb      	strb	r3, [r7, #7]
     I2C_Delay(__I2C_DELAY/2);
 8001f60:	2032      	movs	r0, #50	; 0x32
 8001f62:	f7ff ff53 	bl	8001e0c <I2C_Delay>
     HAL_GPIO_WritePin(I2C.SCL_GPIO,I2C.SCL_PIN,GPIO_PIN_RESET);
 8001f66:	4b0a      	ldr	r3, [pc, #40]	; (8001f90 <I2C_CheckAck+0x68>)
 8001f68:	689b      	ldr	r3, [r3, #8]
 8001f6a:	4a09      	ldr	r2, [pc, #36]	; (8001f90 <I2C_CheckAck+0x68>)
 8001f6c:	8991      	ldrh	r1, [r2, #12]
 8001f6e:	2200      	movs	r2, #0
 8001f70:	4618      	mov	r0, r3
 8001f72:	f001 ffae 	bl	8003ed2 <HAL_GPIO_WritePin>
     I2C_Delay(__I2C_DELAY/2);
 8001f76:	2032      	movs	r0, #50	; 0x32
 8001f78:	f7ff ff48 	bl	8001e0c <I2C_Delay>
     if(ack==1) return 0; 
 8001f7c:	79fb      	ldrb	r3, [r7, #7]
 8001f7e:	2b01      	cmp	r3, #1
 8001f80:	d101      	bne.n	8001f86 <I2C_CheckAck+0x5e>
 8001f82:	2300      	movs	r3, #0
 8001f84:	e000      	b.n	8001f88 <I2C_CheckAck+0x60>
     return 1;
 8001f86:	2301      	movs	r3, #1
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	3708      	adds	r7, #8
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	200000bc 	.word	0x200000bc

08001f94 <I2C_Write>:
void I2C_Write(unsigned char Data)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b084      	sub	sp, #16
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	71fb      	strb	r3, [r7, #7]
unsigned char i;
     SDA_out();
 8001f9e:	f7ff ff47 	bl	8001e30 <SDA_out>
     for(i=0;i<8;i++)
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	73fb      	strb	r3, [r7, #15]
 8001fa6:	e031      	b.n	800200c <I2C_Write+0x78>
    {
       if(((Data<<i)&0x80) == 0 ) HAL_GPIO_WritePin(I2C.SDA_GPIO,I2C.SDA_PIN,GPIO_PIN_RESET);
 8001fa8:	79fa      	ldrb	r2, [r7, #7]
 8001faa:	7bfb      	ldrb	r3, [r7, #15]
 8001fac:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d108      	bne.n	8001fca <I2C_Write+0x36>
 8001fb8:	4b18      	ldr	r3, [pc, #96]	; (800201c <I2C_Write+0x88>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a17      	ldr	r2, [pc, #92]	; (800201c <I2C_Write+0x88>)
 8001fbe:	8891      	ldrh	r1, [r2, #4]
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f001 ff85 	bl	8003ed2 <HAL_GPIO_WritePin>
 8001fc8:	e007      	b.n	8001fda <I2C_Write+0x46>
       else HAL_GPIO_WritePin(I2C.SDA_GPIO,I2C.SDA_PIN,GPIO_PIN_SET);
 8001fca:	4b14      	ldr	r3, [pc, #80]	; (800201c <I2C_Write+0x88>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4a13      	ldr	r2, [pc, #76]	; (800201c <I2C_Write+0x88>)
 8001fd0:	8891      	ldrh	r1, [r2, #4]
 8001fd2:	2201      	movs	r2, #1
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f001 ff7c 	bl	8003ed2 <HAL_GPIO_WritePin>
         
       HAL_GPIO_WritePin(I2C.SCL_GPIO,I2C.SCL_PIN,GPIO_PIN_SET);
 8001fda:	4b10      	ldr	r3, [pc, #64]	; (800201c <I2C_Write+0x88>)
 8001fdc:	689b      	ldr	r3, [r3, #8]
 8001fde:	4a0f      	ldr	r2, [pc, #60]	; (800201c <I2C_Write+0x88>)
 8001fe0:	8991      	ldrh	r1, [r2, #12]
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f001 ff74 	bl	8003ed2 <HAL_GPIO_WritePin>
       I2C_Delay(__I2C_DELAY);
 8001fea:	2064      	movs	r0, #100	; 0x64
 8001fec:	f7ff ff0e 	bl	8001e0c <I2C_Delay>
       HAL_GPIO_WritePin(I2C.SCL_GPIO,I2C.SCL_PIN,GPIO_PIN_RESET);
 8001ff0:	4b0a      	ldr	r3, [pc, #40]	; (800201c <I2C_Write+0x88>)
 8001ff2:	689b      	ldr	r3, [r3, #8]
 8001ff4:	4a09      	ldr	r2, [pc, #36]	; (800201c <I2C_Write+0x88>)
 8001ff6:	8991      	ldrh	r1, [r2, #12]
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f001 ff69 	bl	8003ed2 <HAL_GPIO_WritePin>
       I2C_Delay(__I2C_DELAY);
 8002000:	2064      	movs	r0, #100	; 0x64
 8002002:	f7ff ff03 	bl	8001e0c <I2C_Delay>
     for(i=0;i<8;i++)
 8002006:	7bfb      	ldrb	r3, [r7, #15]
 8002008:	3301      	adds	r3, #1
 800200a:	73fb      	strb	r3, [r7, #15]
 800200c:	7bfb      	ldrb	r3, [r7, #15]
 800200e:	2b07      	cmp	r3, #7
 8002010:	d9ca      	bls.n	8001fa8 <I2C_Write+0x14>
     }
}
 8002012:	bf00      	nop
 8002014:	bf00      	nop
 8002016:	3710      	adds	r7, #16
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}
 800201c:	200000bc 	.word	0x200000bc

08002020 <Keypad_LED_Init>:
    GPIO_PIN_7
};

/* Hàm khởi tạo keypad + LED PC13 */
void Keypad_LED_Init(void)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b086      	sub	sp, #24
 8002024:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002026:	f107 0308 	add.w	r3, r7, #8
 800202a:	2200      	movs	r2, #0
 800202c:	601a      	str	r2, [r3, #0]
 800202e:	605a      	str	r2, [r3, #4]
 8002030:	609a      	str	r2, [r3, #8]
 8002032:	60da      	str	r2, [r3, #12]

    /* Bật clock GPIOA và GPIOC */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002034:	4b27      	ldr	r3, [pc, #156]	; (80020d4 <Keypad_LED_Init+0xb4>)
 8002036:	699b      	ldr	r3, [r3, #24]
 8002038:	4a26      	ldr	r2, [pc, #152]	; (80020d4 <Keypad_LED_Init+0xb4>)
 800203a:	f043 0304 	orr.w	r3, r3, #4
 800203e:	6193      	str	r3, [r2, #24]
 8002040:	4b24      	ldr	r3, [pc, #144]	; (80020d4 <Keypad_LED_Init+0xb4>)
 8002042:	699b      	ldr	r3, [r3, #24]
 8002044:	f003 0304 	and.w	r3, r3, #4
 8002048:	607b      	str	r3, [r7, #4]
 800204a:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800204c:	4b21      	ldr	r3, [pc, #132]	; (80020d4 <Keypad_LED_Init+0xb4>)
 800204e:	699b      	ldr	r3, [r3, #24]
 8002050:	4a20      	ldr	r2, [pc, #128]	; (80020d4 <Keypad_LED_Init+0xb4>)
 8002052:	f043 0310 	orr.w	r3, r3, #16
 8002056:	6193      	str	r3, [r2, #24]
 8002058:	4b1e      	ldr	r3, [pc, #120]	; (80020d4 <Keypad_LED_Init+0xb4>)
 800205a:	699b      	ldr	r3, [r3, #24]
 800205c:	f003 0310 	and.w	r3, r3, #16
 8002060:	603b      	str	r3, [r7, #0]
 8002062:	683b      	ldr	r3, [r7, #0]

    /* ROW: PA0..PA3 = Output */
    GPIO_InitStruct.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3;
 8002064:	230f      	movs	r3, #15
 8002066:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 8002068:	2301      	movs	r3, #1
 800206a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull  = GPIO_NOPULL;
 800206c:	2300      	movs	r3, #0
 800206e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002070:	2302      	movs	r3, #2
 8002072:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002074:	f107 0308 	add.w	r3, r7, #8
 8002078:	4619      	mov	r1, r3
 800207a:	4817      	ldr	r0, [pc, #92]	; (80020d8 <Keypad_LED_Init+0xb8>)
 800207c:	f001 fcd2 	bl	8003a24 <HAL_GPIO_Init>

    /* COL: PA4..PA7 = Input pull-up */
    GPIO_InitStruct.Pin  = GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
 8002080:	23f0      	movs	r3, #240	; 0xf0
 8002082:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002084:	2300      	movs	r3, #0
 8002086:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002088:	2301      	movs	r3, #1
 800208a:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800208c:	f107 0308 	add.w	r3, r7, #8
 8002090:	4619      	mov	r1, r3
 8002092:	4811      	ldr	r0, [pc, #68]	; (80020d8 <Keypad_LED_Init+0xb8>)
 8002094:	f001 fcc6 	bl	8003a24 <HAL_GPIO_Init>

    /* PC13 (LED) = Output */
    GPIO_InitStruct.Pin   = GPIO_PIN_13;
 8002098:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800209c:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 800209e:	2301      	movs	r3, #1
 80020a0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull  = GPIO_NOPULL;
 80020a2:	2300      	movs	r3, #0
 80020a4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020a6:	2302      	movs	r3, #2
 80020a8:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020aa:	f107 0308 	add.w	r3, r7, #8
 80020ae:	4619      	mov	r1, r3
 80020b0:	480a      	ldr	r0, [pc, #40]	; (80020dc <Keypad_LED_Init+0xbc>)
 80020b2:	f001 fcb7 	bl	8003a24 <HAL_GPIO_Init>

    /* Mặc định: ROW = HIGH, LED OFF */
    HAL_GPIO_WritePin(GPIOA,
 80020b6:	2201      	movs	r2, #1
 80020b8:	210f      	movs	r1, #15
 80020ba:	4807      	ldr	r0, [pc, #28]	; (80020d8 <Keypad_LED_Init+0xb8>)
 80020bc:	f001 ff09 	bl	8003ed2 <HAL_GPIO_WritePin>
                      GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3,
                      GPIO_PIN_SET);

    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80020c0:	2201      	movs	r2, #1
 80020c2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80020c6:	4805      	ldr	r0, [pc, #20]	; (80020dc <Keypad_LED_Init+0xbc>)
 80020c8:	f001 ff03 	bl	8003ed2 <HAL_GPIO_WritePin>
}
 80020cc:	bf00      	nop
 80020ce:	3718      	adds	r7, #24
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	40021000 	.word	0x40021000
 80020d8:	40010800 	.word	0x40010800
 80020dc:	40011000 	.word	0x40011000

080020e0 <Keypad_Scan>:

/* Hàm quét keypad 4x4 */
char Keypad_Scan(void)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0
    for (int r = 0; r < 4; r++) {
 80020e6:	2300      	movs	r3, #0
 80020e8:	607b      	str	r3, [r7, #4]
 80020ea:	e049      	b.n	8002180 <Keypad_Scan+0xa0>

        /* Tất cả ROW = 1 */
        HAL_GPIO_WritePin(GPIOA,
 80020ec:	2201      	movs	r2, #1
 80020ee:	210f      	movs	r1, #15
 80020f0:	4827      	ldr	r0, [pc, #156]	; (8002190 <Keypad_Scan+0xb0>)
 80020f2:	f001 feee 	bl	8003ed2 <HAL_GPIO_WritePin>
                          GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3,
                          GPIO_PIN_SET);

        /* Kéo 1 hàng xuống 0 */
        HAL_GPIO_WritePin(GPIOA, row_pins[r], GPIO_PIN_RESET);
 80020f6:	4a27      	ldr	r2, [pc, #156]	; (8002194 <Keypad_Scan+0xb4>)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80020fe:	2200      	movs	r2, #0
 8002100:	4619      	mov	r1, r3
 8002102:	4823      	ldr	r0, [pc, #140]	; (8002190 <Keypad_Scan+0xb0>)
 8002104:	f001 fee5 	bl	8003ed2 <HAL_GPIO_WritePin>

        HAL_Delay(1);
 8002108:	2001      	movs	r0, #1
 800210a:	f001 f959 	bl	80033c0 <HAL_Delay>

        /* Đọc COL */
        for (int c = 0; c < 4; c++) {
 800210e:	2300      	movs	r3, #0
 8002110:	603b      	str	r3, [r7, #0]
 8002112:	e02f      	b.n	8002174 <Keypad_Scan+0x94>

            if (HAL_GPIO_ReadPin(GPIOA, col_pins[c]) == GPIO_PIN_RESET) {
 8002114:	4a20      	ldr	r2, [pc, #128]	; (8002198 <Keypad_Scan+0xb8>)
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800211c:	4619      	mov	r1, r3
 800211e:	481c      	ldr	r0, [pc, #112]	; (8002190 <Keypad_Scan+0xb0>)
 8002120:	f001 fec0 	bl	8003ea4 <HAL_GPIO_ReadPin>
 8002124:	4603      	mov	r3, r0
 8002126:	2b00      	cmp	r3, #0
 8002128:	d121      	bne.n	800216e <Keypad_Scan+0x8e>

                HAL_Delay(20); // debounce
 800212a:	2014      	movs	r0, #20
 800212c:	f001 f948 	bl	80033c0 <HAL_Delay>

                if (HAL_GPIO_ReadPin(GPIOA, col_pins[c]) == GPIO_PIN_RESET) {
 8002130:	4a19      	ldr	r2, [pc, #100]	; (8002198 <Keypad_Scan+0xb8>)
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002138:	4619      	mov	r1, r3
 800213a:	4815      	ldr	r0, [pc, #84]	; (8002190 <Keypad_Scan+0xb0>)
 800213c:	f001 feb2 	bl	8003ea4 <HAL_GPIO_ReadPin>
 8002140:	4603      	mov	r3, r0
 8002142:	2b00      	cmp	r3, #0
 8002144:	d113      	bne.n	800216e <Keypad_Scan+0x8e>

                    /* Chờ nhả phím */
                    while (HAL_GPIO_ReadPin(GPIOA, col_pins[c]) == GPIO_PIN_RESET);
 8002146:	bf00      	nop
 8002148:	4a13      	ldr	r2, [pc, #76]	; (8002198 <Keypad_Scan+0xb8>)
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002150:	4619      	mov	r1, r3
 8002152:	480f      	ldr	r0, [pc, #60]	; (8002190 <Keypad_Scan+0xb0>)
 8002154:	f001 fea6 	bl	8003ea4 <HAL_GPIO_ReadPin>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d0f4      	beq.n	8002148 <Keypad_Scan+0x68>

                    return keymap[r][c];
 800215e:	4a0f      	ldr	r2, [pc, #60]	; (800219c <Keypad_Scan+0xbc>)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	009b      	lsls	r3, r3, #2
 8002164:	441a      	add	r2, r3
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	4413      	add	r3, r2
 800216a:	781b      	ldrb	r3, [r3, #0]
 800216c:	e00c      	b.n	8002188 <Keypad_Scan+0xa8>
        for (int c = 0; c < 4; c++) {
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	3301      	adds	r3, #1
 8002172:	603b      	str	r3, [r7, #0]
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	2b03      	cmp	r3, #3
 8002178:	ddcc      	ble.n	8002114 <Keypad_Scan+0x34>
    for (int r = 0; r < 4; r++) {
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	3301      	adds	r3, #1
 800217e:	607b      	str	r3, [r7, #4]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2b03      	cmp	r3, #3
 8002184:	ddb2      	ble.n	80020ec <Keypad_Scan+0xc>
                }
            }
        }
    }

    return 0; // không nhấn
 8002186:	2300      	movs	r3, #0
}
 8002188:	4618      	mov	r0, r3
 800218a:	3708      	adds	r7, #8
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}
 8002190:	40010800 	.word	0x40010800
 8002194:	080066ec 	.word	0x080066ec
 8002198:	080066f4 	.word	0x080066f4
 800219c:	080066dc 	.word	0x080066dc

080021a0 <I2C_Check_Any_Device>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint8_t I2C_Check_Any_Device(void)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b082      	sub	sp, #8
 80021a4:	af00      	add	r7, sp, #0
    for (uint8_t addr = 1; addr < 127; addr++)
 80021a6:	2301      	movs	r3, #1
 80021a8:	71fb      	strb	r3, [r7, #7]
 80021aa:	e010      	b.n	80021ce <I2C_Check_Any_Device+0x2e>
    {
        if (HAL_I2C_IsDeviceReady(&hi2c1, (addr << 1), 3, 10) == HAL_OK)
 80021ac:	79fb      	ldrb	r3, [r7, #7]
 80021ae:	b29b      	uxth	r3, r3
 80021b0:	005b      	lsls	r3, r3, #1
 80021b2:	b299      	uxth	r1, r3
 80021b4:	230a      	movs	r3, #10
 80021b6:	2203      	movs	r2, #3
 80021b8:	4809      	ldr	r0, [pc, #36]	; (80021e0 <I2C_Check_Any_Device+0x40>)
 80021ba:	f002 f82f 	bl	800421c <HAL_I2C_IsDeviceReady>
 80021be:	4603      	mov	r3, r0
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d101      	bne.n	80021c8 <I2C_Check_Any_Device+0x28>
        {
            return 1;   // Tìm thấy thiết bị I2C bất kỳ
 80021c4:	2301      	movs	r3, #1
 80021c6:	e006      	b.n	80021d6 <I2C_Check_Any_Device+0x36>
    for (uint8_t addr = 1; addr < 127; addr++)
 80021c8:	79fb      	ldrb	r3, [r7, #7]
 80021ca:	3301      	adds	r3, #1
 80021cc:	71fb      	strb	r3, [r7, #7]
 80021ce:	79fb      	ldrb	r3, [r7, #7]
 80021d0:	2b7e      	cmp	r3, #126	; 0x7e
 80021d2:	d9eb      	bls.n	80021ac <I2C_Check_Any_Device+0xc>
        }
    }
    return 0; // Không tìm thấy gì
 80021d4:	2300      	movs	r3, #0
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	3708      	adds	r7, #8
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	20000110 	.word	0x20000110

080021e4 <I2C_Find_Address>:

uint8_t I2C_Find_Address(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
    for (uint8_t addr = 1; addr < 127; addr++)
 80021ea:	2301      	movs	r3, #1
 80021ec:	71fb      	strb	r3, [r7, #7]
 80021ee:	e010      	b.n	8002212 <I2C_Find_Address+0x2e>
    {
        if (HAL_I2C_IsDeviceReady(&hi2c1, (addr << 1), 3, 10) == HAL_OK)
 80021f0:	79fb      	ldrb	r3, [r7, #7]
 80021f2:	b29b      	uxth	r3, r3
 80021f4:	005b      	lsls	r3, r3, #1
 80021f6:	b299      	uxth	r1, r3
 80021f8:	230a      	movs	r3, #10
 80021fa:	2203      	movs	r2, #3
 80021fc:	4809      	ldr	r0, [pc, #36]	; (8002224 <I2C_Find_Address+0x40>)
 80021fe:	f002 f80d 	bl	800421c <HAL_I2C_IsDeviceReady>
 8002202:	4603      	mov	r3, r0
 8002204:	2b00      	cmp	r3, #0
 8002206:	d101      	bne.n	800220c <I2C_Find_Address+0x28>
        {
            return addr;   // trả v�? địa chỉ 7-bit tìm được
 8002208:	79fb      	ldrb	r3, [r7, #7]
 800220a:	e006      	b.n	800221a <I2C_Find_Address+0x36>
    for (uint8_t addr = 1; addr < 127; addr++)
 800220c:	79fb      	ldrb	r3, [r7, #7]
 800220e:	3301      	adds	r3, #1
 8002210:	71fb      	strb	r3, [r7, #7]
 8002212:	79fb      	ldrb	r3, [r7, #7]
 8002214:	2b7e      	cmp	r3, #126	; 0x7e
 8002216:	d9eb      	bls.n	80021f0 <I2C_Find_Address+0xc>
        }
    }
    return 0;
 8002218:	2300      	movs	r3, #0
}
 800221a:	4618      	mov	r0, r3
 800221c:	3708      	adds	r7, #8
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	20000110 	.word	0x20000110

08002228 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b082      	sub	sp, #8
 800222c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800222e:	f001 f865 	bl	80032fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002232:	f000 f867 	bl	8002304 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002236:	f000 f92f 	bl	8002498 <MX_GPIO_Init>
  MX_I2C1_Init();
 800223a:	f000 f8a9 	bl	8002390 <MX_I2C1_Init>
  MX_TIM1_Init();
 800223e:	f000 f8d5 	bl	80023ec <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  Sensor_Init();
 8002242:	f000 f9b5 	bl	80025b0 <Sensor_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8002246:	2201      	movs	r2, #1
 8002248:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800224c:	482a      	ldr	r0, [pc, #168]	; (80022f8 <main+0xd0>)
 800224e:	f001 fe40 	bl	8003ed2 <HAL_GPIO_WritePin>
  HAL_Delay(200);   // Ch�? ổn định
 8002252:	20c8      	movs	r0, #200	; 0xc8
 8002254:	f001 f8b4 	bl	80033c0 <HAL_Delay>

  	  uint8_t found = I2C_Check_Any_Device();
 8002258:	f7ff ffa2 	bl	80021a0 <I2C_Check_Any_Device>
 800225c:	4603      	mov	r3, r0
 800225e:	70fb      	strb	r3, [r7, #3]
      if (!found)
 8002260:	78fb      	ldrb	r3, [r7, #3]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d108      	bne.n	8002278 <main+0x50>
      {
          // Không tìm thấy -> nháy nhanh mãi
          while (1)
          {
              HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8002266:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800226a:	4823      	ldr	r0, [pc, #140]	; (80022f8 <main+0xd0>)
 800226c:	f001 fe49 	bl	8003f02 <HAL_GPIO_TogglePin>
              HAL_Delay(150);
 8002270:	2096      	movs	r0, #150	; 0x96
 8002272:	f001 f8a5 	bl	80033c0 <HAL_Delay>
              HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8002276:	e7f6      	b.n	8002266 <main+0x3e>
          }
      }

      // 2) Tìm địa chỉ cụ thể
      uint8_t address = I2C_Find_Address();   // địa chỉ 7-bit
 8002278:	f7ff ffb4 	bl	80021e4 <I2C_Find_Address>
 800227c:	4603      	mov	r3, r0
 800227e:	70bb      	strb	r3, [r7, #2]
      if (address == 0)
 8002280:	78bb      	ldrb	r3, [r7, #2]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d108      	bne.n	8002298 <main+0x70>
      {
          // Không nên xảy ra vì ở trên đã "found"
          while (1)
          {
              HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8002286:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800228a:	481b      	ldr	r0, [pc, #108]	; (80022f8 <main+0xd0>)
 800228c:	f001 fe39 	bl	8003f02 <HAL_GPIO_TogglePin>
              HAL_Delay(100);
 8002290:	2064      	movs	r0, #100	; 0x64
 8002292:	f001 f895 	bl	80033c0 <HAL_Delay>
              HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8002296:	e7f6      	b.n	8002286 <main+0x5e>
          }
      }

      // Báo tìm thấy địa chỉ (3 lần nháy chậm)
      for (int i = 0; i < 3; i++)
 8002298:	2300      	movs	r3, #0
 800229a:	607b      	str	r3, [r7, #4]
 800229c:	e016      	b.n	80022cc <main+0xa4>
      {
          HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800229e:	2200      	movs	r2, #0
 80022a0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80022a4:	4814      	ldr	r0, [pc, #80]	; (80022f8 <main+0xd0>)
 80022a6:	f001 fe14 	bl	8003ed2 <HAL_GPIO_WritePin>
          HAL_Delay(500);
 80022aa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80022ae:	f001 f887 	bl	80033c0 <HAL_Delay>
          HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80022b2:	2201      	movs	r2, #1
 80022b4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80022b8:	480f      	ldr	r0, [pc, #60]	; (80022f8 <main+0xd0>)
 80022ba:	f001 fe0a 	bl	8003ed2 <HAL_GPIO_WritePin>
          HAL_Delay(500);
 80022be:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80022c2:	f001 f87d 	bl	80033c0 <HAL_Delay>
      for (int i = 0; i < 3; i++)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	3301      	adds	r3, #1
 80022ca:	607b      	str	r3, [r7, #4]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2b02      	cmp	r3, #2
 80022d0:	dde5      	ble.n	800229e <main+0x76>
      }

      // 3) Tắt I2C1 của HAL, trả PB6/PB7 v�? GPIO
      HAL_I2C_DeInit(&hi2c1);
 80022d2:	480a      	ldr	r0, [pc, #40]	; (80022fc <main+0xd4>)
 80022d4:	f001 ff72 	bl	80041bc <HAL_I2C_DeInit>

      // 4) Khởi tạo I2C m�?m trên PB7 (SDA), PB6 (SCL)
      I2C_init(GPIOB, GPIO_PIN_7, GPIOB, GPIO_PIN_6);
 80022d8:	2340      	movs	r3, #64	; 0x40
 80022da:	4a09      	ldr	r2, [pc, #36]	; (8002300 <main+0xd8>)
 80022dc:	2180      	movs	r1, #128	; 0x80
 80022de:	4808      	ldr	r0, [pc, #32]	; (8002300 <main+0xd8>)
 80022e0:	f7ff fd32 	bl	8001d48 <I2C_init>

      // 5) Khởi tạo LCD với địa chỉ 7-bit vừa tìm được
      lcd_init(address);
 80022e4:	78bb      	ldrb	r3, [r7, #2]
 80022e6:	4618      	mov	r0, r3
 80022e8:	f000 ff7c 	bl	80031e4 <lcd_init>
      fsm_init();
 80022ec:	f7fe fd66 	bl	8000dbc <fsm_init>
//        lcd_gotoxy(0, 0);
//        lcd_write_string("SENSOR MODULE");
//        HAL_Delay(1000);
      while (1)
      {
    	  fsm_vm_run();
 80022f0:	f7fe fd7a 	bl	8000de8 <fsm_vm_run>
 80022f4:	e7fc      	b.n	80022f0 <main+0xc8>
 80022f6:	bf00      	nop
 80022f8:	40011000 	.word	0x40011000
 80022fc:	20000110 	.word	0x20000110
 8002300:	40010c00 	.word	0x40010c00

08002304 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b090      	sub	sp, #64	; 0x40
 8002308:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800230a:	f107 0318 	add.w	r3, r7, #24
 800230e:	2228      	movs	r2, #40	; 0x28
 8002310:	2100      	movs	r1, #0
 8002312:	4618      	mov	r0, r3
 8002314:	f003 fabc 	bl	8005890 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002318:	1d3b      	adds	r3, r7, #4
 800231a:	2200      	movs	r2, #0
 800231c:	601a      	str	r2, [r3, #0]
 800231e:	605a      	str	r2, [r3, #4]
 8002320:	609a      	str	r2, [r3, #8]
 8002322:	60da      	str	r2, [r3, #12]
 8002324:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002326:	2301      	movs	r3, #1
 8002328:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800232a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800232e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002330:	2300      	movs	r3, #0
 8002332:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002334:	2301      	movs	r3, #1
 8002336:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002338:	2302      	movs	r3, #2
 800233a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800233c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002340:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002342:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002346:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002348:	f107 0318 	add.w	r3, r7, #24
 800234c:	4618      	mov	r0, r3
 800234e:	f002 f90d 	bl	800456c <HAL_RCC_OscConfig>
 8002352:	4603      	mov	r3, r0
 8002354:	2b00      	cmp	r3, #0
 8002356:	d001      	beq.n	800235c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8002358:	f000 f90c 	bl	8002574 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800235c:	230f      	movs	r3, #15
 800235e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002360:	2302      	movs	r3, #2
 8002362:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002364:	2300      	movs	r3, #0
 8002366:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002368:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800236c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800236e:	2300      	movs	r3, #0
 8002370:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002372:	1d3b      	adds	r3, r7, #4
 8002374:	2102      	movs	r1, #2
 8002376:	4618      	mov	r0, r3
 8002378:	f002 fb78 	bl	8004a6c <HAL_RCC_ClockConfig>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d001      	beq.n	8002386 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8002382:	f000 f8f7 	bl	8002574 <Error_Handler>
  }
}
 8002386:	bf00      	nop
 8002388:	3740      	adds	r7, #64	; 0x40
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}
	...

08002390 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002394:	4b12      	ldr	r3, [pc, #72]	; (80023e0 <MX_I2C1_Init+0x50>)
 8002396:	4a13      	ldr	r2, [pc, #76]	; (80023e4 <MX_I2C1_Init+0x54>)
 8002398:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800239a:	4b11      	ldr	r3, [pc, #68]	; (80023e0 <MX_I2C1_Init+0x50>)
 800239c:	4a12      	ldr	r2, [pc, #72]	; (80023e8 <MX_I2C1_Init+0x58>)
 800239e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80023a0:	4b0f      	ldr	r3, [pc, #60]	; (80023e0 <MX_I2C1_Init+0x50>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80023a6:	4b0e      	ldr	r3, [pc, #56]	; (80023e0 <MX_I2C1_Init+0x50>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80023ac:	4b0c      	ldr	r3, [pc, #48]	; (80023e0 <MX_I2C1_Init+0x50>)
 80023ae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80023b2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80023b4:	4b0a      	ldr	r3, [pc, #40]	; (80023e0 <MX_I2C1_Init+0x50>)
 80023b6:	2200      	movs	r2, #0
 80023b8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80023ba:	4b09      	ldr	r3, [pc, #36]	; (80023e0 <MX_I2C1_Init+0x50>)
 80023bc:	2200      	movs	r2, #0
 80023be:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80023c0:	4b07      	ldr	r3, [pc, #28]	; (80023e0 <MX_I2C1_Init+0x50>)
 80023c2:	2200      	movs	r2, #0
 80023c4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80023c6:	4b06      	ldr	r3, [pc, #24]	; (80023e0 <MX_I2C1_Init+0x50>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80023cc:	4804      	ldr	r0, [pc, #16]	; (80023e0 <MX_I2C1_Init+0x50>)
 80023ce:	f001 fdb1 	bl	8003f34 <HAL_I2C_Init>
 80023d2:	4603      	mov	r3, r0
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d001      	beq.n	80023dc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80023d8:	f000 f8cc 	bl	8002574 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80023dc:	bf00      	nop
 80023de:	bd80      	pop	{r7, pc}
 80023e0:	20000110 	.word	0x20000110
 80023e4:	40005400 	.word	0x40005400
 80023e8:	000186a0 	.word	0x000186a0

080023ec <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b086      	sub	sp, #24
 80023f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023f2:	f107 0310 	add.w	r3, r7, #16
 80023f6:	2200      	movs	r2, #0
 80023f8:	601a      	str	r2, [r3, #0]
 80023fa:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80023fc:	463b      	mov	r3, r7
 80023fe:	2200      	movs	r2, #0
 8002400:	601a      	str	r2, [r3, #0]
 8002402:	605a      	str	r2, [r3, #4]
 8002404:	609a      	str	r2, [r3, #8]
 8002406:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002408:	4b21      	ldr	r3, [pc, #132]	; (8002490 <MX_TIM1_Init+0xa4>)
 800240a:	4a22      	ldr	r2, [pc, #136]	; (8002494 <MX_TIM1_Init+0xa8>)
 800240c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 800240e:	4b20      	ldr	r3, [pc, #128]	; (8002490 <MX_TIM1_Init+0xa4>)
 8002410:	2247      	movs	r2, #71	; 0x47
 8002412:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002414:	4b1e      	ldr	r3, [pc, #120]	; (8002490 <MX_TIM1_Init+0xa4>)
 8002416:	2200      	movs	r2, #0
 8002418:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xffff-1;
 800241a:	4b1d      	ldr	r3, [pc, #116]	; (8002490 <MX_TIM1_Init+0xa4>)
 800241c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8002420:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002422:	4b1b      	ldr	r3, [pc, #108]	; (8002490 <MX_TIM1_Init+0xa4>)
 8002424:	2200      	movs	r2, #0
 8002426:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002428:	4b19      	ldr	r3, [pc, #100]	; (8002490 <MX_TIM1_Init+0xa4>)
 800242a:	2200      	movs	r2, #0
 800242c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800242e:	4b18      	ldr	r3, [pc, #96]	; (8002490 <MX_TIM1_Init+0xa4>)
 8002430:	2200      	movs	r2, #0
 8002432:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8002434:	4816      	ldr	r0, [pc, #88]	; (8002490 <MX_TIM1_Init+0xa4>)
 8002436:	f002 fc93 	bl	8004d60 <HAL_TIM_IC_Init>
 800243a:	4603      	mov	r3, r0
 800243c:	2b00      	cmp	r3, #0
 800243e:	d001      	beq.n	8002444 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8002440:	f000 f898 	bl	8002574 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002444:	2300      	movs	r3, #0
 8002446:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002448:	2300      	movs	r3, #0
 800244a:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800244c:	f107 0310 	add.w	r3, r7, #16
 8002450:	4619      	mov	r1, r3
 8002452:	480f      	ldr	r0, [pc, #60]	; (8002490 <MX_TIM1_Init+0xa4>)
 8002454:	f003 f974 	bl	8005740 <HAL_TIMEx_MasterConfigSynchronization>
 8002458:	4603      	mov	r3, r0
 800245a:	2b00      	cmp	r3, #0
 800245c:	d001      	beq.n	8002462 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800245e:	f000 f889 	bl	8002574 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002462:	2300      	movs	r3, #0
 8002464:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002466:	2301      	movs	r3, #1
 8002468:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800246a:	2300      	movs	r3, #0
 800246c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800246e:	2300      	movs	r3, #0
 8002470:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002472:	463b      	mov	r3, r7
 8002474:	2200      	movs	r2, #0
 8002476:	4619      	mov	r1, r3
 8002478:	4805      	ldr	r0, [pc, #20]	; (8002490 <MX_TIM1_Init+0xa4>)
 800247a:	f002 febd 	bl	80051f8 <HAL_TIM_IC_ConfigChannel>
 800247e:	4603      	mov	r3, r0
 8002480:	2b00      	cmp	r3, #0
 8002482:	d001      	beq.n	8002488 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8002484:	f000 f876 	bl	8002574 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002488:	bf00      	nop
 800248a:	3718      	adds	r7, #24
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}
 8002490:	20000164 	.word	0x20000164
 8002494:	40012c00 	.word	0x40012c00

08002498 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b088      	sub	sp, #32
 800249c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800249e:	f107 0310 	add.w	r3, r7, #16
 80024a2:	2200      	movs	r2, #0
 80024a4:	601a      	str	r2, [r3, #0]
 80024a6:	605a      	str	r2, [r3, #4]
 80024a8:	609a      	str	r2, [r3, #8]
 80024aa:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80024ac:	4b2e      	ldr	r3, [pc, #184]	; (8002568 <MX_GPIO_Init+0xd0>)
 80024ae:	699b      	ldr	r3, [r3, #24]
 80024b0:	4a2d      	ldr	r2, [pc, #180]	; (8002568 <MX_GPIO_Init+0xd0>)
 80024b2:	f043 0310 	orr.w	r3, r3, #16
 80024b6:	6193      	str	r3, [r2, #24]
 80024b8:	4b2b      	ldr	r3, [pc, #172]	; (8002568 <MX_GPIO_Init+0xd0>)
 80024ba:	699b      	ldr	r3, [r3, #24]
 80024bc:	f003 0310 	and.w	r3, r3, #16
 80024c0:	60fb      	str	r3, [r7, #12]
 80024c2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80024c4:	4b28      	ldr	r3, [pc, #160]	; (8002568 <MX_GPIO_Init+0xd0>)
 80024c6:	699b      	ldr	r3, [r3, #24]
 80024c8:	4a27      	ldr	r2, [pc, #156]	; (8002568 <MX_GPIO_Init+0xd0>)
 80024ca:	f043 0320 	orr.w	r3, r3, #32
 80024ce:	6193      	str	r3, [r2, #24]
 80024d0:	4b25      	ldr	r3, [pc, #148]	; (8002568 <MX_GPIO_Init+0xd0>)
 80024d2:	699b      	ldr	r3, [r3, #24]
 80024d4:	f003 0320 	and.w	r3, r3, #32
 80024d8:	60bb      	str	r3, [r7, #8]
 80024da:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80024dc:	4b22      	ldr	r3, [pc, #136]	; (8002568 <MX_GPIO_Init+0xd0>)
 80024de:	699b      	ldr	r3, [r3, #24]
 80024e0:	4a21      	ldr	r2, [pc, #132]	; (8002568 <MX_GPIO_Init+0xd0>)
 80024e2:	f043 0304 	orr.w	r3, r3, #4
 80024e6:	6193      	str	r3, [r2, #24]
 80024e8:	4b1f      	ldr	r3, [pc, #124]	; (8002568 <MX_GPIO_Init+0xd0>)
 80024ea:	699b      	ldr	r3, [r3, #24]
 80024ec:	f003 0304 	and.w	r3, r3, #4
 80024f0:	607b      	str	r3, [r7, #4]
 80024f2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80024f4:	4b1c      	ldr	r3, [pc, #112]	; (8002568 <MX_GPIO_Init+0xd0>)
 80024f6:	699b      	ldr	r3, [r3, #24]
 80024f8:	4a1b      	ldr	r2, [pc, #108]	; (8002568 <MX_GPIO_Init+0xd0>)
 80024fa:	f043 0308 	orr.w	r3, r3, #8
 80024fe:	6193      	str	r3, [r2, #24]
 8002500:	4b19      	ldr	r3, [pc, #100]	; (8002568 <MX_GPIO_Init+0xd0>)
 8002502:	699b      	ldr	r3, [r3, #24]
 8002504:	f003 0308 	and.w	r3, r3, #8
 8002508:	603b      	str	r3, [r7, #0]
 800250a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800250c:	2200      	movs	r2, #0
 800250e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002512:	4816      	ldr	r0, [pc, #88]	; (800256c <MX_GPIO_Init+0xd4>)
 8002514:	f001 fcdd 	bl	8003ed2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002518:	2200      	movs	r2, #0
 800251a:	f240 21ff 	movw	r1, #767	; 0x2ff
 800251e:	4814      	ldr	r0, [pc, #80]	; (8002570 <MX_GPIO_Init+0xd8>)
 8002520:	f001 fcd7 	bl	8003ed2 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002524:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002528:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800252a:	2301      	movs	r3, #1
 800252c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800252e:	2300      	movs	r3, #0
 8002530:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002532:	2302      	movs	r3, #2
 8002534:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002536:	f107 0310 	add.w	r3, r7, #16
 800253a:	4619      	mov	r1, r3
 800253c:	480b      	ldr	r0, [pc, #44]	; (800256c <MX_GPIO_Init+0xd4>)
 800253e:	f001 fa71 	bl	8003a24 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3
                           PA4 PA5 PA6 PA7
                           PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002542:	f240 23ff 	movw	r3, #767	; 0x2ff
 8002546:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002548:	2301      	movs	r3, #1
 800254a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800254c:	2300      	movs	r3, #0
 800254e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002550:	2302      	movs	r3, #2
 8002552:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002554:	f107 0310 	add.w	r3, r7, #16
 8002558:	4619      	mov	r1, r3
 800255a:	4805      	ldr	r0, [pc, #20]	; (8002570 <MX_GPIO_Init+0xd8>)
 800255c:	f001 fa62 	bl	8003a24 <HAL_GPIO_Init>

}
 8002560:	bf00      	nop
 8002562:	3720      	adds	r7, #32
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}
 8002568:	40021000 	.word	0x40021000
 800256c:	40011000 	.word	0x40011000
 8002570:	40010800 	.word	0x40010800

08002574 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002574:	b480      	push	{r7}
 8002576:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002578:	b672      	cpsid	i
}
 800257a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800257c:	e7fe      	b.n	800257c <Error_Handler+0x8>
	...

08002580 <delay_us>:



// Hàm delay dùng Timer 1
void delay_us(uint16_t time)
{
 8002580:	b480      	push	{r7}
 8002582:	b083      	sub	sp, #12
 8002584:	af00      	add	r7, sp, #0
 8002586:	4603      	mov	r3, r0
 8002588:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 800258a:	4b08      	ldr	r3, [pc, #32]	; (80025ac <delay_us+0x2c>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	2200      	movs	r2, #0
 8002590:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER (&htim1) < time);
 8002592:	bf00      	nop
 8002594:	4b05      	ldr	r3, [pc, #20]	; (80025ac <delay_us+0x2c>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800259a:	88fb      	ldrh	r3, [r7, #6]
 800259c:	429a      	cmp	r2, r3
 800259e:	d3f9      	bcc.n	8002594 <delay_us+0x14>
}
 80025a0:	bf00      	nop
 80025a2:	bf00      	nop
 80025a4:	370c      	adds	r7, #12
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bc80      	pop	{r7}
 80025aa:	4770      	bx	lr
 80025ac:	20000164 	.word	0x20000164

080025b0 <Sensor_Init>:

void Sensor_Init(void) {
 80025b0:	b580      	push	{r7, lr}
 80025b2:	af00      	add	r7, sp, #0
	HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 80025b4:	2100      	movs	r1, #0
 80025b6:	4802      	ldr	r0, [pc, #8]	; (80025c0 <Sensor_Init+0x10>)
 80025b8:	f002 fc22 	bl	8004e00 <HAL_TIM_IC_Start_IT>
}
 80025bc:	bf00      	nop
 80025be:	bd80      	pop	{r7, pc}
 80025c0:	20000164 	.word	0x20000164

080025c4 <Sensor_Trigger>:

void Sensor_Trigger(void)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_SET);
 80025c8:	2201      	movs	r2, #1
 80025ca:	f44f 7100 	mov.w	r1, #512	; 0x200
 80025ce:	480b      	ldr	r0, [pc, #44]	; (80025fc <Sensor_Trigger+0x38>)
 80025d0:	f001 fc7f 	bl	8003ed2 <HAL_GPIO_WritePin>
	delay_us(10);
 80025d4:	200a      	movs	r0, #10
 80025d6:	f7ff ffd3 	bl	8002580 <delay_us>
	HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);
 80025da:	2200      	movs	r2, #0
 80025dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80025e0:	4806      	ldr	r0, [pc, #24]	; (80025fc <Sensor_Trigger+0x38>)
 80025e2:	f001 fc76 	bl	8003ed2 <HAL_GPIO_WritePin>
	__HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC1);
 80025e6:	4b06      	ldr	r3, [pc, #24]	; (8002600 <Sensor_Trigger+0x3c>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	68da      	ldr	r2, [r3, #12]
 80025ec:	4b04      	ldr	r3, [pc, #16]	; (8002600 <Sensor_Trigger+0x3c>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f042 0202 	orr.w	r2, r2, #2
 80025f4:	60da      	str	r2, [r3, #12]
}
 80025f6:	bf00      	nop
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	40010800 	.word	0x40010800
 8002600:	20000164 	.word	0x20000164
 8002604:	00000000 	.word	0x00000000

08002608 <HAL_TIM_IC_CaptureCallback>:



void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b082      	sub	sp, #8
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  // if the interrupt source is channel1
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	7f1b      	ldrb	r3, [r3, #28]
 8002614:	2b01      	cmp	r3, #1
 8002616:	f040 8083 	bne.w	8002720 <HAL_TIM_IC_CaptureCallback+0x118>
	{
		if (Is_First_Captured==0) // if the first value is not captured
 800261a:	4b45      	ldr	r3, [pc, #276]	; (8002730 <HAL_TIM_IC_CaptureCallback+0x128>)
 800261c:	781b      	ldrb	r3, [r3, #0]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d11a      	bne.n	8002658 <HAL_TIM_IC_CaptureCallback+0x50>
		{
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 8002622:	2100      	movs	r1, #0
 8002624:	6878      	ldr	r0, [r7, #4]
 8002626:	f002 fe83 	bl	8005330 <HAL_TIM_ReadCapturedValue>
 800262a:	4603      	mov	r3, r0
 800262c:	4a41      	ldr	r2, [pc, #260]	; (8002734 <HAL_TIM_IC_CaptureCallback+0x12c>)
 800262e:	6013      	str	r3, [r2, #0]
			Is_First_Captured = 1;  // set the first captured as true
 8002630:	4b3f      	ldr	r3, [pc, #252]	; (8002730 <HAL_TIM_IC_CaptureCallback+0x128>)
 8002632:	2201      	movs	r2, #1
 8002634:	701a      	strb	r2, [r3, #0]
			// Now change the polarity to falling edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	6a1a      	ldr	r2, [r3, #32]
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f022 020a 	bic.w	r2, r2, #10
 8002644:	621a      	str	r2, [r3, #32]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	6a1a      	ldr	r2, [r3, #32]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f042 0202 	orr.w	r2, r2, #2
 8002654:	621a      	str	r2, [r3, #32]

			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
			__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
		}
	}
}
 8002656:	e063      	b.n	8002720 <HAL_TIM_IC_CaptureCallback+0x118>
		else if (Is_First_Captured==1)   // if the first is already captured
 8002658:	4b35      	ldr	r3, [pc, #212]	; (8002730 <HAL_TIM_IC_CaptureCallback+0x128>)
 800265a:	781b      	ldrb	r3, [r3, #0]
 800265c:	2b01      	cmp	r3, #1
 800265e:	d15f      	bne.n	8002720 <HAL_TIM_IC_CaptureCallback+0x118>
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 8002660:	2100      	movs	r1, #0
 8002662:	6878      	ldr	r0, [r7, #4]
 8002664:	f002 fe64 	bl	8005330 <HAL_TIM_ReadCapturedValue>
 8002668:	4603      	mov	r3, r0
 800266a:	4a33      	ldr	r2, [pc, #204]	; (8002738 <HAL_TIM_IC_CaptureCallback+0x130>)
 800266c:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	2200      	movs	r2, #0
 8002674:	625a      	str	r2, [r3, #36]	; 0x24
			if (IC_Val2 > IC_Val1)
 8002676:	4b30      	ldr	r3, [pc, #192]	; (8002738 <HAL_TIM_IC_CaptureCallback+0x130>)
 8002678:	681a      	ldr	r2, [r3, #0]
 800267a:	4b2e      	ldr	r3, [pc, #184]	; (8002734 <HAL_TIM_IC_CaptureCallback+0x12c>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	429a      	cmp	r2, r3
 8002680:	d907      	bls.n	8002692 <HAL_TIM_IC_CaptureCallback+0x8a>
				Difference = IC_Val2-IC_Val1;
 8002682:	4b2d      	ldr	r3, [pc, #180]	; (8002738 <HAL_TIM_IC_CaptureCallback+0x130>)
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	4b2b      	ldr	r3, [pc, #172]	; (8002734 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	1ad3      	subs	r3, r2, r3
 800268c:	4a2b      	ldr	r2, [pc, #172]	; (800273c <HAL_TIM_IC_CaptureCallback+0x134>)
 800268e:	6013      	str	r3, [r2, #0]
 8002690:	e00f      	b.n	80026b2 <HAL_TIM_IC_CaptureCallback+0xaa>
			else if (IC_Val1 > IC_Val2)
 8002692:	4b28      	ldr	r3, [pc, #160]	; (8002734 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	4b28      	ldr	r3, [pc, #160]	; (8002738 <HAL_TIM_IC_CaptureCallback+0x130>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	429a      	cmp	r2, r3
 800269c:	d909      	bls.n	80026b2 <HAL_TIM_IC_CaptureCallback+0xaa>
				Difference = (0xffff - IC_Val1) + IC_Val2;
 800269e:	4b26      	ldr	r3, [pc, #152]	; (8002738 <HAL_TIM_IC_CaptureCallback+0x130>)
 80026a0:	681a      	ldr	r2, [r3, #0]
 80026a2:	4b24      	ldr	r3, [pc, #144]	; (8002734 <HAL_TIM_IC_CaptureCallback+0x12c>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	1ad3      	subs	r3, r2, r3
 80026a8:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80026ac:	33ff      	adds	r3, #255	; 0xff
 80026ae:	4a23      	ldr	r2, [pc, #140]	; (800273c <HAL_TIM_IC_CaptureCallback+0x134>)
 80026b0:	6013      	str	r3, [r2, #0]
			Distance = Difference * .034/2;
 80026b2:	4b22      	ldr	r3, [pc, #136]	; (800273c <HAL_TIM_IC_CaptureCallback+0x134>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4618      	mov	r0, r3
 80026b8:	f7fd fe9e 	bl	80003f8 <__aeabi_ui2d>
 80026bc:	a31a      	add	r3, pc, #104	; (adr r3, 8002728 <HAL_TIM_IC_CaptureCallback+0x120>)
 80026be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026c2:	f7fd ff13 	bl	80004ec <__aeabi_dmul>
 80026c6:	4602      	mov	r2, r0
 80026c8:	460b      	mov	r3, r1
 80026ca:	4610      	mov	r0, r2
 80026cc:	4619      	mov	r1, r3
 80026ce:	f04f 0200 	mov.w	r2, #0
 80026d2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80026d6:	f7fe f833 	bl	8000740 <__aeabi_ddiv>
 80026da:	4602      	mov	r2, r0
 80026dc:	460b      	mov	r3, r1
 80026de:	4610      	mov	r0, r2
 80026e0:	4619      	mov	r1, r3
 80026e2:	f7fe f915 	bl	8000910 <__aeabi_d2uiz>
 80026e6:	4603      	mov	r3, r0
 80026e8:	b29a      	uxth	r2, r3
 80026ea:	4b15      	ldr	r3, [pc, #84]	; (8002740 <HAL_TIM_IC_CaptureCallback+0x138>)
 80026ec:	801a      	strh	r2, [r3, #0]
			Is_First_Captured = 0;
 80026ee:	4b10      	ldr	r3, [pc, #64]	; (8002730 <HAL_TIM_IC_CaptureCallback+0x128>)
 80026f0:	2200      	movs	r2, #0
 80026f2:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	6a1a      	ldr	r2, [r3, #32]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f022 020a 	bic.w	r2, r2, #10
 8002702:	621a      	str	r2, [r3, #32]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	6a12      	ldr	r2, [r2, #32]
 800270e:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
 8002710:	4b0c      	ldr	r3, [pc, #48]	; (8002744 <HAL_TIM_IC_CaptureCallback+0x13c>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	68da      	ldr	r2, [r3, #12]
 8002716:	4b0b      	ldr	r3, [pc, #44]	; (8002744 <HAL_TIM_IC_CaptureCallback+0x13c>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f022 0202 	bic.w	r2, r2, #2
 800271e:	60da      	str	r2, [r3, #12]
}
 8002720:	bf00      	nop
 8002722:	3708      	adds	r7, #8
 8002724:	46bd      	mov	sp, r7
 8002726:	bd80      	pop	{r7, pc}
 8002728:	b020c49c 	.word	0xb020c49c
 800272c:	3fa16872 	.word	0x3fa16872
 8002730:	200000d8 	.word	0x200000d8
 8002734:	200000cc 	.word	0x200000cc
 8002738:	200000d0 	.word	0x200000d0
 800273c:	200000d4 	.word	0x200000d4
 8002740:	200000da 	.word	0x200000da
 8002744:	20000164 	.word	0x20000164

08002748 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002748:	b480      	push	{r7}
 800274a:	b085      	sub	sp, #20
 800274c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800274e:	4b15      	ldr	r3, [pc, #84]	; (80027a4 <HAL_MspInit+0x5c>)
 8002750:	699b      	ldr	r3, [r3, #24]
 8002752:	4a14      	ldr	r2, [pc, #80]	; (80027a4 <HAL_MspInit+0x5c>)
 8002754:	f043 0301 	orr.w	r3, r3, #1
 8002758:	6193      	str	r3, [r2, #24]
 800275a:	4b12      	ldr	r3, [pc, #72]	; (80027a4 <HAL_MspInit+0x5c>)
 800275c:	699b      	ldr	r3, [r3, #24]
 800275e:	f003 0301 	and.w	r3, r3, #1
 8002762:	60bb      	str	r3, [r7, #8]
 8002764:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002766:	4b0f      	ldr	r3, [pc, #60]	; (80027a4 <HAL_MspInit+0x5c>)
 8002768:	69db      	ldr	r3, [r3, #28]
 800276a:	4a0e      	ldr	r2, [pc, #56]	; (80027a4 <HAL_MspInit+0x5c>)
 800276c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002770:	61d3      	str	r3, [r2, #28]
 8002772:	4b0c      	ldr	r3, [pc, #48]	; (80027a4 <HAL_MspInit+0x5c>)
 8002774:	69db      	ldr	r3, [r3, #28]
 8002776:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800277a:	607b      	str	r3, [r7, #4]
 800277c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800277e:	4b0a      	ldr	r3, [pc, #40]	; (80027a8 <HAL_MspInit+0x60>)
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	60fb      	str	r3, [r7, #12]
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800278a:	60fb      	str	r3, [r7, #12]
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002792:	60fb      	str	r3, [r7, #12]
 8002794:	4a04      	ldr	r2, [pc, #16]	; (80027a8 <HAL_MspInit+0x60>)
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800279a:	bf00      	nop
 800279c:	3714      	adds	r7, #20
 800279e:	46bd      	mov	sp, r7
 80027a0:	bc80      	pop	{r7}
 80027a2:	4770      	bx	lr
 80027a4:	40021000 	.word	0x40021000
 80027a8:	40010000 	.word	0x40010000

080027ac <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b088      	sub	sp, #32
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027b4:	f107 0310 	add.w	r3, r7, #16
 80027b8:	2200      	movs	r2, #0
 80027ba:	601a      	str	r2, [r3, #0]
 80027bc:	605a      	str	r2, [r3, #4]
 80027be:	609a      	str	r2, [r3, #8]
 80027c0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4a15      	ldr	r2, [pc, #84]	; (800281c <HAL_I2C_MspInit+0x70>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d123      	bne.n	8002814 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027cc:	4b14      	ldr	r3, [pc, #80]	; (8002820 <HAL_I2C_MspInit+0x74>)
 80027ce:	699b      	ldr	r3, [r3, #24]
 80027d0:	4a13      	ldr	r2, [pc, #76]	; (8002820 <HAL_I2C_MspInit+0x74>)
 80027d2:	f043 0308 	orr.w	r3, r3, #8
 80027d6:	6193      	str	r3, [r2, #24]
 80027d8:	4b11      	ldr	r3, [pc, #68]	; (8002820 <HAL_I2C_MspInit+0x74>)
 80027da:	699b      	ldr	r3, [r3, #24]
 80027dc:	f003 0308 	and.w	r3, r3, #8
 80027e0:	60fb      	str	r3, [r7, #12]
 80027e2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80027e4:	23c0      	movs	r3, #192	; 0xc0
 80027e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80027e8:	2312      	movs	r3, #18
 80027ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80027ec:	2303      	movs	r3, #3
 80027ee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027f0:	f107 0310 	add.w	r3, r7, #16
 80027f4:	4619      	mov	r1, r3
 80027f6:	480b      	ldr	r0, [pc, #44]	; (8002824 <HAL_I2C_MspInit+0x78>)
 80027f8:	f001 f914 	bl	8003a24 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80027fc:	4b08      	ldr	r3, [pc, #32]	; (8002820 <HAL_I2C_MspInit+0x74>)
 80027fe:	69db      	ldr	r3, [r3, #28]
 8002800:	4a07      	ldr	r2, [pc, #28]	; (8002820 <HAL_I2C_MspInit+0x74>)
 8002802:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002806:	61d3      	str	r3, [r2, #28]
 8002808:	4b05      	ldr	r3, [pc, #20]	; (8002820 <HAL_I2C_MspInit+0x74>)
 800280a:	69db      	ldr	r3, [r3, #28]
 800280c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002810:	60bb      	str	r3, [r7, #8]
 8002812:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002814:	bf00      	nop
 8002816:	3720      	adds	r7, #32
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}
 800281c:	40005400 	.word	0x40005400
 8002820:	40021000 	.word	0x40021000
 8002824:	40010c00 	.word	0x40010c00

08002828 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b082      	sub	sp, #8
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a0a      	ldr	r2, [pc, #40]	; (8002860 <HAL_I2C_MspDeInit+0x38>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d10d      	bne.n	8002856 <HAL_I2C_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800283a:	4b0a      	ldr	r3, [pc, #40]	; (8002864 <HAL_I2C_MspDeInit+0x3c>)
 800283c:	69db      	ldr	r3, [r3, #28]
 800283e:	4a09      	ldr	r2, [pc, #36]	; (8002864 <HAL_I2C_MspDeInit+0x3c>)
 8002840:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002844:	61d3      	str	r3, [r2, #28]

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8002846:	2140      	movs	r1, #64	; 0x40
 8002848:	4807      	ldr	r0, [pc, #28]	; (8002868 <HAL_I2C_MspDeInit+0x40>)
 800284a:	f001 fa6f 	bl	8003d2c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 800284e:	2180      	movs	r1, #128	; 0x80
 8002850:	4805      	ldr	r0, [pc, #20]	; (8002868 <HAL_I2C_MspDeInit+0x40>)
 8002852:	f001 fa6b 	bl	8003d2c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8002856:	bf00      	nop
 8002858:	3708      	adds	r7, #8
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}
 800285e:	bf00      	nop
 8002860:	40005400 	.word	0x40005400
 8002864:	40021000 	.word	0x40021000
 8002868:	40010c00 	.word	0x40010c00

0800286c <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b088      	sub	sp, #32
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002874:	f107 0310 	add.w	r3, r7, #16
 8002878:	2200      	movs	r2, #0
 800287a:	601a      	str	r2, [r3, #0]
 800287c:	605a      	str	r2, [r3, #4]
 800287e:	609a      	str	r2, [r3, #8]
 8002880:	60da      	str	r2, [r3, #12]
  if(htim_ic->Instance==TIM1)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4a1a      	ldr	r2, [pc, #104]	; (80028f0 <HAL_TIM_IC_MspInit+0x84>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d12c      	bne.n	80028e6 <HAL_TIM_IC_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800288c:	4b19      	ldr	r3, [pc, #100]	; (80028f4 <HAL_TIM_IC_MspInit+0x88>)
 800288e:	699b      	ldr	r3, [r3, #24]
 8002890:	4a18      	ldr	r2, [pc, #96]	; (80028f4 <HAL_TIM_IC_MspInit+0x88>)
 8002892:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002896:	6193      	str	r3, [r2, #24]
 8002898:	4b16      	ldr	r3, [pc, #88]	; (80028f4 <HAL_TIM_IC_MspInit+0x88>)
 800289a:	699b      	ldr	r3, [r3, #24]
 800289c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80028a0:	60fb      	str	r3, [r7, #12]
 80028a2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028a4:	4b13      	ldr	r3, [pc, #76]	; (80028f4 <HAL_TIM_IC_MspInit+0x88>)
 80028a6:	699b      	ldr	r3, [r3, #24]
 80028a8:	4a12      	ldr	r2, [pc, #72]	; (80028f4 <HAL_TIM_IC_MspInit+0x88>)
 80028aa:	f043 0304 	orr.w	r3, r3, #4
 80028ae:	6193      	str	r3, [r2, #24]
 80028b0:	4b10      	ldr	r3, [pc, #64]	; (80028f4 <HAL_TIM_IC_MspInit+0x88>)
 80028b2:	699b      	ldr	r3, [r3, #24]
 80028b4:	f003 0304 	and.w	r3, r3, #4
 80028b8:	60bb      	str	r3, [r7, #8]
 80028ba:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80028bc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80028c0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028c2:	2300      	movs	r3, #0
 80028c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c6:	2300      	movs	r3, #0
 80028c8:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028ca:	f107 0310 	add.w	r3, r7, #16
 80028ce:	4619      	mov	r1, r3
 80028d0:	4809      	ldr	r0, [pc, #36]	; (80028f8 <HAL_TIM_IC_MspInit+0x8c>)
 80028d2:	f001 f8a7 	bl	8003a24 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80028d6:	2200      	movs	r2, #0
 80028d8:	2100      	movs	r1, #0
 80028da:	201b      	movs	r0, #27
 80028dc:	f000 fe6b 	bl	80035b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80028e0:	201b      	movs	r0, #27
 80028e2:	f000 fe84 	bl	80035ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80028e6:	bf00      	nop
 80028e8:	3720      	adds	r7, #32
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	40012c00 	.word	0x40012c00
 80028f4:	40021000 	.word	0x40021000
 80028f8:	40010800 	.word	0x40010800

080028fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80028fc:	b480      	push	{r7}
 80028fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002900:	e7fe      	b.n	8002900 <NMI_Handler+0x4>

08002902 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002902:	b480      	push	{r7}
 8002904:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002906:	e7fe      	b.n	8002906 <HardFault_Handler+0x4>

08002908 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002908:	b480      	push	{r7}
 800290a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800290c:	e7fe      	b.n	800290c <MemManage_Handler+0x4>

0800290e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800290e:	b480      	push	{r7}
 8002910:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002912:	e7fe      	b.n	8002912 <BusFault_Handler+0x4>

08002914 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002914:	b480      	push	{r7}
 8002916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002918:	e7fe      	b.n	8002918 <UsageFault_Handler+0x4>

0800291a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800291a:	b480      	push	{r7}
 800291c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800291e:	bf00      	nop
 8002920:	46bd      	mov	sp, r7
 8002922:	bc80      	pop	{r7}
 8002924:	4770      	bx	lr

08002926 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002926:	b480      	push	{r7}
 8002928:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800292a:	bf00      	nop
 800292c:	46bd      	mov	sp, r7
 800292e:	bc80      	pop	{r7}
 8002930:	4770      	bx	lr

08002932 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002932:	b480      	push	{r7}
 8002934:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002936:	bf00      	nop
 8002938:	46bd      	mov	sp, r7
 800293a:	bc80      	pop	{r7}
 800293c:	4770      	bx	lr

0800293e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800293e:	b580      	push	{r7, lr}
 8002940:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002942:	f000 fd21 	bl	8003388 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  timerRun();
 8002946:	f000 fa61 	bl	8002e0c <timerRun>
  /* USER CODE END SysTick_IRQn 1 */
}
 800294a:	bf00      	nop
 800294c:	bd80      	pop	{r7, pc}
	...

08002950 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002954:	4802      	ldr	r0, [pc, #8]	; (8002960 <TIM1_CC_IRQHandler+0x10>)
 8002956:	f002 fb5f 	bl	8005018 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800295a:	bf00      	nop
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	20000164 	.word	0x20000164
 8002964:	00000000 	.word	0x00000000

08002968 <Store_SaveToFlash>:
#define FLASH_ADDR_PAGE_63 0x0800FC00
#define MAGIC_NUMBER       0xDEADBEEF // Dấu hiệu nhận biết đã có dữ liệu hay chưa

Skin skt_skins[16];

void Store_SaveToFlash(void) {
 8002968:	b580      	push	{r7, lr}
 800296a:	b08a      	sub	sp, #40	; 0x28
 800296c:	af00      	add	r7, sp, #0
    // 1. Mở khóa Flash
    HAL_FLASH_Unlock();
 800296e:	f000 fec9 	bl	8003704 <HAL_FLASH_Unlock>

    // 2. Xóa trang Flash cũ
    FLASH_EraseInitTypeDef EraseInitStruct;
    uint32_t PageError;
    EraseInitStruct.TypeErase   = FLASH_TYPEERASE_PAGES;
 8002972:	2300      	movs	r3, #0
 8002974:	60bb      	str	r3, [r7, #8]
    EraseInitStruct.PageAddress = FLASH_ADDR_PAGE_63;
 8002976:	4b1e      	ldr	r3, [pc, #120]	; (80029f0 <Store_SaveToFlash+0x88>)
 8002978:	613b      	str	r3, [r7, #16]
    EraseInitStruct.NbPages     = 1;
 800297a:	2301      	movs	r3, #1
 800297c:	617b      	str	r3, [r7, #20]
    HAL_FLASHEx_Erase(&EraseInitStruct, &PageError);
 800297e:	1d3a      	adds	r2, r7, #4
 8002980:	f107 0308 	add.w	r3, r7, #8
 8002984:	4611      	mov	r1, r2
 8002986:	4618      	mov	r0, r3
 8002988:	f000 ffa4 	bl	80038d4 <HAL_FLASHEx_Erase>

    // 3. Ghi Magic Number đầu tiên
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_ADDR_PAGE_63, MAGIC_NUMBER);
 800298c:	a316      	add	r3, pc, #88	; (adr r3, 80029e8 <Store_SaveToFlash+0x80>)
 800298e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002992:	4917      	ldr	r1, [pc, #92]	; (80029f0 <Store_SaveToFlash+0x88>)
 8002994:	2002      	movs	r0, #2
 8002996:	f000 fe45 	bl	8003624 <HAL_FLASH_Program>

    // 4. Ghi dữ liệu mảng Skin
    // Tính số lượng từ (word 32-bit) cần ghi
    // sizeof(skt_skins) khoảng 16 * 44 bytes = 704 bytes
    uint32_t *pData = (uint32_t*)skt_skins;
 800299a:	4b16      	ldr	r3, [pc, #88]	; (80029f4 <Store_SaveToFlash+0x8c>)
 800299c:	623b      	str	r3, [r7, #32]
    uint32_t numWords = sizeof(skt_skins) / 4;
 800299e:	23b0      	movs	r3, #176	; 0xb0
 80029a0:	61fb      	str	r3, [r7, #28]
    // Nếu size không chia hết cho 4, cộng thêm 1 word (nhưng struct thường align 4)
    if (sizeof(skt_skins) % 4 != 0) numWords++;

    for (uint32_t i = 0; i < numWords; i++) {
 80029a2:	2300      	movs	r3, #0
 80029a4:	627b      	str	r3, [r7, #36]	; 0x24
 80029a6:	e013      	b.n	80029d0 <Store_SaveToFlash+0x68>
        uint32_t address = FLASH_ADDR_PAGE_63 + 4 + (i * 4); // +4 byte vì đã ghi Magic Number
 80029a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029aa:	4b13      	ldr	r3, [pc, #76]	; (80029f8 <Store_SaveToFlash+0x90>)
 80029ac:	4413      	add	r3, r2
 80029ae:	009b      	lsls	r3, r3, #2
 80029b0:	61bb      	str	r3, [r7, #24]
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, address, pData[i]);
 80029b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029b4:	009b      	lsls	r3, r3, #2
 80029b6:	6a3a      	ldr	r2, [r7, #32]
 80029b8:	4413      	add	r3, r2
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	461a      	mov	r2, r3
 80029be:	f04f 0300 	mov.w	r3, #0
 80029c2:	69b9      	ldr	r1, [r7, #24]
 80029c4:	2002      	movs	r0, #2
 80029c6:	f000 fe2d 	bl	8003624 <HAL_FLASH_Program>
    for (uint32_t i = 0; i < numWords; i++) {
 80029ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029cc:	3301      	adds	r3, #1
 80029ce:	627b      	str	r3, [r7, #36]	; 0x24
 80029d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029d2:	69fb      	ldr	r3, [r7, #28]
 80029d4:	429a      	cmp	r2, r3
 80029d6:	d3e7      	bcc.n	80029a8 <Store_SaveToFlash+0x40>
    }

    // 5. Khóa Flash
    HAL_FLASH_Lock();
 80029d8:	f000 feba 	bl	8003750 <HAL_FLASH_Lock>
}
 80029dc:	bf00      	nop
 80029de:	3728      	adds	r7, #40	; 0x28
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}
 80029e4:	f3af 8000 	nop.w
 80029e8:	deadbeef 	.word	0xdeadbeef
 80029ec:	00000000 	.word	0x00000000
 80029f0:	0800fc00 	.word	0x0800fc00
 80029f4:	200001ac 	.word	0x200001ac
 80029f8:	02003f01 	.word	0x02003f01

080029fc <init>:

void init(void) {
 80029fc:	b5b0      	push	{r4, r5, r7, lr}
 80029fe:	b090      	sub	sp, #64	; 0x40
 8002a00:	af00      	add	r7, sp, #0
	uint32_t stored_magic = *(__IO uint32_t*)FLASH_ADDR_PAGE_63;
 8002a02:	4b7b      	ldr	r3, [pc, #492]	; (8002bf0 <init+0x1f4>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	63bb      	str	r3, [r7, #56]	; 0x38

	if (stored_magic == MAGIC_NUMBER) {
 8002a08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a0a:	4a7a      	ldr	r2, [pc, #488]	; (8002bf4 <init+0x1f8>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d11a      	bne.n	8002a46 <init+0x4a>
		// --- CÓ DỮ LIỆU: Load từ Flash ra RAM ---
		uint32_t *pFlashData = (uint32_t*)(FLASH_ADDR_PAGE_63 + 4);
 8002a10:	4b79      	ldr	r3, [pc, #484]	; (8002bf8 <init+0x1fc>)
 8002a12:	637b      	str	r3, [r7, #52]	; 0x34
		uint32_t *pRamData   = (uint32_t*)skt_skins;
 8002a14:	4b79      	ldr	r3, [pc, #484]	; (8002bfc <init+0x200>)
 8002a16:	633b      	str	r3, [r7, #48]	; 0x30
		uint32_t numWords    = sizeof(skt_skins) / 4;
 8002a18:	23b0      	movs	r3, #176	; 0xb0
 8002a1a:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (sizeof(skt_skins) % 4 != 0) numWords++;

		for (uint32_t i = 0; i < numWords; i++) {
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002a20:	e00c      	b.n	8002a3c <init+0x40>
			pRamData[i] = pFlashData[i];
 8002a22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002a24:	009b      	lsls	r3, r3, #2
 8002a26:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002a28:	441a      	add	r2, r3
 8002a2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002a2c:	009b      	lsls	r3, r3, #2
 8002a2e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002a30:	440b      	add	r3, r1
 8002a32:	6812      	ldr	r2, [r2, #0]
 8002a34:	601a      	str	r2, [r3, #0]
		for (uint32_t i = 0; i < numWords; i++) {
 8002a36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002a38:	3301      	adds	r3, #1
 8002a3a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002a3c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002a3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a40:	429a      	cmp	r2, r3
 8002a42:	d3ee      	bcc.n	8002a22 <init+0x26>
		skt_skins[15] = (Skin){16, "SKT Nami", "Wolf", 9, 35000};

		// Lưu vào Flash ngay lập tức
		Store_SaveToFlash();
	}
}
 8002a44:	e0d0      	b.n	8002be8 <init+0x1ec>
		skt_skins[0] = (Skin){1, "SKT Jax", "Impact", 9, 20000};
 8002a46:	4a6d      	ldr	r2, [pc, #436]	; (8002bfc <init+0x200>)
 8002a48:	4b6d      	ldr	r3, [pc, #436]	; (8002c00 <init+0x204>)
 8002a4a:	4614      	mov	r4, r2
 8002a4c:	461d      	mov	r5, r3
 8002a4e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a50:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a52:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a54:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a56:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002a5a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		skt_skins[1] = (Skin){2, "SKT Lee Sin", "Bengi", 9, 30000};
 8002a5e:	4b67      	ldr	r3, [pc, #412]	; (8002bfc <init+0x200>)
 8002a60:	4a68      	ldr	r2, [pc, #416]	; (8002c04 <init+0x208>)
 8002a62:	f103 042c 	add.w	r4, r3, #44	; 0x2c
 8002a66:	4615      	mov	r5, r2
 8002a68:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a6a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a6c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a6e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a70:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002a74:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		skt_skins[2] = (Skin){3, "SKT Zed", "Faker", 9, 40000};
 8002a78:	4b60      	ldr	r3, [pc, #384]	; (8002bfc <init+0x200>)
 8002a7a:	4a63      	ldr	r2, [pc, #396]	; (8002c08 <init+0x20c>)
 8002a7c:	f103 0458 	add.w	r4, r3, #88	; 0x58
 8002a80:	4615      	mov	r5, r2
 8002a82:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a84:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a86:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a88:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a8a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002a8e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		skt_skins[3] = (Skin){4, "SKT Vayne", "Piglet", 9, 20000};
 8002a92:	4b5a      	ldr	r3, [pc, #360]	; (8002bfc <init+0x200>)
 8002a94:	4a5d      	ldr	r2, [pc, #372]	; (8002c0c <init+0x210>)
 8002a96:	f103 0484 	add.w	r4, r3, #132	; 0x84
 8002a9a:	4615      	mov	r5, r2
 8002a9c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a9e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002aa0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002aa2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002aa4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002aa8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		skt_skins[4] = (Skin){5, "SKT Zyra", "PoohManDu", 9, 20000};
 8002aac:	4b53      	ldr	r3, [pc, #332]	; (8002bfc <init+0x200>)
 8002aae:	4a58      	ldr	r2, [pc, #352]	; (8002c10 <init+0x214>)
 8002ab0:	f103 04b0 	add.w	r4, r3, #176	; 0xb0
 8002ab4:	4615      	mov	r5, r2
 8002ab6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002ab8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002aba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002abc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002abe:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002ac2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		skt_skins[5] = (Skin){6, "SKT Renekton", "Marin", 9, 30000};
 8002ac6:	4b4d      	ldr	r3, [pc, #308]	; (8002bfc <init+0x200>)
 8002ac8:	4a52      	ldr	r2, [pc, #328]	; (8002c14 <init+0x218>)
 8002aca:	f103 04dc 	add.w	r4, r3, #220	; 0xdc
 8002ace:	4615      	mov	r5, r2
 8002ad0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002ad2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002ad4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002ad6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002ad8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002adc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		skt_skins[6] = (Skin){7, "SKT Elise", "Bengi", 9, 40000};
 8002ae0:	4b46      	ldr	r3, [pc, #280]	; (8002bfc <init+0x200>)
 8002ae2:	4a4d      	ldr	r2, [pc, #308]	; (8002c18 <init+0x21c>)
 8002ae4:	f503 7484 	add.w	r4, r3, #264	; 0x108
 8002ae8:	4615      	mov	r5, r2
 8002aea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002aec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002aee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002af0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002af2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002af6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		skt_skins[7] = (Skin){8, "SKT Ryze", "Faker", 9, 50000};
 8002afa:	4b40      	ldr	r3, [pc, #256]	; (8002bfc <init+0x200>)
 8002afc:	4a47      	ldr	r2, [pc, #284]	; (8002c1c <init+0x220>)
 8002afe:	f503 749a 	add.w	r4, r3, #308	; 0x134
 8002b02:	4615      	mov	r5, r2
 8002b04:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002b06:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002b08:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002b0a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002b0c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002b10:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		skt_skins[8] = (Skin){9, "SKT Kalista", "Bang", 9, 25000};
 8002b14:	4b39      	ldr	r3, [pc, #228]	; (8002bfc <init+0x200>)
 8002b16:	4a42      	ldr	r2, [pc, #264]	; (8002c20 <init+0x224>)
 8002b18:	f503 74b0 	add.w	r4, r3, #352	; 0x160
 8002b1c:	4615      	mov	r5, r2
 8002b1e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002b20:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002b22:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002b24:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002b26:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002b2a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		skt_skins[9] = (Skin){10, "SKT Alistar", "Wolf", 9, 25000};
 8002b2e:	4b33      	ldr	r3, [pc, #204]	; (8002bfc <init+0x200>)
 8002b30:	4a3c      	ldr	r2, [pc, #240]	; (8002c24 <init+0x228>)
 8002b32:	f503 74c6 	add.w	r4, r3, #396	; 0x18c
 8002b36:	4615      	mov	r5, r2
 8002b38:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002b3a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002b3c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002b3e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002b40:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002b44:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		skt_skins[10] = (Skin){11, "SKT Azir", "Easyhoon", 9, 20000};
 8002b48:	4b2c      	ldr	r3, [pc, #176]	; (8002bfc <init+0x200>)
 8002b4a:	4a37      	ldr	r2, [pc, #220]	; (8002c28 <init+0x22c>)
 8002b4c:	f503 74dc 	add.w	r4, r3, #440	; 0x1b8
 8002b50:	4615      	mov	r5, r2
 8002b52:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002b54:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002b56:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002b58:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002b5a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002b5e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		skt_skins[11] = (Skin){12, "SKT Ekko", "Duke", 9, 15000};
 8002b62:	4b26      	ldr	r3, [pc, #152]	; (8002bfc <init+0x200>)
 8002b64:	4a31      	ldr	r2, [pc, #196]	; (8002c2c <init+0x230>)
 8002b66:	f503 74f2 	add.w	r4, r3, #484	; 0x1e4
 8002b6a:	4615      	mov	r5, r2
 8002b6c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002b6e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002b70:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002b72:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002b74:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002b78:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		skt_skins[12] = (Skin){13, "SKT Olaf", "Bengi", 9, 50000};
 8002b7c:	4b1f      	ldr	r3, [pc, #124]	; (8002bfc <init+0x200>)
 8002b7e:	4a2c      	ldr	r2, [pc, #176]	; (8002c30 <init+0x234>)
 8002b80:	f503 7404 	add.w	r4, r3, #528	; 0x210
 8002b84:	4615      	mov	r5, r2
 8002b86:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002b88:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002b8a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002b8c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002b8e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002b92:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		skt_skins[13] = (Skin){14, "SKT Syndra", "Faker", 9, 70000};
 8002b96:	4b19      	ldr	r3, [pc, #100]	; (8002bfc <init+0x200>)
 8002b98:	4a26      	ldr	r2, [pc, #152]	; (8002c34 <init+0x238>)
 8002b9a:	f503 740f 	add.w	r4, r3, #572	; 0x23c
 8002b9e:	4615      	mov	r5, r2
 8002ba0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002ba2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002ba4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002ba6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002ba8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002bac:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		skt_skins[14] = (Skin){15, "SKT Jhin", "Bang", 9, 35000};
 8002bb0:	4b12      	ldr	r3, [pc, #72]	; (8002bfc <init+0x200>)
 8002bb2:	4a21      	ldr	r2, [pc, #132]	; (8002c38 <init+0x23c>)
 8002bb4:	f503 741a 	add.w	r4, r3, #616	; 0x268
 8002bb8:	4615      	mov	r5, r2
 8002bba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002bbc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002bbe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002bc0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002bc2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002bc6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		skt_skins[15] = (Skin){16, "SKT Nami", "Wolf", 9, 35000};
 8002bca:	4b0c      	ldr	r3, [pc, #48]	; (8002bfc <init+0x200>)
 8002bcc:	4a1b      	ldr	r2, [pc, #108]	; (8002c3c <init+0x240>)
 8002bce:	f503 7425 	add.w	r4, r3, #660	; 0x294
 8002bd2:	4615      	mov	r5, r2
 8002bd4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002bd6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002bd8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002bda:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002bdc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002be0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		Store_SaveToFlash();
 8002be4:	f7ff fec0 	bl	8002968 <Store_SaveToFlash>
}
 8002be8:	bf00      	nop
 8002bea:	3740      	adds	r7, #64	; 0x40
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bdb0      	pop	{r4, r5, r7, pc}
 8002bf0:	0800fc00 	.word	0x0800fc00
 8002bf4:	deadbeef 	.word	0xdeadbeef
 8002bf8:	0800fc04 	.word	0x0800fc04
 8002bfc:	200001ac 	.word	0x200001ac
 8002c00:	080063ec 	.word	0x080063ec
 8002c04:	08006418 	.word	0x08006418
 8002c08:	08006444 	.word	0x08006444
 8002c0c:	08006470 	.word	0x08006470
 8002c10:	0800649c 	.word	0x0800649c
 8002c14:	080064c8 	.word	0x080064c8
 8002c18:	080064f4 	.word	0x080064f4
 8002c1c:	08006520 	.word	0x08006520
 8002c20:	0800654c 	.word	0x0800654c
 8002c24:	08006578 	.word	0x08006578
 8002c28:	080065a4 	.word	0x080065a4
 8002c2c:	080065d0 	.word	0x080065d0
 8002c30:	080065fc 	.word	0x080065fc
 8002c34:	08006628 	.word	0x08006628
 8002c38:	08006654 	.word	0x08006654
 8002c3c:	08006680 	.word	0x08006680

08002c40 <getSkinByID>:

Skin* getSkinByID(uint8_t ID) {
 8002c40:	b480      	push	{r7}
 8002c42:	b083      	sub	sp, #12
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	4603      	mov	r3, r0
 8002c48:	71fb      	strb	r3, [r7, #7]
    if (ID < 1 || ID > 16) return NULL;
 8002c4a:	79fb      	ldrb	r3, [r7, #7]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d002      	beq.n	8002c56 <getSkinByID+0x16>
 8002c50:	79fb      	ldrb	r3, [r7, #7]
 8002c52:	2b10      	cmp	r3, #16
 8002c54:	d901      	bls.n	8002c5a <getSkinByID+0x1a>
 8002c56:	2300      	movs	r3, #0
 8002c58:	e006      	b.n	8002c68 <getSkinByID+0x28>
    return &skt_skins[ID - 1];
 8002c5a:	79fb      	ldrb	r3, [r7, #7]
 8002c5c:	3b01      	subs	r3, #1
 8002c5e:	222c      	movs	r2, #44	; 0x2c
 8002c60:	fb02 f303 	mul.w	r3, r2, r3
 8002c64:	4a03      	ldr	r2, [pc, #12]	; (8002c74 <getSkinByID+0x34>)
 8002c66:	4413      	add	r3, r2
}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	370c      	adds	r7, #12
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bc80      	pop	{r7}
 8002c70:	4770      	bx	lr
 8002c72:	bf00      	nop
 8002c74:	200001ac 	.word	0x200001ac

08002c78 <updateQuantity>:

int updateQuantity(uint8_t ID, uint32_t NEW_QUANTITY) {
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b084      	sub	sp, #16
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	4603      	mov	r3, r0
 8002c80:	6039      	str	r1, [r7, #0]
 8002c82:	71fb      	strb	r3, [r7, #7]
    Skin* skin = getSkinByID(ID);
 8002c84:	79fb      	ldrb	r3, [r7, #7]
 8002c86:	4618      	mov	r0, r3
 8002c88:	f7ff ffda 	bl	8002c40 <getSkinByID>
 8002c8c:	60f8      	str	r0, [r7, #12]
    if (skin == NULL || NEW_QUANTITY > 9) return 0;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d002      	beq.n	8002c9a <updateQuantity+0x22>
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	2b09      	cmp	r3, #9
 8002c98:	d901      	bls.n	8002c9e <updateQuantity+0x26>
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	e005      	b.n	8002caa <updateQuantity+0x32>
    skin->quantity = NEW_QUANTITY;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	683a      	ldr	r2, [r7, #0]
 8002ca2:	625a      	str	r2, [r3, #36]	; 0x24
    Store_SaveToFlash();
 8002ca4:	f7ff fe60 	bl	8002968 <Store_SaveToFlash>
    return 1;
 8002ca8:	2301      	movs	r3, #1
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	3710      	adds	r7, #16
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}
	...

08002cb4 <updatePrice>:

int updatePrice(uint8_t ID, uint32_t NEW_PRICE) {
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b084      	sub	sp, #16
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	4603      	mov	r3, r0
 8002cbc:	6039      	str	r1, [r7, #0]
 8002cbe:	71fb      	strb	r3, [r7, #7]
    Skin* skin = getSkinByID(ID);
 8002cc0:	79fb      	ldrb	r3, [r7, #7]
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	f7ff ffbc 	bl	8002c40 <getSkinByID>
 8002cc8:	60f8      	str	r0, [r7, #12]
    if (skin == NULL || NEW_PRICE > 100000) return 0;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d003      	beq.n	8002cd8 <updatePrice+0x24>
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	4a07      	ldr	r2, [pc, #28]	; (8002cf0 <updatePrice+0x3c>)
 8002cd4:	4293      	cmp	r3, r2
 8002cd6:	d901      	bls.n	8002cdc <updatePrice+0x28>
 8002cd8:	2300      	movs	r3, #0
 8002cda:	e005      	b.n	8002ce8 <updatePrice+0x34>
    skin->price = NEW_PRICE;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	683a      	ldr	r2, [r7, #0]
 8002ce0:	629a      	str	r2, [r3, #40]	; 0x28
    Store_SaveToFlash();
 8002ce2:	f7ff fe41 	bl	8002968 <Store_SaveToFlash>
    return 1;
 8002ce6:	2301      	movs	r3, #1
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	3710      	adds	r7, #16
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}
 8002cf0:	000186a0 	.word	0x000186a0

08002cf4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b086      	sub	sp, #24
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002cfc:	4a14      	ldr	r2, [pc, #80]	; (8002d50 <_sbrk+0x5c>)
 8002cfe:	4b15      	ldr	r3, [pc, #84]	; (8002d54 <_sbrk+0x60>)
 8002d00:	1ad3      	subs	r3, r2, r3
 8002d02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d08:	4b13      	ldr	r3, [pc, #76]	; (8002d58 <_sbrk+0x64>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d102      	bne.n	8002d16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d10:	4b11      	ldr	r3, [pc, #68]	; (8002d58 <_sbrk+0x64>)
 8002d12:	4a12      	ldr	r2, [pc, #72]	; (8002d5c <_sbrk+0x68>)
 8002d14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d16:	4b10      	ldr	r3, [pc, #64]	; (8002d58 <_sbrk+0x64>)
 8002d18:	681a      	ldr	r2, [r3, #0]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	4413      	add	r3, r2
 8002d1e:	693a      	ldr	r2, [r7, #16]
 8002d20:	429a      	cmp	r2, r3
 8002d22:	d207      	bcs.n	8002d34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002d24:	f002 fd7c 	bl	8005820 <__errno>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	220c      	movs	r2, #12
 8002d2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002d2e:	f04f 33ff 	mov.w	r3, #4294967295
 8002d32:	e009      	b.n	8002d48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002d34:	4b08      	ldr	r3, [pc, #32]	; (8002d58 <_sbrk+0x64>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d3a:	4b07      	ldr	r3, [pc, #28]	; (8002d58 <_sbrk+0x64>)
 8002d3c:	681a      	ldr	r2, [r3, #0]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	4413      	add	r3, r2
 8002d42:	4a05      	ldr	r2, [pc, #20]	; (8002d58 <_sbrk+0x64>)
 8002d44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d46:	68fb      	ldr	r3, [r7, #12]
}
 8002d48:	4618      	mov	r0, r3
 8002d4a:	3718      	adds	r7, #24
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bd80      	pop	{r7, pc}
 8002d50:	20005000 	.word	0x20005000
 8002d54:	00000400 	.word	0x00000400
 8002d58:	200000dc 	.word	0x200000dc
 8002d5c:	200004a8 	.word	0x200004a8

08002d60 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002d60:	b480      	push	{r7}
 8002d62:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d64:	bf00      	nop
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bc80      	pop	{r7}
 8002d6a:	4770      	bx	lr

08002d6c <setInitTimer>:
int message_timer_flag    = 0;

int sensor_timer_counter = 0;
int sensor_timer_flag    = 0;

void setInitTimer(int duration) {
 8002d6c:	b480      	push	{r7}
 8002d6e:	b083      	sub	sp, #12
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
	init_timer_counter = duration;
 8002d74:	4a05      	ldr	r2, [pc, #20]	; (8002d8c <setInitTimer+0x20>)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6013      	str	r3, [r2, #0]
	init_timer_flag    = 0;
 8002d7a:	4b05      	ldr	r3, [pc, #20]	; (8002d90 <setInitTimer+0x24>)
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	601a      	str	r2, [r3, #0]
}
 8002d80:	bf00      	nop
 8002d82:	370c      	adds	r7, #12
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bc80      	pop	{r7}
 8002d88:	4770      	bx	lr
 8002d8a:	bf00      	nop
 8002d8c:	200000e0 	.word	0x200000e0
 8002d90:	200000e4 	.word	0x200000e4

08002d94 <setWelcomeTimer>:

void setWelcomeTimer(int duration) {
 8002d94:	b480      	push	{r7}
 8002d96:	b083      	sub	sp, #12
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
	welcome_timer_counter = duration;
 8002d9c:	4a05      	ldr	r2, [pc, #20]	; (8002db4 <setWelcomeTimer+0x20>)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6013      	str	r3, [r2, #0]
	welcome_timer_flag    = 0;
 8002da2:	4b05      	ldr	r3, [pc, #20]	; (8002db8 <setWelcomeTimer+0x24>)
 8002da4:	2200      	movs	r2, #0
 8002da6:	601a      	str	r2, [r3, #0]
}
 8002da8:	bf00      	nop
 8002daa:	370c      	adds	r7, #12
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bc80      	pop	{r7}
 8002db0:	4770      	bx	lr
 8002db2:	bf00      	nop
 8002db4:	200000e8 	.word	0x200000e8
 8002db8:	200000ec 	.word	0x200000ec

08002dbc <setTimeoutTimer>:

void setTimeoutTimer(int duration) {
 8002dbc:	b480      	push	{r7}
 8002dbe:	b083      	sub	sp, #12
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
	timeout_timer_counter = duration;
 8002dc4:	4a05      	ldr	r2, [pc, #20]	; (8002ddc <setTimeoutTimer+0x20>)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6013      	str	r3, [r2, #0]
	timeout_timer_flag    = 0;
 8002dca:	4b05      	ldr	r3, [pc, #20]	; (8002de0 <setTimeoutTimer+0x24>)
 8002dcc:	2200      	movs	r2, #0
 8002dce:	601a      	str	r2, [r3, #0]
}
 8002dd0:	bf00      	nop
 8002dd2:	370c      	adds	r7, #12
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bc80      	pop	{r7}
 8002dd8:	4770      	bx	lr
 8002dda:	bf00      	nop
 8002ddc:	200000f0 	.word	0x200000f0
 8002de0:	200000f4 	.word	0x200000f4

08002de4 <setMessageTimer>:

void setMessageTimer(int duration) {
 8002de4:	b480      	push	{r7}
 8002de6:	b083      	sub	sp, #12
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
	message_timer_counter = duration;
 8002dec:	4a05      	ldr	r2, [pc, #20]	; (8002e04 <setMessageTimer+0x20>)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6013      	str	r3, [r2, #0]
	message_timer_flag    = 0;
 8002df2:	4b05      	ldr	r3, [pc, #20]	; (8002e08 <setMessageTimer+0x24>)
 8002df4:	2200      	movs	r2, #0
 8002df6:	601a      	str	r2, [r3, #0]
}
 8002df8:	bf00      	nop
 8002dfa:	370c      	adds	r7, #12
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bc80      	pop	{r7}
 8002e00:	4770      	bx	lr
 8002e02:	bf00      	nop
 8002e04:	200000f8 	.word	0x200000f8
 8002e08:	200000fc 	.word	0x200000fc

08002e0c <timerRun>:
void setSensorTimer(int duration) {
	sensor_timer_counter = duration;
	sensor_timer_flag    = 0;
}

void timerRun() {
 8002e0c:	b480      	push	{r7}
 8002e0e:	af00      	add	r7, sp, #0
	if (init_timer_counter > 0) {
 8002e10:	4b29      	ldr	r3, [pc, #164]	; (8002eb8 <timerRun+0xac>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	dd0b      	ble.n	8002e30 <timerRun+0x24>
		init_timer_counter--;
 8002e18:	4b27      	ldr	r3, [pc, #156]	; (8002eb8 <timerRun+0xac>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	3b01      	subs	r3, #1
 8002e1e:	4a26      	ldr	r2, [pc, #152]	; (8002eb8 <timerRun+0xac>)
 8002e20:	6013      	str	r3, [r2, #0]
		if (init_timer_counter <= 0) {
 8002e22:	4b25      	ldr	r3, [pc, #148]	; (8002eb8 <timerRun+0xac>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	dc02      	bgt.n	8002e30 <timerRun+0x24>
			init_timer_flag = 1;
 8002e2a:	4b24      	ldr	r3, [pc, #144]	; (8002ebc <timerRun+0xb0>)
 8002e2c:	2201      	movs	r2, #1
 8002e2e:	601a      	str	r2, [r3, #0]
		}
	}

	if (welcome_timer_counter > 0) {
 8002e30:	4b23      	ldr	r3, [pc, #140]	; (8002ec0 <timerRun+0xb4>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	dd0b      	ble.n	8002e50 <timerRun+0x44>
		welcome_timer_counter--;
 8002e38:	4b21      	ldr	r3, [pc, #132]	; (8002ec0 <timerRun+0xb4>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	3b01      	subs	r3, #1
 8002e3e:	4a20      	ldr	r2, [pc, #128]	; (8002ec0 <timerRun+0xb4>)
 8002e40:	6013      	str	r3, [r2, #0]
		if (welcome_timer_counter <= 0) {
 8002e42:	4b1f      	ldr	r3, [pc, #124]	; (8002ec0 <timerRun+0xb4>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	dc02      	bgt.n	8002e50 <timerRun+0x44>
			welcome_timer_flag = 1;
 8002e4a:	4b1e      	ldr	r3, [pc, #120]	; (8002ec4 <timerRun+0xb8>)
 8002e4c:	2201      	movs	r2, #1
 8002e4e:	601a      	str	r2, [r3, #0]
		}
	}

	if (timeout_timer_counter > 0) {
 8002e50:	4b1d      	ldr	r3, [pc, #116]	; (8002ec8 <timerRun+0xbc>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	dd0b      	ble.n	8002e70 <timerRun+0x64>
		timeout_timer_counter--;
 8002e58:	4b1b      	ldr	r3, [pc, #108]	; (8002ec8 <timerRun+0xbc>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	3b01      	subs	r3, #1
 8002e5e:	4a1a      	ldr	r2, [pc, #104]	; (8002ec8 <timerRun+0xbc>)
 8002e60:	6013      	str	r3, [r2, #0]
		if (timeout_timer_counter <= 0) {
 8002e62:	4b19      	ldr	r3, [pc, #100]	; (8002ec8 <timerRun+0xbc>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	dc02      	bgt.n	8002e70 <timerRun+0x64>
			timeout_timer_flag = 1;
 8002e6a:	4b18      	ldr	r3, [pc, #96]	; (8002ecc <timerRun+0xc0>)
 8002e6c:	2201      	movs	r2, #1
 8002e6e:	601a      	str	r2, [r3, #0]
		}
	}

	if (message_timer_counter > 0) {
 8002e70:	4b17      	ldr	r3, [pc, #92]	; (8002ed0 <timerRun+0xc4>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	dd0b      	ble.n	8002e90 <timerRun+0x84>
		message_timer_counter--;
 8002e78:	4b15      	ldr	r3, [pc, #84]	; (8002ed0 <timerRun+0xc4>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	3b01      	subs	r3, #1
 8002e7e:	4a14      	ldr	r2, [pc, #80]	; (8002ed0 <timerRun+0xc4>)
 8002e80:	6013      	str	r3, [r2, #0]
		if (message_timer_counter <= 0) {
 8002e82:	4b13      	ldr	r3, [pc, #76]	; (8002ed0 <timerRun+0xc4>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	dc02      	bgt.n	8002e90 <timerRun+0x84>
			message_timer_flag = 1;
 8002e8a:	4b12      	ldr	r3, [pc, #72]	; (8002ed4 <timerRun+0xc8>)
 8002e8c:	2201      	movs	r2, #1
 8002e8e:	601a      	str	r2, [r3, #0]
		}
	}

	if (sensor_timer_counter > 0) {
 8002e90:	4b11      	ldr	r3, [pc, #68]	; (8002ed8 <timerRun+0xcc>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	dd0b      	ble.n	8002eb0 <timerRun+0xa4>
		sensor_timer_counter--;
 8002e98:	4b0f      	ldr	r3, [pc, #60]	; (8002ed8 <timerRun+0xcc>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	3b01      	subs	r3, #1
 8002e9e:	4a0e      	ldr	r2, [pc, #56]	; (8002ed8 <timerRun+0xcc>)
 8002ea0:	6013      	str	r3, [r2, #0]
		if (sensor_timer_counter <= 0) {
 8002ea2:	4b0d      	ldr	r3, [pc, #52]	; (8002ed8 <timerRun+0xcc>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	dc02      	bgt.n	8002eb0 <timerRun+0xa4>
			sensor_timer_flag = 1;
 8002eaa:	4b0c      	ldr	r3, [pc, #48]	; (8002edc <timerRun+0xd0>)
 8002eac:	2201      	movs	r2, #1
 8002eae:	601a      	str	r2, [r3, #0]
		}
	}
}
 8002eb0:	bf00      	nop
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bc80      	pop	{r7}
 8002eb6:	4770      	bx	lr
 8002eb8:	200000e0 	.word	0x200000e0
 8002ebc:	200000e4 	.word	0x200000e4
 8002ec0:	200000e8 	.word	0x200000e8
 8002ec4:	200000ec 	.word	0x200000ec
 8002ec8:	200000f0 	.word	0x200000f0
 8002ecc:	200000f4 	.word	0x200000f4
 8002ed0:	200000f8 	.word	0x200000f8
 8002ed4:	200000fc 	.word	0x200000fc
 8002ed8:	20000100 	.word	0x20000100
 8002edc:	20000104 	.word	0x20000104

08002ee0 <PCD8574_write>:
#include <string.h>

uint8_t _backlightval;
uint8_t LCDI2C_ADDR;
void PCD8574_write(unsigned char byte)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b082      	sub	sp, #8
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	71fb      	strb	r3, [r7, #7]
  I2C_Start(); // bat dau ghi
 8002eea:	f7fe ffb9 	bl	8001e60 <I2C_Start>
  I2C_Write(LCDI2C_ADDR<<1);
 8002eee:	4b0a      	ldr	r3, [pc, #40]	; (8002f18 <PCD8574_write+0x38>)
 8002ef0:	781b      	ldrb	r3, [r3, #0]
 8002ef2:	005b      	lsls	r3, r3, #1
 8002ef4:	b2db      	uxtb	r3, r3
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	f7ff f84c 	bl	8001f94 <I2C_Write>
   I2C_CheckAck();
 8002efc:	f7ff f814 	bl	8001f28 <I2C_CheckAck>
  I2C_Write(byte);     
 8002f00:	79fb      	ldrb	r3, [r7, #7]
 8002f02:	4618      	mov	r0, r3
 8002f04:	f7ff f846 	bl	8001f94 <I2C_Write>
   I2C_CheckAck();
 8002f08:	f7ff f80e 	bl	8001f28 <I2C_CheckAck>
  I2C_STOP();    // ket thuc qua trinh truyen du lieu
 8002f0c:	f7fe ffda 	bl	8001ec4 <I2C_STOP>
}
 8002f10:	bf00      	nop
 8002f12:	3708      	adds	r7, #8
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}
 8002f18:	2000046d 	.word	0x2000046d

08002f1c <ledOFF>:
#define LCD_RS  (1<<0)
#define LCD_RW  (1<<1)
#define LCD_EN  (1<<2)
#define LCD_LED (1<<3)
void ledOFF(void)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	af00      	add	r7, sp, #0
   data_MASK&=~LCD_LED;
 8002f20:	4b06      	ldr	r3, [pc, #24]	; (8002f3c <ledOFF+0x20>)
 8002f22:	781b      	ldrb	r3, [r3, #0]
 8002f24:	f023 0308 	bic.w	r3, r3, #8
 8002f28:	b2da      	uxtb	r2, r3
 8002f2a:	4b04      	ldr	r3, [pc, #16]	; (8002f3c <ledOFF+0x20>)
 8002f2c:	701a      	strb	r2, [r3, #0]
   PCD8574_write(data_MASK);
 8002f2e:	4b03      	ldr	r3, [pc, #12]	; (8002f3c <ledOFF+0x20>)
 8002f30:	781b      	ldrb	r3, [r3, #0]
 8002f32:	4618      	mov	r0, r3
 8002f34:	f7ff ffd4 	bl	8002ee0 <PCD8574_write>
}
 8002f38:	bf00      	nop
 8002f3a:	bd80      	pop	{r7, pc}
 8002f3c:	2000000c 	.word	0x2000000c

08002f40 <ledON>:
void ledON(void)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	af00      	add	r7, sp, #0
   data_MASK|=LCD_LED;
 8002f44:	4b06      	ldr	r3, [pc, #24]	; (8002f60 <ledON+0x20>)
 8002f46:	781b      	ldrb	r3, [r3, #0]
 8002f48:	f043 0308 	orr.w	r3, r3, #8
 8002f4c:	b2da      	uxtb	r2, r3
 8002f4e:	4b04      	ldr	r3, [pc, #16]	; (8002f60 <ledON+0x20>)
 8002f50:	701a      	strb	r2, [r3, #0]
   PCD8574_write(data_MASK);
 8002f52:	4b03      	ldr	r3, [pc, #12]	; (8002f60 <ledON+0x20>)
 8002f54:	781b      	ldrb	r3, [r3, #0]
 8002f56:	4618      	mov	r0, r3
 8002f58:	f7ff ffc2 	bl	8002ee0 <PCD8574_write>
}
 8002f5c:	bf00      	nop
 8002f5e:	bd80      	pop	{r7, pc}
 8002f60:	2000000c 	.word	0x2000000c

08002f64 <LCD_Enable>:
void LCD_Enable(void)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b082      	sub	sp, #8
 8002f68:	af00      	add	r7, sp, #0
    data_MASK |= LCD_EN;     //SET Enable
 8002f6a:	4b18      	ldr	r3, [pc, #96]	; (8002fcc <LCD_Enable+0x68>)
 8002f6c:	781b      	ldrb	r3, [r3, #0]
 8002f6e:	f043 0304 	orr.w	r3, r3, #4
 8002f72:	b2da      	uxtb	r2, r3
 8002f74:	4b15      	ldr	r3, [pc, #84]	; (8002fcc <LCD_Enable+0x68>)
 8002f76:	701a      	strb	r2, [r3, #0]
    for(int i=0;i<50;i++)__NOP();
 8002f78:	2300      	movs	r3, #0
 8002f7a:	607b      	str	r3, [r7, #4]
 8002f7c:	e003      	b.n	8002f86 <LCD_Enable+0x22>
 8002f7e:	bf00      	nop
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	3301      	adds	r3, #1
 8002f84:	607b      	str	r3, [r7, #4]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2b31      	cmp	r3, #49	; 0x31
 8002f8a:	ddf8      	ble.n	8002f7e <LCD_Enable+0x1a>
    PCD8574_write(data_MASK);
 8002f8c:	4b0f      	ldr	r3, [pc, #60]	; (8002fcc <LCD_Enable+0x68>)
 8002f8e:	781b      	ldrb	r3, [r3, #0]
 8002f90:	4618      	mov	r0, r3
 8002f92:	f7ff ffa5 	bl	8002ee0 <PCD8574_write>
    data_MASK &= ~LCD_EN;   //RESET Enable
 8002f96:	4b0d      	ldr	r3, [pc, #52]	; (8002fcc <LCD_Enable+0x68>)
 8002f98:	781b      	ldrb	r3, [r3, #0]
 8002f9a:	f023 0304 	bic.w	r3, r3, #4
 8002f9e:	b2da      	uxtb	r2, r3
 8002fa0:	4b0a      	ldr	r3, [pc, #40]	; (8002fcc <LCD_Enable+0x68>)
 8002fa2:	701a      	strb	r2, [r3, #0]
    for(int i=0;i<100;i++)__NOP();
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	603b      	str	r3, [r7, #0]
 8002fa8:	e003      	b.n	8002fb2 <LCD_Enable+0x4e>
 8002faa:	bf00      	nop
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	3301      	adds	r3, #1
 8002fb0:	603b      	str	r3, [r7, #0]
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	2b63      	cmp	r3, #99	; 0x63
 8002fb6:	ddf8      	ble.n	8002faa <LCD_Enable+0x46>
    PCD8574_write(data_MASK);
 8002fb8:	4b04      	ldr	r3, [pc, #16]	; (8002fcc <LCD_Enable+0x68>)
 8002fba:	781b      	ldrb	r3, [r3, #0]
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	f7ff ff8f 	bl	8002ee0 <PCD8574_write>
}
 8002fc2:	bf00      	nop
 8002fc4:	3708      	adds	r7, #8
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	2000000c 	.word	0x2000000c

08002fd0 <LCD_Send4Bit>:
void LCD_Send4Bit(unsigned char Data) //chi su dung 4 bit thap cua Data
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b083      	sub	sp, #12
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	71fb      	strb	r3, [r7, #7]
    data_MASK &= 0x0F; //clear 4 bit cao
 8002fda:	4b22      	ldr	r3, [pc, #136]	; (8003064 <LCD_Send4Bit+0x94>)
 8002fdc:	781b      	ldrb	r3, [r3, #0]
 8002fde:	f003 030f 	and.w	r3, r3, #15
 8002fe2:	b2da      	uxtb	r2, r3
 8002fe4:	4b1f      	ldr	r3, [pc, #124]	; (8003064 <LCD_Send4Bit+0x94>)
 8002fe6:	701a      	strb	r2, [r3, #0]
    data_MASK |=  (Data & 0x01)<<4;        // lay ra bit 0 dua vao vi tri bit 4
 8002fe8:	79fb      	ldrb	r3, [r7, #7]
 8002fea:	011b      	lsls	r3, r3, #4
 8002fec:	b25b      	sxtb	r3, r3
 8002fee:	f003 0310 	and.w	r3, r3, #16
 8002ff2:	b25a      	sxtb	r2, r3
 8002ff4:	4b1b      	ldr	r3, [pc, #108]	; (8003064 <LCD_Send4Bit+0x94>)
 8002ff6:	781b      	ldrb	r3, [r3, #0]
 8002ff8:	b25b      	sxtb	r3, r3
 8002ffa:	4313      	orrs	r3, r2
 8002ffc:	b25b      	sxtb	r3, r3
 8002ffe:	b2da      	uxtb	r2, r3
 8003000:	4b18      	ldr	r3, [pc, #96]	; (8003064 <LCD_Send4Bit+0x94>)
 8003002:	701a      	strb	r2, [r3, #0]
    data_MASK |=  (Data & 0x02)<<4;        // lay ra bit 1 dua vao vi tri bit 5
 8003004:	79fb      	ldrb	r3, [r7, #7]
 8003006:	011b      	lsls	r3, r3, #4
 8003008:	b25b      	sxtb	r3, r3
 800300a:	f003 0320 	and.w	r3, r3, #32
 800300e:	b25a      	sxtb	r2, r3
 8003010:	4b14      	ldr	r3, [pc, #80]	; (8003064 <LCD_Send4Bit+0x94>)
 8003012:	781b      	ldrb	r3, [r3, #0]
 8003014:	b25b      	sxtb	r3, r3
 8003016:	4313      	orrs	r3, r2
 8003018:	b25b      	sxtb	r3, r3
 800301a:	b2da      	uxtb	r2, r3
 800301c:	4b11      	ldr	r3, [pc, #68]	; (8003064 <LCD_Send4Bit+0x94>)
 800301e:	701a      	strb	r2, [r3, #0]
    data_MASK |=  (Data & 0x04)<<4;        // lay ra bit 2 dua vao vi tri bit 6
 8003020:	79fb      	ldrb	r3, [r7, #7]
 8003022:	011b      	lsls	r3, r3, #4
 8003024:	b25b      	sxtb	r3, r3
 8003026:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800302a:	b25a      	sxtb	r2, r3
 800302c:	4b0d      	ldr	r3, [pc, #52]	; (8003064 <LCD_Send4Bit+0x94>)
 800302e:	781b      	ldrb	r3, [r3, #0]
 8003030:	b25b      	sxtb	r3, r3
 8003032:	4313      	orrs	r3, r2
 8003034:	b25b      	sxtb	r3, r3
 8003036:	b2da      	uxtb	r2, r3
 8003038:	4b0a      	ldr	r3, [pc, #40]	; (8003064 <LCD_Send4Bit+0x94>)
 800303a:	701a      	strb	r2, [r3, #0]
    data_MASK |=  (Data & 0x08)<<4;        // lay ra bit 3 dua vao vi tri bit 7
 800303c:	79fb      	ldrb	r3, [r7, #7]
 800303e:	011b      	lsls	r3, r3, #4
 8003040:	b25b      	sxtb	r3, r3
 8003042:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003046:	b25a      	sxtb	r2, r3
 8003048:	4b06      	ldr	r3, [pc, #24]	; (8003064 <LCD_Send4Bit+0x94>)
 800304a:	781b      	ldrb	r3, [r3, #0]
 800304c:	b25b      	sxtb	r3, r3
 800304e:	4313      	orrs	r3, r2
 8003050:	b25b      	sxtb	r3, r3
 8003052:	b2da      	uxtb	r2, r3
 8003054:	4b03      	ldr	r3, [pc, #12]	; (8003064 <LCD_Send4Bit+0x94>)
 8003056:	701a      	strb	r2, [r3, #0]
}
 8003058:	bf00      	nop
 800305a:	370c      	adds	r7, #12
 800305c:	46bd      	mov	sp, r7
 800305e:	bc80      	pop	{r7}
 8003060:	4770      	bx	lr
 8003062:	bf00      	nop
 8003064:	2000000c 	.word	0x2000000c

08003068 <LCD_Send1Byte>:
void LCD_Send1Byte(unsigned char byte)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b082      	sub	sp, #8
 800306c:	af00      	add	r7, sp, #0
 800306e:	4603      	mov	r3, r0
 8003070:	71fb      	strb	r3, [r7, #7]
   LCD_Send4Bit(byte >>4);/* Gui 4 bit cao */
 8003072:	79fb      	ldrb	r3, [r7, #7]
 8003074:	091b      	lsrs	r3, r3, #4
 8003076:	b2db      	uxtb	r3, r3
 8003078:	4618      	mov	r0, r3
 800307a:	f7ff ffa9 	bl	8002fd0 <LCD_Send4Bit>
   LCD_Enable();
 800307e:	f7ff ff71 	bl	8002f64 <LCD_Enable>
   LCD_Send4Bit(byte); /* Gui 4 bit thap*/
 8003082:	79fb      	ldrb	r3, [r7, #7]
 8003084:	4618      	mov	r0, r3
 8003086:	f7ff ffa3 	bl	8002fd0 <LCD_Send4Bit>
   LCD_Enable();
 800308a:	f7ff ff6b 	bl	8002f64 <LCD_Enable>
}
 800308e:	bf00      	nop
 8003090:	3708      	adds	r7, #8
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}
	...

08003098 <lcd_gotoxy>:
// Ham di chuyen con tro: row=0-1; col=0-15 (2 hang + 16 cot)
void lcd_gotoxy(unsigned char x, unsigned char y)
{
 8003098:	b590      	push	{r4, r7, lr}
 800309a:	b087      	sub	sp, #28
 800309c:	af00      	add	r7, sp, #0
 800309e:	4603      	mov	r3, r0
 80030a0:	460a      	mov	r2, r1
 80030a2:	71fb      	strb	r3, [r7, #7]
 80030a4:	4613      	mov	r3, r2
 80030a6:	71bb      	strb	r3, [r7, #6]
   int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 80030a8:	4b0e      	ldr	r3, [pc, #56]	; (80030e4 <lcd_gotoxy+0x4c>)
 80030aa:	f107 0408 	add.w	r4, r7, #8
 80030ae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80030b0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  LCD_Send1Byte(0x80 | (x + row_offsets[y]));
 80030b4:	79bb      	ldrb	r3, [r7, #6]
 80030b6:	009b      	lsls	r3, r3, #2
 80030b8:	f107 0218 	add.w	r2, r7, #24
 80030bc:	4413      	add	r3, r2
 80030be:	f853 3c10 	ldr.w	r3, [r3, #-16]
 80030c2:	b2da      	uxtb	r2, r3
 80030c4:	79fb      	ldrb	r3, [r7, #7]
 80030c6:	4413      	add	r3, r2
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	b25b      	sxtb	r3, r3
 80030cc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80030d0:	b25b      	sxtb	r3, r3
 80030d2:	b2db      	uxtb	r3, r3
 80030d4:	4618      	mov	r0, r3
 80030d6:	f7ff ffc7 	bl	8003068 <LCD_Send1Byte>
}
 80030da:	bf00      	nop
 80030dc:	371c      	adds	r7, #28
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd90      	pop	{r4, r7, pc}
 80030e2:	bf00      	nop
 80030e4:	080066ac 	.word	0x080066ac

080030e8 <lcd_write_string>:
   if(on)LCD_Send1Byte(0x0F);
   else LCD_Send1Byte(0x0C);
}
// Ham hien thi ra man hinh chuoi ki tu
void lcd_write_string(char *s)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b082      	sub	sp, #8
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
   while(*s)
 80030f0:	e01f      	b.n	8003132 <lcd_write_string+0x4a>
   {
      data_MASK |= LCD_RS;  //dua chan RS len vcc
 80030f2:	4b14      	ldr	r3, [pc, #80]	; (8003144 <lcd_write_string+0x5c>)
 80030f4:	781b      	ldrb	r3, [r3, #0]
 80030f6:	f043 0301 	orr.w	r3, r3, #1
 80030fa:	b2da      	uxtb	r2, r3
 80030fc:	4b11      	ldr	r3, [pc, #68]	; (8003144 <lcd_write_string+0x5c>)
 80030fe:	701a      	strb	r2, [r3, #0]
    PCD8574_write(data_MASK);
 8003100:	4b10      	ldr	r3, [pc, #64]	; (8003144 <lcd_write_string+0x5c>)
 8003102:	781b      	ldrb	r3, [r3, #0]
 8003104:	4618      	mov	r0, r3
 8003106:	f7ff feeb 	bl	8002ee0 <PCD8574_write>
      LCD_Send1Byte(*s);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	781b      	ldrb	r3, [r3, #0]
 800310e:	4618      	mov	r0, r3
 8003110:	f7ff ffaa 	bl	8003068 <LCD_Send1Byte>
      data_MASK &= ~LCD_RS;  //dua chan RS xuong mass
 8003114:	4b0b      	ldr	r3, [pc, #44]	; (8003144 <lcd_write_string+0x5c>)
 8003116:	781b      	ldrb	r3, [r3, #0]
 8003118:	f023 0301 	bic.w	r3, r3, #1
 800311c:	b2da      	uxtb	r2, r3
 800311e:	4b09      	ldr	r3, [pc, #36]	; (8003144 <lcd_write_string+0x5c>)
 8003120:	701a      	strb	r2, [r3, #0]
     PCD8574_write(data_MASK);
 8003122:	4b08      	ldr	r3, [pc, #32]	; (8003144 <lcd_write_string+0x5c>)
 8003124:	781b      	ldrb	r3, [r3, #0]
 8003126:	4618      	mov	r0, r3
 8003128:	f7ff feda 	bl	8002ee0 <PCD8574_write>
      s++;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	3301      	adds	r3, #1
 8003130:	607b      	str	r3, [r7, #4]
   while(*s)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	781b      	ldrb	r3, [r3, #0]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d1db      	bne.n	80030f2 <lcd_write_string+0xa>
   }
}
 800313a:	bf00      	nop
 800313c:	bf00      	nop
 800313e:	3708      	adds	r7, #8
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}
 8003144:	2000000c 	.word	0x2000000c

08003148 <lcd_write_char>:
void lcd_write_char(int s)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b082      	sub	sp, #8
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
      data_MASK |= LCD_RS;  //dua chan RS len vcc
 8003150:	4b10      	ldr	r3, [pc, #64]	; (8003194 <lcd_write_char+0x4c>)
 8003152:	781b      	ldrb	r3, [r3, #0]
 8003154:	f043 0301 	orr.w	r3, r3, #1
 8003158:	b2da      	uxtb	r2, r3
 800315a:	4b0e      	ldr	r3, [pc, #56]	; (8003194 <lcd_write_char+0x4c>)
 800315c:	701a      	strb	r2, [r3, #0]
     PCD8574_write(data_MASK);
 800315e:	4b0d      	ldr	r3, [pc, #52]	; (8003194 <lcd_write_char+0x4c>)
 8003160:	781b      	ldrb	r3, [r3, #0]
 8003162:	4618      	mov	r0, r3
 8003164:	f7ff febc 	bl	8002ee0 <PCD8574_write>
      LCD_Send1Byte(s);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	b2db      	uxtb	r3, r3
 800316c:	4618      	mov	r0, r3
 800316e:	f7ff ff7b 	bl	8003068 <LCD_Send1Byte>
    data_MASK &= ~LCD_RS;  //dua chan RS xuong mass
 8003172:	4b08      	ldr	r3, [pc, #32]	; (8003194 <lcd_write_char+0x4c>)
 8003174:	781b      	ldrb	r3, [r3, #0]
 8003176:	f023 0301 	bic.w	r3, r3, #1
 800317a:	b2da      	uxtb	r2, r3
 800317c:	4b05      	ldr	r3, [pc, #20]	; (8003194 <lcd_write_char+0x4c>)
 800317e:	701a      	strb	r2, [r3, #0]
    PCD8574_write(data_MASK);
 8003180:	4b04      	ldr	r3, [pc, #16]	; (8003194 <lcd_write_char+0x4c>)
 8003182:	781b      	ldrb	r3, [r3, #0]
 8003184:	4618      	mov	r0, r3
 8003186:	f7ff feab 	bl	8002ee0 <PCD8574_write>
}
 800318a:	bf00      	nop
 800318c:	3708      	adds	r7, #8
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}
 8003192:	bf00      	nop
 8003194:	2000000c 	.word	0x2000000c

08003198 <lcd_clear>:
// Ham xoa man hinh
void lcd_clear(void)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	af00      	add	r7, sp, #0
   lcd_gotoxy(0,0);
 800319c:	2100      	movs	r1, #0
 800319e:	2000      	movs	r0, #0
 80031a0:	f7ff ff7a 	bl	8003098 <lcd_gotoxy>
   lcd_write_string("                    ");
 80031a4:	480e      	ldr	r0, [pc, #56]	; (80031e0 <lcd_clear+0x48>)
 80031a6:	f7ff ff9f 	bl	80030e8 <lcd_write_string>
   lcd_gotoxy(0,1);
 80031aa:	2101      	movs	r1, #1
 80031ac:	2000      	movs	r0, #0
 80031ae:	f7ff ff73 	bl	8003098 <lcd_gotoxy>
   lcd_write_string("                    ");
 80031b2:	480b      	ldr	r0, [pc, #44]	; (80031e0 <lcd_clear+0x48>)
 80031b4:	f7ff ff98 	bl	80030e8 <lcd_write_string>
   lcd_gotoxy(0,2);
 80031b8:	2102      	movs	r1, #2
 80031ba:	2000      	movs	r0, #0
 80031bc:	f7ff ff6c 	bl	8003098 <lcd_gotoxy>
   lcd_write_string("                    ");
 80031c0:	4807      	ldr	r0, [pc, #28]	; (80031e0 <lcd_clear+0x48>)
 80031c2:	f7ff ff91 	bl	80030e8 <lcd_write_string>
   lcd_gotoxy(0,3);
 80031c6:	2103      	movs	r1, #3
 80031c8:	2000      	movs	r0, #0
 80031ca:	f7ff ff65 	bl	8003098 <lcd_gotoxy>
   lcd_write_string("                    ");
 80031ce:	4804      	ldr	r0, [pc, #16]	; (80031e0 <lcd_clear+0x48>)
 80031d0:	f7ff ff8a 	bl	80030e8 <lcd_write_string>
   lcd_gotoxy(0,0);
 80031d4:	2100      	movs	r1, #0
 80031d6:	2000      	movs	r0, #0
 80031d8:	f7ff ff5e 	bl	8003098 <lcd_gotoxy>
//LCD_Send1Byte(0x01);
//LCD_chonvitri(0,0);
}
 80031dc:	bf00      	nop
 80031de:	bd80      	pop	{r7, pc}
 80031e0:	080066bc 	.word	0x080066bc

080031e4 <lcd_init>:
// Ham khoi tao LCD
void lcd_init(uint8_t addr)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b082      	sub	sp, #8
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	4603      	mov	r3, r0
 80031ec:	71fb      	strb	r3, [r7, #7]
   LCDI2C_ADDR = addr;
 80031ee:	4a1b      	ldr	r2, [pc, #108]	; (800325c <lcd_init+0x78>)
 80031f0:	79fb      	ldrb	r3, [r7, #7]
 80031f2:	7013      	strb	r3, [r2, #0]
   
   //data_MASK &= ~LCD_LED;
   data_MASK &= ~LCD_RW;  //dua chan RW xuong mass
 80031f4:	4b1a      	ldr	r3, [pc, #104]	; (8003260 <lcd_init+0x7c>)
 80031f6:	781b      	ldrb	r3, [r3, #0]
 80031f8:	f023 0302 	bic.w	r3, r3, #2
 80031fc:	b2da      	uxtb	r2, r3
 80031fe:	4b18      	ldr	r3, [pc, #96]	; (8003260 <lcd_init+0x7c>)
 8003200:	701a      	strb	r2, [r3, #0]
   data_MASK &= ~LCD_RS;  //dua chan RS xuong mass
 8003202:	4b17      	ldr	r3, [pc, #92]	; (8003260 <lcd_init+0x7c>)
 8003204:	781b      	ldrb	r3, [r3, #0]
 8003206:	f023 0301 	bic.w	r3, r3, #1
 800320a:	b2da      	uxtb	r2, r3
 800320c:	4b14      	ldr	r3, [pc, #80]	; (8003260 <lcd_init+0x7c>)
 800320e:	701a      	strb	r2, [r3, #0]
//PCD8574_write(data_MASK);
   LCD_Send4Bit(0x03);
 8003210:	2003      	movs	r0, #3
 8003212:	f7ff fedd 	bl	8002fd0 <LCD_Send4Bit>
   LCD_Enable();
 8003216:	f7ff fea5 	bl	8002f64 <LCD_Enable>
   HAL_Delay(5);
 800321a:	2005      	movs	r0, #5
 800321c:	f000 f8d0 	bl	80033c0 <HAL_Delay>
   LCD_Enable();
 8003220:	f7ff fea0 	bl	8002f64 <LCD_Enable>
   HAL_Delay(5);
 8003224:	2005      	movs	r0, #5
 8003226:	f000 f8cb 	bl	80033c0 <HAL_Delay>
   LCD_Enable();
 800322a:	f7ff fe9b 	bl	8002f64 <LCD_Enable>
   LCD_Send4Bit(0x02);   // dua con tro ve dau man hinh
 800322e:	2002      	movs	r0, #2
 8003230:	f7ff fece 	bl	8002fd0 <LCD_Send4Bit>
   LCD_Enable();
 8003234:	f7ff fe96 	bl	8002f64 <LCD_Enable>

   LCD_Send1Byte(0x28);
 8003238:	2028      	movs	r0, #40	; 0x28
 800323a:	f7ff ff15 	bl	8003068 <LCD_Send1Byte>
   LCD_Send1Byte(0x0C); // Bat hien thi, bat con tro    0x0C neu muon tat con tro
 800323e:	200c      	movs	r0, #12
 8003240:	f7ff ff12 	bl	8003068 <LCD_Send1Byte>
   LCD_Send1Byte(0x06);
 8003244:	2006      	movs	r0, #6
 8003246:	f7ff ff0f 	bl	8003068 <LCD_Send1Byte>
   lcd_gotoxy(0,0);
 800324a:	2100      	movs	r1, #0
 800324c:	2000      	movs	r0, #0
 800324e:	f7ff ff23 	bl	8003098 <lcd_gotoxy>
  //LCD_xoamanhinh();
}
 8003252:	bf00      	nop
 8003254:	3708      	adds	r7, #8
 8003256:	46bd      	mov	sp, r7
 8003258:	bd80      	pop	{r7, pc}
 800325a:	bf00      	nop
 800325c:	2000046d 	.word	0x2000046d
 8003260:	2000000c 	.word	0x2000000c

08003264 <lcd_center_text>:

void lcd_center_text(int row, char *str) {
 8003264:	b580      	push	{r7, lr}
 8003266:	b084      	sub	sp, #16
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
 800326c:	6039      	str	r1, [r7, #0]
    int len = strlen(str);
 800326e:	6838      	ldr	r0, [r7, #0]
 8003270:	f7fc ff78 	bl	8000164 <strlen>
 8003274:	4603      	mov	r3, r0
 8003276:	60bb      	str	r3, [r7, #8]
    int padding = 0;
 8003278:	2300      	movs	r3, #0
 800327a:	60fb      	str	r3, [r7, #12]
    if (len < 16) {
 800327c:	68bb      	ldr	r3, [r7, #8]
 800327e:	2b0f      	cmp	r3, #15
 8003280:	dc06      	bgt.n	8003290 <lcd_center_text+0x2c>
        padding = (16 - len) / 2;
 8003282:	68bb      	ldr	r3, [r7, #8]
 8003284:	f1c3 0310 	rsb	r3, r3, #16
 8003288:	0fda      	lsrs	r2, r3, #31
 800328a:	4413      	add	r3, r2
 800328c:	105b      	asrs	r3, r3, #1
 800328e:	60fb      	str	r3, [r7, #12]
    }
    lcd_gotoxy(padding, row);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	b2db      	uxtb	r3, r3
 8003294:	687a      	ldr	r2, [r7, #4]
 8003296:	b2d2      	uxtb	r2, r2
 8003298:	4611      	mov	r1, r2
 800329a:	4618      	mov	r0, r3
 800329c:	f7ff fefc 	bl	8003098 <lcd_gotoxy>
    lcd_write_string(str);
 80032a0:	6838      	ldr	r0, [r7, #0]
 80032a2:	f7ff ff21 	bl	80030e8 <lcd_write_string>
}
 80032a6:	bf00      	nop
 80032a8:	3710      	adds	r7, #16
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd80      	pop	{r7, pc}
	...

080032b0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80032b0:	f7ff fd56 	bl	8002d60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80032b4:	480b      	ldr	r0, [pc, #44]	; (80032e4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80032b6:	490c      	ldr	r1, [pc, #48]	; (80032e8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80032b8:	4a0c      	ldr	r2, [pc, #48]	; (80032ec <LoopFillZerobss+0x16>)
  movs r3, #0
 80032ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80032bc:	e002      	b.n	80032c4 <LoopCopyDataInit>

080032be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80032be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80032c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80032c2:	3304      	adds	r3, #4

080032c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80032c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80032c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80032c8:	d3f9      	bcc.n	80032be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80032ca:	4a09      	ldr	r2, [pc, #36]	; (80032f0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80032cc:	4c09      	ldr	r4, [pc, #36]	; (80032f4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80032ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80032d0:	e001      	b.n	80032d6 <LoopFillZerobss>

080032d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80032d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80032d4:	3204      	adds	r2, #4

080032d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80032d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80032d8:	d3fb      	bcc.n	80032d2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80032da:	f002 faa7 	bl	800582c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80032de:	f7fe ffa3 	bl	8002228 <main>
  bx lr
 80032e2:	4770      	bx	lr
  ldr r0, =_sdata
 80032e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80032e8:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 80032ec:	08006764 	.word	0x08006764
  ldr r2, =_sbss
 80032f0:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 80032f4:	200004a8 	.word	0x200004a8

080032f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80032f8:	e7fe      	b.n	80032f8 <ADC1_2_IRQHandler>
	...

080032fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003300:	4b08      	ldr	r3, [pc, #32]	; (8003324 <HAL_Init+0x28>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4a07      	ldr	r2, [pc, #28]	; (8003324 <HAL_Init+0x28>)
 8003306:	f043 0310 	orr.w	r3, r3, #16
 800330a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800330c:	2003      	movs	r0, #3
 800330e:	f000 f947 	bl	80035a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003312:	200f      	movs	r0, #15
 8003314:	f000 f808 	bl	8003328 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003318:	f7ff fa16 	bl	8002748 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800331c:	2300      	movs	r3, #0
}
 800331e:	4618      	mov	r0, r3
 8003320:	bd80      	pop	{r7, pc}
 8003322:	bf00      	nop
 8003324:	40022000 	.word	0x40022000

08003328 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b082      	sub	sp, #8
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003330:	4b12      	ldr	r3, [pc, #72]	; (800337c <HAL_InitTick+0x54>)
 8003332:	681a      	ldr	r2, [r3, #0]
 8003334:	4b12      	ldr	r3, [pc, #72]	; (8003380 <HAL_InitTick+0x58>)
 8003336:	781b      	ldrb	r3, [r3, #0]
 8003338:	4619      	mov	r1, r3
 800333a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800333e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003342:	fbb2 f3f3 	udiv	r3, r2, r3
 8003346:	4618      	mov	r0, r3
 8003348:	f000 f95f 	bl	800360a <HAL_SYSTICK_Config>
 800334c:	4603      	mov	r3, r0
 800334e:	2b00      	cmp	r3, #0
 8003350:	d001      	beq.n	8003356 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003352:	2301      	movs	r3, #1
 8003354:	e00e      	b.n	8003374 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2b0f      	cmp	r3, #15
 800335a:	d80a      	bhi.n	8003372 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800335c:	2200      	movs	r2, #0
 800335e:	6879      	ldr	r1, [r7, #4]
 8003360:	f04f 30ff 	mov.w	r0, #4294967295
 8003364:	f000 f927 	bl	80035b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003368:	4a06      	ldr	r2, [pc, #24]	; (8003384 <HAL_InitTick+0x5c>)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800336e:	2300      	movs	r3, #0
 8003370:	e000      	b.n	8003374 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003372:	2301      	movs	r3, #1
}
 8003374:	4618      	mov	r0, r3
 8003376:	3708      	adds	r7, #8
 8003378:	46bd      	mov	sp, r7
 800337a:	bd80      	pop	{r7, pc}
 800337c:	20000008 	.word	0x20000008
 8003380:	20000014 	.word	0x20000014
 8003384:	20000010 	.word	0x20000010

08003388 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003388:	b480      	push	{r7}
 800338a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800338c:	4b05      	ldr	r3, [pc, #20]	; (80033a4 <HAL_IncTick+0x1c>)
 800338e:	781b      	ldrb	r3, [r3, #0]
 8003390:	461a      	mov	r2, r3
 8003392:	4b05      	ldr	r3, [pc, #20]	; (80033a8 <HAL_IncTick+0x20>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4413      	add	r3, r2
 8003398:	4a03      	ldr	r2, [pc, #12]	; (80033a8 <HAL_IncTick+0x20>)
 800339a:	6013      	str	r3, [r2, #0]
}
 800339c:	bf00      	nop
 800339e:	46bd      	mov	sp, r7
 80033a0:	bc80      	pop	{r7}
 80033a2:	4770      	bx	lr
 80033a4:	20000014 	.word	0x20000014
 80033a8:	20000470 	.word	0x20000470

080033ac <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80033ac:	b480      	push	{r7}
 80033ae:	af00      	add	r7, sp, #0
  return uwTick;
 80033b0:	4b02      	ldr	r3, [pc, #8]	; (80033bc <HAL_GetTick+0x10>)
 80033b2:	681b      	ldr	r3, [r3, #0]
}
 80033b4:	4618      	mov	r0, r3
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bc80      	pop	{r7}
 80033ba:	4770      	bx	lr
 80033bc:	20000470 	.word	0x20000470

080033c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b084      	sub	sp, #16
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80033c8:	f7ff fff0 	bl	80033ac <HAL_GetTick>
 80033cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033d8:	d005      	beq.n	80033e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80033da:	4b0a      	ldr	r3, [pc, #40]	; (8003404 <HAL_Delay+0x44>)
 80033dc:	781b      	ldrb	r3, [r3, #0]
 80033de:	461a      	mov	r2, r3
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	4413      	add	r3, r2
 80033e4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80033e6:	bf00      	nop
 80033e8:	f7ff ffe0 	bl	80033ac <HAL_GetTick>
 80033ec:	4602      	mov	r2, r0
 80033ee:	68bb      	ldr	r3, [r7, #8]
 80033f0:	1ad3      	subs	r3, r2, r3
 80033f2:	68fa      	ldr	r2, [r7, #12]
 80033f4:	429a      	cmp	r2, r3
 80033f6:	d8f7      	bhi.n	80033e8 <HAL_Delay+0x28>
  {
  }
}
 80033f8:	bf00      	nop
 80033fa:	bf00      	nop
 80033fc:	3710      	adds	r7, #16
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}
 8003402:	bf00      	nop
 8003404:	20000014 	.word	0x20000014

08003408 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003408:	b480      	push	{r7}
 800340a:	b085      	sub	sp, #20
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	f003 0307 	and.w	r3, r3, #7
 8003416:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003418:	4b0c      	ldr	r3, [pc, #48]	; (800344c <__NVIC_SetPriorityGrouping+0x44>)
 800341a:	68db      	ldr	r3, [r3, #12]
 800341c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800341e:	68ba      	ldr	r2, [r7, #8]
 8003420:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003424:	4013      	ands	r3, r2
 8003426:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800342c:	68bb      	ldr	r3, [r7, #8]
 800342e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003430:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003434:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003438:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800343a:	4a04      	ldr	r2, [pc, #16]	; (800344c <__NVIC_SetPriorityGrouping+0x44>)
 800343c:	68bb      	ldr	r3, [r7, #8]
 800343e:	60d3      	str	r3, [r2, #12]
}
 8003440:	bf00      	nop
 8003442:	3714      	adds	r7, #20
 8003444:	46bd      	mov	sp, r7
 8003446:	bc80      	pop	{r7}
 8003448:	4770      	bx	lr
 800344a:	bf00      	nop
 800344c:	e000ed00 	.word	0xe000ed00

08003450 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003450:	b480      	push	{r7}
 8003452:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003454:	4b04      	ldr	r3, [pc, #16]	; (8003468 <__NVIC_GetPriorityGrouping+0x18>)
 8003456:	68db      	ldr	r3, [r3, #12]
 8003458:	0a1b      	lsrs	r3, r3, #8
 800345a:	f003 0307 	and.w	r3, r3, #7
}
 800345e:	4618      	mov	r0, r3
 8003460:	46bd      	mov	sp, r7
 8003462:	bc80      	pop	{r7}
 8003464:	4770      	bx	lr
 8003466:	bf00      	nop
 8003468:	e000ed00 	.word	0xe000ed00

0800346c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800346c:	b480      	push	{r7}
 800346e:	b083      	sub	sp, #12
 8003470:	af00      	add	r7, sp, #0
 8003472:	4603      	mov	r3, r0
 8003474:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003476:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800347a:	2b00      	cmp	r3, #0
 800347c:	db0b      	blt.n	8003496 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800347e:	79fb      	ldrb	r3, [r7, #7]
 8003480:	f003 021f 	and.w	r2, r3, #31
 8003484:	4906      	ldr	r1, [pc, #24]	; (80034a0 <__NVIC_EnableIRQ+0x34>)
 8003486:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800348a:	095b      	lsrs	r3, r3, #5
 800348c:	2001      	movs	r0, #1
 800348e:	fa00 f202 	lsl.w	r2, r0, r2
 8003492:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003496:	bf00      	nop
 8003498:	370c      	adds	r7, #12
 800349a:	46bd      	mov	sp, r7
 800349c:	bc80      	pop	{r7}
 800349e:	4770      	bx	lr
 80034a0:	e000e100 	.word	0xe000e100

080034a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b083      	sub	sp, #12
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	4603      	mov	r3, r0
 80034ac:	6039      	str	r1, [r7, #0]
 80034ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	db0a      	blt.n	80034ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	b2da      	uxtb	r2, r3
 80034bc:	490c      	ldr	r1, [pc, #48]	; (80034f0 <__NVIC_SetPriority+0x4c>)
 80034be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034c2:	0112      	lsls	r2, r2, #4
 80034c4:	b2d2      	uxtb	r2, r2
 80034c6:	440b      	add	r3, r1
 80034c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80034cc:	e00a      	b.n	80034e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	b2da      	uxtb	r2, r3
 80034d2:	4908      	ldr	r1, [pc, #32]	; (80034f4 <__NVIC_SetPriority+0x50>)
 80034d4:	79fb      	ldrb	r3, [r7, #7]
 80034d6:	f003 030f 	and.w	r3, r3, #15
 80034da:	3b04      	subs	r3, #4
 80034dc:	0112      	lsls	r2, r2, #4
 80034de:	b2d2      	uxtb	r2, r2
 80034e0:	440b      	add	r3, r1
 80034e2:	761a      	strb	r2, [r3, #24]
}
 80034e4:	bf00      	nop
 80034e6:	370c      	adds	r7, #12
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bc80      	pop	{r7}
 80034ec:	4770      	bx	lr
 80034ee:	bf00      	nop
 80034f0:	e000e100 	.word	0xe000e100
 80034f4:	e000ed00 	.word	0xe000ed00

080034f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b089      	sub	sp, #36	; 0x24
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	60f8      	str	r0, [r7, #12]
 8003500:	60b9      	str	r1, [r7, #8]
 8003502:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	f003 0307 	and.w	r3, r3, #7
 800350a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800350c:	69fb      	ldr	r3, [r7, #28]
 800350e:	f1c3 0307 	rsb	r3, r3, #7
 8003512:	2b04      	cmp	r3, #4
 8003514:	bf28      	it	cs
 8003516:	2304      	movcs	r3, #4
 8003518:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800351a:	69fb      	ldr	r3, [r7, #28]
 800351c:	3304      	adds	r3, #4
 800351e:	2b06      	cmp	r3, #6
 8003520:	d902      	bls.n	8003528 <NVIC_EncodePriority+0x30>
 8003522:	69fb      	ldr	r3, [r7, #28]
 8003524:	3b03      	subs	r3, #3
 8003526:	e000      	b.n	800352a <NVIC_EncodePriority+0x32>
 8003528:	2300      	movs	r3, #0
 800352a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800352c:	f04f 32ff 	mov.w	r2, #4294967295
 8003530:	69bb      	ldr	r3, [r7, #24]
 8003532:	fa02 f303 	lsl.w	r3, r2, r3
 8003536:	43da      	mvns	r2, r3
 8003538:	68bb      	ldr	r3, [r7, #8]
 800353a:	401a      	ands	r2, r3
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003540:	f04f 31ff 	mov.w	r1, #4294967295
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	fa01 f303 	lsl.w	r3, r1, r3
 800354a:	43d9      	mvns	r1, r3
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003550:	4313      	orrs	r3, r2
         );
}
 8003552:	4618      	mov	r0, r3
 8003554:	3724      	adds	r7, #36	; 0x24
 8003556:	46bd      	mov	sp, r7
 8003558:	bc80      	pop	{r7}
 800355a:	4770      	bx	lr

0800355c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b082      	sub	sp, #8
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	3b01      	subs	r3, #1
 8003568:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800356c:	d301      	bcc.n	8003572 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800356e:	2301      	movs	r3, #1
 8003570:	e00f      	b.n	8003592 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003572:	4a0a      	ldr	r2, [pc, #40]	; (800359c <SysTick_Config+0x40>)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	3b01      	subs	r3, #1
 8003578:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800357a:	210f      	movs	r1, #15
 800357c:	f04f 30ff 	mov.w	r0, #4294967295
 8003580:	f7ff ff90 	bl	80034a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003584:	4b05      	ldr	r3, [pc, #20]	; (800359c <SysTick_Config+0x40>)
 8003586:	2200      	movs	r2, #0
 8003588:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800358a:	4b04      	ldr	r3, [pc, #16]	; (800359c <SysTick_Config+0x40>)
 800358c:	2207      	movs	r2, #7
 800358e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003590:	2300      	movs	r3, #0
}
 8003592:	4618      	mov	r0, r3
 8003594:	3708      	adds	r7, #8
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}
 800359a:	bf00      	nop
 800359c:	e000e010 	.word	0xe000e010

080035a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b082      	sub	sp, #8
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035a8:	6878      	ldr	r0, [r7, #4]
 80035aa:	f7ff ff2d 	bl	8003408 <__NVIC_SetPriorityGrouping>
}
 80035ae:	bf00      	nop
 80035b0:	3708      	adds	r7, #8
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}

080035b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80035b6:	b580      	push	{r7, lr}
 80035b8:	b086      	sub	sp, #24
 80035ba:	af00      	add	r7, sp, #0
 80035bc:	4603      	mov	r3, r0
 80035be:	60b9      	str	r1, [r7, #8]
 80035c0:	607a      	str	r2, [r7, #4]
 80035c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80035c4:	2300      	movs	r3, #0
 80035c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80035c8:	f7ff ff42 	bl	8003450 <__NVIC_GetPriorityGrouping>
 80035cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80035ce:	687a      	ldr	r2, [r7, #4]
 80035d0:	68b9      	ldr	r1, [r7, #8]
 80035d2:	6978      	ldr	r0, [r7, #20]
 80035d4:	f7ff ff90 	bl	80034f8 <NVIC_EncodePriority>
 80035d8:	4602      	mov	r2, r0
 80035da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035de:	4611      	mov	r1, r2
 80035e0:	4618      	mov	r0, r3
 80035e2:	f7ff ff5f 	bl	80034a4 <__NVIC_SetPriority>
}
 80035e6:	bf00      	nop
 80035e8:	3718      	adds	r7, #24
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}

080035ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035ee:	b580      	push	{r7, lr}
 80035f0:	b082      	sub	sp, #8
 80035f2:	af00      	add	r7, sp, #0
 80035f4:	4603      	mov	r3, r0
 80035f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80035f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035fc:	4618      	mov	r0, r3
 80035fe:	f7ff ff35 	bl	800346c <__NVIC_EnableIRQ>
}
 8003602:	bf00      	nop
 8003604:	3708      	adds	r7, #8
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}

0800360a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800360a:	b580      	push	{r7, lr}
 800360c:	b082      	sub	sp, #8
 800360e:	af00      	add	r7, sp, #0
 8003610:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003612:	6878      	ldr	r0, [r7, #4]
 8003614:	f7ff ffa2 	bl	800355c <SysTick_Config>
 8003618:	4603      	mov	r3, r0
}
 800361a:	4618      	mov	r0, r3
 800361c:	3708      	adds	r7, #8
 800361e:	46bd      	mov	sp, r7
 8003620:	bd80      	pop	{r7, pc}
	...

08003624 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8003624:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003626:	b087      	sub	sp, #28
 8003628:	af00      	add	r7, sp, #0
 800362a:	60f8      	str	r0, [r7, #12]
 800362c:	60b9      	str	r1, [r7, #8]
 800362e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003632:	2301      	movs	r3, #1
 8003634:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8003636:	2300      	movs	r3, #0
 8003638:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 800363a:	2300      	movs	r3, #0
 800363c:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800363e:	4b2f      	ldr	r3, [pc, #188]	; (80036fc <HAL_FLASH_Program+0xd8>)
 8003640:	7e1b      	ldrb	r3, [r3, #24]
 8003642:	2b01      	cmp	r3, #1
 8003644:	d101      	bne.n	800364a <HAL_FLASH_Program+0x26>
 8003646:	2302      	movs	r3, #2
 8003648:	e054      	b.n	80036f4 <HAL_FLASH_Program+0xd0>
 800364a:	4b2c      	ldr	r3, [pc, #176]	; (80036fc <HAL_FLASH_Program+0xd8>)
 800364c:	2201      	movs	r2, #1
 800364e:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003650:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003654:	f000 f8a8 	bl	80037a8 <FLASH_WaitForLastOperation>
 8003658:	4603      	mov	r3, r0
 800365a:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 800365c:	7dfb      	ldrb	r3, [r7, #23]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d144      	bne.n	80036ec <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	2b01      	cmp	r3, #1
 8003666:	d102      	bne.n	800366e <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8003668:	2301      	movs	r3, #1
 800366a:	757b      	strb	r3, [r7, #21]
 800366c:	e007      	b.n	800367e <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	2b02      	cmp	r3, #2
 8003672:	d102      	bne.n	800367a <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8003674:	2302      	movs	r3, #2
 8003676:	757b      	strb	r3, [r7, #21]
 8003678:	e001      	b.n	800367e <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 800367a:	2304      	movs	r3, #4
 800367c:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 800367e:	2300      	movs	r3, #0
 8003680:	75bb      	strb	r3, [r7, #22]
 8003682:	e02d      	b.n	80036e0 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8003684:	7dbb      	ldrb	r3, [r7, #22]
 8003686:	005a      	lsls	r2, r3, #1
 8003688:	68bb      	ldr	r3, [r7, #8]
 800368a:	eb02 0c03 	add.w	ip, r2, r3
 800368e:	7dbb      	ldrb	r3, [r7, #22]
 8003690:	0119      	lsls	r1, r3, #4
 8003692:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003696:	f1c1 0620 	rsb	r6, r1, #32
 800369a:	f1a1 0020 	sub.w	r0, r1, #32
 800369e:	fa22 f401 	lsr.w	r4, r2, r1
 80036a2:	fa03 f606 	lsl.w	r6, r3, r6
 80036a6:	4334      	orrs	r4, r6
 80036a8:	fa23 f000 	lsr.w	r0, r3, r0
 80036ac:	4304      	orrs	r4, r0
 80036ae:	fa23 f501 	lsr.w	r5, r3, r1
 80036b2:	b2a3      	uxth	r3, r4
 80036b4:	4619      	mov	r1, r3
 80036b6:	4660      	mov	r0, ip
 80036b8:	f000 f85a 	bl	8003770 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80036bc:	f24c 3050 	movw	r0, #50000	; 0xc350
 80036c0:	f000 f872 	bl	80037a8 <FLASH_WaitForLastOperation>
 80036c4:	4603      	mov	r3, r0
 80036c6:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 80036c8:	4b0d      	ldr	r3, [pc, #52]	; (8003700 <HAL_FLASH_Program+0xdc>)
 80036ca:	691b      	ldr	r3, [r3, #16]
 80036cc:	4a0c      	ldr	r2, [pc, #48]	; (8003700 <HAL_FLASH_Program+0xdc>)
 80036ce:	f023 0301 	bic.w	r3, r3, #1
 80036d2:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 80036d4:	7dfb      	ldrb	r3, [r7, #23]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d107      	bne.n	80036ea <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 80036da:	7dbb      	ldrb	r3, [r7, #22]
 80036dc:	3301      	adds	r3, #1
 80036de:	75bb      	strb	r3, [r7, #22]
 80036e0:	7dba      	ldrb	r2, [r7, #22]
 80036e2:	7d7b      	ldrb	r3, [r7, #21]
 80036e4:	429a      	cmp	r2, r3
 80036e6:	d3cd      	bcc.n	8003684 <HAL_FLASH_Program+0x60>
 80036e8:	e000      	b.n	80036ec <HAL_FLASH_Program+0xc8>
      {
        break;
 80036ea:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80036ec:	4b03      	ldr	r3, [pc, #12]	; (80036fc <HAL_FLASH_Program+0xd8>)
 80036ee:	2200      	movs	r2, #0
 80036f0:	761a      	strb	r2, [r3, #24]

  return status;
 80036f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80036f4:	4618      	mov	r0, r3
 80036f6:	371c      	adds	r7, #28
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80036fc:	20000478 	.word	0x20000478
 8003700:	40022000 	.word	0x40022000

08003704 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8003704:	b480      	push	{r7}
 8003706:	b083      	sub	sp, #12
 8003708:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800370a:	2300      	movs	r3, #0
 800370c:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800370e:	4b0d      	ldr	r3, [pc, #52]	; (8003744 <HAL_FLASH_Unlock+0x40>)
 8003710:	691b      	ldr	r3, [r3, #16]
 8003712:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003716:	2b00      	cmp	r3, #0
 8003718:	d00d      	beq.n	8003736 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800371a:	4b0a      	ldr	r3, [pc, #40]	; (8003744 <HAL_FLASH_Unlock+0x40>)
 800371c:	4a0a      	ldr	r2, [pc, #40]	; (8003748 <HAL_FLASH_Unlock+0x44>)
 800371e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003720:	4b08      	ldr	r3, [pc, #32]	; (8003744 <HAL_FLASH_Unlock+0x40>)
 8003722:	4a0a      	ldr	r2, [pc, #40]	; (800374c <HAL_FLASH_Unlock+0x48>)
 8003724:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003726:	4b07      	ldr	r3, [pc, #28]	; (8003744 <HAL_FLASH_Unlock+0x40>)
 8003728:	691b      	ldr	r3, [r3, #16]
 800372a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800372e:	2b00      	cmp	r3, #0
 8003730:	d001      	beq.n	8003736 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8003732:	2301      	movs	r3, #1
 8003734:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8003736:	79fb      	ldrb	r3, [r7, #7]
}
 8003738:	4618      	mov	r0, r3
 800373a:	370c      	adds	r7, #12
 800373c:	46bd      	mov	sp, r7
 800373e:	bc80      	pop	{r7}
 8003740:	4770      	bx	lr
 8003742:	bf00      	nop
 8003744:	40022000 	.word	0x40022000
 8003748:	45670123 	.word	0x45670123
 800374c:	cdef89ab 	.word	0xcdef89ab

08003750 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8003750:	b480      	push	{r7}
 8003752:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8003754:	4b05      	ldr	r3, [pc, #20]	; (800376c <HAL_FLASH_Lock+0x1c>)
 8003756:	691b      	ldr	r3, [r3, #16]
 8003758:	4a04      	ldr	r2, [pc, #16]	; (800376c <HAL_FLASH_Lock+0x1c>)
 800375a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800375e:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8003760:	2300      	movs	r3, #0
}
 8003762:	4618      	mov	r0, r3
 8003764:	46bd      	mov	sp, r7
 8003766:	bc80      	pop	{r7}
 8003768:	4770      	bx	lr
 800376a:	bf00      	nop
 800376c:	40022000 	.word	0x40022000

08003770 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8003770:	b480      	push	{r7}
 8003772:	b083      	sub	sp, #12
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
 8003778:	460b      	mov	r3, r1
 800377a:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800377c:	4b08      	ldr	r3, [pc, #32]	; (80037a0 <FLASH_Program_HalfWord+0x30>)
 800377e:	2200      	movs	r2, #0
 8003780:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8003782:	4b08      	ldr	r3, [pc, #32]	; (80037a4 <FLASH_Program_HalfWord+0x34>)
 8003784:	691b      	ldr	r3, [r3, #16]
 8003786:	4a07      	ldr	r2, [pc, #28]	; (80037a4 <FLASH_Program_HalfWord+0x34>)
 8003788:	f043 0301 	orr.w	r3, r3, #1
 800378c:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	887a      	ldrh	r2, [r7, #2]
 8003792:	801a      	strh	r2, [r3, #0]
}
 8003794:	bf00      	nop
 8003796:	370c      	adds	r7, #12
 8003798:	46bd      	mov	sp, r7
 800379a:	bc80      	pop	{r7}
 800379c:	4770      	bx	lr
 800379e:	bf00      	nop
 80037a0:	20000478 	.word	0x20000478
 80037a4:	40022000 	.word	0x40022000

080037a8 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b084      	sub	sp, #16
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 80037b0:	f7ff fdfc 	bl	80033ac <HAL_GetTick>
 80037b4:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80037b6:	e010      	b.n	80037da <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037be:	d00c      	beq.n	80037da <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d007      	beq.n	80037d6 <FLASH_WaitForLastOperation+0x2e>
 80037c6:	f7ff fdf1 	bl	80033ac <HAL_GetTick>
 80037ca:	4602      	mov	r2, r0
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	1ad3      	subs	r3, r2, r3
 80037d0:	687a      	ldr	r2, [r7, #4]
 80037d2:	429a      	cmp	r2, r3
 80037d4:	d201      	bcs.n	80037da <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 80037d6:	2303      	movs	r3, #3
 80037d8:	e025      	b.n	8003826 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80037da:	4b15      	ldr	r3, [pc, #84]	; (8003830 <FLASH_WaitForLastOperation+0x88>)
 80037dc:	68db      	ldr	r3, [r3, #12]
 80037de:	f003 0301 	and.w	r3, r3, #1
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d1e8      	bne.n	80037b8 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80037e6:	4b12      	ldr	r3, [pc, #72]	; (8003830 <FLASH_WaitForLastOperation+0x88>)
 80037e8:	68db      	ldr	r3, [r3, #12]
 80037ea:	f003 0320 	and.w	r3, r3, #32
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d002      	beq.n	80037f8 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80037f2:	4b0f      	ldr	r3, [pc, #60]	; (8003830 <FLASH_WaitForLastOperation+0x88>)
 80037f4:	2220      	movs	r2, #32
 80037f6:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80037f8:	4b0d      	ldr	r3, [pc, #52]	; (8003830 <FLASH_WaitForLastOperation+0x88>)
 80037fa:	68db      	ldr	r3, [r3, #12]
 80037fc:	f003 0310 	and.w	r3, r3, #16
 8003800:	2b00      	cmp	r3, #0
 8003802:	d10b      	bne.n	800381c <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8003804:	4b0a      	ldr	r3, [pc, #40]	; (8003830 <FLASH_WaitForLastOperation+0x88>)
 8003806:	69db      	ldr	r3, [r3, #28]
 8003808:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800380c:	2b00      	cmp	r3, #0
 800380e:	d105      	bne.n	800381c <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003810:	4b07      	ldr	r3, [pc, #28]	; (8003830 <FLASH_WaitForLastOperation+0x88>)
 8003812:	68db      	ldr	r3, [r3, #12]
 8003814:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8003818:	2b00      	cmp	r3, #0
 800381a:	d003      	beq.n	8003824 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800381c:	f000 f80a 	bl	8003834 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	e000      	b.n	8003826 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8003824:	2300      	movs	r3, #0
}
 8003826:	4618      	mov	r0, r3
 8003828:	3710      	adds	r7, #16
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
 800382e:	bf00      	nop
 8003830:	40022000 	.word	0x40022000

08003834 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8003834:	b480      	push	{r7}
 8003836:	b083      	sub	sp, #12
 8003838:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 800383a:	2300      	movs	r3, #0
 800383c:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 800383e:	4b23      	ldr	r3, [pc, #140]	; (80038cc <FLASH_SetErrorCode+0x98>)
 8003840:	68db      	ldr	r3, [r3, #12]
 8003842:	f003 0310 	and.w	r3, r3, #16
 8003846:	2b00      	cmp	r3, #0
 8003848:	d009      	beq.n	800385e <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800384a:	4b21      	ldr	r3, [pc, #132]	; (80038d0 <FLASH_SetErrorCode+0x9c>)
 800384c:	69db      	ldr	r3, [r3, #28]
 800384e:	f043 0302 	orr.w	r3, r3, #2
 8003852:	4a1f      	ldr	r2, [pc, #124]	; (80038d0 <FLASH_SetErrorCode+0x9c>)
 8003854:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	f043 0310 	orr.w	r3, r3, #16
 800385c:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800385e:	4b1b      	ldr	r3, [pc, #108]	; (80038cc <FLASH_SetErrorCode+0x98>)
 8003860:	68db      	ldr	r3, [r3, #12]
 8003862:	f003 0304 	and.w	r3, r3, #4
 8003866:	2b00      	cmp	r3, #0
 8003868:	d009      	beq.n	800387e <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800386a:	4b19      	ldr	r3, [pc, #100]	; (80038d0 <FLASH_SetErrorCode+0x9c>)
 800386c:	69db      	ldr	r3, [r3, #28]
 800386e:	f043 0301 	orr.w	r3, r3, #1
 8003872:	4a17      	ldr	r2, [pc, #92]	; (80038d0 <FLASH_SetErrorCode+0x9c>)
 8003874:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	f043 0304 	orr.w	r3, r3, #4
 800387c:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 800387e:	4b13      	ldr	r3, [pc, #76]	; (80038cc <FLASH_SetErrorCode+0x98>)
 8003880:	69db      	ldr	r3, [r3, #28]
 8003882:	f003 0301 	and.w	r3, r3, #1
 8003886:	2b00      	cmp	r3, #0
 8003888:	d00b      	beq.n	80038a2 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 800388a:	4b11      	ldr	r3, [pc, #68]	; (80038d0 <FLASH_SetErrorCode+0x9c>)
 800388c:	69db      	ldr	r3, [r3, #28]
 800388e:	f043 0304 	orr.w	r3, r3, #4
 8003892:	4a0f      	ldr	r2, [pc, #60]	; (80038d0 <FLASH_SetErrorCode+0x9c>)
 8003894:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8003896:	4b0d      	ldr	r3, [pc, #52]	; (80038cc <FLASH_SetErrorCode+0x98>)
 8003898:	69db      	ldr	r3, [r3, #28]
 800389a:	4a0c      	ldr	r2, [pc, #48]	; (80038cc <FLASH_SetErrorCode+0x98>)
 800389c:	f023 0301 	bic.w	r3, r3, #1
 80038a0:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	f240 1201 	movw	r2, #257	; 0x101
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d106      	bne.n	80038ba <FLASH_SetErrorCode+0x86>
 80038ac:	4b07      	ldr	r3, [pc, #28]	; (80038cc <FLASH_SetErrorCode+0x98>)
 80038ae:	69db      	ldr	r3, [r3, #28]
 80038b0:	4a06      	ldr	r2, [pc, #24]	; (80038cc <FLASH_SetErrorCode+0x98>)
 80038b2:	f023 0301 	bic.w	r3, r3, #1
 80038b6:	61d3      	str	r3, [r2, #28]
}  
 80038b8:	e002      	b.n	80038c0 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 80038ba:	4a04      	ldr	r2, [pc, #16]	; (80038cc <FLASH_SetErrorCode+0x98>)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	60d3      	str	r3, [r2, #12]
}  
 80038c0:	bf00      	nop
 80038c2:	370c      	adds	r7, #12
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bc80      	pop	{r7}
 80038c8:	4770      	bx	lr
 80038ca:	bf00      	nop
 80038cc:	40022000 	.word	0x40022000
 80038d0:	20000478 	.word	0x20000478

080038d4 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b084      	sub	sp, #16
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
 80038dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80038de:	2301      	movs	r3, #1
 80038e0:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 80038e2:	2300      	movs	r3, #0
 80038e4:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80038e6:	4b2f      	ldr	r3, [pc, #188]	; (80039a4 <HAL_FLASHEx_Erase+0xd0>)
 80038e8:	7e1b      	ldrb	r3, [r3, #24]
 80038ea:	2b01      	cmp	r3, #1
 80038ec:	d101      	bne.n	80038f2 <HAL_FLASHEx_Erase+0x1e>
 80038ee:	2302      	movs	r3, #2
 80038f0:	e053      	b.n	800399a <HAL_FLASHEx_Erase+0xc6>
 80038f2:	4b2c      	ldr	r3, [pc, #176]	; (80039a4 <HAL_FLASHEx_Erase+0xd0>)
 80038f4:	2201      	movs	r2, #1
 80038f6:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	2b02      	cmp	r3, #2
 80038fe:	d116      	bne.n	800392e <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8003900:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003904:	f7ff ff50 	bl	80037a8 <FLASH_WaitForLastOperation>
 8003908:	4603      	mov	r3, r0
 800390a:	2b00      	cmp	r3, #0
 800390c:	d141      	bne.n	8003992 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 800390e:	2001      	movs	r0, #1
 8003910:	f000 f84c 	bl	80039ac <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003914:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003918:	f7ff ff46 	bl	80037a8 <FLASH_WaitForLastOperation>
 800391c:	4603      	mov	r3, r0
 800391e:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8003920:	4b21      	ldr	r3, [pc, #132]	; (80039a8 <HAL_FLASHEx_Erase+0xd4>)
 8003922:	691b      	ldr	r3, [r3, #16]
 8003924:	4a20      	ldr	r2, [pc, #128]	; (80039a8 <HAL_FLASHEx_Erase+0xd4>)
 8003926:	f023 0304 	bic.w	r3, r3, #4
 800392a:	6113      	str	r3, [r2, #16]
 800392c:	e031      	b.n	8003992 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800392e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003932:	f7ff ff39 	bl	80037a8 <FLASH_WaitForLastOperation>
 8003936:	4603      	mov	r3, r0
 8003938:	2b00      	cmp	r3, #0
 800393a:	d12a      	bne.n	8003992 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	f04f 32ff 	mov.w	r2, #4294967295
 8003942:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	689b      	ldr	r3, [r3, #8]
 8003948:	60bb      	str	r3, [r7, #8]
 800394a:	e019      	b.n	8003980 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 800394c:	68b8      	ldr	r0, [r7, #8]
 800394e:	f000 f849 	bl	80039e4 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003952:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003956:	f7ff ff27 	bl	80037a8 <FLASH_WaitForLastOperation>
 800395a:	4603      	mov	r3, r0
 800395c:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 800395e:	4b12      	ldr	r3, [pc, #72]	; (80039a8 <HAL_FLASHEx_Erase+0xd4>)
 8003960:	691b      	ldr	r3, [r3, #16]
 8003962:	4a11      	ldr	r2, [pc, #68]	; (80039a8 <HAL_FLASHEx_Erase+0xd4>)
 8003964:	f023 0302 	bic.w	r3, r3, #2
 8003968:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 800396a:	7bfb      	ldrb	r3, [r7, #15]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d003      	beq.n	8003978 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	68ba      	ldr	r2, [r7, #8]
 8003974:	601a      	str	r2, [r3, #0]
            break;
 8003976:	e00c      	b.n	8003992 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8003978:	68bb      	ldr	r3, [r7, #8]
 800397a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800397e:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	68db      	ldr	r3, [r3, #12]
 8003984:	029a      	lsls	r2, r3, #10
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 800398c:	68ba      	ldr	r2, [r7, #8]
 800398e:	429a      	cmp	r2, r3
 8003990:	d3dc      	bcc.n	800394c <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003992:	4b04      	ldr	r3, [pc, #16]	; (80039a4 <HAL_FLASHEx_Erase+0xd0>)
 8003994:	2200      	movs	r2, #0
 8003996:	761a      	strb	r2, [r3, #24]

  return status;
 8003998:	7bfb      	ldrb	r3, [r7, #15]
}
 800399a:	4618      	mov	r0, r3
 800399c:	3710      	adds	r7, #16
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}
 80039a2:	bf00      	nop
 80039a4:	20000478 	.word	0x20000478
 80039a8:	40022000 	.word	0x40022000

080039ac <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80039ac:	b480      	push	{r7}
 80039ae:	b083      	sub	sp, #12
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80039b4:	4b09      	ldr	r3, [pc, #36]	; (80039dc <FLASH_MassErase+0x30>)
 80039b6:	2200      	movs	r2, #0
 80039b8:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 80039ba:	4b09      	ldr	r3, [pc, #36]	; (80039e0 <FLASH_MassErase+0x34>)
 80039bc:	691b      	ldr	r3, [r3, #16]
 80039be:	4a08      	ldr	r2, [pc, #32]	; (80039e0 <FLASH_MassErase+0x34>)
 80039c0:	f043 0304 	orr.w	r3, r3, #4
 80039c4:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80039c6:	4b06      	ldr	r3, [pc, #24]	; (80039e0 <FLASH_MassErase+0x34>)
 80039c8:	691b      	ldr	r3, [r3, #16]
 80039ca:	4a05      	ldr	r2, [pc, #20]	; (80039e0 <FLASH_MassErase+0x34>)
 80039cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80039d0:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80039d2:	bf00      	nop
 80039d4:	370c      	adds	r7, #12
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bc80      	pop	{r7}
 80039da:	4770      	bx	lr
 80039dc:	20000478 	.word	0x20000478
 80039e0:	40022000 	.word	0x40022000

080039e4 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b083      	sub	sp, #12
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80039ec:	4b0b      	ldr	r3, [pc, #44]	; (8003a1c <FLASH_PageErase+0x38>)
 80039ee:	2200      	movs	r2, #0
 80039f0:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 80039f2:	4b0b      	ldr	r3, [pc, #44]	; (8003a20 <FLASH_PageErase+0x3c>)
 80039f4:	691b      	ldr	r3, [r3, #16]
 80039f6:	4a0a      	ldr	r2, [pc, #40]	; (8003a20 <FLASH_PageErase+0x3c>)
 80039f8:	f043 0302 	orr.w	r3, r3, #2
 80039fc:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 80039fe:	4a08      	ldr	r2, [pc, #32]	; (8003a20 <FLASH_PageErase+0x3c>)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003a04:	4b06      	ldr	r3, [pc, #24]	; (8003a20 <FLASH_PageErase+0x3c>)
 8003a06:	691b      	ldr	r3, [r3, #16]
 8003a08:	4a05      	ldr	r2, [pc, #20]	; (8003a20 <FLASH_PageErase+0x3c>)
 8003a0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a0e:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8003a10:	bf00      	nop
 8003a12:	370c      	adds	r7, #12
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bc80      	pop	{r7}
 8003a18:	4770      	bx	lr
 8003a1a:	bf00      	nop
 8003a1c:	20000478 	.word	0x20000478
 8003a20:	40022000 	.word	0x40022000

08003a24 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b08b      	sub	sp, #44	; 0x2c
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
 8003a2c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003a32:	2300      	movs	r3, #0
 8003a34:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a36:	e169      	b.n	8003d0c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003a38:	2201      	movs	r2, #1
 8003a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a40:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	69fa      	ldr	r2, [r7, #28]
 8003a48:	4013      	ands	r3, r2
 8003a4a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003a4c:	69ba      	ldr	r2, [r7, #24]
 8003a4e:	69fb      	ldr	r3, [r7, #28]
 8003a50:	429a      	cmp	r2, r3
 8003a52:	f040 8158 	bne.w	8003d06 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	685b      	ldr	r3, [r3, #4]
 8003a5a:	4a9a      	ldr	r2, [pc, #616]	; (8003cc4 <HAL_GPIO_Init+0x2a0>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d05e      	beq.n	8003b1e <HAL_GPIO_Init+0xfa>
 8003a60:	4a98      	ldr	r2, [pc, #608]	; (8003cc4 <HAL_GPIO_Init+0x2a0>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d875      	bhi.n	8003b52 <HAL_GPIO_Init+0x12e>
 8003a66:	4a98      	ldr	r2, [pc, #608]	; (8003cc8 <HAL_GPIO_Init+0x2a4>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d058      	beq.n	8003b1e <HAL_GPIO_Init+0xfa>
 8003a6c:	4a96      	ldr	r2, [pc, #600]	; (8003cc8 <HAL_GPIO_Init+0x2a4>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d86f      	bhi.n	8003b52 <HAL_GPIO_Init+0x12e>
 8003a72:	4a96      	ldr	r2, [pc, #600]	; (8003ccc <HAL_GPIO_Init+0x2a8>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d052      	beq.n	8003b1e <HAL_GPIO_Init+0xfa>
 8003a78:	4a94      	ldr	r2, [pc, #592]	; (8003ccc <HAL_GPIO_Init+0x2a8>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d869      	bhi.n	8003b52 <HAL_GPIO_Init+0x12e>
 8003a7e:	4a94      	ldr	r2, [pc, #592]	; (8003cd0 <HAL_GPIO_Init+0x2ac>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d04c      	beq.n	8003b1e <HAL_GPIO_Init+0xfa>
 8003a84:	4a92      	ldr	r2, [pc, #584]	; (8003cd0 <HAL_GPIO_Init+0x2ac>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d863      	bhi.n	8003b52 <HAL_GPIO_Init+0x12e>
 8003a8a:	4a92      	ldr	r2, [pc, #584]	; (8003cd4 <HAL_GPIO_Init+0x2b0>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d046      	beq.n	8003b1e <HAL_GPIO_Init+0xfa>
 8003a90:	4a90      	ldr	r2, [pc, #576]	; (8003cd4 <HAL_GPIO_Init+0x2b0>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d85d      	bhi.n	8003b52 <HAL_GPIO_Init+0x12e>
 8003a96:	2b12      	cmp	r3, #18
 8003a98:	d82a      	bhi.n	8003af0 <HAL_GPIO_Init+0xcc>
 8003a9a:	2b12      	cmp	r3, #18
 8003a9c:	d859      	bhi.n	8003b52 <HAL_GPIO_Init+0x12e>
 8003a9e:	a201      	add	r2, pc, #4	; (adr r2, 8003aa4 <HAL_GPIO_Init+0x80>)
 8003aa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003aa4:	08003b1f 	.word	0x08003b1f
 8003aa8:	08003af9 	.word	0x08003af9
 8003aac:	08003b0b 	.word	0x08003b0b
 8003ab0:	08003b4d 	.word	0x08003b4d
 8003ab4:	08003b53 	.word	0x08003b53
 8003ab8:	08003b53 	.word	0x08003b53
 8003abc:	08003b53 	.word	0x08003b53
 8003ac0:	08003b53 	.word	0x08003b53
 8003ac4:	08003b53 	.word	0x08003b53
 8003ac8:	08003b53 	.word	0x08003b53
 8003acc:	08003b53 	.word	0x08003b53
 8003ad0:	08003b53 	.word	0x08003b53
 8003ad4:	08003b53 	.word	0x08003b53
 8003ad8:	08003b53 	.word	0x08003b53
 8003adc:	08003b53 	.word	0x08003b53
 8003ae0:	08003b53 	.word	0x08003b53
 8003ae4:	08003b53 	.word	0x08003b53
 8003ae8:	08003b01 	.word	0x08003b01
 8003aec:	08003b15 	.word	0x08003b15
 8003af0:	4a79      	ldr	r2, [pc, #484]	; (8003cd8 <HAL_GPIO_Init+0x2b4>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d013      	beq.n	8003b1e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003af6:	e02c      	b.n	8003b52 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	68db      	ldr	r3, [r3, #12]
 8003afc:	623b      	str	r3, [r7, #32]
          break;
 8003afe:	e029      	b.n	8003b54 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	68db      	ldr	r3, [r3, #12]
 8003b04:	3304      	adds	r3, #4
 8003b06:	623b      	str	r3, [r7, #32]
          break;
 8003b08:	e024      	b.n	8003b54 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	68db      	ldr	r3, [r3, #12]
 8003b0e:	3308      	adds	r3, #8
 8003b10:	623b      	str	r3, [r7, #32]
          break;
 8003b12:	e01f      	b.n	8003b54 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	68db      	ldr	r3, [r3, #12]
 8003b18:	330c      	adds	r3, #12
 8003b1a:	623b      	str	r3, [r7, #32]
          break;
 8003b1c:	e01a      	b.n	8003b54 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	689b      	ldr	r3, [r3, #8]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d102      	bne.n	8003b2c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003b26:	2304      	movs	r3, #4
 8003b28:	623b      	str	r3, [r7, #32]
          break;
 8003b2a:	e013      	b.n	8003b54 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	689b      	ldr	r3, [r3, #8]
 8003b30:	2b01      	cmp	r3, #1
 8003b32:	d105      	bne.n	8003b40 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003b34:	2308      	movs	r3, #8
 8003b36:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	69fa      	ldr	r2, [r7, #28]
 8003b3c:	611a      	str	r2, [r3, #16]
          break;
 8003b3e:	e009      	b.n	8003b54 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003b40:	2308      	movs	r3, #8
 8003b42:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	69fa      	ldr	r2, [r7, #28]
 8003b48:	615a      	str	r2, [r3, #20]
          break;
 8003b4a:	e003      	b.n	8003b54 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	623b      	str	r3, [r7, #32]
          break;
 8003b50:	e000      	b.n	8003b54 <HAL_GPIO_Init+0x130>
          break;
 8003b52:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003b54:	69bb      	ldr	r3, [r7, #24]
 8003b56:	2bff      	cmp	r3, #255	; 0xff
 8003b58:	d801      	bhi.n	8003b5e <HAL_GPIO_Init+0x13a>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	e001      	b.n	8003b62 <HAL_GPIO_Init+0x13e>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	3304      	adds	r3, #4
 8003b62:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003b64:	69bb      	ldr	r3, [r7, #24]
 8003b66:	2bff      	cmp	r3, #255	; 0xff
 8003b68:	d802      	bhi.n	8003b70 <HAL_GPIO_Init+0x14c>
 8003b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b6c:	009b      	lsls	r3, r3, #2
 8003b6e:	e002      	b.n	8003b76 <HAL_GPIO_Init+0x152>
 8003b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b72:	3b08      	subs	r3, #8
 8003b74:	009b      	lsls	r3, r3, #2
 8003b76:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	681a      	ldr	r2, [r3, #0]
 8003b7c:	210f      	movs	r1, #15
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	fa01 f303 	lsl.w	r3, r1, r3
 8003b84:	43db      	mvns	r3, r3
 8003b86:	401a      	ands	r2, r3
 8003b88:	6a39      	ldr	r1, [r7, #32]
 8003b8a:	693b      	ldr	r3, [r7, #16]
 8003b8c:	fa01 f303 	lsl.w	r3, r1, r3
 8003b90:	431a      	orrs	r2, r3
 8003b92:	697b      	ldr	r3, [r7, #20]
 8003b94:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	f000 80b1 	beq.w	8003d06 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003ba4:	4b4d      	ldr	r3, [pc, #308]	; (8003cdc <HAL_GPIO_Init+0x2b8>)
 8003ba6:	699b      	ldr	r3, [r3, #24]
 8003ba8:	4a4c      	ldr	r2, [pc, #304]	; (8003cdc <HAL_GPIO_Init+0x2b8>)
 8003baa:	f043 0301 	orr.w	r3, r3, #1
 8003bae:	6193      	str	r3, [r2, #24]
 8003bb0:	4b4a      	ldr	r3, [pc, #296]	; (8003cdc <HAL_GPIO_Init+0x2b8>)
 8003bb2:	699b      	ldr	r3, [r3, #24]
 8003bb4:	f003 0301 	and.w	r3, r3, #1
 8003bb8:	60bb      	str	r3, [r7, #8]
 8003bba:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003bbc:	4a48      	ldr	r2, [pc, #288]	; (8003ce0 <HAL_GPIO_Init+0x2bc>)
 8003bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bc0:	089b      	lsrs	r3, r3, #2
 8003bc2:	3302      	adds	r3, #2
 8003bc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bc8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bcc:	f003 0303 	and.w	r3, r3, #3
 8003bd0:	009b      	lsls	r3, r3, #2
 8003bd2:	220f      	movs	r2, #15
 8003bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd8:	43db      	mvns	r3, r3
 8003bda:	68fa      	ldr	r2, [r7, #12]
 8003bdc:	4013      	ands	r3, r2
 8003bde:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	4a40      	ldr	r2, [pc, #256]	; (8003ce4 <HAL_GPIO_Init+0x2c0>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d013      	beq.n	8003c10 <HAL_GPIO_Init+0x1ec>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	4a3f      	ldr	r2, [pc, #252]	; (8003ce8 <HAL_GPIO_Init+0x2c4>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d00d      	beq.n	8003c0c <HAL_GPIO_Init+0x1e8>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	4a3e      	ldr	r2, [pc, #248]	; (8003cec <HAL_GPIO_Init+0x2c8>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d007      	beq.n	8003c08 <HAL_GPIO_Init+0x1e4>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	4a3d      	ldr	r2, [pc, #244]	; (8003cf0 <HAL_GPIO_Init+0x2cc>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d101      	bne.n	8003c04 <HAL_GPIO_Init+0x1e0>
 8003c00:	2303      	movs	r3, #3
 8003c02:	e006      	b.n	8003c12 <HAL_GPIO_Init+0x1ee>
 8003c04:	2304      	movs	r3, #4
 8003c06:	e004      	b.n	8003c12 <HAL_GPIO_Init+0x1ee>
 8003c08:	2302      	movs	r3, #2
 8003c0a:	e002      	b.n	8003c12 <HAL_GPIO_Init+0x1ee>
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	e000      	b.n	8003c12 <HAL_GPIO_Init+0x1ee>
 8003c10:	2300      	movs	r3, #0
 8003c12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c14:	f002 0203 	and.w	r2, r2, #3
 8003c18:	0092      	lsls	r2, r2, #2
 8003c1a:	4093      	lsls	r3, r2
 8003c1c:	68fa      	ldr	r2, [r7, #12]
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003c22:	492f      	ldr	r1, [pc, #188]	; (8003ce0 <HAL_GPIO_Init+0x2bc>)
 8003c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c26:	089b      	lsrs	r3, r3, #2
 8003c28:	3302      	adds	r3, #2
 8003c2a:	68fa      	ldr	r2, [r7, #12]
 8003c2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d006      	beq.n	8003c4a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003c3c:	4b2d      	ldr	r3, [pc, #180]	; (8003cf4 <HAL_GPIO_Init+0x2d0>)
 8003c3e:	689a      	ldr	r2, [r3, #8]
 8003c40:	492c      	ldr	r1, [pc, #176]	; (8003cf4 <HAL_GPIO_Init+0x2d0>)
 8003c42:	69bb      	ldr	r3, [r7, #24]
 8003c44:	4313      	orrs	r3, r2
 8003c46:	608b      	str	r3, [r1, #8]
 8003c48:	e006      	b.n	8003c58 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003c4a:	4b2a      	ldr	r3, [pc, #168]	; (8003cf4 <HAL_GPIO_Init+0x2d0>)
 8003c4c:	689a      	ldr	r2, [r3, #8]
 8003c4e:	69bb      	ldr	r3, [r7, #24]
 8003c50:	43db      	mvns	r3, r3
 8003c52:	4928      	ldr	r1, [pc, #160]	; (8003cf4 <HAL_GPIO_Init+0x2d0>)
 8003c54:	4013      	ands	r3, r2
 8003c56:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d006      	beq.n	8003c72 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003c64:	4b23      	ldr	r3, [pc, #140]	; (8003cf4 <HAL_GPIO_Init+0x2d0>)
 8003c66:	68da      	ldr	r2, [r3, #12]
 8003c68:	4922      	ldr	r1, [pc, #136]	; (8003cf4 <HAL_GPIO_Init+0x2d0>)
 8003c6a:	69bb      	ldr	r3, [r7, #24]
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	60cb      	str	r3, [r1, #12]
 8003c70:	e006      	b.n	8003c80 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003c72:	4b20      	ldr	r3, [pc, #128]	; (8003cf4 <HAL_GPIO_Init+0x2d0>)
 8003c74:	68da      	ldr	r2, [r3, #12]
 8003c76:	69bb      	ldr	r3, [r7, #24]
 8003c78:	43db      	mvns	r3, r3
 8003c7a:	491e      	ldr	r1, [pc, #120]	; (8003cf4 <HAL_GPIO_Init+0x2d0>)
 8003c7c:	4013      	ands	r3, r2
 8003c7e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d006      	beq.n	8003c9a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003c8c:	4b19      	ldr	r3, [pc, #100]	; (8003cf4 <HAL_GPIO_Init+0x2d0>)
 8003c8e:	685a      	ldr	r2, [r3, #4]
 8003c90:	4918      	ldr	r1, [pc, #96]	; (8003cf4 <HAL_GPIO_Init+0x2d0>)
 8003c92:	69bb      	ldr	r3, [r7, #24]
 8003c94:	4313      	orrs	r3, r2
 8003c96:	604b      	str	r3, [r1, #4]
 8003c98:	e006      	b.n	8003ca8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003c9a:	4b16      	ldr	r3, [pc, #88]	; (8003cf4 <HAL_GPIO_Init+0x2d0>)
 8003c9c:	685a      	ldr	r2, [r3, #4]
 8003c9e:	69bb      	ldr	r3, [r7, #24]
 8003ca0:	43db      	mvns	r3, r3
 8003ca2:	4914      	ldr	r1, [pc, #80]	; (8003cf4 <HAL_GPIO_Init+0x2d0>)
 8003ca4:	4013      	ands	r3, r2
 8003ca6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d021      	beq.n	8003cf8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003cb4:	4b0f      	ldr	r3, [pc, #60]	; (8003cf4 <HAL_GPIO_Init+0x2d0>)
 8003cb6:	681a      	ldr	r2, [r3, #0]
 8003cb8:	490e      	ldr	r1, [pc, #56]	; (8003cf4 <HAL_GPIO_Init+0x2d0>)
 8003cba:	69bb      	ldr	r3, [r7, #24]
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	600b      	str	r3, [r1, #0]
 8003cc0:	e021      	b.n	8003d06 <HAL_GPIO_Init+0x2e2>
 8003cc2:	bf00      	nop
 8003cc4:	10320000 	.word	0x10320000
 8003cc8:	10310000 	.word	0x10310000
 8003ccc:	10220000 	.word	0x10220000
 8003cd0:	10210000 	.word	0x10210000
 8003cd4:	10120000 	.word	0x10120000
 8003cd8:	10110000 	.word	0x10110000
 8003cdc:	40021000 	.word	0x40021000
 8003ce0:	40010000 	.word	0x40010000
 8003ce4:	40010800 	.word	0x40010800
 8003ce8:	40010c00 	.word	0x40010c00
 8003cec:	40011000 	.word	0x40011000
 8003cf0:	40011400 	.word	0x40011400
 8003cf4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003cf8:	4b0b      	ldr	r3, [pc, #44]	; (8003d28 <HAL_GPIO_Init+0x304>)
 8003cfa:	681a      	ldr	r2, [r3, #0]
 8003cfc:	69bb      	ldr	r3, [r7, #24]
 8003cfe:	43db      	mvns	r3, r3
 8003d00:	4909      	ldr	r1, [pc, #36]	; (8003d28 <HAL_GPIO_Init+0x304>)
 8003d02:	4013      	ands	r3, r2
 8003d04:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d08:	3301      	adds	r3, #1
 8003d0a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	681a      	ldr	r2, [r3, #0]
 8003d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d12:	fa22 f303 	lsr.w	r3, r2, r3
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	f47f ae8e 	bne.w	8003a38 <HAL_GPIO_Init+0x14>
  }
}
 8003d1c:	bf00      	nop
 8003d1e:	bf00      	nop
 8003d20:	372c      	adds	r7, #44	; 0x2c
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bc80      	pop	{r7}
 8003d26:	4770      	bx	lr
 8003d28:	40010400 	.word	0x40010400

08003d2c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b089      	sub	sp, #36	; 0x24
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
 8003d34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003d36:	2300      	movs	r3, #0
 8003d38:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 8003d3a:	e09a      	b.n	8003e72 <HAL_GPIO_DeInit+0x146>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	69fb      	ldr	r3, [r7, #28]
 8003d40:	fa02 f303 	lsl.w	r3, r2, r3
 8003d44:	683a      	ldr	r2, [r7, #0]
 8003d46:	4013      	ands	r3, r2
 8003d48:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 8003d4a:	69bb      	ldr	r3, [r7, #24]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	f000 808d 	beq.w	8003e6c <HAL_GPIO_DeInit+0x140>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 8003d52:	4a4e      	ldr	r2, [pc, #312]	; (8003e8c <HAL_GPIO_DeInit+0x160>)
 8003d54:	69fb      	ldr	r3, [r7, #28]
 8003d56:	089b      	lsrs	r3, r3, #2
 8003d58:	3302      	adds	r3, #2
 8003d5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d5e:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 8003d60:	69fb      	ldr	r3, [r7, #28]
 8003d62:	f003 0303 	and.w	r3, r3, #3
 8003d66:	009b      	lsls	r3, r3, #2
 8003d68:	220f      	movs	r2, #15
 8003d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d6e:	697a      	ldr	r2, [r7, #20]
 8003d70:	4013      	ands	r3, r2
 8003d72:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	4a46      	ldr	r2, [pc, #280]	; (8003e90 <HAL_GPIO_DeInit+0x164>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d013      	beq.n	8003da4 <HAL_GPIO_DeInit+0x78>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	4a45      	ldr	r2, [pc, #276]	; (8003e94 <HAL_GPIO_DeInit+0x168>)
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d00d      	beq.n	8003da0 <HAL_GPIO_DeInit+0x74>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	4a44      	ldr	r2, [pc, #272]	; (8003e98 <HAL_GPIO_DeInit+0x16c>)
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d007      	beq.n	8003d9c <HAL_GPIO_DeInit+0x70>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	4a43      	ldr	r2, [pc, #268]	; (8003e9c <HAL_GPIO_DeInit+0x170>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d101      	bne.n	8003d98 <HAL_GPIO_DeInit+0x6c>
 8003d94:	2303      	movs	r3, #3
 8003d96:	e006      	b.n	8003da6 <HAL_GPIO_DeInit+0x7a>
 8003d98:	2304      	movs	r3, #4
 8003d9a:	e004      	b.n	8003da6 <HAL_GPIO_DeInit+0x7a>
 8003d9c:	2302      	movs	r3, #2
 8003d9e:	e002      	b.n	8003da6 <HAL_GPIO_DeInit+0x7a>
 8003da0:	2301      	movs	r3, #1
 8003da2:	e000      	b.n	8003da6 <HAL_GPIO_DeInit+0x7a>
 8003da4:	2300      	movs	r3, #0
 8003da6:	69fa      	ldr	r2, [r7, #28]
 8003da8:	f002 0203 	and.w	r2, r2, #3
 8003dac:	0092      	lsls	r2, r2, #2
 8003dae:	4093      	lsls	r3, r2
 8003db0:	697a      	ldr	r2, [r7, #20]
 8003db2:	429a      	cmp	r2, r3
 8003db4:	d132      	bne.n	8003e1c <HAL_GPIO_DeInit+0xf0>
      {
        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8003db6:	4b3a      	ldr	r3, [pc, #232]	; (8003ea0 <HAL_GPIO_DeInit+0x174>)
 8003db8:	681a      	ldr	r2, [r3, #0]
 8003dba:	69bb      	ldr	r3, [r7, #24]
 8003dbc:	43db      	mvns	r3, r3
 8003dbe:	4938      	ldr	r1, [pc, #224]	; (8003ea0 <HAL_GPIO_DeInit+0x174>)
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 8003dc4:	4b36      	ldr	r3, [pc, #216]	; (8003ea0 <HAL_GPIO_DeInit+0x174>)
 8003dc6:	685a      	ldr	r2, [r3, #4]
 8003dc8:	69bb      	ldr	r3, [r7, #24]
 8003dca:	43db      	mvns	r3, r3
 8003dcc:	4934      	ldr	r1, [pc, #208]	; (8003ea0 <HAL_GPIO_DeInit+0x174>)
 8003dce:	4013      	ands	r3, r2
 8003dd0:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 8003dd2:	4b33      	ldr	r3, [pc, #204]	; (8003ea0 <HAL_GPIO_DeInit+0x174>)
 8003dd4:	68da      	ldr	r2, [r3, #12]
 8003dd6:	69bb      	ldr	r3, [r7, #24]
 8003dd8:	43db      	mvns	r3, r3
 8003dda:	4931      	ldr	r1, [pc, #196]	; (8003ea0 <HAL_GPIO_DeInit+0x174>)
 8003ddc:	4013      	ands	r3, r2
 8003dde:	60cb      	str	r3, [r1, #12]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 8003de0:	4b2f      	ldr	r3, [pc, #188]	; (8003ea0 <HAL_GPIO_DeInit+0x174>)
 8003de2:	689a      	ldr	r2, [r3, #8]
 8003de4:	69bb      	ldr	r3, [r7, #24]
 8003de6:	43db      	mvns	r3, r3
 8003de8:	492d      	ldr	r1, [pc, #180]	; (8003ea0 <HAL_GPIO_DeInit+0x174>)
 8003dea:	4013      	ands	r3, r2
 8003dec:	608b      	str	r3, [r1, #8]
        
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8003dee:	69fb      	ldr	r3, [r7, #28]
 8003df0:	f003 0303 	and.w	r3, r3, #3
 8003df4:	009b      	lsls	r3, r3, #2
 8003df6:	220f      	movs	r2, #15
 8003df8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dfc:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 8003dfe:	4a23      	ldr	r2, [pc, #140]	; (8003e8c <HAL_GPIO_DeInit+0x160>)
 8003e00:	69fb      	ldr	r3, [r7, #28]
 8003e02:	089b      	lsrs	r3, r3, #2
 8003e04:	3302      	adds	r3, #2
 8003e06:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003e0a:	697b      	ldr	r3, [r7, #20]
 8003e0c:	43da      	mvns	r2, r3
 8003e0e:	481f      	ldr	r0, [pc, #124]	; (8003e8c <HAL_GPIO_DeInit+0x160>)
 8003e10:	69fb      	ldr	r3, [r7, #28]
 8003e12:	089b      	lsrs	r3, r3, #2
 8003e14:	400a      	ands	r2, r1
 8003e16:	3302      	adds	r3, #2
 8003e18:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003e1c:	69bb      	ldr	r3, [r7, #24]
 8003e1e:	2bff      	cmp	r3, #255	; 0xff
 8003e20:	d801      	bhi.n	8003e26 <HAL_GPIO_DeInit+0xfa>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	e001      	b.n	8003e2a <HAL_GPIO_DeInit+0xfe>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	3304      	adds	r3, #4
 8003e2a:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003e2c:	69bb      	ldr	r3, [r7, #24]
 8003e2e:	2bff      	cmp	r3, #255	; 0xff
 8003e30:	d802      	bhi.n	8003e38 <HAL_GPIO_DeInit+0x10c>
 8003e32:	69fb      	ldr	r3, [r7, #28]
 8003e34:	009b      	lsls	r3, r3, #2
 8003e36:	e002      	b.n	8003e3e <HAL_GPIO_DeInit+0x112>
 8003e38:	69fb      	ldr	r3, [r7, #28]
 8003e3a:	3b08      	subs	r3, #8
 8003e3c:	009b      	lsls	r3, r3, #2
 8003e3e:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 8003e40:	693b      	ldr	r3, [r7, #16]
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	210f      	movs	r1, #15
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	fa01 f303 	lsl.w	r3, r1, r3
 8003e4c:	43db      	mvns	r3, r3
 8003e4e:	401a      	ands	r2, r3
 8003e50:	2104      	movs	r1, #4
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	fa01 f303 	lsl.w	r3, r1, r3
 8003e58:	431a      	orrs	r2, r3
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	68da      	ldr	r2, [r3, #12]
 8003e62:	69bb      	ldr	r3, [r7, #24]
 8003e64:	43db      	mvns	r3, r3
 8003e66:	401a      	ands	r2, r3
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	60da      	str	r2, [r3, #12]
    }

    position++;
 8003e6c:	69fb      	ldr	r3, [r7, #28]
 8003e6e:	3301      	adds	r3, #1
 8003e70:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 8003e72:	683a      	ldr	r2, [r7, #0]
 8003e74:	69fb      	ldr	r3, [r7, #28]
 8003e76:	fa22 f303 	lsr.w	r3, r2, r3
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	f47f af5e 	bne.w	8003d3c <HAL_GPIO_DeInit+0x10>
  }
}
 8003e80:	bf00      	nop
 8003e82:	bf00      	nop
 8003e84:	3724      	adds	r7, #36	; 0x24
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bc80      	pop	{r7}
 8003e8a:	4770      	bx	lr
 8003e8c:	40010000 	.word	0x40010000
 8003e90:	40010800 	.word	0x40010800
 8003e94:	40010c00 	.word	0x40010c00
 8003e98:	40011000 	.word	0x40011000
 8003e9c:	40011400 	.word	0x40011400
 8003ea0:	40010400 	.word	0x40010400

08003ea4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	b085      	sub	sp, #20
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
 8003eac:	460b      	mov	r3, r1
 8003eae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	689a      	ldr	r2, [r3, #8]
 8003eb4:	887b      	ldrh	r3, [r7, #2]
 8003eb6:	4013      	ands	r3, r2
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d002      	beq.n	8003ec2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	73fb      	strb	r3, [r7, #15]
 8003ec0:	e001      	b.n	8003ec6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003ec6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	3714      	adds	r7, #20
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bc80      	pop	{r7}
 8003ed0:	4770      	bx	lr

08003ed2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ed2:	b480      	push	{r7}
 8003ed4:	b083      	sub	sp, #12
 8003ed6:	af00      	add	r7, sp, #0
 8003ed8:	6078      	str	r0, [r7, #4]
 8003eda:	460b      	mov	r3, r1
 8003edc:	807b      	strh	r3, [r7, #2]
 8003ede:	4613      	mov	r3, r2
 8003ee0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003ee2:	787b      	ldrb	r3, [r7, #1]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d003      	beq.n	8003ef0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ee8:	887a      	ldrh	r2, [r7, #2]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003eee:	e003      	b.n	8003ef8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003ef0:	887b      	ldrh	r3, [r7, #2]
 8003ef2:	041a      	lsls	r2, r3, #16
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	611a      	str	r2, [r3, #16]
}
 8003ef8:	bf00      	nop
 8003efa:	370c      	adds	r7, #12
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bc80      	pop	{r7}
 8003f00:	4770      	bx	lr

08003f02 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003f02:	b480      	push	{r7}
 8003f04:	b085      	sub	sp, #20
 8003f06:	af00      	add	r7, sp, #0
 8003f08:	6078      	str	r0, [r7, #4]
 8003f0a:	460b      	mov	r3, r1
 8003f0c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	68db      	ldr	r3, [r3, #12]
 8003f12:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003f14:	887a      	ldrh	r2, [r7, #2]
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	4013      	ands	r3, r2
 8003f1a:	041a      	lsls	r2, r3, #16
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	43d9      	mvns	r1, r3
 8003f20:	887b      	ldrh	r3, [r7, #2]
 8003f22:	400b      	ands	r3, r1
 8003f24:	431a      	orrs	r2, r3
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	611a      	str	r2, [r3, #16]
}
 8003f2a:	bf00      	nop
 8003f2c:	3714      	adds	r7, #20
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bc80      	pop	{r7}
 8003f32:	4770      	bx	lr

08003f34 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b084      	sub	sp, #16
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d101      	bne.n	8003f46 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003f42:	2301      	movs	r3, #1
 8003f44:	e12b      	b.n	800419e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f4c:	b2db      	uxtb	r3, r3
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d106      	bne.n	8003f60 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2200      	movs	r2, #0
 8003f56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003f5a:	6878      	ldr	r0, [r7, #4]
 8003f5c:	f7fe fc26 	bl	80027ac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2224      	movs	r2, #36	; 0x24
 8003f64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	681a      	ldr	r2, [r3, #0]
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f022 0201 	bic.w	r2, r2, #1
 8003f76:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	681a      	ldr	r2, [r3, #0]
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003f86:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	681a      	ldr	r2, [r3, #0]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003f96:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003f98:	f000 feb0 	bl	8004cfc <HAL_RCC_GetPCLK1Freq>
 8003f9c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	4a81      	ldr	r2, [pc, #516]	; (80041a8 <HAL_I2C_Init+0x274>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d807      	bhi.n	8003fb8 <HAL_I2C_Init+0x84>
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	4a80      	ldr	r2, [pc, #512]	; (80041ac <HAL_I2C_Init+0x278>)
 8003fac:	4293      	cmp	r3, r2
 8003fae:	bf94      	ite	ls
 8003fb0:	2301      	movls	r3, #1
 8003fb2:	2300      	movhi	r3, #0
 8003fb4:	b2db      	uxtb	r3, r3
 8003fb6:	e006      	b.n	8003fc6 <HAL_I2C_Init+0x92>
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	4a7d      	ldr	r2, [pc, #500]	; (80041b0 <HAL_I2C_Init+0x27c>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	bf94      	ite	ls
 8003fc0:	2301      	movls	r3, #1
 8003fc2:	2300      	movhi	r3, #0
 8003fc4:	b2db      	uxtb	r3, r3
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d001      	beq.n	8003fce <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	e0e7      	b.n	800419e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	4a78      	ldr	r2, [pc, #480]	; (80041b4 <HAL_I2C_Init+0x280>)
 8003fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8003fd6:	0c9b      	lsrs	r3, r3, #18
 8003fd8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	68ba      	ldr	r2, [r7, #8]
 8003fea:	430a      	orrs	r2, r1
 8003fec:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	6a1b      	ldr	r3, [r3, #32]
 8003ff4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	4a6a      	ldr	r2, [pc, #424]	; (80041a8 <HAL_I2C_Init+0x274>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d802      	bhi.n	8004008 <HAL_I2C_Init+0xd4>
 8004002:	68bb      	ldr	r3, [r7, #8]
 8004004:	3301      	adds	r3, #1
 8004006:	e009      	b.n	800401c <HAL_I2C_Init+0xe8>
 8004008:	68bb      	ldr	r3, [r7, #8]
 800400a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800400e:	fb02 f303 	mul.w	r3, r2, r3
 8004012:	4a69      	ldr	r2, [pc, #420]	; (80041b8 <HAL_I2C_Init+0x284>)
 8004014:	fba2 2303 	umull	r2, r3, r2, r3
 8004018:	099b      	lsrs	r3, r3, #6
 800401a:	3301      	adds	r3, #1
 800401c:	687a      	ldr	r2, [r7, #4]
 800401e:	6812      	ldr	r2, [r2, #0]
 8004020:	430b      	orrs	r3, r1
 8004022:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	69db      	ldr	r3, [r3, #28]
 800402a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800402e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	495c      	ldr	r1, [pc, #368]	; (80041a8 <HAL_I2C_Init+0x274>)
 8004038:	428b      	cmp	r3, r1
 800403a:	d819      	bhi.n	8004070 <HAL_I2C_Init+0x13c>
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	1e59      	subs	r1, r3, #1
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	005b      	lsls	r3, r3, #1
 8004046:	fbb1 f3f3 	udiv	r3, r1, r3
 800404a:	1c59      	adds	r1, r3, #1
 800404c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004050:	400b      	ands	r3, r1
 8004052:	2b00      	cmp	r3, #0
 8004054:	d00a      	beq.n	800406c <HAL_I2C_Init+0x138>
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	1e59      	subs	r1, r3, #1
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	005b      	lsls	r3, r3, #1
 8004060:	fbb1 f3f3 	udiv	r3, r1, r3
 8004064:	3301      	adds	r3, #1
 8004066:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800406a:	e051      	b.n	8004110 <HAL_I2C_Init+0x1dc>
 800406c:	2304      	movs	r3, #4
 800406e:	e04f      	b.n	8004110 <HAL_I2C_Init+0x1dc>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	689b      	ldr	r3, [r3, #8]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d111      	bne.n	800409c <HAL_I2C_Init+0x168>
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	1e58      	subs	r0, r3, #1
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6859      	ldr	r1, [r3, #4]
 8004080:	460b      	mov	r3, r1
 8004082:	005b      	lsls	r3, r3, #1
 8004084:	440b      	add	r3, r1
 8004086:	fbb0 f3f3 	udiv	r3, r0, r3
 800408a:	3301      	adds	r3, #1
 800408c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004090:	2b00      	cmp	r3, #0
 8004092:	bf0c      	ite	eq
 8004094:	2301      	moveq	r3, #1
 8004096:	2300      	movne	r3, #0
 8004098:	b2db      	uxtb	r3, r3
 800409a:	e012      	b.n	80040c2 <HAL_I2C_Init+0x18e>
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	1e58      	subs	r0, r3, #1
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6859      	ldr	r1, [r3, #4]
 80040a4:	460b      	mov	r3, r1
 80040a6:	009b      	lsls	r3, r3, #2
 80040a8:	440b      	add	r3, r1
 80040aa:	0099      	lsls	r1, r3, #2
 80040ac:	440b      	add	r3, r1
 80040ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80040b2:	3301      	adds	r3, #1
 80040b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	bf0c      	ite	eq
 80040bc:	2301      	moveq	r3, #1
 80040be:	2300      	movne	r3, #0
 80040c0:	b2db      	uxtb	r3, r3
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d001      	beq.n	80040ca <HAL_I2C_Init+0x196>
 80040c6:	2301      	movs	r3, #1
 80040c8:	e022      	b.n	8004110 <HAL_I2C_Init+0x1dc>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	689b      	ldr	r3, [r3, #8]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d10e      	bne.n	80040f0 <HAL_I2C_Init+0x1bc>
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	1e58      	subs	r0, r3, #1
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6859      	ldr	r1, [r3, #4]
 80040da:	460b      	mov	r3, r1
 80040dc:	005b      	lsls	r3, r3, #1
 80040de:	440b      	add	r3, r1
 80040e0:	fbb0 f3f3 	udiv	r3, r0, r3
 80040e4:	3301      	adds	r3, #1
 80040e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80040ee:	e00f      	b.n	8004110 <HAL_I2C_Init+0x1dc>
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	1e58      	subs	r0, r3, #1
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6859      	ldr	r1, [r3, #4]
 80040f8:	460b      	mov	r3, r1
 80040fa:	009b      	lsls	r3, r3, #2
 80040fc:	440b      	add	r3, r1
 80040fe:	0099      	lsls	r1, r3, #2
 8004100:	440b      	add	r3, r1
 8004102:	fbb0 f3f3 	udiv	r3, r0, r3
 8004106:	3301      	adds	r3, #1
 8004108:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800410c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004110:	6879      	ldr	r1, [r7, #4]
 8004112:	6809      	ldr	r1, [r1, #0]
 8004114:	4313      	orrs	r3, r2
 8004116:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	69da      	ldr	r2, [r3, #28]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6a1b      	ldr	r3, [r3, #32]
 800412a:	431a      	orrs	r2, r3
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	430a      	orrs	r2, r1
 8004132:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	689b      	ldr	r3, [r3, #8]
 800413a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800413e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004142:	687a      	ldr	r2, [r7, #4]
 8004144:	6911      	ldr	r1, [r2, #16]
 8004146:	687a      	ldr	r2, [r7, #4]
 8004148:	68d2      	ldr	r2, [r2, #12]
 800414a:	4311      	orrs	r1, r2
 800414c:	687a      	ldr	r2, [r7, #4]
 800414e:	6812      	ldr	r2, [r2, #0]
 8004150:	430b      	orrs	r3, r1
 8004152:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	68db      	ldr	r3, [r3, #12]
 800415a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	695a      	ldr	r2, [r3, #20]
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	699b      	ldr	r3, [r3, #24]
 8004166:	431a      	orrs	r2, r3
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	430a      	orrs	r2, r1
 800416e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f042 0201 	orr.w	r2, r2, #1
 800417e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2200      	movs	r2, #0
 8004184:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2220      	movs	r2, #32
 800418a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2200      	movs	r2, #0
 8004192:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2200      	movs	r2, #0
 8004198:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800419c:	2300      	movs	r3, #0
}
 800419e:	4618      	mov	r0, r3
 80041a0:	3710      	adds	r7, #16
 80041a2:	46bd      	mov	sp, r7
 80041a4:	bd80      	pop	{r7, pc}
 80041a6:	bf00      	nop
 80041a8:	000186a0 	.word	0x000186a0
 80041ac:	001e847f 	.word	0x001e847f
 80041b0:	003d08ff 	.word	0x003d08ff
 80041b4:	431bde83 	.word	0x431bde83
 80041b8:	10624dd3 	.word	0x10624dd3

080041bc <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b082      	sub	sp, #8
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d101      	bne.n	80041ce <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80041ca:	2301      	movs	r3, #1
 80041cc:	e021      	b.n	8004212 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2224      	movs	r2, #36	; 0x24
 80041d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f022 0201 	bic.w	r2, r2, #1
 80041e4:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80041e6:	6878      	ldr	r0, [r7, #4]
 80041e8:	f7fe fb1e 	bl	8002828 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2200      	movs	r2, #0
 80041f0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2200      	movs	r2, #0
 80041f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2200      	movs	r2, #0
 80041fe:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2200      	movs	r2, #0
 8004204:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2200      	movs	r2, #0
 800420c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004210:	2300      	movs	r3, #0
}
 8004212:	4618      	mov	r0, r3
 8004214:	3708      	adds	r7, #8
 8004216:	46bd      	mov	sp, r7
 8004218:	bd80      	pop	{r7, pc}
	...

0800421c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b08a      	sub	sp, #40	; 0x28
 8004220:	af02      	add	r7, sp, #8
 8004222:	60f8      	str	r0, [r7, #12]
 8004224:	607a      	str	r2, [r7, #4]
 8004226:	603b      	str	r3, [r7, #0]
 8004228:	460b      	mov	r3, r1
 800422a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800422c:	f7ff f8be 	bl	80033ac <HAL_GetTick>
 8004230:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8004232:	2300      	movs	r3, #0
 8004234:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800423c:	b2db      	uxtb	r3, r3
 800423e:	2b20      	cmp	r3, #32
 8004240:	f040 8111 	bne.w	8004466 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004244:	69fb      	ldr	r3, [r7, #28]
 8004246:	9300      	str	r3, [sp, #0]
 8004248:	2319      	movs	r3, #25
 800424a:	2201      	movs	r2, #1
 800424c:	4988      	ldr	r1, [pc, #544]	; (8004470 <HAL_I2C_IsDeviceReady+0x254>)
 800424e:	68f8      	ldr	r0, [r7, #12]
 8004250:	f000 f912 	bl	8004478 <I2C_WaitOnFlagUntilTimeout>
 8004254:	4603      	mov	r3, r0
 8004256:	2b00      	cmp	r3, #0
 8004258:	d001      	beq.n	800425e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800425a:	2302      	movs	r3, #2
 800425c:	e104      	b.n	8004468 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004264:	2b01      	cmp	r3, #1
 8004266:	d101      	bne.n	800426c <HAL_I2C_IsDeviceReady+0x50>
 8004268:	2302      	movs	r3, #2
 800426a:	e0fd      	b.n	8004468 <HAL_I2C_IsDeviceReady+0x24c>
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	2201      	movs	r2, #1
 8004270:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f003 0301 	and.w	r3, r3, #1
 800427e:	2b01      	cmp	r3, #1
 8004280:	d007      	beq.n	8004292 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	681a      	ldr	r2, [r3, #0]
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f042 0201 	orr.w	r2, r2, #1
 8004290:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	681a      	ldr	r2, [r3, #0]
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80042a0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	2224      	movs	r2, #36	; 0x24
 80042a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	2200      	movs	r2, #0
 80042ae:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	4a70      	ldr	r2, [pc, #448]	; (8004474 <HAL_I2C_IsDeviceReady+0x258>)
 80042b4:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	681a      	ldr	r2, [r3, #0]
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80042c4:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80042c6:	69fb      	ldr	r3, [r7, #28]
 80042c8:	9300      	str	r3, [sp, #0]
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	2200      	movs	r2, #0
 80042ce:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80042d2:	68f8      	ldr	r0, [r7, #12]
 80042d4:	f000 f8d0 	bl	8004478 <I2C_WaitOnFlagUntilTimeout>
 80042d8:	4603      	mov	r3, r0
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d00d      	beq.n	80042fa <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80042ec:	d103      	bne.n	80042f6 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80042f4:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80042f6:	2303      	movs	r3, #3
 80042f8:	e0b6      	b.n	8004468 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80042fa:	897b      	ldrh	r3, [r7, #10]
 80042fc:	b2db      	uxtb	r3, r3
 80042fe:	461a      	mov	r2, r3
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004308:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800430a:	f7ff f84f 	bl	80033ac <HAL_GetTick>
 800430e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	695b      	ldr	r3, [r3, #20]
 8004316:	f003 0302 	and.w	r3, r3, #2
 800431a:	2b02      	cmp	r3, #2
 800431c:	bf0c      	ite	eq
 800431e:	2301      	moveq	r3, #1
 8004320:	2300      	movne	r3, #0
 8004322:	b2db      	uxtb	r3, r3
 8004324:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	695b      	ldr	r3, [r3, #20]
 800432c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004330:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004334:	bf0c      	ite	eq
 8004336:	2301      	moveq	r3, #1
 8004338:	2300      	movne	r3, #0
 800433a:	b2db      	uxtb	r3, r3
 800433c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800433e:	e025      	b.n	800438c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004340:	f7ff f834 	bl	80033ac <HAL_GetTick>
 8004344:	4602      	mov	r2, r0
 8004346:	69fb      	ldr	r3, [r7, #28]
 8004348:	1ad3      	subs	r3, r2, r3
 800434a:	683a      	ldr	r2, [r7, #0]
 800434c:	429a      	cmp	r2, r3
 800434e:	d302      	bcc.n	8004356 <HAL_I2C_IsDeviceReady+0x13a>
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d103      	bne.n	800435e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	22a0      	movs	r2, #160	; 0xa0
 800435a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	695b      	ldr	r3, [r3, #20]
 8004364:	f003 0302 	and.w	r3, r3, #2
 8004368:	2b02      	cmp	r3, #2
 800436a:	bf0c      	ite	eq
 800436c:	2301      	moveq	r3, #1
 800436e:	2300      	movne	r3, #0
 8004370:	b2db      	uxtb	r3, r3
 8004372:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	695b      	ldr	r3, [r3, #20]
 800437a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800437e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004382:	bf0c      	ite	eq
 8004384:	2301      	moveq	r3, #1
 8004386:	2300      	movne	r3, #0
 8004388:	b2db      	uxtb	r3, r3
 800438a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004392:	b2db      	uxtb	r3, r3
 8004394:	2ba0      	cmp	r3, #160	; 0xa0
 8004396:	d005      	beq.n	80043a4 <HAL_I2C_IsDeviceReady+0x188>
 8004398:	7dfb      	ldrb	r3, [r7, #23]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d102      	bne.n	80043a4 <HAL_I2C_IsDeviceReady+0x188>
 800439e:	7dbb      	ldrb	r3, [r7, #22]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d0cd      	beq.n	8004340 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2220      	movs	r2, #32
 80043a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	695b      	ldr	r3, [r3, #20]
 80043b2:	f003 0302 	and.w	r3, r3, #2
 80043b6:	2b02      	cmp	r3, #2
 80043b8:	d129      	bne.n	800440e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	681a      	ldr	r2, [r3, #0]
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043c8:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043ca:	2300      	movs	r3, #0
 80043cc:	613b      	str	r3, [r7, #16]
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	695b      	ldr	r3, [r3, #20]
 80043d4:	613b      	str	r3, [r7, #16]
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	699b      	ldr	r3, [r3, #24]
 80043dc:	613b      	str	r3, [r7, #16]
 80043de:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80043e0:	69fb      	ldr	r3, [r7, #28]
 80043e2:	9300      	str	r3, [sp, #0]
 80043e4:	2319      	movs	r3, #25
 80043e6:	2201      	movs	r2, #1
 80043e8:	4921      	ldr	r1, [pc, #132]	; (8004470 <HAL_I2C_IsDeviceReady+0x254>)
 80043ea:	68f8      	ldr	r0, [r7, #12]
 80043ec:	f000 f844 	bl	8004478 <I2C_WaitOnFlagUntilTimeout>
 80043f0:	4603      	mov	r3, r0
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d001      	beq.n	80043fa <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	e036      	b.n	8004468 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2220      	movs	r2, #32
 80043fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2200      	movs	r2, #0
 8004406:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800440a:	2300      	movs	r3, #0
 800440c:	e02c      	b.n	8004468 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	681a      	ldr	r2, [r3, #0]
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800441c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004426:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004428:	69fb      	ldr	r3, [r7, #28]
 800442a:	9300      	str	r3, [sp, #0]
 800442c:	2319      	movs	r3, #25
 800442e:	2201      	movs	r2, #1
 8004430:	490f      	ldr	r1, [pc, #60]	; (8004470 <HAL_I2C_IsDeviceReady+0x254>)
 8004432:	68f8      	ldr	r0, [r7, #12]
 8004434:	f000 f820 	bl	8004478 <I2C_WaitOnFlagUntilTimeout>
 8004438:	4603      	mov	r3, r0
 800443a:	2b00      	cmp	r3, #0
 800443c:	d001      	beq.n	8004442 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800443e:	2301      	movs	r3, #1
 8004440:	e012      	b.n	8004468 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004442:	69bb      	ldr	r3, [r7, #24]
 8004444:	3301      	adds	r3, #1
 8004446:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004448:	69ba      	ldr	r2, [r7, #24]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	429a      	cmp	r2, r3
 800444e:	f4ff af32 	bcc.w	80042b6 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	2220      	movs	r2, #32
 8004456:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	2200      	movs	r2, #0
 800445e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004462:	2301      	movs	r3, #1
 8004464:	e000      	b.n	8004468 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8004466:	2302      	movs	r3, #2
  }
}
 8004468:	4618      	mov	r0, r3
 800446a:	3720      	adds	r7, #32
 800446c:	46bd      	mov	sp, r7
 800446e:	bd80      	pop	{r7, pc}
 8004470:	00100002 	.word	0x00100002
 8004474:	ffff0000 	.word	0xffff0000

08004478 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b084      	sub	sp, #16
 800447c:	af00      	add	r7, sp, #0
 800447e:	60f8      	str	r0, [r7, #12]
 8004480:	60b9      	str	r1, [r7, #8]
 8004482:	603b      	str	r3, [r7, #0]
 8004484:	4613      	mov	r3, r2
 8004486:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004488:	e048      	b.n	800451c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004490:	d044      	beq.n	800451c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004492:	f7fe ff8b 	bl	80033ac <HAL_GetTick>
 8004496:	4602      	mov	r2, r0
 8004498:	69bb      	ldr	r3, [r7, #24]
 800449a:	1ad3      	subs	r3, r2, r3
 800449c:	683a      	ldr	r2, [r7, #0]
 800449e:	429a      	cmp	r2, r3
 80044a0:	d302      	bcc.n	80044a8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d139      	bne.n	800451c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80044a8:	68bb      	ldr	r3, [r7, #8]
 80044aa:	0c1b      	lsrs	r3, r3, #16
 80044ac:	b2db      	uxtb	r3, r3
 80044ae:	2b01      	cmp	r3, #1
 80044b0:	d10d      	bne.n	80044ce <I2C_WaitOnFlagUntilTimeout+0x56>
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	695b      	ldr	r3, [r3, #20]
 80044b8:	43da      	mvns	r2, r3
 80044ba:	68bb      	ldr	r3, [r7, #8]
 80044bc:	4013      	ands	r3, r2
 80044be:	b29b      	uxth	r3, r3
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	bf0c      	ite	eq
 80044c4:	2301      	moveq	r3, #1
 80044c6:	2300      	movne	r3, #0
 80044c8:	b2db      	uxtb	r3, r3
 80044ca:	461a      	mov	r2, r3
 80044cc:	e00c      	b.n	80044e8 <I2C_WaitOnFlagUntilTimeout+0x70>
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	699b      	ldr	r3, [r3, #24]
 80044d4:	43da      	mvns	r2, r3
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	4013      	ands	r3, r2
 80044da:	b29b      	uxth	r3, r3
 80044dc:	2b00      	cmp	r3, #0
 80044de:	bf0c      	ite	eq
 80044e0:	2301      	moveq	r3, #1
 80044e2:	2300      	movne	r3, #0
 80044e4:	b2db      	uxtb	r3, r3
 80044e6:	461a      	mov	r2, r3
 80044e8:	79fb      	ldrb	r3, [r7, #7]
 80044ea:	429a      	cmp	r2, r3
 80044ec:	d116      	bne.n	800451c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	2200      	movs	r2, #0
 80044f2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	2220      	movs	r2, #32
 80044f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	2200      	movs	r2, #0
 8004500:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004508:	f043 0220 	orr.w	r2, r3, #32
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	2200      	movs	r2, #0
 8004514:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004518:	2301      	movs	r3, #1
 800451a:	e023      	b.n	8004564 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800451c:	68bb      	ldr	r3, [r7, #8]
 800451e:	0c1b      	lsrs	r3, r3, #16
 8004520:	b2db      	uxtb	r3, r3
 8004522:	2b01      	cmp	r3, #1
 8004524:	d10d      	bne.n	8004542 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	695b      	ldr	r3, [r3, #20]
 800452c:	43da      	mvns	r2, r3
 800452e:	68bb      	ldr	r3, [r7, #8]
 8004530:	4013      	ands	r3, r2
 8004532:	b29b      	uxth	r3, r3
 8004534:	2b00      	cmp	r3, #0
 8004536:	bf0c      	ite	eq
 8004538:	2301      	moveq	r3, #1
 800453a:	2300      	movne	r3, #0
 800453c:	b2db      	uxtb	r3, r3
 800453e:	461a      	mov	r2, r3
 8004540:	e00c      	b.n	800455c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	699b      	ldr	r3, [r3, #24]
 8004548:	43da      	mvns	r2, r3
 800454a:	68bb      	ldr	r3, [r7, #8]
 800454c:	4013      	ands	r3, r2
 800454e:	b29b      	uxth	r3, r3
 8004550:	2b00      	cmp	r3, #0
 8004552:	bf0c      	ite	eq
 8004554:	2301      	moveq	r3, #1
 8004556:	2300      	movne	r3, #0
 8004558:	b2db      	uxtb	r3, r3
 800455a:	461a      	mov	r2, r3
 800455c:	79fb      	ldrb	r3, [r7, #7]
 800455e:	429a      	cmp	r2, r3
 8004560:	d093      	beq.n	800448a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004562:	2300      	movs	r3, #0
}
 8004564:	4618      	mov	r0, r3
 8004566:	3710      	adds	r7, #16
 8004568:	46bd      	mov	sp, r7
 800456a:	bd80      	pop	{r7, pc}

0800456c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b086      	sub	sp, #24
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d101      	bne.n	800457e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	e26c      	b.n	8004a58 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f003 0301 	and.w	r3, r3, #1
 8004586:	2b00      	cmp	r3, #0
 8004588:	f000 8087 	beq.w	800469a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800458c:	4b92      	ldr	r3, [pc, #584]	; (80047d8 <HAL_RCC_OscConfig+0x26c>)
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	f003 030c 	and.w	r3, r3, #12
 8004594:	2b04      	cmp	r3, #4
 8004596:	d00c      	beq.n	80045b2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004598:	4b8f      	ldr	r3, [pc, #572]	; (80047d8 <HAL_RCC_OscConfig+0x26c>)
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	f003 030c 	and.w	r3, r3, #12
 80045a0:	2b08      	cmp	r3, #8
 80045a2:	d112      	bne.n	80045ca <HAL_RCC_OscConfig+0x5e>
 80045a4:	4b8c      	ldr	r3, [pc, #560]	; (80047d8 <HAL_RCC_OscConfig+0x26c>)
 80045a6:	685b      	ldr	r3, [r3, #4]
 80045a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045b0:	d10b      	bne.n	80045ca <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045b2:	4b89      	ldr	r3, [pc, #548]	; (80047d8 <HAL_RCC_OscConfig+0x26c>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d06c      	beq.n	8004698 <HAL_RCC_OscConfig+0x12c>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d168      	bne.n	8004698 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80045c6:	2301      	movs	r3, #1
 80045c8:	e246      	b.n	8004a58 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045d2:	d106      	bne.n	80045e2 <HAL_RCC_OscConfig+0x76>
 80045d4:	4b80      	ldr	r3, [pc, #512]	; (80047d8 <HAL_RCC_OscConfig+0x26c>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4a7f      	ldr	r2, [pc, #508]	; (80047d8 <HAL_RCC_OscConfig+0x26c>)
 80045da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045de:	6013      	str	r3, [r2, #0]
 80045e0:	e02e      	b.n	8004640 <HAL_RCC_OscConfig+0xd4>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d10c      	bne.n	8004604 <HAL_RCC_OscConfig+0x98>
 80045ea:	4b7b      	ldr	r3, [pc, #492]	; (80047d8 <HAL_RCC_OscConfig+0x26c>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4a7a      	ldr	r2, [pc, #488]	; (80047d8 <HAL_RCC_OscConfig+0x26c>)
 80045f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045f4:	6013      	str	r3, [r2, #0]
 80045f6:	4b78      	ldr	r3, [pc, #480]	; (80047d8 <HAL_RCC_OscConfig+0x26c>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4a77      	ldr	r2, [pc, #476]	; (80047d8 <HAL_RCC_OscConfig+0x26c>)
 80045fc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004600:	6013      	str	r3, [r2, #0]
 8004602:	e01d      	b.n	8004640 <HAL_RCC_OscConfig+0xd4>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	685b      	ldr	r3, [r3, #4]
 8004608:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800460c:	d10c      	bne.n	8004628 <HAL_RCC_OscConfig+0xbc>
 800460e:	4b72      	ldr	r3, [pc, #456]	; (80047d8 <HAL_RCC_OscConfig+0x26c>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a71      	ldr	r2, [pc, #452]	; (80047d8 <HAL_RCC_OscConfig+0x26c>)
 8004614:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004618:	6013      	str	r3, [r2, #0]
 800461a:	4b6f      	ldr	r3, [pc, #444]	; (80047d8 <HAL_RCC_OscConfig+0x26c>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4a6e      	ldr	r2, [pc, #440]	; (80047d8 <HAL_RCC_OscConfig+0x26c>)
 8004620:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004624:	6013      	str	r3, [r2, #0]
 8004626:	e00b      	b.n	8004640 <HAL_RCC_OscConfig+0xd4>
 8004628:	4b6b      	ldr	r3, [pc, #428]	; (80047d8 <HAL_RCC_OscConfig+0x26c>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4a6a      	ldr	r2, [pc, #424]	; (80047d8 <HAL_RCC_OscConfig+0x26c>)
 800462e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004632:	6013      	str	r3, [r2, #0]
 8004634:	4b68      	ldr	r3, [pc, #416]	; (80047d8 <HAL_RCC_OscConfig+0x26c>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	4a67      	ldr	r2, [pc, #412]	; (80047d8 <HAL_RCC_OscConfig+0x26c>)
 800463a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800463e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d013      	beq.n	8004670 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004648:	f7fe feb0 	bl	80033ac <HAL_GetTick>
 800464c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800464e:	e008      	b.n	8004662 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004650:	f7fe feac 	bl	80033ac <HAL_GetTick>
 8004654:	4602      	mov	r2, r0
 8004656:	693b      	ldr	r3, [r7, #16]
 8004658:	1ad3      	subs	r3, r2, r3
 800465a:	2b64      	cmp	r3, #100	; 0x64
 800465c:	d901      	bls.n	8004662 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800465e:	2303      	movs	r3, #3
 8004660:	e1fa      	b.n	8004a58 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004662:	4b5d      	ldr	r3, [pc, #372]	; (80047d8 <HAL_RCC_OscConfig+0x26c>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800466a:	2b00      	cmp	r3, #0
 800466c:	d0f0      	beq.n	8004650 <HAL_RCC_OscConfig+0xe4>
 800466e:	e014      	b.n	800469a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004670:	f7fe fe9c 	bl	80033ac <HAL_GetTick>
 8004674:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004676:	e008      	b.n	800468a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004678:	f7fe fe98 	bl	80033ac <HAL_GetTick>
 800467c:	4602      	mov	r2, r0
 800467e:	693b      	ldr	r3, [r7, #16]
 8004680:	1ad3      	subs	r3, r2, r3
 8004682:	2b64      	cmp	r3, #100	; 0x64
 8004684:	d901      	bls.n	800468a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004686:	2303      	movs	r3, #3
 8004688:	e1e6      	b.n	8004a58 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800468a:	4b53      	ldr	r3, [pc, #332]	; (80047d8 <HAL_RCC_OscConfig+0x26c>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004692:	2b00      	cmp	r3, #0
 8004694:	d1f0      	bne.n	8004678 <HAL_RCC_OscConfig+0x10c>
 8004696:	e000      	b.n	800469a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004698:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f003 0302 	and.w	r3, r3, #2
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d063      	beq.n	800476e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80046a6:	4b4c      	ldr	r3, [pc, #304]	; (80047d8 <HAL_RCC_OscConfig+0x26c>)
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	f003 030c 	and.w	r3, r3, #12
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d00b      	beq.n	80046ca <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80046b2:	4b49      	ldr	r3, [pc, #292]	; (80047d8 <HAL_RCC_OscConfig+0x26c>)
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	f003 030c 	and.w	r3, r3, #12
 80046ba:	2b08      	cmp	r3, #8
 80046bc:	d11c      	bne.n	80046f8 <HAL_RCC_OscConfig+0x18c>
 80046be:	4b46      	ldr	r3, [pc, #280]	; (80047d8 <HAL_RCC_OscConfig+0x26c>)
 80046c0:	685b      	ldr	r3, [r3, #4]
 80046c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d116      	bne.n	80046f8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046ca:	4b43      	ldr	r3, [pc, #268]	; (80047d8 <HAL_RCC_OscConfig+0x26c>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f003 0302 	and.w	r3, r3, #2
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d005      	beq.n	80046e2 <HAL_RCC_OscConfig+0x176>
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	691b      	ldr	r3, [r3, #16]
 80046da:	2b01      	cmp	r3, #1
 80046dc:	d001      	beq.n	80046e2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	e1ba      	b.n	8004a58 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046e2:	4b3d      	ldr	r3, [pc, #244]	; (80047d8 <HAL_RCC_OscConfig+0x26c>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	695b      	ldr	r3, [r3, #20]
 80046ee:	00db      	lsls	r3, r3, #3
 80046f0:	4939      	ldr	r1, [pc, #228]	; (80047d8 <HAL_RCC_OscConfig+0x26c>)
 80046f2:	4313      	orrs	r3, r2
 80046f4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046f6:	e03a      	b.n	800476e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	691b      	ldr	r3, [r3, #16]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d020      	beq.n	8004742 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004700:	4b36      	ldr	r3, [pc, #216]	; (80047dc <HAL_RCC_OscConfig+0x270>)
 8004702:	2201      	movs	r2, #1
 8004704:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004706:	f7fe fe51 	bl	80033ac <HAL_GetTick>
 800470a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800470c:	e008      	b.n	8004720 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800470e:	f7fe fe4d 	bl	80033ac <HAL_GetTick>
 8004712:	4602      	mov	r2, r0
 8004714:	693b      	ldr	r3, [r7, #16]
 8004716:	1ad3      	subs	r3, r2, r3
 8004718:	2b02      	cmp	r3, #2
 800471a:	d901      	bls.n	8004720 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800471c:	2303      	movs	r3, #3
 800471e:	e19b      	b.n	8004a58 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004720:	4b2d      	ldr	r3, [pc, #180]	; (80047d8 <HAL_RCC_OscConfig+0x26c>)
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f003 0302 	and.w	r3, r3, #2
 8004728:	2b00      	cmp	r3, #0
 800472a:	d0f0      	beq.n	800470e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800472c:	4b2a      	ldr	r3, [pc, #168]	; (80047d8 <HAL_RCC_OscConfig+0x26c>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	695b      	ldr	r3, [r3, #20]
 8004738:	00db      	lsls	r3, r3, #3
 800473a:	4927      	ldr	r1, [pc, #156]	; (80047d8 <HAL_RCC_OscConfig+0x26c>)
 800473c:	4313      	orrs	r3, r2
 800473e:	600b      	str	r3, [r1, #0]
 8004740:	e015      	b.n	800476e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004742:	4b26      	ldr	r3, [pc, #152]	; (80047dc <HAL_RCC_OscConfig+0x270>)
 8004744:	2200      	movs	r2, #0
 8004746:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004748:	f7fe fe30 	bl	80033ac <HAL_GetTick>
 800474c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800474e:	e008      	b.n	8004762 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004750:	f7fe fe2c 	bl	80033ac <HAL_GetTick>
 8004754:	4602      	mov	r2, r0
 8004756:	693b      	ldr	r3, [r7, #16]
 8004758:	1ad3      	subs	r3, r2, r3
 800475a:	2b02      	cmp	r3, #2
 800475c:	d901      	bls.n	8004762 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800475e:	2303      	movs	r3, #3
 8004760:	e17a      	b.n	8004a58 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004762:	4b1d      	ldr	r3, [pc, #116]	; (80047d8 <HAL_RCC_OscConfig+0x26c>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f003 0302 	and.w	r3, r3, #2
 800476a:	2b00      	cmp	r3, #0
 800476c:	d1f0      	bne.n	8004750 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f003 0308 	and.w	r3, r3, #8
 8004776:	2b00      	cmp	r3, #0
 8004778:	d03a      	beq.n	80047f0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	699b      	ldr	r3, [r3, #24]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d019      	beq.n	80047b6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004782:	4b17      	ldr	r3, [pc, #92]	; (80047e0 <HAL_RCC_OscConfig+0x274>)
 8004784:	2201      	movs	r2, #1
 8004786:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004788:	f7fe fe10 	bl	80033ac <HAL_GetTick>
 800478c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800478e:	e008      	b.n	80047a2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004790:	f7fe fe0c 	bl	80033ac <HAL_GetTick>
 8004794:	4602      	mov	r2, r0
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	1ad3      	subs	r3, r2, r3
 800479a:	2b02      	cmp	r3, #2
 800479c:	d901      	bls.n	80047a2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800479e:	2303      	movs	r3, #3
 80047a0:	e15a      	b.n	8004a58 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047a2:	4b0d      	ldr	r3, [pc, #52]	; (80047d8 <HAL_RCC_OscConfig+0x26c>)
 80047a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047a6:	f003 0302 	and.w	r3, r3, #2
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d0f0      	beq.n	8004790 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80047ae:	2001      	movs	r0, #1
 80047b0:	f000 fab8 	bl	8004d24 <RCC_Delay>
 80047b4:	e01c      	b.n	80047f0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047b6:	4b0a      	ldr	r3, [pc, #40]	; (80047e0 <HAL_RCC_OscConfig+0x274>)
 80047b8:	2200      	movs	r2, #0
 80047ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047bc:	f7fe fdf6 	bl	80033ac <HAL_GetTick>
 80047c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047c2:	e00f      	b.n	80047e4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047c4:	f7fe fdf2 	bl	80033ac <HAL_GetTick>
 80047c8:	4602      	mov	r2, r0
 80047ca:	693b      	ldr	r3, [r7, #16]
 80047cc:	1ad3      	subs	r3, r2, r3
 80047ce:	2b02      	cmp	r3, #2
 80047d0:	d908      	bls.n	80047e4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80047d2:	2303      	movs	r3, #3
 80047d4:	e140      	b.n	8004a58 <HAL_RCC_OscConfig+0x4ec>
 80047d6:	bf00      	nop
 80047d8:	40021000 	.word	0x40021000
 80047dc:	42420000 	.word	0x42420000
 80047e0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047e4:	4b9e      	ldr	r3, [pc, #632]	; (8004a60 <HAL_RCC_OscConfig+0x4f4>)
 80047e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047e8:	f003 0302 	and.w	r3, r3, #2
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d1e9      	bne.n	80047c4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f003 0304 	and.w	r3, r3, #4
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	f000 80a6 	beq.w	800494a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80047fe:	2300      	movs	r3, #0
 8004800:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004802:	4b97      	ldr	r3, [pc, #604]	; (8004a60 <HAL_RCC_OscConfig+0x4f4>)
 8004804:	69db      	ldr	r3, [r3, #28]
 8004806:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800480a:	2b00      	cmp	r3, #0
 800480c:	d10d      	bne.n	800482a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800480e:	4b94      	ldr	r3, [pc, #592]	; (8004a60 <HAL_RCC_OscConfig+0x4f4>)
 8004810:	69db      	ldr	r3, [r3, #28]
 8004812:	4a93      	ldr	r2, [pc, #588]	; (8004a60 <HAL_RCC_OscConfig+0x4f4>)
 8004814:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004818:	61d3      	str	r3, [r2, #28]
 800481a:	4b91      	ldr	r3, [pc, #580]	; (8004a60 <HAL_RCC_OscConfig+0x4f4>)
 800481c:	69db      	ldr	r3, [r3, #28]
 800481e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004822:	60bb      	str	r3, [r7, #8]
 8004824:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004826:	2301      	movs	r3, #1
 8004828:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800482a:	4b8e      	ldr	r3, [pc, #568]	; (8004a64 <HAL_RCC_OscConfig+0x4f8>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004832:	2b00      	cmp	r3, #0
 8004834:	d118      	bne.n	8004868 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004836:	4b8b      	ldr	r3, [pc, #556]	; (8004a64 <HAL_RCC_OscConfig+0x4f8>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	4a8a      	ldr	r2, [pc, #552]	; (8004a64 <HAL_RCC_OscConfig+0x4f8>)
 800483c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004840:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004842:	f7fe fdb3 	bl	80033ac <HAL_GetTick>
 8004846:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004848:	e008      	b.n	800485c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800484a:	f7fe fdaf 	bl	80033ac <HAL_GetTick>
 800484e:	4602      	mov	r2, r0
 8004850:	693b      	ldr	r3, [r7, #16]
 8004852:	1ad3      	subs	r3, r2, r3
 8004854:	2b64      	cmp	r3, #100	; 0x64
 8004856:	d901      	bls.n	800485c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004858:	2303      	movs	r3, #3
 800485a:	e0fd      	b.n	8004a58 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800485c:	4b81      	ldr	r3, [pc, #516]	; (8004a64 <HAL_RCC_OscConfig+0x4f8>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004864:	2b00      	cmp	r3, #0
 8004866:	d0f0      	beq.n	800484a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	68db      	ldr	r3, [r3, #12]
 800486c:	2b01      	cmp	r3, #1
 800486e:	d106      	bne.n	800487e <HAL_RCC_OscConfig+0x312>
 8004870:	4b7b      	ldr	r3, [pc, #492]	; (8004a60 <HAL_RCC_OscConfig+0x4f4>)
 8004872:	6a1b      	ldr	r3, [r3, #32]
 8004874:	4a7a      	ldr	r2, [pc, #488]	; (8004a60 <HAL_RCC_OscConfig+0x4f4>)
 8004876:	f043 0301 	orr.w	r3, r3, #1
 800487a:	6213      	str	r3, [r2, #32]
 800487c:	e02d      	b.n	80048da <HAL_RCC_OscConfig+0x36e>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	68db      	ldr	r3, [r3, #12]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d10c      	bne.n	80048a0 <HAL_RCC_OscConfig+0x334>
 8004886:	4b76      	ldr	r3, [pc, #472]	; (8004a60 <HAL_RCC_OscConfig+0x4f4>)
 8004888:	6a1b      	ldr	r3, [r3, #32]
 800488a:	4a75      	ldr	r2, [pc, #468]	; (8004a60 <HAL_RCC_OscConfig+0x4f4>)
 800488c:	f023 0301 	bic.w	r3, r3, #1
 8004890:	6213      	str	r3, [r2, #32]
 8004892:	4b73      	ldr	r3, [pc, #460]	; (8004a60 <HAL_RCC_OscConfig+0x4f4>)
 8004894:	6a1b      	ldr	r3, [r3, #32]
 8004896:	4a72      	ldr	r2, [pc, #456]	; (8004a60 <HAL_RCC_OscConfig+0x4f4>)
 8004898:	f023 0304 	bic.w	r3, r3, #4
 800489c:	6213      	str	r3, [r2, #32]
 800489e:	e01c      	b.n	80048da <HAL_RCC_OscConfig+0x36e>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	68db      	ldr	r3, [r3, #12]
 80048a4:	2b05      	cmp	r3, #5
 80048a6:	d10c      	bne.n	80048c2 <HAL_RCC_OscConfig+0x356>
 80048a8:	4b6d      	ldr	r3, [pc, #436]	; (8004a60 <HAL_RCC_OscConfig+0x4f4>)
 80048aa:	6a1b      	ldr	r3, [r3, #32]
 80048ac:	4a6c      	ldr	r2, [pc, #432]	; (8004a60 <HAL_RCC_OscConfig+0x4f4>)
 80048ae:	f043 0304 	orr.w	r3, r3, #4
 80048b2:	6213      	str	r3, [r2, #32]
 80048b4:	4b6a      	ldr	r3, [pc, #424]	; (8004a60 <HAL_RCC_OscConfig+0x4f4>)
 80048b6:	6a1b      	ldr	r3, [r3, #32]
 80048b8:	4a69      	ldr	r2, [pc, #420]	; (8004a60 <HAL_RCC_OscConfig+0x4f4>)
 80048ba:	f043 0301 	orr.w	r3, r3, #1
 80048be:	6213      	str	r3, [r2, #32]
 80048c0:	e00b      	b.n	80048da <HAL_RCC_OscConfig+0x36e>
 80048c2:	4b67      	ldr	r3, [pc, #412]	; (8004a60 <HAL_RCC_OscConfig+0x4f4>)
 80048c4:	6a1b      	ldr	r3, [r3, #32]
 80048c6:	4a66      	ldr	r2, [pc, #408]	; (8004a60 <HAL_RCC_OscConfig+0x4f4>)
 80048c8:	f023 0301 	bic.w	r3, r3, #1
 80048cc:	6213      	str	r3, [r2, #32]
 80048ce:	4b64      	ldr	r3, [pc, #400]	; (8004a60 <HAL_RCC_OscConfig+0x4f4>)
 80048d0:	6a1b      	ldr	r3, [r3, #32]
 80048d2:	4a63      	ldr	r2, [pc, #396]	; (8004a60 <HAL_RCC_OscConfig+0x4f4>)
 80048d4:	f023 0304 	bic.w	r3, r3, #4
 80048d8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	68db      	ldr	r3, [r3, #12]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d015      	beq.n	800490e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048e2:	f7fe fd63 	bl	80033ac <HAL_GetTick>
 80048e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048e8:	e00a      	b.n	8004900 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048ea:	f7fe fd5f 	bl	80033ac <HAL_GetTick>
 80048ee:	4602      	mov	r2, r0
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	1ad3      	subs	r3, r2, r3
 80048f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d901      	bls.n	8004900 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80048fc:	2303      	movs	r3, #3
 80048fe:	e0ab      	b.n	8004a58 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004900:	4b57      	ldr	r3, [pc, #348]	; (8004a60 <HAL_RCC_OscConfig+0x4f4>)
 8004902:	6a1b      	ldr	r3, [r3, #32]
 8004904:	f003 0302 	and.w	r3, r3, #2
 8004908:	2b00      	cmp	r3, #0
 800490a:	d0ee      	beq.n	80048ea <HAL_RCC_OscConfig+0x37e>
 800490c:	e014      	b.n	8004938 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800490e:	f7fe fd4d 	bl	80033ac <HAL_GetTick>
 8004912:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004914:	e00a      	b.n	800492c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004916:	f7fe fd49 	bl	80033ac <HAL_GetTick>
 800491a:	4602      	mov	r2, r0
 800491c:	693b      	ldr	r3, [r7, #16]
 800491e:	1ad3      	subs	r3, r2, r3
 8004920:	f241 3288 	movw	r2, #5000	; 0x1388
 8004924:	4293      	cmp	r3, r2
 8004926:	d901      	bls.n	800492c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004928:	2303      	movs	r3, #3
 800492a:	e095      	b.n	8004a58 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800492c:	4b4c      	ldr	r3, [pc, #304]	; (8004a60 <HAL_RCC_OscConfig+0x4f4>)
 800492e:	6a1b      	ldr	r3, [r3, #32]
 8004930:	f003 0302 	and.w	r3, r3, #2
 8004934:	2b00      	cmp	r3, #0
 8004936:	d1ee      	bne.n	8004916 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004938:	7dfb      	ldrb	r3, [r7, #23]
 800493a:	2b01      	cmp	r3, #1
 800493c:	d105      	bne.n	800494a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800493e:	4b48      	ldr	r3, [pc, #288]	; (8004a60 <HAL_RCC_OscConfig+0x4f4>)
 8004940:	69db      	ldr	r3, [r3, #28]
 8004942:	4a47      	ldr	r2, [pc, #284]	; (8004a60 <HAL_RCC_OscConfig+0x4f4>)
 8004944:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004948:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	69db      	ldr	r3, [r3, #28]
 800494e:	2b00      	cmp	r3, #0
 8004950:	f000 8081 	beq.w	8004a56 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004954:	4b42      	ldr	r3, [pc, #264]	; (8004a60 <HAL_RCC_OscConfig+0x4f4>)
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	f003 030c 	and.w	r3, r3, #12
 800495c:	2b08      	cmp	r3, #8
 800495e:	d061      	beq.n	8004a24 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	69db      	ldr	r3, [r3, #28]
 8004964:	2b02      	cmp	r3, #2
 8004966:	d146      	bne.n	80049f6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004968:	4b3f      	ldr	r3, [pc, #252]	; (8004a68 <HAL_RCC_OscConfig+0x4fc>)
 800496a:	2200      	movs	r2, #0
 800496c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800496e:	f7fe fd1d 	bl	80033ac <HAL_GetTick>
 8004972:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004974:	e008      	b.n	8004988 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004976:	f7fe fd19 	bl	80033ac <HAL_GetTick>
 800497a:	4602      	mov	r2, r0
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	1ad3      	subs	r3, r2, r3
 8004980:	2b02      	cmp	r3, #2
 8004982:	d901      	bls.n	8004988 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004984:	2303      	movs	r3, #3
 8004986:	e067      	b.n	8004a58 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004988:	4b35      	ldr	r3, [pc, #212]	; (8004a60 <HAL_RCC_OscConfig+0x4f4>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004990:	2b00      	cmp	r3, #0
 8004992:	d1f0      	bne.n	8004976 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6a1b      	ldr	r3, [r3, #32]
 8004998:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800499c:	d108      	bne.n	80049b0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800499e:	4b30      	ldr	r3, [pc, #192]	; (8004a60 <HAL_RCC_OscConfig+0x4f4>)
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	689b      	ldr	r3, [r3, #8]
 80049aa:	492d      	ldr	r1, [pc, #180]	; (8004a60 <HAL_RCC_OscConfig+0x4f4>)
 80049ac:	4313      	orrs	r3, r2
 80049ae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80049b0:	4b2b      	ldr	r3, [pc, #172]	; (8004a60 <HAL_RCC_OscConfig+0x4f4>)
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6a19      	ldr	r1, [r3, #32]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049c0:	430b      	orrs	r3, r1
 80049c2:	4927      	ldr	r1, [pc, #156]	; (8004a60 <HAL_RCC_OscConfig+0x4f4>)
 80049c4:	4313      	orrs	r3, r2
 80049c6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80049c8:	4b27      	ldr	r3, [pc, #156]	; (8004a68 <HAL_RCC_OscConfig+0x4fc>)
 80049ca:	2201      	movs	r2, #1
 80049cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049ce:	f7fe fced 	bl	80033ac <HAL_GetTick>
 80049d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80049d4:	e008      	b.n	80049e8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049d6:	f7fe fce9 	bl	80033ac <HAL_GetTick>
 80049da:	4602      	mov	r2, r0
 80049dc:	693b      	ldr	r3, [r7, #16]
 80049de:	1ad3      	subs	r3, r2, r3
 80049e0:	2b02      	cmp	r3, #2
 80049e2:	d901      	bls.n	80049e8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80049e4:	2303      	movs	r3, #3
 80049e6:	e037      	b.n	8004a58 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80049e8:	4b1d      	ldr	r3, [pc, #116]	; (8004a60 <HAL_RCC_OscConfig+0x4f4>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d0f0      	beq.n	80049d6 <HAL_RCC_OscConfig+0x46a>
 80049f4:	e02f      	b.n	8004a56 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049f6:	4b1c      	ldr	r3, [pc, #112]	; (8004a68 <HAL_RCC_OscConfig+0x4fc>)
 80049f8:	2200      	movs	r2, #0
 80049fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049fc:	f7fe fcd6 	bl	80033ac <HAL_GetTick>
 8004a00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a02:	e008      	b.n	8004a16 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a04:	f7fe fcd2 	bl	80033ac <HAL_GetTick>
 8004a08:	4602      	mov	r2, r0
 8004a0a:	693b      	ldr	r3, [r7, #16]
 8004a0c:	1ad3      	subs	r3, r2, r3
 8004a0e:	2b02      	cmp	r3, #2
 8004a10:	d901      	bls.n	8004a16 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004a12:	2303      	movs	r3, #3
 8004a14:	e020      	b.n	8004a58 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a16:	4b12      	ldr	r3, [pc, #72]	; (8004a60 <HAL_RCC_OscConfig+0x4f4>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d1f0      	bne.n	8004a04 <HAL_RCC_OscConfig+0x498>
 8004a22:	e018      	b.n	8004a56 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	69db      	ldr	r3, [r3, #28]
 8004a28:	2b01      	cmp	r3, #1
 8004a2a:	d101      	bne.n	8004a30 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	e013      	b.n	8004a58 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004a30:	4b0b      	ldr	r3, [pc, #44]	; (8004a60 <HAL_RCC_OscConfig+0x4f4>)
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6a1b      	ldr	r3, [r3, #32]
 8004a40:	429a      	cmp	r2, r3
 8004a42:	d106      	bne.n	8004a52 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a4e:	429a      	cmp	r2, r3
 8004a50:	d001      	beq.n	8004a56 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8004a52:	2301      	movs	r3, #1
 8004a54:	e000      	b.n	8004a58 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8004a56:	2300      	movs	r3, #0
}
 8004a58:	4618      	mov	r0, r3
 8004a5a:	3718      	adds	r7, #24
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	bd80      	pop	{r7, pc}
 8004a60:	40021000 	.word	0x40021000
 8004a64:	40007000 	.word	0x40007000
 8004a68:	42420060 	.word	0x42420060

08004a6c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b084      	sub	sp, #16
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
 8004a74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d101      	bne.n	8004a80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	e0d0      	b.n	8004c22 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004a80:	4b6a      	ldr	r3, [pc, #424]	; (8004c2c <HAL_RCC_ClockConfig+0x1c0>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f003 0307 	and.w	r3, r3, #7
 8004a88:	683a      	ldr	r2, [r7, #0]
 8004a8a:	429a      	cmp	r2, r3
 8004a8c:	d910      	bls.n	8004ab0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a8e:	4b67      	ldr	r3, [pc, #412]	; (8004c2c <HAL_RCC_ClockConfig+0x1c0>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f023 0207 	bic.w	r2, r3, #7
 8004a96:	4965      	ldr	r1, [pc, #404]	; (8004c2c <HAL_RCC_ClockConfig+0x1c0>)
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a9e:	4b63      	ldr	r3, [pc, #396]	; (8004c2c <HAL_RCC_ClockConfig+0x1c0>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f003 0307 	and.w	r3, r3, #7
 8004aa6:	683a      	ldr	r2, [r7, #0]
 8004aa8:	429a      	cmp	r2, r3
 8004aaa:	d001      	beq.n	8004ab0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004aac:	2301      	movs	r3, #1
 8004aae:	e0b8      	b.n	8004c22 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f003 0302 	and.w	r3, r3, #2
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d020      	beq.n	8004afe <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f003 0304 	and.w	r3, r3, #4
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d005      	beq.n	8004ad4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004ac8:	4b59      	ldr	r3, [pc, #356]	; (8004c30 <HAL_RCC_ClockConfig+0x1c4>)
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	4a58      	ldr	r2, [pc, #352]	; (8004c30 <HAL_RCC_ClockConfig+0x1c4>)
 8004ace:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004ad2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f003 0308 	and.w	r3, r3, #8
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d005      	beq.n	8004aec <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004ae0:	4b53      	ldr	r3, [pc, #332]	; (8004c30 <HAL_RCC_ClockConfig+0x1c4>)
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	4a52      	ldr	r2, [pc, #328]	; (8004c30 <HAL_RCC_ClockConfig+0x1c4>)
 8004ae6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004aea:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004aec:	4b50      	ldr	r3, [pc, #320]	; (8004c30 <HAL_RCC_ClockConfig+0x1c4>)
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	689b      	ldr	r3, [r3, #8]
 8004af8:	494d      	ldr	r1, [pc, #308]	; (8004c30 <HAL_RCC_ClockConfig+0x1c4>)
 8004afa:	4313      	orrs	r3, r2
 8004afc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f003 0301 	and.w	r3, r3, #1
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d040      	beq.n	8004b8c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	2b01      	cmp	r3, #1
 8004b10:	d107      	bne.n	8004b22 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b12:	4b47      	ldr	r3, [pc, #284]	; (8004c30 <HAL_RCC_ClockConfig+0x1c4>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d115      	bne.n	8004b4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b1e:	2301      	movs	r3, #1
 8004b20:	e07f      	b.n	8004c22 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	2b02      	cmp	r3, #2
 8004b28:	d107      	bne.n	8004b3a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b2a:	4b41      	ldr	r3, [pc, #260]	; (8004c30 <HAL_RCC_ClockConfig+0x1c4>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d109      	bne.n	8004b4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b36:	2301      	movs	r3, #1
 8004b38:	e073      	b.n	8004c22 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b3a:	4b3d      	ldr	r3, [pc, #244]	; (8004c30 <HAL_RCC_ClockConfig+0x1c4>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f003 0302 	and.w	r3, r3, #2
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d101      	bne.n	8004b4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b46:	2301      	movs	r3, #1
 8004b48:	e06b      	b.n	8004c22 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b4a:	4b39      	ldr	r3, [pc, #228]	; (8004c30 <HAL_RCC_ClockConfig+0x1c4>)
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	f023 0203 	bic.w	r2, r3, #3
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	4936      	ldr	r1, [pc, #216]	; (8004c30 <HAL_RCC_ClockConfig+0x1c4>)
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b5c:	f7fe fc26 	bl	80033ac <HAL_GetTick>
 8004b60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b62:	e00a      	b.n	8004b7a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b64:	f7fe fc22 	bl	80033ac <HAL_GetTick>
 8004b68:	4602      	mov	r2, r0
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	1ad3      	subs	r3, r2, r3
 8004b6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d901      	bls.n	8004b7a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004b76:	2303      	movs	r3, #3
 8004b78:	e053      	b.n	8004c22 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b7a:	4b2d      	ldr	r3, [pc, #180]	; (8004c30 <HAL_RCC_ClockConfig+0x1c4>)
 8004b7c:	685b      	ldr	r3, [r3, #4]
 8004b7e:	f003 020c 	and.w	r2, r3, #12
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	685b      	ldr	r3, [r3, #4]
 8004b86:	009b      	lsls	r3, r3, #2
 8004b88:	429a      	cmp	r2, r3
 8004b8a:	d1eb      	bne.n	8004b64 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004b8c:	4b27      	ldr	r3, [pc, #156]	; (8004c2c <HAL_RCC_ClockConfig+0x1c0>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f003 0307 	and.w	r3, r3, #7
 8004b94:	683a      	ldr	r2, [r7, #0]
 8004b96:	429a      	cmp	r2, r3
 8004b98:	d210      	bcs.n	8004bbc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b9a:	4b24      	ldr	r3, [pc, #144]	; (8004c2c <HAL_RCC_ClockConfig+0x1c0>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f023 0207 	bic.w	r2, r3, #7
 8004ba2:	4922      	ldr	r1, [pc, #136]	; (8004c2c <HAL_RCC_ClockConfig+0x1c0>)
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004baa:	4b20      	ldr	r3, [pc, #128]	; (8004c2c <HAL_RCC_ClockConfig+0x1c0>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f003 0307 	and.w	r3, r3, #7
 8004bb2:	683a      	ldr	r2, [r7, #0]
 8004bb4:	429a      	cmp	r2, r3
 8004bb6:	d001      	beq.n	8004bbc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004bb8:	2301      	movs	r3, #1
 8004bba:	e032      	b.n	8004c22 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f003 0304 	and.w	r3, r3, #4
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d008      	beq.n	8004bda <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004bc8:	4b19      	ldr	r3, [pc, #100]	; (8004c30 <HAL_RCC_ClockConfig+0x1c4>)
 8004bca:	685b      	ldr	r3, [r3, #4]
 8004bcc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	68db      	ldr	r3, [r3, #12]
 8004bd4:	4916      	ldr	r1, [pc, #88]	; (8004c30 <HAL_RCC_ClockConfig+0x1c4>)
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f003 0308 	and.w	r3, r3, #8
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d009      	beq.n	8004bfa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004be6:	4b12      	ldr	r3, [pc, #72]	; (8004c30 <HAL_RCC_ClockConfig+0x1c4>)
 8004be8:	685b      	ldr	r3, [r3, #4]
 8004bea:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	691b      	ldr	r3, [r3, #16]
 8004bf2:	00db      	lsls	r3, r3, #3
 8004bf4:	490e      	ldr	r1, [pc, #56]	; (8004c30 <HAL_RCC_ClockConfig+0x1c4>)
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004bfa:	f000 f821 	bl	8004c40 <HAL_RCC_GetSysClockFreq>
 8004bfe:	4602      	mov	r2, r0
 8004c00:	4b0b      	ldr	r3, [pc, #44]	; (8004c30 <HAL_RCC_ClockConfig+0x1c4>)
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	091b      	lsrs	r3, r3, #4
 8004c06:	f003 030f 	and.w	r3, r3, #15
 8004c0a:	490a      	ldr	r1, [pc, #40]	; (8004c34 <HAL_RCC_ClockConfig+0x1c8>)
 8004c0c:	5ccb      	ldrb	r3, [r1, r3]
 8004c0e:	fa22 f303 	lsr.w	r3, r2, r3
 8004c12:	4a09      	ldr	r2, [pc, #36]	; (8004c38 <HAL_RCC_ClockConfig+0x1cc>)
 8004c14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004c16:	4b09      	ldr	r3, [pc, #36]	; (8004c3c <HAL_RCC_ClockConfig+0x1d0>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	f7fe fb84 	bl	8003328 <HAL_InitTick>

  return HAL_OK;
 8004c20:	2300      	movs	r3, #0
}
 8004c22:	4618      	mov	r0, r3
 8004c24:	3710      	adds	r7, #16
 8004c26:	46bd      	mov	sp, r7
 8004c28:	bd80      	pop	{r7, pc}
 8004c2a:	bf00      	nop
 8004c2c:	40022000 	.word	0x40022000
 8004c30:	40021000 	.word	0x40021000
 8004c34:	080066fc 	.word	0x080066fc
 8004c38:	20000008 	.word	0x20000008
 8004c3c:	20000010 	.word	0x20000010

08004c40 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c40:	b480      	push	{r7}
 8004c42:	b087      	sub	sp, #28
 8004c44:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004c46:	2300      	movs	r3, #0
 8004c48:	60fb      	str	r3, [r7, #12]
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	60bb      	str	r3, [r7, #8]
 8004c4e:	2300      	movs	r3, #0
 8004c50:	617b      	str	r3, [r7, #20]
 8004c52:	2300      	movs	r3, #0
 8004c54:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004c56:	2300      	movs	r3, #0
 8004c58:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004c5a:	4b1e      	ldr	r3, [pc, #120]	; (8004cd4 <HAL_RCC_GetSysClockFreq+0x94>)
 8004c5c:	685b      	ldr	r3, [r3, #4]
 8004c5e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	f003 030c 	and.w	r3, r3, #12
 8004c66:	2b04      	cmp	r3, #4
 8004c68:	d002      	beq.n	8004c70 <HAL_RCC_GetSysClockFreq+0x30>
 8004c6a:	2b08      	cmp	r3, #8
 8004c6c:	d003      	beq.n	8004c76 <HAL_RCC_GetSysClockFreq+0x36>
 8004c6e:	e027      	b.n	8004cc0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004c70:	4b19      	ldr	r3, [pc, #100]	; (8004cd8 <HAL_RCC_GetSysClockFreq+0x98>)
 8004c72:	613b      	str	r3, [r7, #16]
      break;
 8004c74:	e027      	b.n	8004cc6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	0c9b      	lsrs	r3, r3, #18
 8004c7a:	f003 030f 	and.w	r3, r3, #15
 8004c7e:	4a17      	ldr	r2, [pc, #92]	; (8004cdc <HAL_RCC_GetSysClockFreq+0x9c>)
 8004c80:	5cd3      	ldrb	r3, [r2, r3]
 8004c82:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d010      	beq.n	8004cb0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004c8e:	4b11      	ldr	r3, [pc, #68]	; (8004cd4 <HAL_RCC_GetSysClockFreq+0x94>)
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	0c5b      	lsrs	r3, r3, #17
 8004c94:	f003 0301 	and.w	r3, r3, #1
 8004c98:	4a11      	ldr	r2, [pc, #68]	; (8004ce0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004c9a:	5cd3      	ldrb	r3, [r2, r3]
 8004c9c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	4a0d      	ldr	r2, [pc, #52]	; (8004cd8 <HAL_RCC_GetSysClockFreq+0x98>)
 8004ca2:	fb02 f203 	mul.w	r2, r2, r3
 8004ca6:	68bb      	ldr	r3, [r7, #8]
 8004ca8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cac:	617b      	str	r3, [r7, #20]
 8004cae:	e004      	b.n	8004cba <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	4a0c      	ldr	r2, [pc, #48]	; (8004ce4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004cb4:	fb02 f303 	mul.w	r3, r2, r3
 8004cb8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	613b      	str	r3, [r7, #16]
      break;
 8004cbe:	e002      	b.n	8004cc6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004cc0:	4b05      	ldr	r3, [pc, #20]	; (8004cd8 <HAL_RCC_GetSysClockFreq+0x98>)
 8004cc2:	613b      	str	r3, [r7, #16]
      break;
 8004cc4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004cc6:	693b      	ldr	r3, [r7, #16]
}
 8004cc8:	4618      	mov	r0, r3
 8004cca:	371c      	adds	r7, #28
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	bc80      	pop	{r7}
 8004cd0:	4770      	bx	lr
 8004cd2:	bf00      	nop
 8004cd4:	40021000 	.word	0x40021000
 8004cd8:	007a1200 	.word	0x007a1200
 8004cdc:	08006714 	.word	0x08006714
 8004ce0:	08006724 	.word	0x08006724
 8004ce4:	003d0900 	.word	0x003d0900

08004ce8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004cec:	4b02      	ldr	r3, [pc, #8]	; (8004cf8 <HAL_RCC_GetHCLKFreq+0x10>)
 8004cee:	681b      	ldr	r3, [r3, #0]
}
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bc80      	pop	{r7}
 8004cf6:	4770      	bx	lr
 8004cf8:	20000008 	.word	0x20000008

08004cfc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004d00:	f7ff fff2 	bl	8004ce8 <HAL_RCC_GetHCLKFreq>
 8004d04:	4602      	mov	r2, r0
 8004d06:	4b05      	ldr	r3, [pc, #20]	; (8004d1c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	0a1b      	lsrs	r3, r3, #8
 8004d0c:	f003 0307 	and.w	r3, r3, #7
 8004d10:	4903      	ldr	r1, [pc, #12]	; (8004d20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d12:	5ccb      	ldrb	r3, [r1, r3]
 8004d14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d18:	4618      	mov	r0, r3
 8004d1a:	bd80      	pop	{r7, pc}
 8004d1c:	40021000 	.word	0x40021000
 8004d20:	0800670c 	.word	0x0800670c

08004d24 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004d24:	b480      	push	{r7}
 8004d26:	b085      	sub	sp, #20
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004d2c:	4b0a      	ldr	r3, [pc, #40]	; (8004d58 <RCC_Delay+0x34>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4a0a      	ldr	r2, [pc, #40]	; (8004d5c <RCC_Delay+0x38>)
 8004d32:	fba2 2303 	umull	r2, r3, r2, r3
 8004d36:	0a5b      	lsrs	r3, r3, #9
 8004d38:	687a      	ldr	r2, [r7, #4]
 8004d3a:	fb02 f303 	mul.w	r3, r2, r3
 8004d3e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004d40:	bf00      	nop
  }
  while (Delay --);
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	1e5a      	subs	r2, r3, #1
 8004d46:	60fa      	str	r2, [r7, #12]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d1f9      	bne.n	8004d40 <RCC_Delay+0x1c>
}
 8004d4c:	bf00      	nop
 8004d4e:	bf00      	nop
 8004d50:	3714      	adds	r7, #20
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bc80      	pop	{r7}
 8004d56:	4770      	bx	lr
 8004d58:	20000008 	.word	0x20000008
 8004d5c:	10624dd3 	.word	0x10624dd3

08004d60 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b082      	sub	sp, #8
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d101      	bne.n	8004d72 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004d6e:	2301      	movs	r3, #1
 8004d70:	e041      	b.n	8004df6 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d78:	b2db      	uxtb	r3, r3
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d106      	bne.n	8004d8c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2200      	movs	r2, #0
 8004d82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004d86:	6878      	ldr	r0, [r7, #4]
 8004d88:	f7fd fd70 	bl	800286c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2202      	movs	r2, #2
 8004d90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681a      	ldr	r2, [r3, #0]
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	3304      	adds	r3, #4
 8004d9c:	4619      	mov	r1, r3
 8004d9e:	4610      	mov	r0, r2
 8004da0:	f000 fb2e 	bl	8005400 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2201      	movs	r2, #1
 8004da8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2201      	movs	r2, #1
 8004db0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2201      	movs	r2, #1
 8004db8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2201      	movs	r2, #1
 8004dc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2201      	movs	r2, #1
 8004dd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2201      	movs	r2, #1
 8004dd8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2201      	movs	r2, #1
 8004de0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2201      	movs	r2, #1
 8004de8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2201      	movs	r2, #1
 8004df0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004df4:	2300      	movs	r3, #0
}
 8004df6:	4618      	mov	r0, r3
 8004df8:	3708      	adds	r7, #8
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	bd80      	pop	{r7, pc}
	...

08004e00 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b084      	sub	sp, #16
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
 8004e08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d104      	bne.n	8004e1e <HAL_TIM_IC_Start_IT+0x1e>
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004e1a:	b2db      	uxtb	r3, r3
 8004e1c:	e013      	b.n	8004e46 <HAL_TIM_IC_Start_IT+0x46>
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	2b04      	cmp	r3, #4
 8004e22:	d104      	bne.n	8004e2e <HAL_TIM_IC_Start_IT+0x2e>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004e2a:	b2db      	uxtb	r3, r3
 8004e2c:	e00b      	b.n	8004e46 <HAL_TIM_IC_Start_IT+0x46>
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	2b08      	cmp	r3, #8
 8004e32:	d104      	bne.n	8004e3e <HAL_TIM_IC_Start_IT+0x3e>
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004e3a:	b2db      	uxtb	r3, r3
 8004e3c:	e003      	b.n	8004e46 <HAL_TIM_IC_Start_IT+0x46>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004e44:	b2db      	uxtb	r3, r3
 8004e46:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d104      	bne.n	8004e58 <HAL_TIM_IC_Start_IT+0x58>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004e54:	b2db      	uxtb	r3, r3
 8004e56:	e013      	b.n	8004e80 <HAL_TIM_IC_Start_IT+0x80>
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	2b04      	cmp	r3, #4
 8004e5c:	d104      	bne.n	8004e68 <HAL_TIM_IC_Start_IT+0x68>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004e64:	b2db      	uxtb	r3, r3
 8004e66:	e00b      	b.n	8004e80 <HAL_TIM_IC_Start_IT+0x80>
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	2b08      	cmp	r3, #8
 8004e6c:	d104      	bne.n	8004e78 <HAL_TIM_IC_Start_IT+0x78>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004e74:	b2db      	uxtb	r3, r3
 8004e76:	e003      	b.n	8004e80 <HAL_TIM_IC_Start_IT+0x80>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004e7e:	b2db      	uxtb	r3, r3
 8004e80:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004e82:	7bbb      	ldrb	r3, [r7, #14]
 8004e84:	2b01      	cmp	r3, #1
 8004e86:	d102      	bne.n	8004e8e <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004e88:	7b7b      	ldrb	r3, [r7, #13]
 8004e8a:	2b01      	cmp	r3, #1
 8004e8c:	d001      	beq.n	8004e92 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	e0b8      	b.n	8005004 <HAL_TIM_IC_Start_IT+0x204>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d104      	bne.n	8004ea2 <HAL_TIM_IC_Start_IT+0xa2>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2202      	movs	r2, #2
 8004e9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004ea0:	e013      	b.n	8004eca <HAL_TIM_IC_Start_IT+0xca>
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	2b04      	cmp	r3, #4
 8004ea6:	d104      	bne.n	8004eb2 <HAL_TIM_IC_Start_IT+0xb2>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2202      	movs	r2, #2
 8004eac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004eb0:	e00b      	b.n	8004eca <HAL_TIM_IC_Start_IT+0xca>
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	2b08      	cmp	r3, #8
 8004eb6:	d104      	bne.n	8004ec2 <HAL_TIM_IC_Start_IT+0xc2>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2202      	movs	r2, #2
 8004ebc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ec0:	e003      	b.n	8004eca <HAL_TIM_IC_Start_IT+0xca>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2202      	movs	r2, #2
 8004ec6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d104      	bne.n	8004eda <HAL_TIM_IC_Start_IT+0xda>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2202      	movs	r2, #2
 8004ed4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004ed8:	e013      	b.n	8004f02 <HAL_TIM_IC_Start_IT+0x102>
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	2b04      	cmp	r3, #4
 8004ede:	d104      	bne.n	8004eea <HAL_TIM_IC_Start_IT+0xea>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2202      	movs	r2, #2
 8004ee4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004ee8:	e00b      	b.n	8004f02 <HAL_TIM_IC_Start_IT+0x102>
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	2b08      	cmp	r3, #8
 8004eee:	d104      	bne.n	8004efa <HAL_TIM_IC_Start_IT+0xfa>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2202      	movs	r2, #2
 8004ef4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004ef8:	e003      	b.n	8004f02 <HAL_TIM_IC_Start_IT+0x102>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	2202      	movs	r2, #2
 8004efe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	2b0c      	cmp	r3, #12
 8004f06:	d841      	bhi.n	8004f8c <HAL_TIM_IC_Start_IT+0x18c>
 8004f08:	a201      	add	r2, pc, #4	; (adr r2, 8004f10 <HAL_TIM_IC_Start_IT+0x110>)
 8004f0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f0e:	bf00      	nop
 8004f10:	08004f45 	.word	0x08004f45
 8004f14:	08004f8d 	.word	0x08004f8d
 8004f18:	08004f8d 	.word	0x08004f8d
 8004f1c:	08004f8d 	.word	0x08004f8d
 8004f20:	08004f57 	.word	0x08004f57
 8004f24:	08004f8d 	.word	0x08004f8d
 8004f28:	08004f8d 	.word	0x08004f8d
 8004f2c:	08004f8d 	.word	0x08004f8d
 8004f30:	08004f69 	.word	0x08004f69
 8004f34:	08004f8d 	.word	0x08004f8d
 8004f38:	08004f8d 	.word	0x08004f8d
 8004f3c:	08004f8d 	.word	0x08004f8d
 8004f40:	08004f7b 	.word	0x08004f7b
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	68da      	ldr	r2, [r3, #12]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f042 0202 	orr.w	r2, r2, #2
 8004f52:	60da      	str	r2, [r3, #12]
      break;
 8004f54:	e01d      	b.n	8004f92 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	68da      	ldr	r2, [r3, #12]
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f042 0204 	orr.w	r2, r2, #4
 8004f64:	60da      	str	r2, [r3, #12]
      break;
 8004f66:	e014      	b.n	8004f92 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	68da      	ldr	r2, [r3, #12]
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f042 0208 	orr.w	r2, r2, #8
 8004f76:	60da      	str	r2, [r3, #12]
      break;
 8004f78:	e00b      	b.n	8004f92 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	68da      	ldr	r2, [r3, #12]
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f042 0210 	orr.w	r2, r2, #16
 8004f88:	60da      	str	r2, [r3, #12]
      break;
 8004f8a:	e002      	b.n	8004f92 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8004f8c:	2301      	movs	r3, #1
 8004f8e:	73fb      	strb	r3, [r7, #15]
      break;
 8004f90:	bf00      	nop
  }

  if (status == HAL_OK)
 8004f92:	7bfb      	ldrb	r3, [r7, #15]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d134      	bne.n	8005002 <HAL_TIM_IC_Start_IT+0x202>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	2201      	movs	r2, #1
 8004f9e:	6839      	ldr	r1, [r7, #0]
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	f000 fba8 	bl	80056f6 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a18      	ldr	r2, [pc, #96]	; (800500c <HAL_TIM_IC_Start_IT+0x20c>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d00e      	beq.n	8004fce <HAL_TIM_IC_Start_IT+0x1ce>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fb8:	d009      	beq.n	8004fce <HAL_TIM_IC_Start_IT+0x1ce>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4a14      	ldr	r2, [pc, #80]	; (8005010 <HAL_TIM_IC_Start_IT+0x210>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d004      	beq.n	8004fce <HAL_TIM_IC_Start_IT+0x1ce>
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	4a12      	ldr	r2, [pc, #72]	; (8005014 <HAL_TIM_IC_Start_IT+0x214>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d111      	bne.n	8004ff2 <HAL_TIM_IC_Start_IT+0x1f2>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	f003 0307 	and.w	r3, r3, #7
 8004fd8:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	2b06      	cmp	r3, #6
 8004fde:	d010      	beq.n	8005002 <HAL_TIM_IC_Start_IT+0x202>
      {
        __HAL_TIM_ENABLE(htim);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	681a      	ldr	r2, [r3, #0]
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f042 0201 	orr.w	r2, r2, #1
 8004fee:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ff0:	e007      	b.n	8005002 <HAL_TIM_IC_Start_IT+0x202>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	681a      	ldr	r2, [r3, #0]
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f042 0201 	orr.w	r2, r2, #1
 8005000:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005002:	7bfb      	ldrb	r3, [r7, #15]
}
 8005004:	4618      	mov	r0, r3
 8005006:	3710      	adds	r7, #16
 8005008:	46bd      	mov	sp, r7
 800500a:	bd80      	pop	{r7, pc}
 800500c:	40012c00 	.word	0x40012c00
 8005010:	40000400 	.word	0x40000400
 8005014:	40000800 	.word	0x40000800

08005018 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b084      	sub	sp, #16
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	68db      	ldr	r3, [r3, #12]
 8005026:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	691b      	ldr	r3, [r3, #16]
 800502e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	f003 0302 	and.w	r3, r3, #2
 8005036:	2b00      	cmp	r3, #0
 8005038:	d020      	beq.n	800507c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	f003 0302 	and.w	r3, r3, #2
 8005040:	2b00      	cmp	r3, #0
 8005042:	d01b      	beq.n	800507c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f06f 0202 	mvn.w	r2, #2
 800504c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2201      	movs	r2, #1
 8005052:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	699b      	ldr	r3, [r3, #24]
 800505a:	f003 0303 	and.w	r3, r3, #3
 800505e:	2b00      	cmp	r3, #0
 8005060:	d003      	beq.n	800506a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005062:	6878      	ldr	r0, [r7, #4]
 8005064:	f7fd fad0 	bl	8002608 <HAL_TIM_IC_CaptureCallback>
 8005068:	e005      	b.n	8005076 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800506a:	6878      	ldr	r0, [r7, #4]
 800506c:	f000 f9ad 	bl	80053ca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005070:	6878      	ldr	r0, [r7, #4]
 8005072:	f000 f9b3 	bl	80053dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2200      	movs	r2, #0
 800507a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800507c:	68bb      	ldr	r3, [r7, #8]
 800507e:	f003 0304 	and.w	r3, r3, #4
 8005082:	2b00      	cmp	r3, #0
 8005084:	d020      	beq.n	80050c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	f003 0304 	and.w	r3, r3, #4
 800508c:	2b00      	cmp	r3, #0
 800508e:	d01b      	beq.n	80050c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f06f 0204 	mvn.w	r2, #4
 8005098:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2202      	movs	r2, #2
 800509e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	699b      	ldr	r3, [r3, #24]
 80050a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d003      	beq.n	80050b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050ae:	6878      	ldr	r0, [r7, #4]
 80050b0:	f7fd faaa 	bl	8002608 <HAL_TIM_IC_CaptureCallback>
 80050b4:	e005      	b.n	80050c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050b6:	6878      	ldr	r0, [r7, #4]
 80050b8:	f000 f987 	bl	80053ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050bc:	6878      	ldr	r0, [r7, #4]
 80050be:	f000 f98d 	bl	80053dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2200      	movs	r2, #0
 80050c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	f003 0308 	and.w	r3, r3, #8
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d020      	beq.n	8005114 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	f003 0308 	and.w	r3, r3, #8
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d01b      	beq.n	8005114 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f06f 0208 	mvn.w	r2, #8
 80050e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2204      	movs	r2, #4
 80050ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	69db      	ldr	r3, [r3, #28]
 80050f2:	f003 0303 	and.w	r3, r3, #3
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d003      	beq.n	8005102 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050fa:	6878      	ldr	r0, [r7, #4]
 80050fc:	f7fd fa84 	bl	8002608 <HAL_TIM_IC_CaptureCallback>
 8005100:	e005      	b.n	800510e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005102:	6878      	ldr	r0, [r7, #4]
 8005104:	f000 f961 	bl	80053ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005108:	6878      	ldr	r0, [r7, #4]
 800510a:	f000 f967 	bl	80053dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	2200      	movs	r2, #0
 8005112:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005114:	68bb      	ldr	r3, [r7, #8]
 8005116:	f003 0310 	and.w	r3, r3, #16
 800511a:	2b00      	cmp	r3, #0
 800511c:	d020      	beq.n	8005160 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	f003 0310 	and.w	r3, r3, #16
 8005124:	2b00      	cmp	r3, #0
 8005126:	d01b      	beq.n	8005160 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f06f 0210 	mvn.w	r2, #16
 8005130:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2208      	movs	r2, #8
 8005136:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	69db      	ldr	r3, [r3, #28]
 800513e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005142:	2b00      	cmp	r3, #0
 8005144:	d003      	beq.n	800514e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005146:	6878      	ldr	r0, [r7, #4]
 8005148:	f7fd fa5e 	bl	8002608 <HAL_TIM_IC_CaptureCallback>
 800514c:	e005      	b.n	800515a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800514e:	6878      	ldr	r0, [r7, #4]
 8005150:	f000 f93b 	bl	80053ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005154:	6878      	ldr	r0, [r7, #4]
 8005156:	f000 f941 	bl	80053dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2200      	movs	r2, #0
 800515e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	f003 0301 	and.w	r3, r3, #1
 8005166:	2b00      	cmp	r3, #0
 8005168:	d00c      	beq.n	8005184 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	f003 0301 	and.w	r3, r3, #1
 8005170:	2b00      	cmp	r3, #0
 8005172:	d007      	beq.n	8005184 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f06f 0201 	mvn.w	r2, #1
 800517c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800517e:	6878      	ldr	r0, [r7, #4]
 8005180:	f000 f91a 	bl	80053b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005184:	68bb      	ldr	r3, [r7, #8]
 8005186:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800518a:	2b00      	cmp	r3, #0
 800518c:	d00c      	beq.n	80051a8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005194:	2b00      	cmp	r3, #0
 8005196:	d007      	beq.n	80051a8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80051a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80051a2:	6878      	ldr	r0, [r7, #4]
 80051a4:	f000 fb33 	bl	800580e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80051a8:	68bb      	ldr	r3, [r7, #8]
 80051aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d00c      	beq.n	80051cc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d007      	beq.n	80051cc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80051c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80051c6:	6878      	ldr	r0, [r7, #4]
 80051c8:	f000 f911 	bl	80053ee <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80051cc:	68bb      	ldr	r3, [r7, #8]
 80051ce:	f003 0320 	and.w	r3, r3, #32
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d00c      	beq.n	80051f0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	f003 0320 	and.w	r3, r3, #32
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d007      	beq.n	80051f0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f06f 0220 	mvn.w	r2, #32
 80051e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80051ea:	6878      	ldr	r0, [r7, #4]
 80051ec:	f000 fb06 	bl	80057fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80051f0:	bf00      	nop
 80051f2:	3710      	adds	r7, #16
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bd80      	pop	{r7, pc}

080051f8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b086      	sub	sp, #24
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	60f8      	str	r0, [r7, #12]
 8005200:	60b9      	str	r1, [r7, #8]
 8005202:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005204:	2300      	movs	r3, #0
 8005206:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800520e:	2b01      	cmp	r3, #1
 8005210:	d101      	bne.n	8005216 <HAL_TIM_IC_ConfigChannel+0x1e>
 8005212:	2302      	movs	r3, #2
 8005214:	e088      	b.n	8005328 <HAL_TIM_IC_ConfigChannel+0x130>
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	2201      	movs	r2, #1
 800521a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d11b      	bne.n	800525c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	6818      	ldr	r0, [r3, #0]
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	6819      	ldr	r1, [r3, #0]
 800522c:	68bb      	ldr	r3, [r7, #8]
 800522e:	685a      	ldr	r2, [r3, #4]
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	68db      	ldr	r3, [r3, #12]
 8005234:	f000 f952 	bl	80054dc <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	699a      	ldr	r2, [r3, #24]
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f022 020c 	bic.w	r2, r2, #12
 8005246:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	6999      	ldr	r1, [r3, #24]
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	689a      	ldr	r2, [r3, #8]
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	430a      	orrs	r2, r1
 8005258:	619a      	str	r2, [r3, #24]
 800525a:	e060      	b.n	800531e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2b04      	cmp	r3, #4
 8005260:	d11c      	bne.n	800529c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	6818      	ldr	r0, [r3, #0]
 8005266:	68bb      	ldr	r3, [r7, #8]
 8005268:	6819      	ldr	r1, [r3, #0]
 800526a:	68bb      	ldr	r3, [r7, #8]
 800526c:	685a      	ldr	r2, [r3, #4]
 800526e:	68bb      	ldr	r3, [r7, #8]
 8005270:	68db      	ldr	r3, [r3, #12]
 8005272:	f000 f98d 	bl	8005590 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	699a      	ldr	r2, [r3, #24]
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005284:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	6999      	ldr	r1, [r3, #24]
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	689b      	ldr	r3, [r3, #8]
 8005290:	021a      	lsls	r2, r3, #8
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	430a      	orrs	r2, r1
 8005298:	619a      	str	r2, [r3, #24]
 800529a:	e040      	b.n	800531e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2b08      	cmp	r3, #8
 80052a0:	d11b      	bne.n	80052da <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	6818      	ldr	r0, [r3, #0]
 80052a6:	68bb      	ldr	r3, [r7, #8]
 80052a8:	6819      	ldr	r1, [r3, #0]
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	685a      	ldr	r2, [r3, #4]
 80052ae:	68bb      	ldr	r3, [r7, #8]
 80052b0:	68db      	ldr	r3, [r3, #12]
 80052b2:	f000 f9a9 	bl	8005608 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	69da      	ldr	r2, [r3, #28]
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f022 020c 	bic.w	r2, r2, #12
 80052c4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	69d9      	ldr	r1, [r3, #28]
 80052cc:	68bb      	ldr	r3, [r7, #8]
 80052ce:	689a      	ldr	r2, [r3, #8]
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	430a      	orrs	r2, r1
 80052d6:	61da      	str	r2, [r3, #28]
 80052d8:	e021      	b.n	800531e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2b0c      	cmp	r3, #12
 80052de:	d11c      	bne.n	800531a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	6818      	ldr	r0, [r3, #0]
 80052e4:	68bb      	ldr	r3, [r7, #8]
 80052e6:	6819      	ldr	r1, [r3, #0]
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	685a      	ldr	r2, [r3, #4]
 80052ec:	68bb      	ldr	r3, [r7, #8]
 80052ee:	68db      	ldr	r3, [r3, #12]
 80052f0:	f000 f9c5 	bl	800567e <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	69da      	ldr	r2, [r3, #28]
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005302:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	69d9      	ldr	r1, [r3, #28]
 800530a:	68bb      	ldr	r3, [r7, #8]
 800530c:	689b      	ldr	r3, [r3, #8]
 800530e:	021a      	lsls	r2, r3, #8
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	430a      	orrs	r2, r1
 8005316:	61da      	str	r2, [r3, #28]
 8005318:	e001      	b.n	800531e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800531a:	2301      	movs	r3, #1
 800531c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	2200      	movs	r2, #0
 8005322:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005326:	7dfb      	ldrb	r3, [r7, #23]
}
 8005328:	4618      	mov	r0, r3
 800532a:	3718      	adds	r7, #24
 800532c:	46bd      	mov	sp, r7
 800532e:	bd80      	pop	{r7, pc}

08005330 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005330:	b480      	push	{r7}
 8005332:	b085      	sub	sp, #20
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
 8005338:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800533a:	2300      	movs	r3, #0
 800533c:	60fb      	str	r3, [r7, #12]
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	2b0c      	cmp	r3, #12
 8005342:	d831      	bhi.n	80053a8 <HAL_TIM_ReadCapturedValue+0x78>
 8005344:	a201      	add	r2, pc, #4	; (adr r2, 800534c <HAL_TIM_ReadCapturedValue+0x1c>)
 8005346:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800534a:	bf00      	nop
 800534c:	08005381 	.word	0x08005381
 8005350:	080053a9 	.word	0x080053a9
 8005354:	080053a9 	.word	0x080053a9
 8005358:	080053a9 	.word	0x080053a9
 800535c:	0800538b 	.word	0x0800538b
 8005360:	080053a9 	.word	0x080053a9
 8005364:	080053a9 	.word	0x080053a9
 8005368:	080053a9 	.word	0x080053a9
 800536c:	08005395 	.word	0x08005395
 8005370:	080053a9 	.word	0x080053a9
 8005374:	080053a9 	.word	0x080053a9
 8005378:	080053a9 	.word	0x080053a9
 800537c:	0800539f 	.word	0x0800539f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005386:	60fb      	str	r3, [r7, #12]

      break;
 8005388:	e00f      	b.n	80053aa <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005390:	60fb      	str	r3, [r7, #12]

      break;
 8005392:	e00a      	b.n	80053aa <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800539a:	60fb      	str	r3, [r7, #12]

      break;
 800539c:	e005      	b.n	80053aa <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053a4:	60fb      	str	r3, [r7, #12]

      break;
 80053a6:	e000      	b.n	80053aa <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80053a8:	bf00      	nop
  }

  return tmpreg;
 80053aa:	68fb      	ldr	r3, [r7, #12]
}
 80053ac:	4618      	mov	r0, r3
 80053ae:	3714      	adds	r7, #20
 80053b0:	46bd      	mov	sp, r7
 80053b2:	bc80      	pop	{r7}
 80053b4:	4770      	bx	lr
 80053b6:	bf00      	nop

080053b8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80053b8:	b480      	push	{r7}
 80053ba:	b083      	sub	sp, #12
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80053c0:	bf00      	nop
 80053c2:	370c      	adds	r7, #12
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bc80      	pop	{r7}
 80053c8:	4770      	bx	lr

080053ca <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80053ca:	b480      	push	{r7}
 80053cc:	b083      	sub	sp, #12
 80053ce:	af00      	add	r7, sp, #0
 80053d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80053d2:	bf00      	nop
 80053d4:	370c      	adds	r7, #12
 80053d6:	46bd      	mov	sp, r7
 80053d8:	bc80      	pop	{r7}
 80053da:	4770      	bx	lr

080053dc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80053dc:	b480      	push	{r7}
 80053de:	b083      	sub	sp, #12
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80053e4:	bf00      	nop
 80053e6:	370c      	adds	r7, #12
 80053e8:	46bd      	mov	sp, r7
 80053ea:	bc80      	pop	{r7}
 80053ec:	4770      	bx	lr

080053ee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80053ee:	b480      	push	{r7}
 80053f0:	b083      	sub	sp, #12
 80053f2:	af00      	add	r7, sp, #0
 80053f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80053f6:	bf00      	nop
 80053f8:	370c      	adds	r7, #12
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bc80      	pop	{r7}
 80053fe:	4770      	bx	lr

08005400 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005400:	b480      	push	{r7}
 8005402:	b085      	sub	sp, #20
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
 8005408:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	4a2f      	ldr	r2, [pc, #188]	; (80054d0 <TIM_Base_SetConfig+0xd0>)
 8005414:	4293      	cmp	r3, r2
 8005416:	d00b      	beq.n	8005430 <TIM_Base_SetConfig+0x30>
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800541e:	d007      	beq.n	8005430 <TIM_Base_SetConfig+0x30>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	4a2c      	ldr	r2, [pc, #176]	; (80054d4 <TIM_Base_SetConfig+0xd4>)
 8005424:	4293      	cmp	r3, r2
 8005426:	d003      	beq.n	8005430 <TIM_Base_SetConfig+0x30>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	4a2b      	ldr	r2, [pc, #172]	; (80054d8 <TIM_Base_SetConfig+0xd8>)
 800542c:	4293      	cmp	r3, r2
 800542e:	d108      	bne.n	8005442 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005436:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	685b      	ldr	r3, [r3, #4]
 800543c:	68fa      	ldr	r2, [r7, #12]
 800543e:	4313      	orrs	r3, r2
 8005440:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	4a22      	ldr	r2, [pc, #136]	; (80054d0 <TIM_Base_SetConfig+0xd0>)
 8005446:	4293      	cmp	r3, r2
 8005448:	d00b      	beq.n	8005462 <TIM_Base_SetConfig+0x62>
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005450:	d007      	beq.n	8005462 <TIM_Base_SetConfig+0x62>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	4a1f      	ldr	r2, [pc, #124]	; (80054d4 <TIM_Base_SetConfig+0xd4>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d003      	beq.n	8005462 <TIM_Base_SetConfig+0x62>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	4a1e      	ldr	r2, [pc, #120]	; (80054d8 <TIM_Base_SetConfig+0xd8>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d108      	bne.n	8005474 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005468:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	68db      	ldr	r3, [r3, #12]
 800546e:	68fa      	ldr	r2, [r7, #12]
 8005470:	4313      	orrs	r3, r2
 8005472:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	695b      	ldr	r3, [r3, #20]
 800547e:	4313      	orrs	r3, r2
 8005480:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	68fa      	ldr	r2, [r7, #12]
 8005486:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	689a      	ldr	r2, [r3, #8]
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	681a      	ldr	r2, [r3, #0]
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	4a0d      	ldr	r2, [pc, #52]	; (80054d0 <TIM_Base_SetConfig+0xd0>)
 800549c:	4293      	cmp	r3, r2
 800549e:	d103      	bne.n	80054a8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	691a      	ldr	r2, [r3, #16]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2201      	movs	r2, #1
 80054ac:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	691b      	ldr	r3, [r3, #16]
 80054b2:	f003 0301 	and.w	r3, r3, #1
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d005      	beq.n	80054c6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	691b      	ldr	r3, [r3, #16]
 80054be:	f023 0201 	bic.w	r2, r3, #1
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	611a      	str	r2, [r3, #16]
  }
}
 80054c6:	bf00      	nop
 80054c8:	3714      	adds	r7, #20
 80054ca:	46bd      	mov	sp, r7
 80054cc:	bc80      	pop	{r7}
 80054ce:	4770      	bx	lr
 80054d0:	40012c00 	.word	0x40012c00
 80054d4:	40000400 	.word	0x40000400
 80054d8:	40000800 	.word	0x40000800

080054dc <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80054dc:	b480      	push	{r7}
 80054de:	b087      	sub	sp, #28
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	60f8      	str	r0, [r7, #12]
 80054e4:	60b9      	str	r1, [r7, #8]
 80054e6:	607a      	str	r2, [r7, #4]
 80054e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	6a1b      	ldr	r3, [r3, #32]
 80054ee:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	6a1b      	ldr	r3, [r3, #32]
 80054f4:	f023 0201 	bic.w	r2, r3, #1
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	699b      	ldr	r3, [r3, #24]
 8005500:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	4a1f      	ldr	r2, [pc, #124]	; (8005584 <TIM_TI1_SetConfig+0xa8>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d00b      	beq.n	8005522 <TIM_TI1_SetConfig+0x46>
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005510:	d007      	beq.n	8005522 <TIM_TI1_SetConfig+0x46>
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	4a1c      	ldr	r2, [pc, #112]	; (8005588 <TIM_TI1_SetConfig+0xac>)
 8005516:	4293      	cmp	r3, r2
 8005518:	d003      	beq.n	8005522 <TIM_TI1_SetConfig+0x46>
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	4a1b      	ldr	r2, [pc, #108]	; (800558c <TIM_TI1_SetConfig+0xb0>)
 800551e:	4293      	cmp	r3, r2
 8005520:	d101      	bne.n	8005526 <TIM_TI1_SetConfig+0x4a>
 8005522:	2301      	movs	r3, #1
 8005524:	e000      	b.n	8005528 <TIM_TI1_SetConfig+0x4c>
 8005526:	2300      	movs	r3, #0
 8005528:	2b00      	cmp	r3, #0
 800552a:	d008      	beq.n	800553e <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800552c:	697b      	ldr	r3, [r7, #20]
 800552e:	f023 0303 	bic.w	r3, r3, #3
 8005532:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005534:	697a      	ldr	r2, [r7, #20]
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	4313      	orrs	r3, r2
 800553a:	617b      	str	r3, [r7, #20]
 800553c:	e003      	b.n	8005546 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800553e:	697b      	ldr	r3, [r7, #20]
 8005540:	f043 0301 	orr.w	r3, r3, #1
 8005544:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005546:	697b      	ldr	r3, [r7, #20]
 8005548:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800554c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	011b      	lsls	r3, r3, #4
 8005552:	b2db      	uxtb	r3, r3
 8005554:	697a      	ldr	r2, [r7, #20]
 8005556:	4313      	orrs	r3, r2
 8005558:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800555a:	693b      	ldr	r3, [r7, #16]
 800555c:	f023 030a 	bic.w	r3, r3, #10
 8005560:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005562:	68bb      	ldr	r3, [r7, #8]
 8005564:	f003 030a 	and.w	r3, r3, #10
 8005568:	693a      	ldr	r2, [r7, #16]
 800556a:	4313      	orrs	r3, r2
 800556c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	697a      	ldr	r2, [r7, #20]
 8005572:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	693a      	ldr	r2, [r7, #16]
 8005578:	621a      	str	r2, [r3, #32]
}
 800557a:	bf00      	nop
 800557c:	371c      	adds	r7, #28
 800557e:	46bd      	mov	sp, r7
 8005580:	bc80      	pop	{r7}
 8005582:	4770      	bx	lr
 8005584:	40012c00 	.word	0x40012c00
 8005588:	40000400 	.word	0x40000400
 800558c:	40000800 	.word	0x40000800

08005590 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005590:	b480      	push	{r7}
 8005592:	b087      	sub	sp, #28
 8005594:	af00      	add	r7, sp, #0
 8005596:	60f8      	str	r0, [r7, #12]
 8005598:	60b9      	str	r1, [r7, #8]
 800559a:	607a      	str	r2, [r7, #4]
 800559c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	6a1b      	ldr	r3, [r3, #32]
 80055a2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	6a1b      	ldr	r3, [r3, #32]
 80055a8:	f023 0210 	bic.w	r2, r3, #16
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	699b      	ldr	r3, [r3, #24]
 80055b4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80055b6:	693b      	ldr	r3, [r7, #16]
 80055b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055bc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	021b      	lsls	r3, r3, #8
 80055c2:	693a      	ldr	r2, [r7, #16]
 80055c4:	4313      	orrs	r3, r2
 80055c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80055c8:	693b      	ldr	r3, [r7, #16]
 80055ca:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80055ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	031b      	lsls	r3, r3, #12
 80055d4:	b29b      	uxth	r3, r3
 80055d6:	693a      	ldr	r2, [r7, #16]
 80055d8:	4313      	orrs	r3, r2
 80055da:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80055dc:	697b      	ldr	r3, [r7, #20]
 80055de:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80055e2:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80055e4:	68bb      	ldr	r3, [r7, #8]
 80055e6:	011b      	lsls	r3, r3, #4
 80055e8:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80055ec:	697a      	ldr	r2, [r7, #20]
 80055ee:	4313      	orrs	r3, r2
 80055f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	693a      	ldr	r2, [r7, #16]
 80055f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	697a      	ldr	r2, [r7, #20]
 80055fc:	621a      	str	r2, [r3, #32]
}
 80055fe:	bf00      	nop
 8005600:	371c      	adds	r7, #28
 8005602:	46bd      	mov	sp, r7
 8005604:	bc80      	pop	{r7}
 8005606:	4770      	bx	lr

08005608 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005608:	b480      	push	{r7}
 800560a:	b087      	sub	sp, #28
 800560c:	af00      	add	r7, sp, #0
 800560e:	60f8      	str	r0, [r7, #12]
 8005610:	60b9      	str	r1, [r7, #8]
 8005612:	607a      	str	r2, [r7, #4]
 8005614:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	6a1b      	ldr	r3, [r3, #32]
 800561a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	6a1b      	ldr	r3, [r3, #32]
 8005620:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	69db      	ldr	r3, [r3, #28]
 800562c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800562e:	693b      	ldr	r3, [r7, #16]
 8005630:	f023 0303 	bic.w	r3, r3, #3
 8005634:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8005636:	693a      	ldr	r2, [r7, #16]
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	4313      	orrs	r3, r2
 800563c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800563e:	693b      	ldr	r3, [r7, #16]
 8005640:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005644:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	011b      	lsls	r3, r3, #4
 800564a:	b2db      	uxtb	r3, r3
 800564c:	693a      	ldr	r2, [r7, #16]
 800564e:	4313      	orrs	r3, r2
 8005650:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8005652:	697b      	ldr	r3, [r7, #20]
 8005654:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005658:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 800565a:	68bb      	ldr	r3, [r7, #8]
 800565c:	021b      	lsls	r3, r3, #8
 800565e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005662:	697a      	ldr	r2, [r7, #20]
 8005664:	4313      	orrs	r3, r2
 8005666:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	693a      	ldr	r2, [r7, #16]
 800566c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	697a      	ldr	r2, [r7, #20]
 8005672:	621a      	str	r2, [r3, #32]
}
 8005674:	bf00      	nop
 8005676:	371c      	adds	r7, #28
 8005678:	46bd      	mov	sp, r7
 800567a:	bc80      	pop	{r7}
 800567c:	4770      	bx	lr

0800567e <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800567e:	b480      	push	{r7}
 8005680:	b087      	sub	sp, #28
 8005682:	af00      	add	r7, sp, #0
 8005684:	60f8      	str	r0, [r7, #12]
 8005686:	60b9      	str	r1, [r7, #8]
 8005688:	607a      	str	r2, [r7, #4]
 800568a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	6a1b      	ldr	r3, [r3, #32]
 8005690:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	6a1b      	ldr	r3, [r3, #32]
 8005696:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	69db      	ldr	r3, [r3, #28]
 80056a2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80056a4:	693b      	ldr	r3, [r7, #16]
 80056a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056aa:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	021b      	lsls	r3, r3, #8
 80056b0:	693a      	ldr	r2, [r7, #16]
 80056b2:	4313      	orrs	r3, r2
 80056b4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80056b6:	693b      	ldr	r3, [r7, #16]
 80056b8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80056bc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	031b      	lsls	r3, r3, #12
 80056c2:	b29b      	uxth	r3, r3
 80056c4:	693a      	ldr	r2, [r7, #16]
 80056c6:	4313      	orrs	r3, r2
 80056c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 80056ca:	697b      	ldr	r3, [r7, #20]
 80056cc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80056d0:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 80056d2:	68bb      	ldr	r3, [r7, #8]
 80056d4:	031b      	lsls	r3, r3, #12
 80056d6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80056da:	697a      	ldr	r2, [r7, #20]
 80056dc:	4313      	orrs	r3, r2
 80056de:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	693a      	ldr	r2, [r7, #16]
 80056e4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	697a      	ldr	r2, [r7, #20]
 80056ea:	621a      	str	r2, [r3, #32]
}
 80056ec:	bf00      	nop
 80056ee:	371c      	adds	r7, #28
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bc80      	pop	{r7}
 80056f4:	4770      	bx	lr

080056f6 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80056f6:	b480      	push	{r7}
 80056f8:	b087      	sub	sp, #28
 80056fa:	af00      	add	r7, sp, #0
 80056fc:	60f8      	str	r0, [r7, #12]
 80056fe:	60b9      	str	r1, [r7, #8]
 8005700:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005702:	68bb      	ldr	r3, [r7, #8]
 8005704:	f003 031f 	and.w	r3, r3, #31
 8005708:	2201      	movs	r2, #1
 800570a:	fa02 f303 	lsl.w	r3, r2, r3
 800570e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	6a1a      	ldr	r2, [r3, #32]
 8005714:	697b      	ldr	r3, [r7, #20]
 8005716:	43db      	mvns	r3, r3
 8005718:	401a      	ands	r2, r3
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	6a1a      	ldr	r2, [r3, #32]
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	f003 031f 	and.w	r3, r3, #31
 8005728:	6879      	ldr	r1, [r7, #4]
 800572a:	fa01 f303 	lsl.w	r3, r1, r3
 800572e:	431a      	orrs	r2, r3
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	621a      	str	r2, [r3, #32]
}
 8005734:	bf00      	nop
 8005736:	371c      	adds	r7, #28
 8005738:	46bd      	mov	sp, r7
 800573a:	bc80      	pop	{r7}
 800573c:	4770      	bx	lr
	...

08005740 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005740:	b480      	push	{r7}
 8005742:	b085      	sub	sp, #20
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
 8005748:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005750:	2b01      	cmp	r3, #1
 8005752:	d101      	bne.n	8005758 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005754:	2302      	movs	r3, #2
 8005756:	e046      	b.n	80057e6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2201      	movs	r2, #1
 800575c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2202      	movs	r2, #2
 8005764:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	685b      	ldr	r3, [r3, #4]
 800576e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	689b      	ldr	r3, [r3, #8]
 8005776:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800577e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	68fa      	ldr	r2, [r7, #12]
 8005786:	4313      	orrs	r3, r2
 8005788:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	68fa      	ldr	r2, [r7, #12]
 8005790:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	4a16      	ldr	r2, [pc, #88]	; (80057f0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005798:	4293      	cmp	r3, r2
 800579a:	d00e      	beq.n	80057ba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057a4:	d009      	beq.n	80057ba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4a12      	ldr	r2, [pc, #72]	; (80057f4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d004      	beq.n	80057ba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	4a10      	ldr	r2, [pc, #64]	; (80057f8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80057b6:	4293      	cmp	r3, r2
 80057b8:	d10c      	bne.n	80057d4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80057c0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	685b      	ldr	r3, [r3, #4]
 80057c6:	68ba      	ldr	r2, [r7, #8]
 80057c8:	4313      	orrs	r3, r2
 80057ca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	68ba      	ldr	r2, [r7, #8]
 80057d2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2201      	movs	r2, #1
 80057d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2200      	movs	r2, #0
 80057e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80057e4:	2300      	movs	r3, #0
}
 80057e6:	4618      	mov	r0, r3
 80057e8:	3714      	adds	r7, #20
 80057ea:	46bd      	mov	sp, r7
 80057ec:	bc80      	pop	{r7}
 80057ee:	4770      	bx	lr
 80057f0:	40012c00 	.word	0x40012c00
 80057f4:	40000400 	.word	0x40000400
 80057f8:	40000800 	.word	0x40000800

080057fc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80057fc:	b480      	push	{r7}
 80057fe:	b083      	sub	sp, #12
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005804:	bf00      	nop
 8005806:	370c      	adds	r7, #12
 8005808:	46bd      	mov	sp, r7
 800580a:	bc80      	pop	{r7}
 800580c:	4770      	bx	lr

0800580e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800580e:	b480      	push	{r7}
 8005810:	b083      	sub	sp, #12
 8005812:	af00      	add	r7, sp, #0
 8005814:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005816:	bf00      	nop
 8005818:	370c      	adds	r7, #12
 800581a:	46bd      	mov	sp, r7
 800581c:	bc80      	pop	{r7}
 800581e:	4770      	bx	lr

08005820 <__errno>:
 8005820:	4b01      	ldr	r3, [pc, #4]	; (8005828 <__errno+0x8>)
 8005822:	6818      	ldr	r0, [r3, #0]
 8005824:	4770      	bx	lr
 8005826:	bf00      	nop
 8005828:	20000018 	.word	0x20000018

0800582c <__libc_init_array>:
 800582c:	b570      	push	{r4, r5, r6, lr}
 800582e:	2600      	movs	r6, #0
 8005830:	4d0c      	ldr	r5, [pc, #48]	; (8005864 <__libc_init_array+0x38>)
 8005832:	4c0d      	ldr	r4, [pc, #52]	; (8005868 <__libc_init_array+0x3c>)
 8005834:	1b64      	subs	r4, r4, r5
 8005836:	10a4      	asrs	r4, r4, #2
 8005838:	42a6      	cmp	r6, r4
 800583a:	d109      	bne.n	8005850 <__libc_init_array+0x24>
 800583c:	f000 fc90 	bl	8006160 <_init>
 8005840:	2600      	movs	r6, #0
 8005842:	4d0a      	ldr	r5, [pc, #40]	; (800586c <__libc_init_array+0x40>)
 8005844:	4c0a      	ldr	r4, [pc, #40]	; (8005870 <__libc_init_array+0x44>)
 8005846:	1b64      	subs	r4, r4, r5
 8005848:	10a4      	asrs	r4, r4, #2
 800584a:	42a6      	cmp	r6, r4
 800584c:	d105      	bne.n	800585a <__libc_init_array+0x2e>
 800584e:	bd70      	pop	{r4, r5, r6, pc}
 8005850:	f855 3b04 	ldr.w	r3, [r5], #4
 8005854:	4798      	blx	r3
 8005856:	3601      	adds	r6, #1
 8005858:	e7ee      	b.n	8005838 <__libc_init_array+0xc>
 800585a:	f855 3b04 	ldr.w	r3, [r5], #4
 800585e:	4798      	blx	r3
 8005860:	3601      	adds	r6, #1
 8005862:	e7f2      	b.n	800584a <__libc_init_array+0x1e>
 8005864:	0800675c 	.word	0x0800675c
 8005868:	0800675c 	.word	0x0800675c
 800586c:	0800675c 	.word	0x0800675c
 8005870:	08006760 	.word	0x08006760

08005874 <memcpy>:
 8005874:	440a      	add	r2, r1
 8005876:	4291      	cmp	r1, r2
 8005878:	f100 33ff 	add.w	r3, r0, #4294967295
 800587c:	d100      	bne.n	8005880 <memcpy+0xc>
 800587e:	4770      	bx	lr
 8005880:	b510      	push	{r4, lr}
 8005882:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005886:	4291      	cmp	r1, r2
 8005888:	f803 4f01 	strb.w	r4, [r3, #1]!
 800588c:	d1f9      	bne.n	8005882 <memcpy+0xe>
 800588e:	bd10      	pop	{r4, pc}

08005890 <memset>:
 8005890:	4603      	mov	r3, r0
 8005892:	4402      	add	r2, r0
 8005894:	4293      	cmp	r3, r2
 8005896:	d100      	bne.n	800589a <memset+0xa>
 8005898:	4770      	bx	lr
 800589a:	f803 1b01 	strb.w	r1, [r3], #1
 800589e:	e7f9      	b.n	8005894 <memset+0x4>

080058a0 <sniprintf>:
 80058a0:	b40c      	push	{r2, r3}
 80058a2:	b530      	push	{r4, r5, lr}
 80058a4:	4b17      	ldr	r3, [pc, #92]	; (8005904 <sniprintf+0x64>)
 80058a6:	1e0c      	subs	r4, r1, #0
 80058a8:	681d      	ldr	r5, [r3, #0]
 80058aa:	b09d      	sub	sp, #116	; 0x74
 80058ac:	da08      	bge.n	80058c0 <sniprintf+0x20>
 80058ae:	238b      	movs	r3, #139	; 0x8b
 80058b0:	f04f 30ff 	mov.w	r0, #4294967295
 80058b4:	602b      	str	r3, [r5, #0]
 80058b6:	b01d      	add	sp, #116	; 0x74
 80058b8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80058bc:	b002      	add	sp, #8
 80058be:	4770      	bx	lr
 80058c0:	f44f 7302 	mov.w	r3, #520	; 0x208
 80058c4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80058c8:	bf0c      	ite	eq
 80058ca:	4623      	moveq	r3, r4
 80058cc:	f104 33ff 	addne.w	r3, r4, #4294967295
 80058d0:	9304      	str	r3, [sp, #16]
 80058d2:	9307      	str	r3, [sp, #28]
 80058d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80058d8:	9002      	str	r0, [sp, #8]
 80058da:	9006      	str	r0, [sp, #24]
 80058dc:	f8ad 3016 	strh.w	r3, [sp, #22]
 80058e0:	4628      	mov	r0, r5
 80058e2:	ab21      	add	r3, sp, #132	; 0x84
 80058e4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80058e6:	a902      	add	r1, sp, #8
 80058e8:	9301      	str	r3, [sp, #4]
 80058ea:	f000 f889 	bl	8005a00 <_svfiprintf_r>
 80058ee:	1c43      	adds	r3, r0, #1
 80058f0:	bfbc      	itt	lt
 80058f2:	238b      	movlt	r3, #139	; 0x8b
 80058f4:	602b      	strlt	r3, [r5, #0]
 80058f6:	2c00      	cmp	r4, #0
 80058f8:	d0dd      	beq.n	80058b6 <sniprintf+0x16>
 80058fa:	2200      	movs	r2, #0
 80058fc:	9b02      	ldr	r3, [sp, #8]
 80058fe:	701a      	strb	r2, [r3, #0]
 8005900:	e7d9      	b.n	80058b6 <sniprintf+0x16>
 8005902:	bf00      	nop
 8005904:	20000018 	.word	0x20000018

08005908 <siprintf>:
 8005908:	b40e      	push	{r1, r2, r3}
 800590a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800590e:	b500      	push	{lr}
 8005910:	b09c      	sub	sp, #112	; 0x70
 8005912:	ab1d      	add	r3, sp, #116	; 0x74
 8005914:	9002      	str	r0, [sp, #8]
 8005916:	9006      	str	r0, [sp, #24]
 8005918:	9107      	str	r1, [sp, #28]
 800591a:	9104      	str	r1, [sp, #16]
 800591c:	4808      	ldr	r0, [pc, #32]	; (8005940 <siprintf+0x38>)
 800591e:	4909      	ldr	r1, [pc, #36]	; (8005944 <siprintf+0x3c>)
 8005920:	f853 2b04 	ldr.w	r2, [r3], #4
 8005924:	9105      	str	r1, [sp, #20]
 8005926:	6800      	ldr	r0, [r0, #0]
 8005928:	a902      	add	r1, sp, #8
 800592a:	9301      	str	r3, [sp, #4]
 800592c:	f000 f868 	bl	8005a00 <_svfiprintf_r>
 8005930:	2200      	movs	r2, #0
 8005932:	9b02      	ldr	r3, [sp, #8]
 8005934:	701a      	strb	r2, [r3, #0]
 8005936:	b01c      	add	sp, #112	; 0x70
 8005938:	f85d eb04 	ldr.w	lr, [sp], #4
 800593c:	b003      	add	sp, #12
 800593e:	4770      	bx	lr
 8005940:	20000018 	.word	0x20000018
 8005944:	ffff0208 	.word	0xffff0208

08005948 <__ssputs_r>:
 8005948:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800594c:	688e      	ldr	r6, [r1, #8]
 800594e:	4682      	mov	sl, r0
 8005950:	429e      	cmp	r6, r3
 8005952:	460c      	mov	r4, r1
 8005954:	4690      	mov	r8, r2
 8005956:	461f      	mov	r7, r3
 8005958:	d838      	bhi.n	80059cc <__ssputs_r+0x84>
 800595a:	898a      	ldrh	r2, [r1, #12]
 800595c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005960:	d032      	beq.n	80059c8 <__ssputs_r+0x80>
 8005962:	6825      	ldr	r5, [r4, #0]
 8005964:	6909      	ldr	r1, [r1, #16]
 8005966:	3301      	adds	r3, #1
 8005968:	eba5 0901 	sub.w	r9, r5, r1
 800596c:	6965      	ldr	r5, [r4, #20]
 800596e:	444b      	add	r3, r9
 8005970:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005974:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005978:	106d      	asrs	r5, r5, #1
 800597a:	429d      	cmp	r5, r3
 800597c:	bf38      	it	cc
 800597e:	461d      	movcc	r5, r3
 8005980:	0553      	lsls	r3, r2, #21
 8005982:	d531      	bpl.n	80059e8 <__ssputs_r+0xa0>
 8005984:	4629      	mov	r1, r5
 8005986:	f000 fb45 	bl	8006014 <_malloc_r>
 800598a:	4606      	mov	r6, r0
 800598c:	b950      	cbnz	r0, 80059a4 <__ssputs_r+0x5c>
 800598e:	230c      	movs	r3, #12
 8005990:	f04f 30ff 	mov.w	r0, #4294967295
 8005994:	f8ca 3000 	str.w	r3, [sl]
 8005998:	89a3      	ldrh	r3, [r4, #12]
 800599a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800599e:	81a3      	strh	r3, [r4, #12]
 80059a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059a4:	464a      	mov	r2, r9
 80059a6:	6921      	ldr	r1, [r4, #16]
 80059a8:	f7ff ff64 	bl	8005874 <memcpy>
 80059ac:	89a3      	ldrh	r3, [r4, #12]
 80059ae:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80059b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80059b6:	81a3      	strh	r3, [r4, #12]
 80059b8:	6126      	str	r6, [r4, #16]
 80059ba:	444e      	add	r6, r9
 80059bc:	6026      	str	r6, [r4, #0]
 80059be:	463e      	mov	r6, r7
 80059c0:	6165      	str	r5, [r4, #20]
 80059c2:	eba5 0509 	sub.w	r5, r5, r9
 80059c6:	60a5      	str	r5, [r4, #8]
 80059c8:	42be      	cmp	r6, r7
 80059ca:	d900      	bls.n	80059ce <__ssputs_r+0x86>
 80059cc:	463e      	mov	r6, r7
 80059ce:	4632      	mov	r2, r6
 80059d0:	4641      	mov	r1, r8
 80059d2:	6820      	ldr	r0, [r4, #0]
 80059d4:	f000 fab8 	bl	8005f48 <memmove>
 80059d8:	68a3      	ldr	r3, [r4, #8]
 80059da:	6822      	ldr	r2, [r4, #0]
 80059dc:	1b9b      	subs	r3, r3, r6
 80059de:	4432      	add	r2, r6
 80059e0:	2000      	movs	r0, #0
 80059e2:	60a3      	str	r3, [r4, #8]
 80059e4:	6022      	str	r2, [r4, #0]
 80059e6:	e7db      	b.n	80059a0 <__ssputs_r+0x58>
 80059e8:	462a      	mov	r2, r5
 80059ea:	f000 fb6d 	bl	80060c8 <_realloc_r>
 80059ee:	4606      	mov	r6, r0
 80059f0:	2800      	cmp	r0, #0
 80059f2:	d1e1      	bne.n	80059b8 <__ssputs_r+0x70>
 80059f4:	4650      	mov	r0, sl
 80059f6:	6921      	ldr	r1, [r4, #16]
 80059f8:	f000 fac0 	bl	8005f7c <_free_r>
 80059fc:	e7c7      	b.n	800598e <__ssputs_r+0x46>
	...

08005a00 <_svfiprintf_r>:
 8005a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a04:	4698      	mov	r8, r3
 8005a06:	898b      	ldrh	r3, [r1, #12]
 8005a08:	4607      	mov	r7, r0
 8005a0a:	061b      	lsls	r3, r3, #24
 8005a0c:	460d      	mov	r5, r1
 8005a0e:	4614      	mov	r4, r2
 8005a10:	b09d      	sub	sp, #116	; 0x74
 8005a12:	d50e      	bpl.n	8005a32 <_svfiprintf_r+0x32>
 8005a14:	690b      	ldr	r3, [r1, #16]
 8005a16:	b963      	cbnz	r3, 8005a32 <_svfiprintf_r+0x32>
 8005a18:	2140      	movs	r1, #64	; 0x40
 8005a1a:	f000 fafb 	bl	8006014 <_malloc_r>
 8005a1e:	6028      	str	r0, [r5, #0]
 8005a20:	6128      	str	r0, [r5, #16]
 8005a22:	b920      	cbnz	r0, 8005a2e <_svfiprintf_r+0x2e>
 8005a24:	230c      	movs	r3, #12
 8005a26:	603b      	str	r3, [r7, #0]
 8005a28:	f04f 30ff 	mov.w	r0, #4294967295
 8005a2c:	e0d1      	b.n	8005bd2 <_svfiprintf_r+0x1d2>
 8005a2e:	2340      	movs	r3, #64	; 0x40
 8005a30:	616b      	str	r3, [r5, #20]
 8005a32:	2300      	movs	r3, #0
 8005a34:	9309      	str	r3, [sp, #36]	; 0x24
 8005a36:	2320      	movs	r3, #32
 8005a38:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005a3c:	2330      	movs	r3, #48	; 0x30
 8005a3e:	f04f 0901 	mov.w	r9, #1
 8005a42:	f8cd 800c 	str.w	r8, [sp, #12]
 8005a46:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8005bec <_svfiprintf_r+0x1ec>
 8005a4a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005a4e:	4623      	mov	r3, r4
 8005a50:	469a      	mov	sl, r3
 8005a52:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005a56:	b10a      	cbz	r2, 8005a5c <_svfiprintf_r+0x5c>
 8005a58:	2a25      	cmp	r2, #37	; 0x25
 8005a5a:	d1f9      	bne.n	8005a50 <_svfiprintf_r+0x50>
 8005a5c:	ebba 0b04 	subs.w	fp, sl, r4
 8005a60:	d00b      	beq.n	8005a7a <_svfiprintf_r+0x7a>
 8005a62:	465b      	mov	r3, fp
 8005a64:	4622      	mov	r2, r4
 8005a66:	4629      	mov	r1, r5
 8005a68:	4638      	mov	r0, r7
 8005a6a:	f7ff ff6d 	bl	8005948 <__ssputs_r>
 8005a6e:	3001      	adds	r0, #1
 8005a70:	f000 80aa 	beq.w	8005bc8 <_svfiprintf_r+0x1c8>
 8005a74:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a76:	445a      	add	r2, fp
 8005a78:	9209      	str	r2, [sp, #36]	; 0x24
 8005a7a:	f89a 3000 	ldrb.w	r3, [sl]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	f000 80a2 	beq.w	8005bc8 <_svfiprintf_r+0x1c8>
 8005a84:	2300      	movs	r3, #0
 8005a86:	f04f 32ff 	mov.w	r2, #4294967295
 8005a8a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005a8e:	f10a 0a01 	add.w	sl, sl, #1
 8005a92:	9304      	str	r3, [sp, #16]
 8005a94:	9307      	str	r3, [sp, #28]
 8005a96:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005a9a:	931a      	str	r3, [sp, #104]	; 0x68
 8005a9c:	4654      	mov	r4, sl
 8005a9e:	2205      	movs	r2, #5
 8005aa0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005aa4:	4851      	ldr	r0, [pc, #324]	; (8005bec <_svfiprintf_r+0x1ec>)
 8005aa6:	f000 fa41 	bl	8005f2c <memchr>
 8005aaa:	9a04      	ldr	r2, [sp, #16]
 8005aac:	b9d8      	cbnz	r0, 8005ae6 <_svfiprintf_r+0xe6>
 8005aae:	06d0      	lsls	r0, r2, #27
 8005ab0:	bf44      	itt	mi
 8005ab2:	2320      	movmi	r3, #32
 8005ab4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005ab8:	0711      	lsls	r1, r2, #28
 8005aba:	bf44      	itt	mi
 8005abc:	232b      	movmi	r3, #43	; 0x2b
 8005abe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005ac2:	f89a 3000 	ldrb.w	r3, [sl]
 8005ac6:	2b2a      	cmp	r3, #42	; 0x2a
 8005ac8:	d015      	beq.n	8005af6 <_svfiprintf_r+0xf6>
 8005aca:	4654      	mov	r4, sl
 8005acc:	2000      	movs	r0, #0
 8005ace:	f04f 0c0a 	mov.w	ip, #10
 8005ad2:	9a07      	ldr	r2, [sp, #28]
 8005ad4:	4621      	mov	r1, r4
 8005ad6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005ada:	3b30      	subs	r3, #48	; 0x30
 8005adc:	2b09      	cmp	r3, #9
 8005ade:	d94e      	bls.n	8005b7e <_svfiprintf_r+0x17e>
 8005ae0:	b1b0      	cbz	r0, 8005b10 <_svfiprintf_r+0x110>
 8005ae2:	9207      	str	r2, [sp, #28]
 8005ae4:	e014      	b.n	8005b10 <_svfiprintf_r+0x110>
 8005ae6:	eba0 0308 	sub.w	r3, r0, r8
 8005aea:	fa09 f303 	lsl.w	r3, r9, r3
 8005aee:	4313      	orrs	r3, r2
 8005af0:	46a2      	mov	sl, r4
 8005af2:	9304      	str	r3, [sp, #16]
 8005af4:	e7d2      	b.n	8005a9c <_svfiprintf_r+0x9c>
 8005af6:	9b03      	ldr	r3, [sp, #12]
 8005af8:	1d19      	adds	r1, r3, #4
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	9103      	str	r1, [sp, #12]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	bfbb      	ittet	lt
 8005b02:	425b      	neglt	r3, r3
 8005b04:	f042 0202 	orrlt.w	r2, r2, #2
 8005b08:	9307      	strge	r3, [sp, #28]
 8005b0a:	9307      	strlt	r3, [sp, #28]
 8005b0c:	bfb8      	it	lt
 8005b0e:	9204      	strlt	r2, [sp, #16]
 8005b10:	7823      	ldrb	r3, [r4, #0]
 8005b12:	2b2e      	cmp	r3, #46	; 0x2e
 8005b14:	d10c      	bne.n	8005b30 <_svfiprintf_r+0x130>
 8005b16:	7863      	ldrb	r3, [r4, #1]
 8005b18:	2b2a      	cmp	r3, #42	; 0x2a
 8005b1a:	d135      	bne.n	8005b88 <_svfiprintf_r+0x188>
 8005b1c:	9b03      	ldr	r3, [sp, #12]
 8005b1e:	3402      	adds	r4, #2
 8005b20:	1d1a      	adds	r2, r3, #4
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	9203      	str	r2, [sp, #12]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	bfb8      	it	lt
 8005b2a:	f04f 33ff 	movlt.w	r3, #4294967295
 8005b2e:	9305      	str	r3, [sp, #20]
 8005b30:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005bfc <_svfiprintf_r+0x1fc>
 8005b34:	2203      	movs	r2, #3
 8005b36:	4650      	mov	r0, sl
 8005b38:	7821      	ldrb	r1, [r4, #0]
 8005b3a:	f000 f9f7 	bl	8005f2c <memchr>
 8005b3e:	b140      	cbz	r0, 8005b52 <_svfiprintf_r+0x152>
 8005b40:	2340      	movs	r3, #64	; 0x40
 8005b42:	eba0 000a 	sub.w	r0, r0, sl
 8005b46:	fa03 f000 	lsl.w	r0, r3, r0
 8005b4a:	9b04      	ldr	r3, [sp, #16]
 8005b4c:	3401      	adds	r4, #1
 8005b4e:	4303      	orrs	r3, r0
 8005b50:	9304      	str	r3, [sp, #16]
 8005b52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b56:	2206      	movs	r2, #6
 8005b58:	4825      	ldr	r0, [pc, #148]	; (8005bf0 <_svfiprintf_r+0x1f0>)
 8005b5a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005b5e:	f000 f9e5 	bl	8005f2c <memchr>
 8005b62:	2800      	cmp	r0, #0
 8005b64:	d038      	beq.n	8005bd8 <_svfiprintf_r+0x1d8>
 8005b66:	4b23      	ldr	r3, [pc, #140]	; (8005bf4 <_svfiprintf_r+0x1f4>)
 8005b68:	bb1b      	cbnz	r3, 8005bb2 <_svfiprintf_r+0x1b2>
 8005b6a:	9b03      	ldr	r3, [sp, #12]
 8005b6c:	3307      	adds	r3, #7
 8005b6e:	f023 0307 	bic.w	r3, r3, #7
 8005b72:	3308      	adds	r3, #8
 8005b74:	9303      	str	r3, [sp, #12]
 8005b76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b78:	4433      	add	r3, r6
 8005b7a:	9309      	str	r3, [sp, #36]	; 0x24
 8005b7c:	e767      	b.n	8005a4e <_svfiprintf_r+0x4e>
 8005b7e:	460c      	mov	r4, r1
 8005b80:	2001      	movs	r0, #1
 8005b82:	fb0c 3202 	mla	r2, ip, r2, r3
 8005b86:	e7a5      	b.n	8005ad4 <_svfiprintf_r+0xd4>
 8005b88:	2300      	movs	r3, #0
 8005b8a:	f04f 0c0a 	mov.w	ip, #10
 8005b8e:	4619      	mov	r1, r3
 8005b90:	3401      	adds	r4, #1
 8005b92:	9305      	str	r3, [sp, #20]
 8005b94:	4620      	mov	r0, r4
 8005b96:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005b9a:	3a30      	subs	r2, #48	; 0x30
 8005b9c:	2a09      	cmp	r2, #9
 8005b9e:	d903      	bls.n	8005ba8 <_svfiprintf_r+0x1a8>
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d0c5      	beq.n	8005b30 <_svfiprintf_r+0x130>
 8005ba4:	9105      	str	r1, [sp, #20]
 8005ba6:	e7c3      	b.n	8005b30 <_svfiprintf_r+0x130>
 8005ba8:	4604      	mov	r4, r0
 8005baa:	2301      	movs	r3, #1
 8005bac:	fb0c 2101 	mla	r1, ip, r1, r2
 8005bb0:	e7f0      	b.n	8005b94 <_svfiprintf_r+0x194>
 8005bb2:	ab03      	add	r3, sp, #12
 8005bb4:	9300      	str	r3, [sp, #0]
 8005bb6:	462a      	mov	r2, r5
 8005bb8:	4638      	mov	r0, r7
 8005bba:	4b0f      	ldr	r3, [pc, #60]	; (8005bf8 <_svfiprintf_r+0x1f8>)
 8005bbc:	a904      	add	r1, sp, #16
 8005bbe:	f3af 8000 	nop.w
 8005bc2:	1c42      	adds	r2, r0, #1
 8005bc4:	4606      	mov	r6, r0
 8005bc6:	d1d6      	bne.n	8005b76 <_svfiprintf_r+0x176>
 8005bc8:	89ab      	ldrh	r3, [r5, #12]
 8005bca:	065b      	lsls	r3, r3, #25
 8005bcc:	f53f af2c 	bmi.w	8005a28 <_svfiprintf_r+0x28>
 8005bd0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005bd2:	b01d      	add	sp, #116	; 0x74
 8005bd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bd8:	ab03      	add	r3, sp, #12
 8005bda:	9300      	str	r3, [sp, #0]
 8005bdc:	462a      	mov	r2, r5
 8005bde:	4638      	mov	r0, r7
 8005be0:	4b05      	ldr	r3, [pc, #20]	; (8005bf8 <_svfiprintf_r+0x1f8>)
 8005be2:	a904      	add	r1, sp, #16
 8005be4:	f000 f87c 	bl	8005ce0 <_printf_i>
 8005be8:	e7eb      	b.n	8005bc2 <_svfiprintf_r+0x1c2>
 8005bea:	bf00      	nop
 8005bec:	08006726 	.word	0x08006726
 8005bf0:	08006730 	.word	0x08006730
 8005bf4:	00000000 	.word	0x00000000
 8005bf8:	08005949 	.word	0x08005949
 8005bfc:	0800672c 	.word	0x0800672c

08005c00 <_printf_common>:
 8005c00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c04:	4616      	mov	r6, r2
 8005c06:	4699      	mov	r9, r3
 8005c08:	688a      	ldr	r2, [r1, #8]
 8005c0a:	690b      	ldr	r3, [r1, #16]
 8005c0c:	4607      	mov	r7, r0
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	bfb8      	it	lt
 8005c12:	4613      	movlt	r3, r2
 8005c14:	6033      	str	r3, [r6, #0]
 8005c16:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005c1a:	460c      	mov	r4, r1
 8005c1c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005c20:	b10a      	cbz	r2, 8005c26 <_printf_common+0x26>
 8005c22:	3301      	adds	r3, #1
 8005c24:	6033      	str	r3, [r6, #0]
 8005c26:	6823      	ldr	r3, [r4, #0]
 8005c28:	0699      	lsls	r1, r3, #26
 8005c2a:	bf42      	ittt	mi
 8005c2c:	6833      	ldrmi	r3, [r6, #0]
 8005c2e:	3302      	addmi	r3, #2
 8005c30:	6033      	strmi	r3, [r6, #0]
 8005c32:	6825      	ldr	r5, [r4, #0]
 8005c34:	f015 0506 	ands.w	r5, r5, #6
 8005c38:	d106      	bne.n	8005c48 <_printf_common+0x48>
 8005c3a:	f104 0a19 	add.w	sl, r4, #25
 8005c3e:	68e3      	ldr	r3, [r4, #12]
 8005c40:	6832      	ldr	r2, [r6, #0]
 8005c42:	1a9b      	subs	r3, r3, r2
 8005c44:	42ab      	cmp	r3, r5
 8005c46:	dc28      	bgt.n	8005c9a <_printf_common+0x9a>
 8005c48:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005c4c:	1e13      	subs	r3, r2, #0
 8005c4e:	6822      	ldr	r2, [r4, #0]
 8005c50:	bf18      	it	ne
 8005c52:	2301      	movne	r3, #1
 8005c54:	0692      	lsls	r2, r2, #26
 8005c56:	d42d      	bmi.n	8005cb4 <_printf_common+0xb4>
 8005c58:	4649      	mov	r1, r9
 8005c5a:	4638      	mov	r0, r7
 8005c5c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005c60:	47c0      	blx	r8
 8005c62:	3001      	adds	r0, #1
 8005c64:	d020      	beq.n	8005ca8 <_printf_common+0xa8>
 8005c66:	6823      	ldr	r3, [r4, #0]
 8005c68:	68e5      	ldr	r5, [r4, #12]
 8005c6a:	f003 0306 	and.w	r3, r3, #6
 8005c6e:	2b04      	cmp	r3, #4
 8005c70:	bf18      	it	ne
 8005c72:	2500      	movne	r5, #0
 8005c74:	6832      	ldr	r2, [r6, #0]
 8005c76:	f04f 0600 	mov.w	r6, #0
 8005c7a:	68a3      	ldr	r3, [r4, #8]
 8005c7c:	bf08      	it	eq
 8005c7e:	1aad      	subeq	r5, r5, r2
 8005c80:	6922      	ldr	r2, [r4, #16]
 8005c82:	bf08      	it	eq
 8005c84:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	bfc4      	itt	gt
 8005c8c:	1a9b      	subgt	r3, r3, r2
 8005c8e:	18ed      	addgt	r5, r5, r3
 8005c90:	341a      	adds	r4, #26
 8005c92:	42b5      	cmp	r5, r6
 8005c94:	d11a      	bne.n	8005ccc <_printf_common+0xcc>
 8005c96:	2000      	movs	r0, #0
 8005c98:	e008      	b.n	8005cac <_printf_common+0xac>
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	4652      	mov	r2, sl
 8005c9e:	4649      	mov	r1, r9
 8005ca0:	4638      	mov	r0, r7
 8005ca2:	47c0      	blx	r8
 8005ca4:	3001      	adds	r0, #1
 8005ca6:	d103      	bne.n	8005cb0 <_printf_common+0xb0>
 8005ca8:	f04f 30ff 	mov.w	r0, #4294967295
 8005cac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cb0:	3501      	adds	r5, #1
 8005cb2:	e7c4      	b.n	8005c3e <_printf_common+0x3e>
 8005cb4:	2030      	movs	r0, #48	; 0x30
 8005cb6:	18e1      	adds	r1, r4, r3
 8005cb8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005cbc:	1c5a      	adds	r2, r3, #1
 8005cbe:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005cc2:	4422      	add	r2, r4
 8005cc4:	3302      	adds	r3, #2
 8005cc6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005cca:	e7c5      	b.n	8005c58 <_printf_common+0x58>
 8005ccc:	2301      	movs	r3, #1
 8005cce:	4622      	mov	r2, r4
 8005cd0:	4649      	mov	r1, r9
 8005cd2:	4638      	mov	r0, r7
 8005cd4:	47c0      	blx	r8
 8005cd6:	3001      	adds	r0, #1
 8005cd8:	d0e6      	beq.n	8005ca8 <_printf_common+0xa8>
 8005cda:	3601      	adds	r6, #1
 8005cdc:	e7d9      	b.n	8005c92 <_printf_common+0x92>
	...

08005ce0 <_printf_i>:
 8005ce0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005ce4:	460c      	mov	r4, r1
 8005ce6:	7e27      	ldrb	r7, [r4, #24]
 8005ce8:	4691      	mov	r9, r2
 8005cea:	2f78      	cmp	r7, #120	; 0x78
 8005cec:	4680      	mov	r8, r0
 8005cee:	469a      	mov	sl, r3
 8005cf0:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005cf2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005cf6:	d807      	bhi.n	8005d08 <_printf_i+0x28>
 8005cf8:	2f62      	cmp	r7, #98	; 0x62
 8005cfa:	d80a      	bhi.n	8005d12 <_printf_i+0x32>
 8005cfc:	2f00      	cmp	r7, #0
 8005cfe:	f000 80d9 	beq.w	8005eb4 <_printf_i+0x1d4>
 8005d02:	2f58      	cmp	r7, #88	; 0x58
 8005d04:	f000 80a4 	beq.w	8005e50 <_printf_i+0x170>
 8005d08:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005d0c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005d10:	e03a      	b.n	8005d88 <_printf_i+0xa8>
 8005d12:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005d16:	2b15      	cmp	r3, #21
 8005d18:	d8f6      	bhi.n	8005d08 <_printf_i+0x28>
 8005d1a:	a001      	add	r0, pc, #4	; (adr r0, 8005d20 <_printf_i+0x40>)
 8005d1c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005d20:	08005d79 	.word	0x08005d79
 8005d24:	08005d8d 	.word	0x08005d8d
 8005d28:	08005d09 	.word	0x08005d09
 8005d2c:	08005d09 	.word	0x08005d09
 8005d30:	08005d09 	.word	0x08005d09
 8005d34:	08005d09 	.word	0x08005d09
 8005d38:	08005d8d 	.word	0x08005d8d
 8005d3c:	08005d09 	.word	0x08005d09
 8005d40:	08005d09 	.word	0x08005d09
 8005d44:	08005d09 	.word	0x08005d09
 8005d48:	08005d09 	.word	0x08005d09
 8005d4c:	08005e9b 	.word	0x08005e9b
 8005d50:	08005dbd 	.word	0x08005dbd
 8005d54:	08005e7d 	.word	0x08005e7d
 8005d58:	08005d09 	.word	0x08005d09
 8005d5c:	08005d09 	.word	0x08005d09
 8005d60:	08005ebd 	.word	0x08005ebd
 8005d64:	08005d09 	.word	0x08005d09
 8005d68:	08005dbd 	.word	0x08005dbd
 8005d6c:	08005d09 	.word	0x08005d09
 8005d70:	08005d09 	.word	0x08005d09
 8005d74:	08005e85 	.word	0x08005e85
 8005d78:	680b      	ldr	r3, [r1, #0]
 8005d7a:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005d7e:	1d1a      	adds	r2, r3, #4
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	600a      	str	r2, [r1, #0]
 8005d84:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005d88:	2301      	movs	r3, #1
 8005d8a:	e0a4      	b.n	8005ed6 <_printf_i+0x1f6>
 8005d8c:	6825      	ldr	r5, [r4, #0]
 8005d8e:	6808      	ldr	r0, [r1, #0]
 8005d90:	062e      	lsls	r6, r5, #24
 8005d92:	f100 0304 	add.w	r3, r0, #4
 8005d96:	d50a      	bpl.n	8005dae <_printf_i+0xce>
 8005d98:	6805      	ldr	r5, [r0, #0]
 8005d9a:	600b      	str	r3, [r1, #0]
 8005d9c:	2d00      	cmp	r5, #0
 8005d9e:	da03      	bge.n	8005da8 <_printf_i+0xc8>
 8005da0:	232d      	movs	r3, #45	; 0x2d
 8005da2:	426d      	negs	r5, r5
 8005da4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005da8:	230a      	movs	r3, #10
 8005daa:	485e      	ldr	r0, [pc, #376]	; (8005f24 <_printf_i+0x244>)
 8005dac:	e019      	b.n	8005de2 <_printf_i+0x102>
 8005dae:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005db2:	6805      	ldr	r5, [r0, #0]
 8005db4:	600b      	str	r3, [r1, #0]
 8005db6:	bf18      	it	ne
 8005db8:	b22d      	sxthne	r5, r5
 8005dba:	e7ef      	b.n	8005d9c <_printf_i+0xbc>
 8005dbc:	680b      	ldr	r3, [r1, #0]
 8005dbe:	6825      	ldr	r5, [r4, #0]
 8005dc0:	1d18      	adds	r0, r3, #4
 8005dc2:	6008      	str	r0, [r1, #0]
 8005dc4:	0628      	lsls	r0, r5, #24
 8005dc6:	d501      	bpl.n	8005dcc <_printf_i+0xec>
 8005dc8:	681d      	ldr	r5, [r3, #0]
 8005dca:	e002      	b.n	8005dd2 <_printf_i+0xf2>
 8005dcc:	0669      	lsls	r1, r5, #25
 8005dce:	d5fb      	bpl.n	8005dc8 <_printf_i+0xe8>
 8005dd0:	881d      	ldrh	r5, [r3, #0]
 8005dd2:	2f6f      	cmp	r7, #111	; 0x6f
 8005dd4:	bf0c      	ite	eq
 8005dd6:	2308      	moveq	r3, #8
 8005dd8:	230a      	movne	r3, #10
 8005dda:	4852      	ldr	r0, [pc, #328]	; (8005f24 <_printf_i+0x244>)
 8005ddc:	2100      	movs	r1, #0
 8005dde:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005de2:	6866      	ldr	r6, [r4, #4]
 8005de4:	2e00      	cmp	r6, #0
 8005de6:	bfa8      	it	ge
 8005de8:	6821      	ldrge	r1, [r4, #0]
 8005dea:	60a6      	str	r6, [r4, #8]
 8005dec:	bfa4      	itt	ge
 8005dee:	f021 0104 	bicge.w	r1, r1, #4
 8005df2:	6021      	strge	r1, [r4, #0]
 8005df4:	b90d      	cbnz	r5, 8005dfa <_printf_i+0x11a>
 8005df6:	2e00      	cmp	r6, #0
 8005df8:	d04d      	beq.n	8005e96 <_printf_i+0x1b6>
 8005dfa:	4616      	mov	r6, r2
 8005dfc:	fbb5 f1f3 	udiv	r1, r5, r3
 8005e00:	fb03 5711 	mls	r7, r3, r1, r5
 8005e04:	5dc7      	ldrb	r7, [r0, r7]
 8005e06:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005e0a:	462f      	mov	r7, r5
 8005e0c:	42bb      	cmp	r3, r7
 8005e0e:	460d      	mov	r5, r1
 8005e10:	d9f4      	bls.n	8005dfc <_printf_i+0x11c>
 8005e12:	2b08      	cmp	r3, #8
 8005e14:	d10b      	bne.n	8005e2e <_printf_i+0x14e>
 8005e16:	6823      	ldr	r3, [r4, #0]
 8005e18:	07df      	lsls	r7, r3, #31
 8005e1a:	d508      	bpl.n	8005e2e <_printf_i+0x14e>
 8005e1c:	6923      	ldr	r3, [r4, #16]
 8005e1e:	6861      	ldr	r1, [r4, #4]
 8005e20:	4299      	cmp	r1, r3
 8005e22:	bfde      	ittt	le
 8005e24:	2330      	movle	r3, #48	; 0x30
 8005e26:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005e2a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005e2e:	1b92      	subs	r2, r2, r6
 8005e30:	6122      	str	r2, [r4, #16]
 8005e32:	464b      	mov	r3, r9
 8005e34:	4621      	mov	r1, r4
 8005e36:	4640      	mov	r0, r8
 8005e38:	f8cd a000 	str.w	sl, [sp]
 8005e3c:	aa03      	add	r2, sp, #12
 8005e3e:	f7ff fedf 	bl	8005c00 <_printf_common>
 8005e42:	3001      	adds	r0, #1
 8005e44:	d14c      	bne.n	8005ee0 <_printf_i+0x200>
 8005e46:	f04f 30ff 	mov.w	r0, #4294967295
 8005e4a:	b004      	add	sp, #16
 8005e4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e50:	4834      	ldr	r0, [pc, #208]	; (8005f24 <_printf_i+0x244>)
 8005e52:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005e56:	680e      	ldr	r6, [r1, #0]
 8005e58:	6823      	ldr	r3, [r4, #0]
 8005e5a:	f856 5b04 	ldr.w	r5, [r6], #4
 8005e5e:	061f      	lsls	r7, r3, #24
 8005e60:	600e      	str	r6, [r1, #0]
 8005e62:	d514      	bpl.n	8005e8e <_printf_i+0x1ae>
 8005e64:	07d9      	lsls	r1, r3, #31
 8005e66:	bf44      	itt	mi
 8005e68:	f043 0320 	orrmi.w	r3, r3, #32
 8005e6c:	6023      	strmi	r3, [r4, #0]
 8005e6e:	b91d      	cbnz	r5, 8005e78 <_printf_i+0x198>
 8005e70:	6823      	ldr	r3, [r4, #0]
 8005e72:	f023 0320 	bic.w	r3, r3, #32
 8005e76:	6023      	str	r3, [r4, #0]
 8005e78:	2310      	movs	r3, #16
 8005e7a:	e7af      	b.n	8005ddc <_printf_i+0xfc>
 8005e7c:	6823      	ldr	r3, [r4, #0]
 8005e7e:	f043 0320 	orr.w	r3, r3, #32
 8005e82:	6023      	str	r3, [r4, #0]
 8005e84:	2378      	movs	r3, #120	; 0x78
 8005e86:	4828      	ldr	r0, [pc, #160]	; (8005f28 <_printf_i+0x248>)
 8005e88:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005e8c:	e7e3      	b.n	8005e56 <_printf_i+0x176>
 8005e8e:	065e      	lsls	r6, r3, #25
 8005e90:	bf48      	it	mi
 8005e92:	b2ad      	uxthmi	r5, r5
 8005e94:	e7e6      	b.n	8005e64 <_printf_i+0x184>
 8005e96:	4616      	mov	r6, r2
 8005e98:	e7bb      	b.n	8005e12 <_printf_i+0x132>
 8005e9a:	680b      	ldr	r3, [r1, #0]
 8005e9c:	6826      	ldr	r6, [r4, #0]
 8005e9e:	1d1d      	adds	r5, r3, #4
 8005ea0:	6960      	ldr	r0, [r4, #20]
 8005ea2:	600d      	str	r5, [r1, #0]
 8005ea4:	0635      	lsls	r5, r6, #24
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	d501      	bpl.n	8005eae <_printf_i+0x1ce>
 8005eaa:	6018      	str	r0, [r3, #0]
 8005eac:	e002      	b.n	8005eb4 <_printf_i+0x1d4>
 8005eae:	0671      	lsls	r1, r6, #25
 8005eb0:	d5fb      	bpl.n	8005eaa <_printf_i+0x1ca>
 8005eb2:	8018      	strh	r0, [r3, #0]
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	4616      	mov	r6, r2
 8005eb8:	6123      	str	r3, [r4, #16]
 8005eba:	e7ba      	b.n	8005e32 <_printf_i+0x152>
 8005ebc:	680b      	ldr	r3, [r1, #0]
 8005ebe:	1d1a      	adds	r2, r3, #4
 8005ec0:	600a      	str	r2, [r1, #0]
 8005ec2:	681e      	ldr	r6, [r3, #0]
 8005ec4:	2100      	movs	r1, #0
 8005ec6:	4630      	mov	r0, r6
 8005ec8:	6862      	ldr	r2, [r4, #4]
 8005eca:	f000 f82f 	bl	8005f2c <memchr>
 8005ece:	b108      	cbz	r0, 8005ed4 <_printf_i+0x1f4>
 8005ed0:	1b80      	subs	r0, r0, r6
 8005ed2:	6060      	str	r0, [r4, #4]
 8005ed4:	6863      	ldr	r3, [r4, #4]
 8005ed6:	6123      	str	r3, [r4, #16]
 8005ed8:	2300      	movs	r3, #0
 8005eda:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ede:	e7a8      	b.n	8005e32 <_printf_i+0x152>
 8005ee0:	4632      	mov	r2, r6
 8005ee2:	4649      	mov	r1, r9
 8005ee4:	4640      	mov	r0, r8
 8005ee6:	6923      	ldr	r3, [r4, #16]
 8005ee8:	47d0      	blx	sl
 8005eea:	3001      	adds	r0, #1
 8005eec:	d0ab      	beq.n	8005e46 <_printf_i+0x166>
 8005eee:	6823      	ldr	r3, [r4, #0]
 8005ef0:	079b      	lsls	r3, r3, #30
 8005ef2:	d413      	bmi.n	8005f1c <_printf_i+0x23c>
 8005ef4:	68e0      	ldr	r0, [r4, #12]
 8005ef6:	9b03      	ldr	r3, [sp, #12]
 8005ef8:	4298      	cmp	r0, r3
 8005efa:	bfb8      	it	lt
 8005efc:	4618      	movlt	r0, r3
 8005efe:	e7a4      	b.n	8005e4a <_printf_i+0x16a>
 8005f00:	2301      	movs	r3, #1
 8005f02:	4632      	mov	r2, r6
 8005f04:	4649      	mov	r1, r9
 8005f06:	4640      	mov	r0, r8
 8005f08:	47d0      	blx	sl
 8005f0a:	3001      	adds	r0, #1
 8005f0c:	d09b      	beq.n	8005e46 <_printf_i+0x166>
 8005f0e:	3501      	adds	r5, #1
 8005f10:	68e3      	ldr	r3, [r4, #12]
 8005f12:	9903      	ldr	r1, [sp, #12]
 8005f14:	1a5b      	subs	r3, r3, r1
 8005f16:	42ab      	cmp	r3, r5
 8005f18:	dcf2      	bgt.n	8005f00 <_printf_i+0x220>
 8005f1a:	e7eb      	b.n	8005ef4 <_printf_i+0x214>
 8005f1c:	2500      	movs	r5, #0
 8005f1e:	f104 0619 	add.w	r6, r4, #25
 8005f22:	e7f5      	b.n	8005f10 <_printf_i+0x230>
 8005f24:	08006737 	.word	0x08006737
 8005f28:	08006748 	.word	0x08006748

08005f2c <memchr>:
 8005f2c:	4603      	mov	r3, r0
 8005f2e:	b510      	push	{r4, lr}
 8005f30:	b2c9      	uxtb	r1, r1
 8005f32:	4402      	add	r2, r0
 8005f34:	4293      	cmp	r3, r2
 8005f36:	4618      	mov	r0, r3
 8005f38:	d101      	bne.n	8005f3e <memchr+0x12>
 8005f3a:	2000      	movs	r0, #0
 8005f3c:	e003      	b.n	8005f46 <memchr+0x1a>
 8005f3e:	7804      	ldrb	r4, [r0, #0]
 8005f40:	3301      	adds	r3, #1
 8005f42:	428c      	cmp	r4, r1
 8005f44:	d1f6      	bne.n	8005f34 <memchr+0x8>
 8005f46:	bd10      	pop	{r4, pc}

08005f48 <memmove>:
 8005f48:	4288      	cmp	r0, r1
 8005f4a:	b510      	push	{r4, lr}
 8005f4c:	eb01 0402 	add.w	r4, r1, r2
 8005f50:	d902      	bls.n	8005f58 <memmove+0x10>
 8005f52:	4284      	cmp	r4, r0
 8005f54:	4623      	mov	r3, r4
 8005f56:	d807      	bhi.n	8005f68 <memmove+0x20>
 8005f58:	1e43      	subs	r3, r0, #1
 8005f5a:	42a1      	cmp	r1, r4
 8005f5c:	d008      	beq.n	8005f70 <memmove+0x28>
 8005f5e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005f62:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005f66:	e7f8      	b.n	8005f5a <memmove+0x12>
 8005f68:	4601      	mov	r1, r0
 8005f6a:	4402      	add	r2, r0
 8005f6c:	428a      	cmp	r2, r1
 8005f6e:	d100      	bne.n	8005f72 <memmove+0x2a>
 8005f70:	bd10      	pop	{r4, pc}
 8005f72:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005f76:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005f7a:	e7f7      	b.n	8005f6c <memmove+0x24>

08005f7c <_free_r>:
 8005f7c:	b538      	push	{r3, r4, r5, lr}
 8005f7e:	4605      	mov	r5, r0
 8005f80:	2900      	cmp	r1, #0
 8005f82:	d043      	beq.n	800600c <_free_r+0x90>
 8005f84:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f88:	1f0c      	subs	r4, r1, #4
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	bfb8      	it	lt
 8005f8e:	18e4      	addlt	r4, r4, r3
 8005f90:	f000 f8d0 	bl	8006134 <__malloc_lock>
 8005f94:	4a1e      	ldr	r2, [pc, #120]	; (8006010 <_free_r+0x94>)
 8005f96:	6813      	ldr	r3, [r2, #0]
 8005f98:	4610      	mov	r0, r2
 8005f9a:	b933      	cbnz	r3, 8005faa <_free_r+0x2e>
 8005f9c:	6063      	str	r3, [r4, #4]
 8005f9e:	6014      	str	r4, [r2, #0]
 8005fa0:	4628      	mov	r0, r5
 8005fa2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005fa6:	f000 b8cb 	b.w	8006140 <__malloc_unlock>
 8005faa:	42a3      	cmp	r3, r4
 8005fac:	d90a      	bls.n	8005fc4 <_free_r+0x48>
 8005fae:	6821      	ldr	r1, [r4, #0]
 8005fb0:	1862      	adds	r2, r4, r1
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	bf01      	itttt	eq
 8005fb6:	681a      	ldreq	r2, [r3, #0]
 8005fb8:	685b      	ldreq	r3, [r3, #4]
 8005fba:	1852      	addeq	r2, r2, r1
 8005fbc:	6022      	streq	r2, [r4, #0]
 8005fbe:	6063      	str	r3, [r4, #4]
 8005fc0:	6004      	str	r4, [r0, #0]
 8005fc2:	e7ed      	b.n	8005fa0 <_free_r+0x24>
 8005fc4:	461a      	mov	r2, r3
 8005fc6:	685b      	ldr	r3, [r3, #4]
 8005fc8:	b10b      	cbz	r3, 8005fce <_free_r+0x52>
 8005fca:	42a3      	cmp	r3, r4
 8005fcc:	d9fa      	bls.n	8005fc4 <_free_r+0x48>
 8005fce:	6811      	ldr	r1, [r2, #0]
 8005fd0:	1850      	adds	r0, r2, r1
 8005fd2:	42a0      	cmp	r0, r4
 8005fd4:	d10b      	bne.n	8005fee <_free_r+0x72>
 8005fd6:	6820      	ldr	r0, [r4, #0]
 8005fd8:	4401      	add	r1, r0
 8005fda:	1850      	adds	r0, r2, r1
 8005fdc:	4283      	cmp	r3, r0
 8005fde:	6011      	str	r1, [r2, #0]
 8005fe0:	d1de      	bne.n	8005fa0 <_free_r+0x24>
 8005fe2:	6818      	ldr	r0, [r3, #0]
 8005fe4:	685b      	ldr	r3, [r3, #4]
 8005fe6:	4401      	add	r1, r0
 8005fe8:	6011      	str	r1, [r2, #0]
 8005fea:	6053      	str	r3, [r2, #4]
 8005fec:	e7d8      	b.n	8005fa0 <_free_r+0x24>
 8005fee:	d902      	bls.n	8005ff6 <_free_r+0x7a>
 8005ff0:	230c      	movs	r3, #12
 8005ff2:	602b      	str	r3, [r5, #0]
 8005ff4:	e7d4      	b.n	8005fa0 <_free_r+0x24>
 8005ff6:	6820      	ldr	r0, [r4, #0]
 8005ff8:	1821      	adds	r1, r4, r0
 8005ffa:	428b      	cmp	r3, r1
 8005ffc:	bf01      	itttt	eq
 8005ffe:	6819      	ldreq	r1, [r3, #0]
 8006000:	685b      	ldreq	r3, [r3, #4]
 8006002:	1809      	addeq	r1, r1, r0
 8006004:	6021      	streq	r1, [r4, #0]
 8006006:	6063      	str	r3, [r4, #4]
 8006008:	6054      	str	r4, [r2, #4]
 800600a:	e7c9      	b.n	8005fa0 <_free_r+0x24>
 800600c:	bd38      	pop	{r3, r4, r5, pc}
 800600e:	bf00      	nop
 8006010:	20000108 	.word	0x20000108

08006014 <_malloc_r>:
 8006014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006016:	1ccd      	adds	r5, r1, #3
 8006018:	f025 0503 	bic.w	r5, r5, #3
 800601c:	3508      	adds	r5, #8
 800601e:	2d0c      	cmp	r5, #12
 8006020:	bf38      	it	cc
 8006022:	250c      	movcc	r5, #12
 8006024:	2d00      	cmp	r5, #0
 8006026:	4606      	mov	r6, r0
 8006028:	db01      	blt.n	800602e <_malloc_r+0x1a>
 800602a:	42a9      	cmp	r1, r5
 800602c:	d903      	bls.n	8006036 <_malloc_r+0x22>
 800602e:	230c      	movs	r3, #12
 8006030:	6033      	str	r3, [r6, #0]
 8006032:	2000      	movs	r0, #0
 8006034:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006036:	f000 f87d 	bl	8006134 <__malloc_lock>
 800603a:	4921      	ldr	r1, [pc, #132]	; (80060c0 <_malloc_r+0xac>)
 800603c:	680a      	ldr	r2, [r1, #0]
 800603e:	4614      	mov	r4, r2
 8006040:	b99c      	cbnz	r4, 800606a <_malloc_r+0x56>
 8006042:	4f20      	ldr	r7, [pc, #128]	; (80060c4 <_malloc_r+0xb0>)
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	b923      	cbnz	r3, 8006052 <_malloc_r+0x3e>
 8006048:	4621      	mov	r1, r4
 800604a:	4630      	mov	r0, r6
 800604c:	f000 f862 	bl	8006114 <_sbrk_r>
 8006050:	6038      	str	r0, [r7, #0]
 8006052:	4629      	mov	r1, r5
 8006054:	4630      	mov	r0, r6
 8006056:	f000 f85d 	bl	8006114 <_sbrk_r>
 800605a:	1c43      	adds	r3, r0, #1
 800605c:	d123      	bne.n	80060a6 <_malloc_r+0x92>
 800605e:	230c      	movs	r3, #12
 8006060:	4630      	mov	r0, r6
 8006062:	6033      	str	r3, [r6, #0]
 8006064:	f000 f86c 	bl	8006140 <__malloc_unlock>
 8006068:	e7e3      	b.n	8006032 <_malloc_r+0x1e>
 800606a:	6823      	ldr	r3, [r4, #0]
 800606c:	1b5b      	subs	r3, r3, r5
 800606e:	d417      	bmi.n	80060a0 <_malloc_r+0x8c>
 8006070:	2b0b      	cmp	r3, #11
 8006072:	d903      	bls.n	800607c <_malloc_r+0x68>
 8006074:	6023      	str	r3, [r4, #0]
 8006076:	441c      	add	r4, r3
 8006078:	6025      	str	r5, [r4, #0]
 800607a:	e004      	b.n	8006086 <_malloc_r+0x72>
 800607c:	6863      	ldr	r3, [r4, #4]
 800607e:	42a2      	cmp	r2, r4
 8006080:	bf0c      	ite	eq
 8006082:	600b      	streq	r3, [r1, #0]
 8006084:	6053      	strne	r3, [r2, #4]
 8006086:	4630      	mov	r0, r6
 8006088:	f000 f85a 	bl	8006140 <__malloc_unlock>
 800608c:	f104 000b 	add.w	r0, r4, #11
 8006090:	1d23      	adds	r3, r4, #4
 8006092:	f020 0007 	bic.w	r0, r0, #7
 8006096:	1ac2      	subs	r2, r0, r3
 8006098:	d0cc      	beq.n	8006034 <_malloc_r+0x20>
 800609a:	1a1b      	subs	r3, r3, r0
 800609c:	50a3      	str	r3, [r4, r2]
 800609e:	e7c9      	b.n	8006034 <_malloc_r+0x20>
 80060a0:	4622      	mov	r2, r4
 80060a2:	6864      	ldr	r4, [r4, #4]
 80060a4:	e7cc      	b.n	8006040 <_malloc_r+0x2c>
 80060a6:	1cc4      	adds	r4, r0, #3
 80060a8:	f024 0403 	bic.w	r4, r4, #3
 80060ac:	42a0      	cmp	r0, r4
 80060ae:	d0e3      	beq.n	8006078 <_malloc_r+0x64>
 80060b0:	1a21      	subs	r1, r4, r0
 80060b2:	4630      	mov	r0, r6
 80060b4:	f000 f82e 	bl	8006114 <_sbrk_r>
 80060b8:	3001      	adds	r0, #1
 80060ba:	d1dd      	bne.n	8006078 <_malloc_r+0x64>
 80060bc:	e7cf      	b.n	800605e <_malloc_r+0x4a>
 80060be:	bf00      	nop
 80060c0:	20000108 	.word	0x20000108
 80060c4:	2000010c 	.word	0x2000010c

080060c8 <_realloc_r>:
 80060c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060ca:	4607      	mov	r7, r0
 80060cc:	4614      	mov	r4, r2
 80060ce:	460e      	mov	r6, r1
 80060d0:	b921      	cbnz	r1, 80060dc <_realloc_r+0x14>
 80060d2:	4611      	mov	r1, r2
 80060d4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80060d8:	f7ff bf9c 	b.w	8006014 <_malloc_r>
 80060dc:	b922      	cbnz	r2, 80060e8 <_realloc_r+0x20>
 80060de:	f7ff ff4d 	bl	8005f7c <_free_r>
 80060e2:	4625      	mov	r5, r4
 80060e4:	4628      	mov	r0, r5
 80060e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80060e8:	f000 f830 	bl	800614c <_malloc_usable_size_r>
 80060ec:	42a0      	cmp	r0, r4
 80060ee:	d20f      	bcs.n	8006110 <_realloc_r+0x48>
 80060f0:	4621      	mov	r1, r4
 80060f2:	4638      	mov	r0, r7
 80060f4:	f7ff ff8e 	bl	8006014 <_malloc_r>
 80060f8:	4605      	mov	r5, r0
 80060fa:	2800      	cmp	r0, #0
 80060fc:	d0f2      	beq.n	80060e4 <_realloc_r+0x1c>
 80060fe:	4631      	mov	r1, r6
 8006100:	4622      	mov	r2, r4
 8006102:	f7ff fbb7 	bl	8005874 <memcpy>
 8006106:	4631      	mov	r1, r6
 8006108:	4638      	mov	r0, r7
 800610a:	f7ff ff37 	bl	8005f7c <_free_r>
 800610e:	e7e9      	b.n	80060e4 <_realloc_r+0x1c>
 8006110:	4635      	mov	r5, r6
 8006112:	e7e7      	b.n	80060e4 <_realloc_r+0x1c>

08006114 <_sbrk_r>:
 8006114:	b538      	push	{r3, r4, r5, lr}
 8006116:	2300      	movs	r3, #0
 8006118:	4d05      	ldr	r5, [pc, #20]	; (8006130 <_sbrk_r+0x1c>)
 800611a:	4604      	mov	r4, r0
 800611c:	4608      	mov	r0, r1
 800611e:	602b      	str	r3, [r5, #0]
 8006120:	f7fc fde8 	bl	8002cf4 <_sbrk>
 8006124:	1c43      	adds	r3, r0, #1
 8006126:	d102      	bne.n	800612e <_sbrk_r+0x1a>
 8006128:	682b      	ldr	r3, [r5, #0]
 800612a:	b103      	cbz	r3, 800612e <_sbrk_r+0x1a>
 800612c:	6023      	str	r3, [r4, #0]
 800612e:	bd38      	pop	{r3, r4, r5, pc}
 8006130:	20000498 	.word	0x20000498

08006134 <__malloc_lock>:
 8006134:	4801      	ldr	r0, [pc, #4]	; (800613c <__malloc_lock+0x8>)
 8006136:	f000 b811 	b.w	800615c <__retarget_lock_acquire_recursive>
 800613a:	bf00      	nop
 800613c:	200004a0 	.word	0x200004a0

08006140 <__malloc_unlock>:
 8006140:	4801      	ldr	r0, [pc, #4]	; (8006148 <__malloc_unlock+0x8>)
 8006142:	f000 b80c 	b.w	800615e <__retarget_lock_release_recursive>
 8006146:	bf00      	nop
 8006148:	200004a0 	.word	0x200004a0

0800614c <_malloc_usable_size_r>:
 800614c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006150:	1f18      	subs	r0, r3, #4
 8006152:	2b00      	cmp	r3, #0
 8006154:	bfbc      	itt	lt
 8006156:	580b      	ldrlt	r3, [r1, r0]
 8006158:	18c0      	addlt	r0, r0, r3
 800615a:	4770      	bx	lr

0800615c <__retarget_lock_acquire_recursive>:
 800615c:	4770      	bx	lr

0800615e <__retarget_lock_release_recursive>:
 800615e:	4770      	bx	lr

08006160 <_init>:
 8006160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006162:	bf00      	nop
 8006164:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006166:	bc08      	pop	{r3}
 8006168:	469e      	mov	lr, r3
 800616a:	4770      	bx	lr

0800616c <_fini>:
 800616c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800616e:	bf00      	nop
 8006170:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006172:	bc08      	pop	{r3}
 8006174:	469e      	mov	lr, r3
 8006176:	4770      	bx	lr
