--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml RamTest.twx RamTest.ncd -o RamTest.twr RamTest.pcf -ucf
RamTest.ucf

Design file:              RamTest.ncd
Physical constraint file: RamTest.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
MemAdr<1>   |    7.760(R)|clk_BUFGP         |   0.000|
MemAdr<2>   |    7.682(R)|clk_BUFGP         |   0.000|
MemAdr<3>   |    7.492(R)|clk_BUFGP         |   0.000|
MemAdr<4>   |    7.686(R)|clk_BUFGP         |   0.000|
MemAdr<5>   |    7.203(R)|clk_BUFGP         |   0.000|
MemAdr<6>   |    7.695(R)|clk_BUFGP         |   0.000|
MemAdr<7>   |    7.197(R)|clk_BUFGP         |   0.000|
MemAdr<8>   |    7.689(R)|clk_BUFGP         |   0.000|
MemAdr<9>   |    8.260(R)|clk_BUFGP         |   0.000|
MemAdr<10>  |    7.752(R)|clk_BUFGP         |   0.000|
MemAdr<11>  |    7.491(R)|clk_BUFGP         |   0.000|
MemAdr<12>  |    7.146(R)|clk_BUFGP         |   0.000|
MemAdr<13>  |    7.804(R)|clk_BUFGP         |   0.000|
MemAdr<14>  |    7.951(R)|clk_BUFGP         |   0.000|
MemAdr<15>  |    8.440(R)|clk_BUFGP         |   0.000|
MemAdr<16>  |    8.738(R)|clk_BUFGP         |   0.000|
MemAdr<17>  |    8.355(R)|clk_BUFGP         |   0.000|
MemAdr<18>  |    8.125(R)|clk_BUFGP         |   0.000|
MemAdr<19>  |    8.640(R)|clk_BUFGP         |   0.000|
MemAdr<20>  |    8.481(R)|clk_BUFGP         |   0.000|
MemAdr<21>  |    8.645(R)|clk_BUFGP         |   0.000|
MemAdr<22>  |    8.560(R)|clk_BUFGP         |   0.000|
MemAdr<23>  |    7.702(R)|clk_BUFGP         |   0.000|
MemDB<0>    |    7.895(R)|clk_BUFGP         |   0.000|
MemDB<1>    |    7.622(R)|clk_BUFGP         |   0.000|
MemDB<2>    |    7.751(R)|clk_BUFGP         |   0.000|
MemDB<3>    |    8.146(R)|clk_BUFGP         |   0.000|
MemDB<4>    |    8.693(R)|clk_BUFGP         |   0.000|
MemDB<5>    |    8.950(R)|clk_BUFGP         |   0.000|
MemDB<6>    |    8.905(R)|clk_BUFGP         |   0.000|
MemDB<7>    |    9.172(R)|clk_BUFGP         |   0.000|
MemDB<8>    |    8.149(R)|clk_BUFGP         |   0.000|
MemDB<9>    |    7.902(R)|clk_BUFGP         |   0.000|
MemDB<10>   |    8.159(R)|clk_BUFGP         |   0.000|
MemDB<11>   |    8.410(R)|clk_BUFGP         |   0.000|
MemDB<12>   |    8.149(R)|clk_BUFGP         |   0.000|
MemDB<13>   |    8.650(R)|clk_BUFGP         |   0.000|
MemDB<14>   |    9.176(R)|clk_BUFGP         |   0.000|
MemDB<15>   |    9.441(R)|clk_BUFGP         |   0.000|
MemOE       |    8.365(R)|clk_BUFGP         |   0.000|
MemWE       |    8.902(R)|clk_BUFGP         |   0.000|
RamCE       |    9.015(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.242|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Oct 20 18:20:34 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 166 MB



