Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Tue Mar 26 14:10:46 2024
| Host              : chipdev2.physik.uni-wuppertal.de running 64-bit unknown
| Command           : report_timing_summary -max_paths 10 -file mopshub_readout_bd_wrapper_timing_summary_routed.rpt -pb mopshub_readout_bd_wrapper_timing_summary_routed.pb -rpx mopshub_readout_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : mopshub_readout_bd_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (5275)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15895)
5. checking no_input_delay (11)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5275)
---------------------------
 There are 3745 register/latch pins with no clock driven by root clock pin: gtrefclk_in_0_clk_p (HIGH)

 There are 1530 register/latch pins with no clock driven by root clock pin: sysclk_p_0 (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15895)
----------------------------------------------------
 There are 15895 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.767     -349.475                    481                20323       -0.068       -1.363                     41                20307        0.500        0.000                       0                  5347  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                                                                                                                                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                                                                                                                                                                                                                                                                    ------------         ----------      --------------
clk_sys_clk_p                                                                                                                                                                                                                                                                                                                                                                                                                            {0.000 1.666}        3.333           300.030         
  clk_elink_mopshub_readout_bd_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                               {0.000 12.499}       24.997          40.004          
  clk_m_mopshub_readout_bd_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                   {0.000 6.249}        12.499          80.008          
  clk_rx_mopshub_readout_bd_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                  {0.000 3.125}        6.249           160.016         
  clk_tx_mopshub_readout_bd_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                  {0.000 6.249}        12.499          80.008          
  clkfbout_mopshub_readout_bd_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                {0.000 24.997}       49.995          20.002          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                                                                                      {0.000 25.000}       50.000          20.000          
mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1                                                                                                                                                                                                                                                                                                                                                                                              {0.000 6.250}        12.500          80.000          
  clk_40_mopshub_readout_bd_clk_wiz_1_0_1                                                                                                                                                                                                                                                                                                                                                                                                {0.000 12.500}       25.000          40.000          
  clk_uart_mopshub_readout_bd_clk_wiz_1_0_1                                                                                                                                                                                                                                                                                                                                                                                              {0.000 43.333}       86.667          11.538          
  clkfbout_mopshub_readout_bd_clk_wiz_1_0_1                                                                                                                                                                                                                                                                                                                                                                                              {0.000 6.250}        12.500          80.000          
mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 8.000}        16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                                                                                                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                                                                                                                                                                                                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_sys_clk_p                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              0.500        0.000                       0                     1  
  clk_elink_mopshub_readout_bd_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                    19.865        0.000                      0                 3275        0.019        0.000                      0                 3275       11.957        0.000                       0                   438  
  clk_m_mopshub_readout_bd_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                        11.168        0.000                      0                    8        0.067        0.000                      0                    8        5.974        0.000                       0                    11  
  clk_rx_mopshub_readout_bd_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                        4.922        0.000                      0                    8        0.067        0.000                      0                    8        2.274        0.000                       0                    13  
  clk_tx_mopshub_readout_bd_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                       10.367        0.000                      0                    8        0.067        0.000                      0                    8        5.529        0.000                       0                    12  
  clkfbout_mopshub_readout_bd_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 48.705        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                                                                                           16.275        0.000                      0                 1050        0.013        0.000                      0                 1050       24.468        0.000                       0                   491  
mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                2.500        0.000                       0                     1  
  clk_40_mopshub_readout_bd_clk_wiz_1_0_1                                                                                                                                                                                                                                                                                                                                                                                                      8.470        0.000                      0                14641        0.011        0.000                      0                14641       11.958        0.000                       0                  4155  
  clk_uart_mopshub_readout_bd_clk_wiz_1_0_1                                                                                                                                                                                                                                                                                                                                                                                                   83.709        0.000                      0                  478        0.000        0.000                      0                  478       42.791        0.000                       0                   188  
  clkfbout_mopshub_readout_bd_clk_wiz_1_0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               11.210        0.000                       0                     3  
mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O       15.022        0.000                      0                   50        0.046        0.000                      0                   50        7.725        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_rx_mopshub_readout_bd_clk_wiz_0_0                                                                clk_elink_mopshub_readout_bd_clk_wiz_0_0                                                                   1.864        0.000                      0                    2        0.782        0.000                      0                    2  
clk_40_mopshub_readout_bd_clk_wiz_1_0_1                                                              clk_elink_mopshub_readout_bd_clk_wiz_0_0                                                                  16.433        0.000                      0                  166        0.508        0.000                      0                  166  
clk_elink_mopshub_readout_bd_clk_wiz_0_0                                                             clk_tx_mopshub_readout_bd_clk_wiz_0_0                                                                      9.121        0.000                      0                    2        0.886        0.000                      0                    2  
clk_40_mopshub_readout_bd_clk_wiz_1_0_1                                                              dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       24.644        0.000                      0                    8                                                                        
clk_elink_mopshub_readout_bd_clk_wiz_0_0                                                             clk_40_mopshub_readout_bd_clk_wiz_1_0_1                                                                   -1.767     -233.292                    172                  172       -0.068       -1.363                     41                  172  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_40_mopshub_readout_bd_clk_wiz_1_0_1                                                                   49.625        0.000                      0                    8                                                                        
clk_uart_mopshub_readout_bd_clk_wiz_1_0_1                                                            clk_40_mopshub_readout_bd_clk_wiz_1_0_1                                                                   -0.546      -13.008                     41                   41        0.011        0.000                      0                   41  
clk_40_mopshub_readout_bd_clk_wiz_1_0_1                                                              clk_uart_mopshub_readout_bd_clk_wiz_1_0_1                                                                 -0.705     -101.997                    267                  267        0.054        0.000                      0                  267  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                                                                                                                                                                                                                                                                                                               From Clock                                                                                                                                                                                                                                                                                                                                                                                                                               To Clock                                                                                                                                                                                                                                                                                                                                                                                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                                                                                                                                                                                                                                                                                               ----------                                                                                                                                                                                                                                                                                                                                                                                                                               --------                                                                                                                                                                                                                                                                                                                                                                                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                        clk_40_mopshub_readout_bd_clk_wiz_1_0_1                                                                                                                                                                                                                                                                                                                                                                                                  clk_40_mopshub_readout_bd_clk_wiz_1_0_1                                                                                                                                                                                                                                                                                                                                                                                                       20.795        0.000                      0                  205        0.118        0.000                      0                  205  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                        clk_40_mopshub_readout_bd_clk_wiz_1_0_1                                                                                                                                                                                                                                                                                                                                                                                                  clk_elink_mopshub_readout_bd_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                      16.835        0.000                      0                   11        2.457        0.000                      0                   11  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                        clk_40_mopshub_readout_bd_clk_wiz_1_0_1                                                                                                                                                                                                                                                                                                                                                                                                  clk_rx_mopshub_readout_bd_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                         -1.177       -1.177                      1                    1        1.110        0.000                      0                    1  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                        dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                                                                                           47.959        0.000                      0                  100        0.084        0.000                      0                  100  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                        mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O       15.301        0.000                      0                   18        0.233        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_clk_p
  To Clock:  clk_sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { clk_sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCM_X0Y0  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       3.333       96.667     MMCM_X0Y0  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y0  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y0  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y0  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y0  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_elink_mopshub_readout_bd_clk_wiz_0_0
  To Clock:  clk_elink_mopshub_readout_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       19.865ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.957ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.865ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_5/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.997ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.129ns (2.739%)  route 4.580ns (97.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 25.818 - 24.997 ) 
    Source Clock Delay      (SCD):    0.742ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.728ns (routing 1.650ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.550ns (routing 1.498ns, distribution 1.052ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.014    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.986 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.728     0.742    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X65Y213        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y213        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.821 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[5]/Q
                         net (fo=7, routed)           2.622     3.443    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/mem_reg_bram_50_1[5]
    SLICE_X39Y341        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.493 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/mem_reg_bram_3_i_5__0/O
                         net (fo=24, routed)          1.958     5.451    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/p_1_in[5]
    RAMB36_X3Y74         RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_5/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    25.388 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.428    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.428 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    25.772    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    23.027 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    23.244    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    23.268 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.550    25.818    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/clk_elink
    RAMB36_X3Y74         RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_5/CLKARDCLK
                         clock pessimism             -0.104    25.714    
                         clock uncertainty           -0.126    25.588    
    RAMB36_X3Y74         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[5])
                                                     -0.272    25.316    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_5
  -------------------------------------------------------------------
                         required time                         25.316    
                         arrival time                          -5.451    
  -------------------------------------------------------------------
                         slack                                 19.865    

Slack (MET) :             19.968ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_4/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.997ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.608ns  (logic 0.129ns (2.799%)  route 4.479ns (97.201%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 25.820 - 24.997 ) 
    Source Clock Delay      (SCD):    0.742ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.728ns (routing 1.650ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.552ns (routing 1.498ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.014    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.986 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.728     0.742    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X65Y213        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y213        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.821 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[5]/Q
                         net (fo=7, routed)           2.622     3.443    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/mem_reg_bram_50_1[5]
    SLICE_X39Y341        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.493 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/mem_reg_bram_3_i_5__0/O
                         net (fo=24, routed)          1.857     5.350    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/p_1_in[5]
    RAMB36_X3Y73         RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_4/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    25.388 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.428    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.428 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    25.772    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    23.027 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    23.244    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    23.268 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.552    25.820    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/clk_elink
    RAMB36_X3Y73         RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_4/CLKARDCLK
                         clock pessimism             -0.104    25.716    
                         clock uncertainty           -0.126    25.590    
    RAMB36_X3Y73         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[5])
                                                     -0.272    25.318    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_4
  -------------------------------------------------------------------
                         required time                         25.318    
                         arrival time                          -5.350    
  -------------------------------------------------------------------
                         slack                                 19.968    

Slack (MET) :             20.026ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_7/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.997ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.129ns (2.842%)  route 4.410ns (97.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.812ns = ( 25.809 - 24.997 ) 
    Source Clock Delay      (SCD):    0.742ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.728ns (routing 1.650ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.541ns (routing 1.498ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.014    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.986 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.728     0.742    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X65Y213        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y213        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.821 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[5]/Q
                         net (fo=7, routed)           2.622     3.443    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/mem_reg_bram_50_1[5]
    SLICE_X39Y341        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.493 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/mem_reg_bram_3_i_5__0/O
                         net (fo=24, routed)          1.788     5.281    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/p_1_in[5]
    RAMB36_X3Y76         RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_7/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    25.388 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.428    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.428 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    25.772    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    23.027 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    23.244    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    23.268 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.541    25.809    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/clk_elink
    RAMB36_X3Y76         RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_7/CLKARDCLK
                         clock pessimism             -0.104    25.705    
                         clock uncertainty           -0.126    25.579    
    RAMB36_X3Y76         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[5])
                                                     -0.272    25.307    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_7
  -------------------------------------------------------------------
                         required time                         25.307    
                         arrival time                          -5.281    
  -------------------------------------------------------------------
                         slack                                 20.026    

Slack (MET) :             20.048ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_rdy_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_42/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.997ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 0.313ns (7.305%)  route 3.972ns (92.695%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.725ns = ( 25.722 - 24.997 ) 
    Source Clock Delay      (SCD):    0.765ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.751ns (routing 1.650ns, distribution 1.101ns)
  Clock Net Delay (Destination): 2.454ns (routing 1.498ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.014    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.986 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.751     0.765    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X66Y218        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_rdy_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y218        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.846 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_rdy_r_reg/Q
                         net (fo=17, routed)          1.902     2.748    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/dec10b_in_rdy_dbg
    SLICE_X45Y349        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.096     2.844 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/mem_reg_bram_7_i_5__0/O
                         net (fo=16, routed)          0.820     3.664    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/mem_reg_bram_7_i_5__0_n_0
    SLICE_X33Y387        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.136     3.800 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/mem_reg_bram_42_i_3/O
                         net (fo=4, routed)           1.250     5.050    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_42_2[0]
    RAMB36_X5Y79         RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_42/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    25.388 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.428    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.428 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    25.772    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    23.027 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    23.244    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    23.268 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.454    25.722    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/clk_elink
    RAMB36_X5Y79         RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_42/CLKARDCLK
                         clock pessimism             -0.104    25.618    
                         clock uncertainty           -0.126    25.492    
    RAMB36_X5Y79         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394    25.098    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_42
  -------------------------------------------------------------------
                         required time                         25.098    
                         arrival time                          -5.050    
  -------------------------------------------------------------------
                         slack                                 20.048    

Slack (MET) :             20.053ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_6/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.997ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 0.129ns (2.856%)  route 4.388ns (97.144%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.817ns = ( 25.814 - 24.997 ) 
    Source Clock Delay      (SCD):    0.742ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.728ns (routing 1.650ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.546ns (routing 1.498ns, distribution 1.048ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.014    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.986 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.728     0.742    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X65Y213        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y213        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.821 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[5]/Q
                         net (fo=7, routed)           2.622     3.443    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/mem_reg_bram_50_1[5]
    SLICE_X39Y341        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.493 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/mem_reg_bram_3_i_5__0/O
                         net (fo=24, routed)          1.766     5.259    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/p_1_in[5]
    RAMB36_X3Y75         RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_6/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    25.388 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.428    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.428 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    25.772    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    23.027 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    23.244    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    23.268 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.546    25.814    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/clk_elink
    RAMB36_X3Y75         RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_6/CLKARDCLK
                         clock pessimism             -0.104    25.710    
                         clock uncertainty           -0.126    25.584    
    RAMB36_X3Y75         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[5])
                                                     -0.272    25.312    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_6
  -------------------------------------------------------------------
                         required time                         25.312    
                         arrival time                          -5.259    
  -------------------------------------------------------------------
                         slack                                 20.053    

Slack (MET) :             20.088ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_bram_51/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.997ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 2.722ns (60.813%)  route 1.754ns (39.187%))
  Logic Levels:           9  (LUT5=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.780ns = ( 25.777 - 24.997 ) 
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    -0.096ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.002ns (routing 1.650ns, distribution 1.352ns)
  Clock Net Delay (Destination): 2.509ns (routing 1.498ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.014    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.986 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         3.002     1.016    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/clk_elink
    RAMB36_X11Y73        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_bram_51/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y73        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[0])
                                                      1.145     2.161 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_bram_51/CASDOUTB[0]
                         net (fo=1, routed)           0.028     2.189    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_bram_51_n_67
    RAMB36_X11Y74        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     2.399 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_bram_52/CASDOUTB[0]
                         net (fo=1, routed)           0.028     2.427    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_bram_52_n_67
    RAMB36_X11Y75        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     2.637 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_bram_53/CASDOUTB[0]
                         net (fo=1, routed)           0.028     2.665    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_bram_53_n_67
    RAMB36_X11Y76        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     2.875 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_bram_54/CASDOUTB[0]
                         net (fo=1, routed)           0.028     2.903    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_bram_54_n_67
    RAMB36_X11Y77        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     3.113 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_bram_55/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.141    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_bram_55_n_67
    RAMB36_X11Y78        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     3.351 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_bram_56/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.379    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_bram_56_n_67
    RAMB36_X11Y79        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     3.589 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_bram_57/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.617    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_bram_57_n_67
    RAMB36_X11Y80        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_DOUTBDOUT[0])
                                                      0.117     3.734 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_bram_58/DOUTBDOUT[0]
                         net (fo=1, routed)           1.108     4.842    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_bram_58_n_131
    SLICE_X77Y345        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.943 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/dout_async_fifo_reg[0]_i_4__0/O
                         net (fo=1, routed)           0.423     5.366    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/dout_async_fifo_reg[0]_i_4__0_n_0
    SLICE_X70Y345        LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.099     5.465 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/dout_async_fifo_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.027     5.492    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0_n_9
    SLICE_X70Y345        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    25.388 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.428    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.428 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    25.772    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    23.027 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    23.244    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    23.268 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.509    25.777    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/clk_elink
    SLICE_X70Y345        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[0]/C
                         clock pessimism             -0.096    25.681    
                         clock uncertainty           -0.126    25.555    
    SLICE_X70Y345        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    25.580    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.580    
                         arrival time                          -5.492    
  -------------------------------------------------------------------
                         slack                                 20.088    

Slack (MET) :             20.114ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_42/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.997ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 0.129ns (2.956%)  route 4.235ns (97.044%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.725ns = ( 25.722 - 24.997 ) 
    Source Clock Delay      (SCD):    0.742ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.728ns (routing 1.650ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.454ns (routing 1.498ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.014    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.986 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.728     0.742    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X65Y213        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y213        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.821 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[5]/Q
                         net (fo=7, routed)           2.622     3.443    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/mem_reg_bram_50_1[5]
    SLICE_X39Y341        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.493 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/mem_reg_bram_3_i_5__0/O
                         net (fo=24, routed)          1.613     5.106    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/p_1_in[5]
    RAMB36_X5Y79         RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_42/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    25.388 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.428    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.428 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    25.772    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    23.027 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    23.244    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    23.268 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.454    25.722    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/clk_elink
    RAMB36_X5Y79         RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_42/CLKARDCLK
                         clock pessimism             -0.104    25.618    
                         clock uncertainty           -0.126    25.492    
    RAMB36_X5Y79         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[5])
                                                     -0.272    25.220    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_42
  -------------------------------------------------------------------
                         required time                         25.220    
                         arrival time                          -5.106    
  -------------------------------------------------------------------
                         slack                                 20.114    

Slack (MET) :             20.116ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_8/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.997ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 0.129ns (2.904%)  route 4.313ns (97.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.805ns = ( 25.802 - 24.997 ) 
    Source Clock Delay      (SCD):    0.742ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.728ns (routing 1.650ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.534ns (routing 1.498ns, distribution 1.036ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.014    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.986 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.728     0.742    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X65Y213        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y213        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.821 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[5]/Q
                         net (fo=7, routed)           2.622     3.443    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/mem_reg_bram_50_1[5]
    SLICE_X39Y341        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.493 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/mem_reg_bram_3_i_5__0/O
                         net (fo=24, routed)          1.691     5.184    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/p_1_in[5]
    RAMB36_X3Y77         RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_8/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    25.388 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.428    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.428 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    25.772    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    23.027 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    23.244    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    23.268 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.534    25.802    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/clk_elink
    RAMB36_X3Y77         RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_8/CLKARDCLK
                         clock pessimism             -0.104    25.698    
                         clock uncertainty           -0.126    25.572    
    RAMB36_X3Y77         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[5])
                                                     -0.272    25.300    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_8
  -------------------------------------------------------------------
                         required time                         25.300    
                         arrival time                          -5.184    
  -------------------------------------------------------------------
                         slack                                 20.116    

Slack (MET) :             20.125ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_43/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.997ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 0.244ns (5.605%)  route 4.109ns (94.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.725ns = ( 25.722 - 24.997 ) 
    Source Clock Delay      (SCD):    0.742ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.728ns (routing 1.650ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.454ns (routing 1.498ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.014    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.986 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.728     0.742    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X65Y213        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y213        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.821 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[5]/Q
                         net (fo=7, routed)           2.595     3.416    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/mem_reg_bram_50_1[5]
    SLICE_X39Y341        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     3.581 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/mem_reg_bram_43_i_5__0/O
                         net (fo=16, routed)          1.514     5.095    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_50_0[5]
    RAMB36_X5Y62         RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_43/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    25.388 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.428    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.428 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    25.772    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    23.027 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    23.244    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    23.268 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.454    25.722    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/clk_elink
    RAMB36_X5Y62         RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_43/CLKARDCLK
                         clock pessimism             -0.104    25.618    
                         clock uncertainty           -0.126    25.492    
    RAMB36_X5Y62         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[5])
                                                     -0.272    25.220    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_43
  -------------------------------------------------------------------
                         required time                         25.220    
                         arrival time                          -5.095    
  -------------------------------------------------------------------
                         slack                                 20.125    

Slack (MET) :             20.126ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_44/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.997ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 0.244ns (5.612%)  route 4.104ns (94.388%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.721ns = ( 25.718 - 24.997 ) 
    Source Clock Delay      (SCD):    0.742ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.728ns (routing 1.650ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.450ns (routing 1.498ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.014    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.986 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.728     0.742    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X65Y213        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y213        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.821 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[5]/Q
                         net (fo=7, routed)           2.595     3.416    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/mem_reg_bram_50_1[5]
    SLICE_X39Y341        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     3.581 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/mem_reg_bram_43_i_5__0/O
                         net (fo=16, routed)          1.509     5.090    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_50_0[5]
    RAMB36_X5Y63         RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_44/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    25.388 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.428    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.428 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    25.772    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    23.027 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    23.244    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    23.268 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.450    25.718    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/clk_elink
    RAMB36_X5Y63         RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_44/CLKARDCLK
                         clock pessimism             -0.104    25.614    
                         clock uncertainty           -0.126    25.488    
    RAMB36_X5Y63         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[5])
                                                     -0.272    25.216    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_44
  -------------------------------------------------------------------
                         required time                         25.216    
                         arrival time                          -5.090    
  -------------------------------------------------------------------
                         slack                                 20.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq2_rptr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.380ns
    Source Clock Delay      (SCD):    0.325ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Net Delay (Source):      1.475ns (routing 0.900ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.658ns (routing 1.005ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.147    -1.167    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.150 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         1.475     0.325    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X47Y344        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y344        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.364 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[4]/Q
                         net (fo=1, routed)           0.033     0.397    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr[4]
    SLICE_X47Y344        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq2_rptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         1.658     0.380    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X47Y344        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq2_rptr_reg[4]/C
                         clock pessimism             -0.050     0.331    
    SLICE_X47Y344        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.378    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq2_rptr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           0.397    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc10bit_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.059ns (41.259%)  route 0.084ns (58.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.765ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Net Delay (Source):      2.494ns (routing 1.498ns, distribution 0.996ns)
  Clock Net Delay (Destination): 2.818ns (routing 1.650ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     0.391 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.775    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    -1.970 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -1.753    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.729 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.494     0.765    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X71Y346        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y346        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     0.824 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/Q
                         net (fo=1, routed)           0.084     0.908    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/dataout_r[0]
    SLICE_X71Y344        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc10bit_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.014    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.986 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.818     0.832    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/clk_elink
    SLICE_X71Y344        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc10bit_r_reg[0]/C
                         clock pessimism             -0.006     0.826    
    SLICE_X71Y344        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     0.886    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc10bit_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq2_wptr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.038ns (48.101%)  route 0.041ns (51.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.433ns
    Source Clock Delay      (SCD):    0.371ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Net Delay (Source):      1.521ns (routing 0.900ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.711ns (routing 1.005ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.147    -1.167    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.150 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         1.521     0.371    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X70Y333        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y333        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.409 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[1]/Q
                         net (fo=1, routed)           0.041     0.450    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr[1]
    SLICE_X70Y333        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq2_wptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         1.711     0.433    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X70Y333        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq2_wptr_reg[1]/C
                         clock pessimism             -0.057     0.377    
    SLICE_X70Y333        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.424    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq2_wptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc10bit_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.059ns (27.962%)  route 0.152ns (72.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.759ns
    Clock Pessimism Removal (CPR):    -0.044ns
  Clock Net Delay (Source):      2.488ns (routing 1.498ns, distribution 0.990ns)
  Clock Net Delay (Destination): 2.817ns (routing 1.650ns, distribution 1.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     0.391 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.775    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    -1.970 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -1.753    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.729 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.488     0.759    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X69Y344        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y344        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     0.818 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/Q
                         net (fo=1, routed)           0.152     0.970    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/dataout_r[6]
    SLICE_X70Y343        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc10bit_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.014    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.986 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.817     0.831    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/clk_elink
    SLICE_X70Y343        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc10bit_r_reg[6]/C
                         clock pessimism              0.044     0.875    
    SLICE_X70Y343        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     0.935    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc10bit_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.037ns (40.217%)  route 0.055ns (59.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.438ns
    Source Clock Delay      (SCD):    0.375ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Net Delay (Source):      1.525ns (routing 0.900ns, distribution 0.625ns)
  Clock Net Delay (Destination): 1.716ns (routing 1.005ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.147    -1.167    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.150 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         1.525     0.375    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/bitstream_deserializer00/clk_elink
    SLICE_X68Y218        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y218        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.412 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[2]/Q
                         net (fo=5, routed)           0.055     0.467    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/bitstream_deserializer00/bitstream_align1[1]
    SLICE_X68Y218        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         1.716     0.438    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/bitstream_deserializer00/clk_elink
    SLICE_X68Y218        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[0]/C
                         clock pessimism             -0.058     0.381    
    SLICE_X68Y218        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     0.427    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.427    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/send_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/send_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.060ns (63.830%)  route 0.034ns (36.170%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.412ns
    Source Clock Delay      (SCD):    0.352ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Net Delay (Source):      1.502ns (routing 0.900ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.690ns (routing 1.005ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.147    -1.167    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.150 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         1.502     0.352    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/clk_elink
    SLICE_X66Y210        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/send_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y210        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.391 r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/send_count_reg_reg[6]/Q
                         net (fo=5, routed)           0.027     0.418    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/Q[6]
    SLICE_X66Y210        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.021     0.439 r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/send_count_reg[7]_i_2__0/O
                         net (fo=1, routed)           0.007     0.446    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/p_0_in__0[7]
    SLICE_X66Y210        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/send_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         1.690     0.412    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/clk_elink
    SLICE_X66Y210        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/send_count_reg_reg[7]/C
                         clock pessimism             -0.055     0.358    
    SLICE_X66Y210        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.405    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/send_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.405    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/flag_pack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/flag_pack_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.422ns
    Source Clock Delay      (SCD):    0.362ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Net Delay (Source):      1.512ns (routing 0.900ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.700ns (routing 1.005ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.147    -1.167    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.150 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         1.512     0.362    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X66Y218        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/flag_pack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y218        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.401 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/flag_pack_reg/Q
                         net (fo=4, routed)           0.025     0.426    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/flag_pack_reg
    SLICE_X66Y218        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     0.441 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0/flag_pack_i_1/O
                         net (fo=1, routed)           0.015     0.456    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/dec_8b10b_mopshub0_n_12
    SLICE_X66Y218        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/flag_pack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         1.700     0.422    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X66Y218        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/flag_pack_reg/C
                         clock pessimism             -0.055     0.368    
    SLICE_X66Y218        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.414    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/flag_pack_reg
  -------------------------------------------------------------------
                         required time                         -0.414    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq2_rptr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.382ns
    Source Clock Delay      (SCD):    0.327ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Net Delay (Source):      1.477ns (routing 0.900ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.660ns (routing 1.005ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.147    -1.167    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.150 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         1.477     0.327    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X45Y347        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y347        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.366 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[18]/Q
                         net (fo=1, routed)           0.058     0.424    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr[18]
    SLICE_X45Y347        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq2_rptr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         1.660     0.382    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X45Y347        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq2_rptr_reg[18]/C
                         clock pessimism             -0.050     0.333    
    SLICE_X45Y347        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.380    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq2_rptr_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.380    
                         arrival time                           0.424    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq2_wptr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.439ns
    Source Clock Delay      (SCD):    0.379ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Net Delay (Source):      1.529ns (routing 0.900ns, distribution 0.629ns)
  Clock Net Delay (Destination): 1.717ns (routing 1.005ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.147    -1.167    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.150 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         1.529     0.379    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X71Y338        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y338        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.418 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[7]/Q
                         net (fo=1, routed)           0.059     0.477    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr[7]
    SLICE_X71Y338        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq2_wptr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         1.717     0.439    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X71Y338        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq2_wptr_reg[7]/C
                         clock pessimism             -0.055     0.385    
    SLICE_X71Y338        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.432    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq2_wptr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.432    
                         arrival time                           0.477    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.059ns (36.875%)  route 0.101ns (63.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.789ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Net Delay (Source):      2.461ns (routing 1.498ns, distribution 0.963ns)
  Clock Net Delay (Destination): 2.775ns (routing 1.650ns, distribution 1.125ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     0.391 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.775    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    -1.970 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -1.753    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.729 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.461     0.732    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/sync_detector0/clk_elink
    SLICE_X69Y220        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y220        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     0.791 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[2]/Q
                         net (fo=1, routed)           0.101     0.892    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/sync_detector0/p_2_in[1]
    SLICE_X69Y219        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.014    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.986 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.775     0.789    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/sync_detector0/clk_elink
    SLICE_X69Y219        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[1]/C
                         clock pessimism             -0.008     0.782    
    SLICE_X69Y219        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     0.844    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_elink_mopshub_readout_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 12.499 }
Period(ns):         24.997
Sources:            { mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         24.997      23.642     RAMB36_X4Y73   mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_20/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         24.997      23.642     RAMB36_X5Y66   mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_47/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         24.997      23.642     RAMB36_X6Y68   mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_73/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         24.997      23.642     RAMB36_X10Y65  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_bram_30/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         24.997      23.642     RAMB36_X11Y79  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_bram_57/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         24.997      23.642     RAMB36_X4Y74   mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_21/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         24.997      23.642     RAMB36_X5Y67   mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_48/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         24.997      23.642     RAMB36_X6Y69   mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_74/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         24.997      23.642     RAMB36_X10Y66  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_bram_31/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         24.997      23.642     RAMB36_X11Y80  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_bram_58/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         12.499      11.957     RAMB36_X5Y66   mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_47/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         12.499      11.957     RAMB36_X10Y68  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_bram_33/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         12.499      11.957     RAMB36_X10Y64  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_bram_29/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         12.499      11.957     RAMB36_X11Y79  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_bram_57/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         12.499      11.957     RAMB36_X5Y67   mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_48/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         12.499      11.957     RAMB36_X6Y69   mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_74/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         12.499      11.957     RAMB36_X10Y66  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_bram_31/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         12.499      11.957     RAMB36_X11Y80  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_bram_58/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         12.499      11.957     RAMB36_X4Y75   mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_22/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         12.499      11.957     RAMB36_X3Y74   mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_5/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         12.499      11.957     RAMB36_X4Y73   mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_20/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         12.499      11.957     RAMB36_X4Y73   mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_20/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         12.499      11.957     RAMB36_X5Y66   mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_47/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         12.499      11.957     RAMB36_X6Y68   mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_73/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         12.499      11.957     RAMB36_X10Y65  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_bram_30/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         12.499      11.957     RAMB36_X11Y79  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_bram_57/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         12.499      11.957     RAMB36_X11Y79  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_bram_57/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         12.499      11.957     RAMB36_X4Y74   mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_21/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         12.499      11.957     RAMB36_X4Y74   mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_21/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         12.499      11.957     RAMB36_X5Y67   mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_48/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_m_mopshub_readout_bd_clk_wiz_0_0
  To Clock:  clk_m_mopshub_readout_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.974ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.168ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_m_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@12.499ns - clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.079ns (21.011%)  route 0.297ns (78.989%))
  Logic Levels:           0  
  Clock Path Skew:        -0.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.746ns = ( 10.752 - 12.499 ) 
    Source Clock Delay      (SCD):    -1.243ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.735ns (routing 0.001ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.256    -2.006    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.978 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.735    -1.243    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079    -1.164 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[7]/Q
                         net (fo=1, routed)           0.297    -0.867    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4[7]
    BUFGCE_X0Y16         BUFGCE                                       r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     12.499    12.499 r  
    AL8                                               0.000    12.499 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.499    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    12.889 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    12.929    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.929 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    13.273    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.745    10.528 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.224    10.752    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE                                       r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/I
                         clock pessimism             -0.277    10.475    
                         clock uncertainty           -0.115    10.360    
    BUFGCE_X0Y16         BUFGCE (Setup_BUFCE_BUFGCE_I_CE)
                                                     -0.059    10.301    mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf
  -------------------------------------------------------------------
                         required time                         10.301    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                 11.168    

Slack (MET) :             12.010ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_m_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@12.499ns - clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.080ns (20.513%)  route 0.310ns (79.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.085ns = ( 11.413 - 12.499 ) 
    Source Clock Delay      (SCD):    -1.241ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.737ns (routing 0.001ns, distribution 0.736ns)
  Clock Net Delay (Destination): 0.637ns (routing 0.001ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.256    -2.006    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.978 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.737    -1.241    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080    -1.161 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[1]/Q
                         net (fo=1, routed)           0.310    -0.851    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4[1]
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     12.499    12.499 r  
    AL8                                               0.000    12.499 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.499    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    12.889 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    12.929    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.929 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    13.273    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.745    10.528 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.224    10.752    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.776 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.637    11.413    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[2]/C
                         clock pessimism             -0.164    11.249    
                         clock uncertainty           -0.115    11.134    
    SLICE_X96Y30         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    11.159    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[2]
  -------------------------------------------------------------------
                         required time                         11.159    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                 12.010    

Slack (MET) :             12.011ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_m_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@12.499ns - clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.080ns (20.566%)  route 0.309ns (79.434%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.085ns = ( 11.413 - 12.499 ) 
    Source Clock Delay      (SCD):    -1.241ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.737ns (routing 0.001ns, distribution 0.736ns)
  Clock Net Delay (Destination): 0.637ns (routing 0.001ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.256    -2.006    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.978 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.737    -1.241    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080    -1.161 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[2]/Q
                         net (fo=1, routed)           0.309    -0.852    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4[2]
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     12.499    12.499 r  
    AL8                                               0.000    12.499 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.499    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    12.889 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    12.929    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.929 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    13.273    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.745    10.528 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.224    10.752    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.776 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.637    11.413    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[3]/C
                         clock pessimism             -0.164    11.249    
                         clock uncertainty           -0.115    11.134    
    SLICE_X96Y30         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    11.159    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[3]
  -------------------------------------------------------------------
                         required time                         11.159    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                 12.011    

Slack (MET) :             12.011ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_m_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@12.499ns - clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.079ns (20.308%)  route 0.310ns (79.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.086ns = ( 11.412 - 12.499 ) 
    Source Clock Delay      (SCD):    -1.243ns
    Clock Pessimism Removal (CPR):    -0.165ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.735ns (routing 0.001ns, distribution 0.734ns)
  Clock Net Delay (Destination): 0.636ns (routing 0.001ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.256    -2.006    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.978 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.735    -1.243    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079    -1.164 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[6]/Q
                         net (fo=1, routed)           0.310    -0.854    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4[6]
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     12.499    12.499 r  
    AL8                                               0.000    12.499 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.499    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    12.889 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    12.929    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.929 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    13.273    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.745    10.528 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.224    10.752    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.776 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.636    11.412    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[7]/C
                         clock pessimism             -0.165    11.247    
                         clock uncertainty           -0.115    11.132    
    SLICE_X96Y30         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    11.157    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[7]
  -------------------------------------------------------------------
                         required time                         11.157    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                 12.011    

Slack (MET) :             12.045ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_m_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@12.499ns - clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.078ns (22.874%)  route 0.263ns (77.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.085ns = ( 11.413 - 12.499 ) 
    Source Clock Delay      (SCD):    -1.243ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.735ns (routing 0.001ns, distribution 0.734ns)
  Clock Net Delay (Destination): 0.637ns (routing 0.001ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.256    -2.006    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.978 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.735    -1.243    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    -1.165 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[0]/Q
                         net (fo=1, routed)           0.263    -0.902    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4[0]
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     12.499    12.499 r  
    AL8                                               0.000    12.499 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.499    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    12.889 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    12.929    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.929 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    13.273    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.745    10.528 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.224    10.752    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.776 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.637    11.413    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[1]/C
                         clock pessimism             -0.179    11.234    
                         clock uncertainty           -0.115    11.119    
    SLICE_X96Y30         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025    11.144    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[1]
  -------------------------------------------------------------------
                         required time                         11.144    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                 12.045    

Slack (MET) :             12.069ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_m_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@12.499ns - clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.080ns (25.478%)  route 0.234ns (74.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.086ns = ( 11.412 - 12.499 ) 
    Source Clock Delay      (SCD):    -1.241ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.737ns (routing 0.001ns, distribution 0.736ns)
  Clock Net Delay (Destination): 0.636ns (routing 0.001ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.256    -2.006    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.978 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.737    -1.241    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    -1.161 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[4]/Q
                         net (fo=1, routed)           0.234    -0.927    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4[4]
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     12.499    12.499 r  
    AL8                                               0.000    12.499 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.499    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    12.889 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    12.929    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.929 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    13.273    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.745    10.528 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.224    10.752    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.776 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.636    11.412    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[5]/C
                         clock pessimism             -0.179    11.233    
                         clock uncertainty           -0.115    11.118    
    SLICE_X96Y30         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    11.143    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[5]
  -------------------------------------------------------------------
                         required time                         11.143    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                 12.069    

Slack (MET) :             12.087ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_m_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@12.499ns - clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.077ns (24.601%)  route 0.236ns (75.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.085ns = ( 11.413 - 12.499 ) 
    Source Clock Delay      (SCD):    -1.241ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.737ns (routing 0.001ns, distribution 0.736ns)
  Clock Net Delay (Destination): 0.637ns (routing 0.001ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.256    -2.006    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.978 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.737    -1.241    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077    -1.164 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[3]/Q
                         net (fo=1, routed)           0.236    -0.928    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4[3]
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     12.499    12.499 r  
    AL8                                               0.000    12.499 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.499    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    12.889 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    12.929    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.929 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    13.273    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.745    10.528 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.224    10.752    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.776 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.637    11.413    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[4]/C
                         clock pessimism             -0.164    11.249    
                         clock uncertainty           -0.115    11.134    
    SLICE_X96Y30         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    11.159    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[4]
  -------------------------------------------------------------------
                         required time                         11.159    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                 12.087    

Slack (MET) :             12.102ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_m_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@12.499ns - clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.079ns (26.510%)  route 0.219ns (73.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.086ns = ( 11.412 - 12.499 ) 
    Source Clock Delay      (SCD):    -1.243ns
    Clock Pessimism Removal (CPR):    -0.165ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.735ns (routing 0.001ns, distribution 0.734ns)
  Clock Net Delay (Destination): 0.636ns (routing 0.001ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.256    -2.006    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.978 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.735    -1.243    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    -1.164 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[5]/Q
                         net (fo=1, routed)           0.219    -0.945    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4[5]
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     12.499    12.499 r  
    AL8                                               0.000    12.499 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.499    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    12.889 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    12.929    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.929 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    13.273    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.745    10.528 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.224    10.752    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.776 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.636    11.412    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[6]/C
                         clock pessimism             -0.165    11.247    
                         clock uncertainty           -0.115    11.132    
    SLICE_X96Y30         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    11.157    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[6]
  -------------------------------------------------------------------
                         required time                         11.157    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                 12.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_m_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.039ns (30.469%)  route 0.089ns (69.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Net Delay (Source):      0.414ns (routing 0.000ns, distribution 0.414ns)
  Clock Net Delay (Destination): 0.475ns (routing 0.001ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.152    -1.162    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.145 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.414    -0.731    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039    -0.692 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[0]/Q
                         net (fo=1, routed)           0.089    -0.603    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4[0]
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.173    -1.291    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.272 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.475    -0.797    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[1]/C
                         clock pessimism              0.079    -0.718    
    SLICE_X96Y30         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047    -0.671    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[1]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.603    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_m_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.039ns (30.709%)  route 0.088ns (69.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Net Delay (Source):      0.414ns (routing 0.000ns, distribution 0.414ns)
  Clock Net Delay (Destination): 0.473ns (routing 0.001ns, distribution 0.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.152    -1.162    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.145 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.414    -0.731    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039    -0.692 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[5]/Q
                         net (fo=1, routed)           0.088    -0.604    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4[5]
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.173    -1.291    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.272 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.473    -0.799    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[6]/C
                         clock pessimism              0.073    -0.725    
    SLICE_X96Y30         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047    -0.678    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[6]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_m_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.039ns (29.771%)  route 0.092ns (70.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    -0.072ns
  Clock Net Delay (Source):      0.415ns (routing 0.000ns, distribution 0.415ns)
  Clock Net Delay (Destination): 0.475ns (routing 0.001ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.152    -1.162    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.145 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.415    -0.730    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039    -0.691 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[3]/Q
                         net (fo=1, routed)           0.092    -0.599    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4[3]
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.173    -1.291    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.272 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.475    -0.797    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[4]/C
                         clock pessimism              0.072    -0.724    
    SLICE_X96Y30         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047    -0.677    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[4]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.599    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_m_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.041ns (29.927%)  route 0.096ns (70.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Net Delay (Source):      0.415ns (routing 0.000ns, distribution 0.415ns)
  Clock Net Delay (Destination): 0.473ns (routing 0.001ns, distribution 0.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.152    -1.162    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.145 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.415    -0.730    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041    -0.689 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[4]/Q
                         net (fo=1, routed)           0.096    -0.593    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4[4]
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.173    -1.291    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.272 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.473    -0.799    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[5]/C
                         clock pessimism              0.079    -0.720    
    SLICE_X96Y30         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047    -0.673    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[5]
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.593    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_m_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.040ns (26.667%)  route 0.110ns (73.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Net Delay (Source):      0.414ns (routing 0.000ns, distribution 0.414ns)
  Clock Net Delay (Destination): 0.473ns (routing 0.001ns, distribution 0.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.152    -1.162    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.145 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.414    -0.731    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040    -0.691 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.581    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4[6]
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.173    -1.291    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.272 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.473    -0.799    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[7]/C
                         clock pessimism              0.073    -0.725    
    SLICE_X96Y30         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047    -0.678    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[7]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_m_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.040ns (26.490%)  route 0.111ns (73.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    -0.072ns
  Clock Net Delay (Source):      0.415ns (routing 0.000ns, distribution 0.415ns)
  Clock Net Delay (Destination): 0.475ns (routing 0.001ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.152    -1.162    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.145 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.415    -0.730    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040    -0.690 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[2]/Q
                         net (fo=1, routed)           0.111    -0.579    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4[2]
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.173    -1.291    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.272 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.475    -0.797    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[3]/C
                         clock pessimism              0.072    -0.724    
    SLICE_X96Y30         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047    -0.677    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[3]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_m_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.039ns (25.161%)  route 0.116ns (74.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    -0.072ns
  Clock Net Delay (Source):      0.415ns (routing 0.000ns, distribution 0.415ns)
  Clock Net Delay (Destination): 0.475ns (routing 0.001ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.152    -1.162    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.145 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.415    -0.730    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039    -0.691 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.575    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4[1]
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.173    -1.291    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.272 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.475    -0.797    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[2]/C
                         clock pessimism              0.072    -0.724    
    SLICE_X96Y30         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047    -0.677    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[2]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_m_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.039ns (18.932%)  route 0.167ns (81.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.291ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Net Delay (Source):      0.414ns (routing 0.000ns, distribution 0.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.152    -1.162    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.145 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.414    -0.731    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039    -0.692 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[7]/Q
                         net (fo=1, routed)           0.167    -0.525    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4[7]
    BUFGCE_X0Y16         BUFGCE                                       r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.173    -1.291    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE                                       r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/I
                         clock pessimism              0.140    -1.150    
    BUFGCE_X0Y16         BUFGCE (Hold_BUFCE_BUFGCE_I_CE)
                                                      0.122    -1.028    mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf
  -------------------------------------------------------------------
                         required time                          1.028    
                         arrival time                          -0.525    
  -------------------------------------------------------------------
                         slack                                  0.503    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_m_mopshub_readout_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 6.249 }
Period(ns):         12.499
Sources:            { mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         12.499      11.209     BUFGCE_X0Y16  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/I
Min Period        n/a     BUFGCE/I            n/a            1.290         12.499      11.209     BUFGCE_X0Y15  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/I
Min Period        n/a     MMCME4_ADV/CLKOUT3  n/a            1.071         12.499      11.428     MMCM_X0Y0     mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.550         12.499      11.949     SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         12.499      11.949     SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         12.499      11.949     SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         12.499      11.949     SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         12.499      11.949     SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.550         12.499      11.949     SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.550         12.499      11.949     SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_rx_mopshub_readout_bd_clk_wiz_0_0
  To Clock:  clk_rx_mopshub_readout_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.274ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.922ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Path Group:             clk_rx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@6.249ns - clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.079ns (21.467%)  route 0.289ns (78.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.751ns = ( 4.498 - 6.249 ) 
    Source Clock Delay      (SCD):    -1.235ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.199ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.749ns (routing 0.001ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.250    -2.012    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.984 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.749    -1.235    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y33         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079    -1.156 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.289    -0.867    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2[7]
    BUFGCE_X0Y20         BUFGCE                                       r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      6.249     6.249 r  
    AL8                                               0.000     6.249 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     6.249    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     6.640 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.680    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.680 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.024    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.745     4.279 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.219     4.498    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE                                       r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf/I
                         clock pessimism             -0.278     4.220    
                         clock uncertainty           -0.106     4.114    
    BUFGCE_X0Y20         BUFGCE (Setup_BUFCE_BUFGCE_I_CE)
                                                     -0.059     4.055    mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                          4.055    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  4.922    

Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Path Group:             clk_rx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@6.249ns - clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.080ns (20.513%)  route 0.310ns (79.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.079ns = ( 5.170 - 6.249 ) 
    Source Clock Delay      (SCD):    -1.234ns
    Clock Pessimism Removal (CPR):    -0.163ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.199ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.750ns (routing 0.001ns, distribution 0.749ns)
  Clock Net Delay (Destination): 0.647ns (routing 0.001ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.250    -2.012    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.984 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.750    -1.234    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y33         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080    -1.154 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.310    -0.844    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2[1]
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      6.249     6.249 r  
    AL8                                               0.000     6.249 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     6.249    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     6.640 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.680    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.680 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.024    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.745     4.279 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     4.499    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.523 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.647     5.170    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
                         clock pessimism             -0.163     5.007    
                         clock uncertainty           -0.106     4.901    
    SLICE_X96Y33         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025     4.926    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          4.926    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  5.770    

Slack (MET) :             5.771ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Path Group:             clk_rx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@6.249ns - clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.080ns (20.566%)  route 0.309ns (79.434%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.079ns = ( 5.170 - 6.249 ) 
    Source Clock Delay      (SCD):    -1.234ns
    Clock Pessimism Removal (CPR):    -0.163ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.199ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.750ns (routing 0.001ns, distribution 0.749ns)
  Clock Net Delay (Destination): 0.647ns (routing 0.001ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.250    -2.012    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.984 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.750    -1.234    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y33         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080    -1.154 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.309    -0.845    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2[2]
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      6.249     6.249 r  
    AL8                                               0.000     6.249 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     6.249    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     6.640 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.680    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.680 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.024    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.745     4.279 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     4.499    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.523 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.647     5.170    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
                         clock pessimism             -0.163     5.007    
                         clock uncertainty           -0.106     4.901    
    SLICE_X96Y33         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     4.926    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          4.926    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  5.771    

Slack (MET) :             5.771ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Path Group:             clk_rx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@6.249ns - clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.079ns (20.308%)  route 0.310ns (79.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.080ns = ( 5.169 - 6.249 ) 
    Source Clock Delay      (SCD):    -1.235ns
    Clock Pessimism Removal (CPR):    -0.163ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.199ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.749ns (routing 0.001ns, distribution 0.748ns)
  Clock Net Delay (Destination): 0.646ns (routing 0.001ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.250    -2.012    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.984 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.749    -1.235    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y33         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079    -1.156 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.310    -0.846    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2[6]
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      6.249     6.249 r  
    AL8                                               0.000     6.249 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     6.249    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     6.640 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.680    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.680 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.024    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.745     4.279 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     4.499    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.523 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.646     5.169    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                         clock pessimism             -0.163     5.006    
                         clock uncertainty           -0.106     4.900    
    SLICE_X96Y33         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     4.925    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          4.925    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  5.771    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Path Group:             clk_rx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@6.249ns - clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.078ns (22.874%)  route 0.263ns (77.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.079ns = ( 5.170 - 6.249 ) 
    Source Clock Delay      (SCD):    -1.235ns
    Clock Pessimism Removal (CPR):    -0.180ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.199ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.749ns (routing 0.001ns, distribution 0.748ns)
  Clock Net Delay (Destination): 0.647ns (routing 0.001ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.250    -2.012    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.984 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.749    -1.235    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y33         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    -1.157 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.263    -0.894    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2[0]
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      6.249     6.249 r  
    AL8                                               0.000     6.249 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     6.249    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     6.640 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.680    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.680 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.024    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.745     4.279 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     4.499    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.523 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.647     5.170    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
                         clock pessimism             -0.180     4.990    
                         clock uncertainty           -0.106     4.885    
    SLICE_X96Y33         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     4.910    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          4.910    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Path Group:             clk_rx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@6.249ns - clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.080ns (25.478%)  route 0.234ns (74.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.080ns = ( 5.169 - 6.249 ) 
    Source Clock Delay      (SCD):    -1.234ns
    Clock Pessimism Removal (CPR):    -0.180ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.199ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.750ns (routing 0.001ns, distribution 0.749ns)
  Clock Net Delay (Destination): 0.646ns (routing 0.001ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.250    -2.012    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.984 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.750    -1.234    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y33         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    -1.154 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.234    -0.920    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2[4]
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      6.249     6.249 r  
    AL8                                               0.000     6.249 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     6.249    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     6.640 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.680    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.680 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.024    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.745     4.279 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     4.499    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.523 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.646     5.169    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[5]/C
                         clock pessimism             -0.180     4.989    
                         clock uncertainty           -0.106     4.884    
    SLICE_X96Y33         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     4.909    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          4.909    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.847ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Path Group:             clk_rx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@6.249ns - clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.077ns (24.601%)  route 0.236ns (75.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.079ns = ( 5.170 - 6.249 ) 
    Source Clock Delay      (SCD):    -1.234ns
    Clock Pessimism Removal (CPR):    -0.163ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.199ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.750ns (routing 0.001ns, distribution 0.749ns)
  Clock Net Delay (Destination): 0.647ns (routing 0.001ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.250    -2.012    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.984 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.750    -1.234    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y33         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077    -1.157 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.236    -0.921    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2[3]
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      6.249     6.249 r  
    AL8                                               0.000     6.249 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     6.249    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     6.640 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.680    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.680 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.024    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.745     4.279 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     4.499    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.523 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.647     5.170    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
                         clock pessimism             -0.163     5.007    
                         clock uncertainty           -0.106     4.901    
    SLICE_X96Y33         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.926    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          4.926    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  5.847    

Slack (MET) :             5.856ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Path Group:             clk_rx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@6.249ns - clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.079ns (25.987%)  route 0.225ns (74.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.080ns = ( 5.169 - 6.249 ) 
    Source Clock Delay      (SCD):    -1.235ns
    Clock Pessimism Removal (CPR):    -0.163ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.199ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.749ns (routing 0.001ns, distribution 0.748ns)
  Clock Net Delay (Destination): 0.646ns (routing 0.001ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.250    -2.012    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.984 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.749    -1.235    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y33         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    -1.156 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.225    -0.931    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2[5]
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      6.249     6.249 r  
    AL8                                               0.000     6.249 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     6.249    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     6.640 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.680    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.680 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.024    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.745     4.279 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     4.499    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.523 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.646     5.169    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                         clock pessimism             -0.163     5.006    
                         clock uncertainty           -0.106     4.900    
    SLICE_X96Y33         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     4.925    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          4.925    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  5.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Path Group:             clk_rx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.039ns (30.469%)  route 0.089ns (69.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Net Delay (Source):      0.420ns (routing 0.000ns, distribution 0.420ns)
  Clock Net Delay (Destination): 0.481ns (routing 0.001ns, distribution 0.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -1.165    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.148 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.420    -0.728    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y33         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039    -0.689 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.089    -0.600    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2[0]
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.294    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.275 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.481    -0.794    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.079    -0.714    
    SLICE_X96Y33         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047    -0.667    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Path Group:             clk_rx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.039ns (30.233%)  route 0.090ns (69.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.072ns
  Clock Net Delay (Source):      0.420ns (routing 0.000ns, distribution 0.420ns)
  Clock Net Delay (Destination): 0.480ns (routing 0.001ns, distribution 0.479ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -1.165    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.148 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.420    -0.728    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y33         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039    -0.689 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.090    -0.599    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2[5]
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.294    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.275 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.480    -0.795    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.072    -0.722    
    SLICE_X96Y33         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047    -0.675    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.599    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Path Group:             clk_rx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.041ns (29.927%)  route 0.096ns (70.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Net Delay (Source):      0.421ns (routing 0.000ns, distribution 0.421ns)
  Clock Net Delay (Destination): 0.480ns (routing 0.001ns, distribution 0.479ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -1.165    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.148 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.421    -0.727    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y33         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041    -0.686 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.096    -0.590    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2[4]
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.294    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.275 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.480    -0.795    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.079    -0.715    
    SLICE_X96Y33         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047    -0.668    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Path Group:             clk_rx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.039ns (29.771%)  route 0.092ns (70.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    -0.072ns
  Clock Net Delay (Source):      0.421ns (routing 0.000ns, distribution 0.421ns)
  Clock Net Delay (Destination): 0.481ns (routing 0.001ns, distribution 0.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -1.165    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.148 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.421    -0.727    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y33         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039    -0.688 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.092    -0.596    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2[3]
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.294    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.275 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.481    -0.794    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.072    -0.721    
    SLICE_X96Y33         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047    -0.674    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.674    
                         arrival time                          -0.596    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Path Group:             clk_rx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.040ns (26.667%)  route 0.110ns (73.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.072ns
  Clock Net Delay (Source):      0.420ns (routing 0.000ns, distribution 0.420ns)
  Clock Net Delay (Destination): 0.480ns (routing 0.001ns, distribution 0.479ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -1.165    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.148 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.420    -0.728    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y33         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040    -0.688 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.578    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2[6]
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.294    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.275 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.480    -0.795    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.072    -0.722    
    SLICE_X96Y33         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047    -0.675    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.578    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Path Group:             clk_rx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.040ns (26.490%)  route 0.111ns (73.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    -0.072ns
  Clock Net Delay (Source):      0.421ns (routing 0.000ns, distribution 0.421ns)
  Clock Net Delay (Destination): 0.481ns (routing 0.001ns, distribution 0.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -1.165    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.148 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.421    -0.727    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y33         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040    -0.687 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.111    -0.576    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2[2]
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.294    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.275 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.481    -0.794    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.072    -0.721    
    SLICE_X96Y33         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047    -0.674    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.674    
                         arrival time                          -0.576    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Path Group:             clk_rx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.039ns (25.161%)  route 0.116ns (74.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    -0.072ns
  Clock Net Delay (Source):      0.421ns (routing 0.000ns, distribution 0.421ns)
  Clock Net Delay (Destination): 0.481ns (routing 0.001ns, distribution 0.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -1.165    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.148 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.421    -0.727    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y33         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039    -0.688 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.572    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2[1]
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.294    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.275 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.481    -0.794    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.072    -0.721    
    SLICE_X96Y33         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047    -0.674    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.674    
                         arrival time                          -0.572    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Path Group:             clk_rx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.039ns (18.750%)  route 0.169ns (81.250%))
  Logic Levels:           0  
  Clock Path Skew:        -0.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.295ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Net Delay (Source):      0.420ns (routing 0.000ns, distribution 0.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -1.165    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.148 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.420    -0.728    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y33         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039    -0.689 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.169    -0.520    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2[7]
    BUFGCE_X0Y20         BUFGCE                                       r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.169    -1.295    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE                                       r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf/I
                         clock pessimism              0.140    -1.154    
    BUFGCE_X0Y20         BUFGCE (Hold_BUFCE_BUFGCE_I_CE)
                                                      0.122    -1.032    mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                          1.032    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  0.512    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_rx_mopshub_readout_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.249
Sources:            { mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     IDDRE1/C            n/a            1.600         6.249       4.649      BITSLICE_RX_TX_X0Y171  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/C
Min Period        n/a     IDDRE1/CB           n/a            1.600         6.249       4.649      BITSLICE_RX_TX_X0Y171  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/CB
Min Period        n/a     BUFGCE/I            n/a            1.290         6.249       4.959      BUFGCE_X0Y20           mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     BUFGCE/I            n/a            1.290         6.249       4.959      BUFGCE_X0Y19           mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         6.249       5.178      MMCM_X0Y0              mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.550         6.249       5.699      SLICE_X96Y33           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.249       5.699      SLICE_X96Y33           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.249       5.699      SLICE_X96Y33           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.249       5.699      SLICE_X96Y33           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.249       5.699      SLICE_X96Y33           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
Low Pulse Width   Slow    IDDRE1/C            n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y171  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/C
Low Pulse Width   Slow    IDDRE1/CB           n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y171  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/CB
Low Pulse Width   Fast    IDDRE1/CB           n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y171  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/CB
Low Pulse Width   Fast    IDDRE1/C            n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y171  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         3.125       2.850      SLICE_X96Y33           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         3.125       2.850      SLICE_X96Y33           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         3.125       2.850      SLICE_X96Y33           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         3.125       2.850      SLICE_X96Y33           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.125       2.850      SLICE_X96Y33           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         3.125       2.850      SLICE_X96Y33           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    IDDRE1/CB           n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y171  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/CB
High Pulse Width  Slow    IDDRE1/C            n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y171  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/C
High Pulse Width  Fast    IDDRE1/C            n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y171  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/C
High Pulse Width  Slow    IDDRE1/CB           n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y171  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/CB
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.125       2.850      SLICE_X96Y33           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         3.125       2.850      SLICE_X96Y33           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.125       2.850      SLICE_X96Y33           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         3.125       2.850      SLICE_X96Y33           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.125       2.850      SLICE_X96Y33           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         3.125       2.850      SLICE_X96Y33           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
Max Skew          Slow    IDDRE1/C            IDDRE1/CB      2.639         0.364       2.274      BITSLICE_RX_TX_X0Y171  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/C
Max Skew          Fast    IDDRE1/CB           IDDRE1/C       2.625         0.340       2.285      BITSLICE_RX_TX_X0Y171  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/CB
Max Skew          Slow    IDDRE1/CB           IDDRE1/C       2.850         0.362       2.487      BITSLICE_RX_TX_X0Y171  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/C            IDDRE1/CB      2.906         0.342       2.564      BITSLICE_RX_TX_X0Y171  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_tx_mopshub_readout_bd_clk_wiz_0_0
  To Clock:  clk_tx_mopshub_readout_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.529ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.367ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_tx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@12.499ns - clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.079ns (24.012%)  route 0.250ns (75.988%))
  Logic Levels:           0  
  Clock Path Skew:        -1.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 10.743 - 12.499 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    -0.279ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.583ns (routing 0.564ns, distribution 1.019ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.017    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.989 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           1.583    -0.406    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079    -0.327 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.250    -0.077    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1[7]
    BUFGCE_X0Y22         BUFGCE                                       r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     12.499    12.499 r  
    AL8                                               0.000    12.499 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.499    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    12.889 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    12.929    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.929 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    13.273    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.745    10.528 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    10.743    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y22         BUFGCE                                       r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf/I
                         clock pessimism             -0.279    10.464    
                         clock uncertainty           -0.115    10.349    
    BUFGCE_X0Y22         BUFGCE (Setup_BUFCE_BUFGCE_I_CE)
                                                     -0.059    10.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                         10.290    
                         arrival time                           0.077    
  -------------------------------------------------------------------
                         slack                                 10.367    

Slack (MET) :             12.009ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_tx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@12.499ns - clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.080ns (20.460%)  route 0.311ns (79.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.335ns = ( 12.163 - 12.499 ) 
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    -0.078ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.584ns (routing 0.564ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.513ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.017    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.989 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           1.584    -0.405    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080    -0.325 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.311    -0.014    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1[1]
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     12.499    12.499 r  
    AL8                                               0.000    12.499 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.499    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    12.889 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    12.929    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.929 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    13.273    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.745    10.528 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    10.743    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.767 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           1.396    12.163    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
                         clock pessimism             -0.078    12.085    
                         clock uncertainty           -0.115    11.970    
    SLICE_X96Y31         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    11.995    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.995    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                 12.009    

Slack (MET) :             12.011ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_tx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@12.499ns - clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.079ns (20.308%)  route 0.310ns (79.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.336ns = ( 12.162 - 12.499 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    -0.078ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.583ns (routing 0.564ns, distribution 1.019ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.513ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.017    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.989 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           1.583    -0.406    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079    -0.327 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.310    -0.017    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1[6]
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     12.499    12.499 r  
    AL8                                               0.000    12.499 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.499    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    12.889 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    12.929    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.929 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    13.273    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.745    10.528 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    10.743    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.767 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           1.395    12.162    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.078    12.084    
                         clock uncertainty           -0.115    11.969    
    SLICE_X96Y31         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    11.994    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         11.994    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                 12.011    

Slack (MET) :             12.011ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_tx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@12.499ns - clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.080ns (20.566%)  route 0.309ns (79.434%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.335ns = ( 12.163 - 12.499 ) 
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    -0.078ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.584ns (routing 0.564ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.513ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.017    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.989 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           1.584    -0.405    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080    -0.325 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.309    -0.016    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1[2]
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     12.499    12.499 r  
    AL8                                               0.000    12.499 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.499    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    12.889 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    12.929    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.929 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    13.273    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.745    10.528 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    10.743    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.767 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           1.396    12.163    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
                         clock pessimism             -0.078    12.085    
                         clock uncertainty           -0.115    11.970    
    SLICE_X96Y31         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    11.995    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.995    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                 12.011    

Slack (MET) :             12.043ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_tx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@12.499ns - clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.078ns (22.874%)  route 0.263ns (77.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.335ns = ( 12.163 - 12.499 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    -0.095ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.583ns (routing 0.564ns, distribution 1.019ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.513ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.017    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.989 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           1.583    -0.406    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    -0.328 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.263    -0.065    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1[0]
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     12.499    12.499 r  
    AL8                                               0.000    12.499 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.499    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    12.889 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    12.929    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.929 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    13.273    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.745    10.528 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    10.743    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.767 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           1.396    12.163    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.095    12.069    
                         clock uncertainty           -0.115    11.954    
    SLICE_X96Y31         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025    11.979    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.979    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                 12.043    

Slack (MET) :             12.068ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_tx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@12.499ns - clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.080ns (25.478%)  route 0.234ns (74.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.336ns = ( 12.162 - 12.499 ) 
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    -0.095ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.584ns (routing 0.564ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.513ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.017    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.989 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           1.584    -0.405    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    -0.325 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.234    -0.091    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1[4]
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     12.499    12.499 r  
    AL8                                               0.000    12.499 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.499    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    12.889 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    12.929    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.929 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    13.273    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.745    10.528 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    10.743    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.767 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           1.395    12.162    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
                         clock pessimism             -0.095    12.068    
                         clock uncertainty           -0.115    11.953    
    SLICE_X96Y31         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    11.978    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         11.978    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                 12.068    

Slack (MET) :             12.087ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_tx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@12.499ns - clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.077ns (24.601%)  route 0.236ns (75.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.335ns = ( 12.163 - 12.499 ) 
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    -0.078ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.584ns (routing 0.564ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.513ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.017    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.989 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           1.584    -0.405    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077    -0.328 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.236    -0.092    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1[3]
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     12.499    12.499 r  
    AL8                                               0.000    12.499 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.499    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    12.889 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    12.929    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.929 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    13.273    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.745    10.528 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    10.743    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.767 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           1.396    12.163    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
                         clock pessimism             -0.078    12.085    
                         clock uncertainty           -0.115    11.970    
    SLICE_X96Y31         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    11.995    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.995    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                 12.087    

Slack (MET) :             12.096ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_tx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@12.499ns - clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.079ns (25.987%)  route 0.225ns (74.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.336ns = ( 12.162 - 12.499 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    -0.078ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.583ns (routing 0.564ns, distribution 1.019ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.513ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.017    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.989 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           1.583    -0.406    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    -0.327 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.225    -0.102    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1[5]
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     12.499    12.499 r  
    AL8                                               0.000    12.499 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.499    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    12.889 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    12.929    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.929 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    13.273    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.745    10.528 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    10.743    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.767 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           1.395    12.162    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                         clock pessimism             -0.078    12.084    
                         clock uncertainty           -0.115    11.969    
    SLICE_X96Y31         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    11.994    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         11.994    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                 12.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_tx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.039ns (30.469%)  route 0.089ns (69.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.273ns
    Clock Pessimism Removal (CPR):    -0.022ns
  Clock Net Delay (Source):      0.878ns (routing 0.312ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.348ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.168    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.151 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.878    -0.273    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039    -0.234 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.089    -0.145    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1[0]
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.298    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.279 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.997    -0.282    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.022    -0.259    
    SLICE_X96Y31         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047    -0.212    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_tx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.039ns (30.233%)  route 0.090ns (69.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.273ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Net Delay (Source):      0.878ns (routing 0.312ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.348ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.168    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.151 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.878    -0.273    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039    -0.234 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.090    -0.144    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1[5]
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.298    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.279 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.996    -0.283    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                         clock pessimism              0.015    -0.267    
    SLICE_X96Y31         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047    -0.220    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_tx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.041ns (29.927%)  route 0.096ns (70.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.272ns
    Clock Pessimism Removal (CPR):    -0.022ns
  Clock Net Delay (Source):      0.879ns (routing 0.312ns, distribution 0.567ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.348ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.168    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.151 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.879    -0.272    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041    -0.231 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.096    -0.135    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1[4]
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.298    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.279 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.996    -0.283    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
                         clock pessimism              0.022    -0.260    
    SLICE_X96Y31         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047    -0.213    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_tx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.039ns (29.771%)  route 0.092ns (70.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.272ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Net Delay (Source):      0.879ns (routing 0.312ns, distribution 0.567ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.348ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.168    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.151 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.879    -0.272    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039    -0.233 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.092    -0.141    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1[3]
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.298    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.279 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.997    -0.282    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
                         clock pessimism              0.015    -0.266    
    SLICE_X96Y31         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047    -0.219    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_tx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.039ns (26.174%)  route 0.110ns (73.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.272ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Net Delay (Source):      0.879ns (routing 0.312ns, distribution 0.567ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.348ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.168    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.151 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.879    -0.272    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039    -0.233 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.110    -0.123    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1[1]
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.298    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.279 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.997    -0.282    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.015    -0.266    
    SLICE_X96Y31         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047    -0.219    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_tx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.040ns (26.667%)  route 0.110ns (73.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.273ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Net Delay (Source):      0.878ns (routing 0.312ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.348ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.168    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.151 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.878    -0.273    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040    -0.233 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.123    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1[6]
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.298    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.279 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.996    -0.283    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.015    -0.267    
    SLICE_X96Y31         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047    -0.220    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_tx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.040ns (26.490%)  route 0.111ns (73.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.272ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Net Delay (Source):      0.879ns (routing 0.312ns, distribution 0.567ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.348ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.168    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.151 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.879    -0.272    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040    -0.232 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.111    -0.121    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1[2]
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.298    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.279 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.997    -0.282    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
                         clock pessimism              0.015    -0.266    
    SLICE_X96Y31         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047    -0.219    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_tx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.039ns (20.968%)  route 0.147ns (79.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.298ns
    Source Clock Delay      (SCD):    -0.273ns
    Clock Pessimism Removal (CPR):    -0.141ns
  Clock Net Delay (Source):      0.878ns (routing 0.312ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.168    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.151 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.878    -0.273    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039    -0.234 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.147    -0.087    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1[7]
    BUFGCE_X0Y22         BUFGCE                                       r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.298    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y22         BUFGCE                                       r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf/I
                         clock pessimism              0.141    -1.156    
    BUFGCE_X0Y22         BUFGCE (Hold_BUFCE_BUFGCE_I_CE)
                                                      0.122    -1.034    mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                          1.034    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.947    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tx_mopshub_readout_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 6.249 }
Period(ns):         12.499
Sources:            { mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     OSERDESE3/CLK       n/a            1.600         12.499      10.899     BITSLICE_RX_TX_X0Y173  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst/CLK
Min Period        n/a     BUFGCE/I            n/a            1.290         12.499      11.209     BUFGCE_X0Y22           mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     BUFGCE/I            n/a            1.290         12.499      11.209     BUFGCE_X0Y21           mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         12.499      11.428     MMCM_X0Y0              mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         12.499      11.949     SLICE_X96Y31           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         12.499      11.949     SLICE_X96Y31           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         12.499      11.949     SLICE_X96Y31           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         12.499      11.949     SLICE_X96Y31           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         12.499      11.949     SLICE_X96Y31           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.550         12.499      11.949     SLICE_X96Y31           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
Low Pulse Width   Slow    OSERDESE3/CLK       n/a            0.720         6.249       5.529      BITSLICE_RX_TX_X0Y173  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst/CLK
Low Pulse Width   Fast    OSERDESE3/CLK       n/a            0.720         6.249       5.529      BITSLICE_RX_TX_X0Y173  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y31           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y31           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y31           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y31           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y31           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y31           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y31           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y31           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    OSERDESE3/CLK       n/a            0.720         6.249       5.529      BITSLICE_RX_TX_X0Y173  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst/CLK
High Pulse Width  Fast    OSERDESE3/CLK       n/a            0.720         6.249       5.529      BITSLICE_RX_TX_X0Y173  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y31           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y31           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y31           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y31           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y31           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y31           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y31           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y31           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mopshub_readout_bd_clk_wiz_0_0
  To Clock:  clkfbout_mopshub_readout_bd_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.705ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mopshub_readout_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 24.997 }
Period(ns):         49.995
Sources:            { mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFGCE/I             n/a            1.290         49.995      48.705     BUFGCE_X0Y23  mopshub_readout_bd_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.071         49.995      48.924     MMCM_X0Y0     mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.071         49.995      48.924     MMCM_X0Y0     mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKFBIN
Max Period  n/a     MMCME4_ADV/CLKFBIN   n/a            100.000       49.995      50.005     MMCM_X0Y0     mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       16.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.275ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.214ns (13.137%)  route 1.415ns (86.863%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -6.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.861ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.337ns (routing 0.171ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.196     5.496    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.337     6.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X74Y188        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y188        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     6.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/Q
                         net (fo=1, routed)           0.847     7.786    dbg_hub/inst/BSCANID.u_xsdbm_id/TDO
    SLICE_X82Y116        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.037     7.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.133     7.956    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X83Y117        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     8.055 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.435     8.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                          -8.490    
  -------------------------------------------------------------------
                         slack                                 16.275    

Slack (MET) :             19.746ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.399ns  (logic 5.377ns (72.672%)  route 2.022ns (27.328%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.454ns = ( 52.454 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.151ns (routing 0.155ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.542    30.642    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X82Y119        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101    30.743 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.936    31.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X77Y186        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125    31.804 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.258    32.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X74Y186        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.051    32.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.286    32.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X76Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.814    51.279    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.151    52.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X76Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    52.454    
                         clock uncertainty           -0.235    52.219    
    SLICE_X76Y185        FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.074    52.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         52.145    
                         arrival time                         -32.399    
  -------------------------------------------------------------------
                         slack                                 19.746    

Slack (MET) :             19.746ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.399ns  (logic 5.377ns (72.672%)  route 2.022ns (27.328%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.454ns = ( 52.454 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.151ns (routing 0.155ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.542    30.642    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X82Y119        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101    30.743 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.936    31.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X77Y186        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125    31.804 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.258    32.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X74Y186        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.051    32.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.286    32.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X76Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.814    51.279    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.151    52.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X76Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    52.454    
                         clock uncertainty           -0.235    52.219    
    SLICE_X76Y185        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074    52.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         52.145    
                         arrival time                         -32.399    
  -------------------------------------------------------------------
                         slack                                 19.746    

Slack (MET) :             19.746ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.399ns  (logic 5.377ns (72.672%)  route 2.022ns (27.328%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.454ns = ( 52.454 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.151ns (routing 0.155ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.542    30.642    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X82Y119        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101    30.743 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.936    31.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X77Y186        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125    31.804 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.258    32.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X74Y186        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.051    32.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.286    32.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X76Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.814    51.279    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.151    52.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X76Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    52.454    
                         clock uncertainty           -0.235    52.219    
    SLICE_X76Y185        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074    52.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         52.145    
                         arrival time                         -32.399    
  -------------------------------------------------------------------
                         slack                                 19.746    

Slack (MET) :             19.798ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.352ns  (logic 5.377ns (73.137%)  route 1.975ns (26.863%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.459ns = ( 52.459 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.156ns (routing 0.155ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.542    30.642    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X82Y119        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101    30.743 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.936    31.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X77Y186        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125    31.804 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.258    32.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X74Y186        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.051    32.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.239    32.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X76Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.814    51.279    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.156    52.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X76Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    52.459    
                         clock uncertainty           -0.235    52.224    
    SLICE_X76Y186        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074    52.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         52.150    
                         arrival time                         -32.352    
  -------------------------------------------------------------------
                         slack                                 19.798    

Slack (MET) :             19.798ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.352ns  (logic 5.377ns (73.137%)  route 1.975ns (26.863%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.459ns = ( 52.459 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.156ns (routing 0.155ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.542    30.642    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X82Y119        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101    30.743 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.936    31.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X77Y186        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125    31.804 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.258    32.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X74Y186        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.051    32.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.239    32.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X76Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.814    51.279    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.156    52.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X76Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    52.459    
                         clock uncertainty           -0.235    52.224    
    SLICE_X76Y186        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074    52.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         52.150    
                         arrival time                         -32.352    
  -------------------------------------------------------------------
                         slack                                 19.798    

Slack (MET) :             19.798ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.352ns  (logic 5.377ns (73.137%)  route 1.975ns (26.863%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.459ns = ( 52.459 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.156ns (routing 0.155ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.542    30.642    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X82Y119        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101    30.743 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.936    31.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X77Y186        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125    31.804 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.258    32.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X74Y186        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.051    32.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.239    32.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X76Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.814    51.279    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.156    52.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X76Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.000    52.459    
                         clock uncertainty           -0.235    52.224    
    SLICE_X76Y186        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074    52.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         52.150    
                         arrival time                         -32.352    
  -------------------------------------------------------------------
                         slack                                 19.798    

Slack (MET) :             20.000ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.142ns  (logic 5.336ns (74.713%)  route 1.806ns (25.287%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.451ns = ( 52.451 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.148ns (routing 0.155ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.542    30.642    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X82Y119        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101    30.743 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.936    31.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X77Y186        LUT4 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.135    31.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.328    32.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X75Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.814    51.279    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.148    52.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X75Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.000    52.451    
                         clock uncertainty           -0.235    52.216    
    SLICE_X75Y187        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074    52.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         52.142    
                         arrival time                         -32.142    
  -------------------------------------------------------------------
                         slack                                 20.000    

Slack (MET) :             20.000ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.142ns  (logic 5.336ns (74.713%)  route 1.806ns (25.287%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.451ns = ( 52.451 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.148ns (routing 0.155ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.542    30.642    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X82Y119        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101    30.743 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.936    31.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X77Y186        LUT4 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.135    31.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.328    32.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X75Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.814    51.279    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.148    52.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X75Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism              0.000    52.451    
                         clock uncertainty           -0.235    52.216    
    SLICE_X75Y187        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.074    52.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         52.142    
                         arrival time                         -32.142    
  -------------------------------------------------------------------
                         slack                                 20.000    

Slack (MET) :             20.000ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.142ns  (logic 5.336ns (74.713%)  route 1.806ns (25.287%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.451ns = ( 52.451 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.148ns (routing 0.155ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.542    30.642    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X82Y119        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101    30.743 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.936    31.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X77Y186        LUT4 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.135    31.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.328    32.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X75Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.814    51.279    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.148    52.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X75Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                         clock pessimism              0.000    52.451    
                         clock uncertainty           -0.235    52.216    
    SLICE_X75Y187        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.074    52.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  -------------------------------------------------------------------
                         required time                         52.142    
                         arrival time                         -32.142    
  -------------------------------------------------------------------
                         slack                                 20.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.094ns (50.267%)  route 0.093ns (49.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.788ns
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    4.293ns
  Clock Net Delay (Source):      1.078ns (routing 0.155ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.264ns (routing 0.171ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.814     1.279    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.078     2.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y117        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.440 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/Q
                         net (fo=4, routed)           0.064     2.504    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[4]
    SLICE_X82Y117        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.035     2.539 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.029     2.568    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X82Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.196     5.496    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.264     6.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism             -4.293     2.495    
    SLICE_X82Y117        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     2.555    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.555    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.060ns (30.000%)  route 0.140ns (70.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.872ns
    Source Clock Delay      (SCD):    2.462ns
    Clock Pessimism Removal (CPR):    4.307ns
  Clock Net Delay (Source):      1.159ns (routing 0.155ns, distribution 1.004ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.171ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.814     1.279    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.159     2.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X74Y193        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y193        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     2.522 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.140     2.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB0
    SLICE_X73Y194        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.196     5.496    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.348     6.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X73Y194        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism             -4.307     2.565    
    SLICE_X73Y194        RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.078     2.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -2.643    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.036ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    4.150ns
  Clock Net Delay (Source):      0.765ns (routing 0.097ns, distribution 0.668ns)
  Clock Net Delay (Destination): 0.868ns (routing 0.108ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.633     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.765     1.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X69Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y191        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.919 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/Q
                         net (fo=1, routed)           0.033     1.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[10]
    SLICE_X69Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.849     5.149    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.868     6.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X69Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism             -4.150     1.886    
    SLICE_X69Y191        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.037ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    4.151ns
  Clock Net Delay (Source):      0.765ns (routing 0.097ns, distribution 0.668ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.108ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.633     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.765     1.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X69Y189        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y189        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.919 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/Q
                         net (fo=1, routed)           0.033     1.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[14]
    SLICE_X69Y189        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.849     5.149    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.869     6.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X69Y189        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C
                         clock pessimism             -4.151     1.886    
    SLICE_X69Y189        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.027ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    4.149ns
  Clock Net Delay (Source):      0.757ns (routing 0.097ns, distribution 0.660ns)
  Clock Net Delay (Destination): 0.859ns (routing 0.108ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.633     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.757     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X69Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y192        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.911 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/Q
                         net (fo=1, routed)           0.033     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[0]
    SLICE_X69Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.849     5.149    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.859     6.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X69Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                         clock pessimism             -4.149     1.878    
    SLICE_X69Y192        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.027ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    4.148ns
  Clock Net Delay (Source):      0.758ns (routing 0.097ns, distribution 0.661ns)
  Clock Net Delay (Destination): 0.859ns (routing 0.108ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.633     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.758     1.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X69Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y190        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.912 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/Q
                         net (fo=1, routed)           0.033     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[11]
    SLICE_X69Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.849     5.149    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.859     6.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X69Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C
                         clock pessimism             -4.148     1.879    
    SLICE_X69Y190        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.952ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    4.141ns
  Clock Net Delay (Source):      0.690ns (routing 0.097ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.784ns (routing 0.108ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.633     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.690     1.805    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y118        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[12]/Q
                         net (fo=2, routed)           0.037     1.881    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[12]
    SLICE_X84Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.849     5.149    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.784     5.952    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[11]/C
                         clock pessimism             -4.141     1.811    
    SLICE_X84Y118        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.039ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    4.151ns
  Clock Net Delay (Source):      0.767ns (routing 0.097ns, distribution 0.670ns)
  Clock Net Delay (Destination): 0.871ns (routing 0.108ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.633     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.767     1.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X68Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y191        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.038     1.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[1]
    SLICE_X68Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.849     5.149    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.871     6.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X68Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                         clock pessimism             -4.151     1.888    
    SLICE_X68Y191        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.020ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    4.148ns
  Clock Net Delay (Source):      0.751ns (routing 0.097ns, distribution 0.654ns)
  Clock Net Delay (Destination): 0.852ns (routing 0.108ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.633     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.751     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X73Y189        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y189        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.905 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.039     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp
    SLICE_X73Y189        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.849     5.149    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.852     6.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X73Y189        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
                         clock pessimism             -4.148     1.872    
    SLICE_X73Y189        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.956ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    4.142ns
  Clock Net Delay (Source):      0.693ns (routing 0.097ns, distribution 0.596ns)
  Clock Net Delay (Destination): 0.788ns (routing 0.108ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.633     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.693     1.808    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y118        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/Q
                         net (fo=2, routed)           0.039     1.886    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[2]
    SLICE_X81Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.849     5.149    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.788     5.956    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]/C
                         clock pessimism             -4.142     1.814    
    SLICE_X81Y118        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X0Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X73Y194  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X73Y194  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X73Y194  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X73Y194  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X73Y194  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X73Y194  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X73Y194  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X73Y194  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X73Y194  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X73Y195  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X73Y195  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X73Y195  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X73Y195  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X73Y195  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X73Y195  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X73Y195  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X73Y195  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X73Y195  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X73Y195  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X73Y194  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X73Y194  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X73Y194  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X73Y194  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X73Y194  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X73Y194  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X73Y194  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X73Y194  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X73Y194  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X73Y194  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
  To Clock:  mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         12.500      11.429     MMCM_X0Y1  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       12.500      87.500     MMCM_X0Y1  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.750         6.250       2.500      MMCM_X0Y1  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.750         6.250       2.500      MMCM_X0Y1  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.750         6.250       2.500      MMCM_X0Y1  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.750         6.250       2.500      MMCM_X0Y1  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  To Clock:  clk_40_mopshub_readout_bd_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.470ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/receivecrc/edged_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 fall@12.500ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.482ns (13.923%)  route 2.980ns (86.077%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.190ns = ( 14.690 - 12.500 ) 
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.761ns (routing 1.476ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.312ns (routing 1.343ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.761     2.243    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.322 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         2.396     4.718    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X69Y278        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     4.866 f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/edged_i_2/O
                         net (fo=2, routed)           0.185     5.051    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/MediumAccessControl/sync_reset_i
    SLICE_X69Y282        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     5.102 f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/count[6]_i_7/O
                         net (fo=3, routed)           0.307     5.409    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/count_reg[6]_0
    SLICE_X70Y289        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     5.446 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/edged_i_3/O
                         net (fo=33, routed)          0.066     5.512    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/SS[0]
    SLICE_X70Y289        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.167     5.679 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/edged_i_1__5/O
                         net (fo=1, routed)           0.026     5.705    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/receivecrc/edged_reg_0
    SLICE_X70Y289        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/receivecrc/edged_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 fall edge)
                                                     12.500    12.500 f  
    BUFGCE_X0Y16         BUFGCE                       0.000    12.500 f  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    13.614    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479    12.135 f  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.354    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.378 f  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.312    14.690    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/receivecrc/clk_40
    SLICE_X70Y289        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/receivecrc/edged_reg/C  (IS_INVERTED)
                         clock pessimism             -0.259    14.431    
                         clock uncertainty           -0.281    14.150    
    SLICE_X70Y289        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    14.175    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/receivecrc/edged_reg
  -------------------------------------------------------------------
                         required time                         14.175    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                  8.470    

Slack (MET) :             8.546ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 fall@12.500ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.381ns (11.256%)  route 3.004ns (88.744%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 14.689 - 12.500 ) 
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.761ns (routing 1.476ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.311ns (routing 1.343ns, distribution 0.968ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.761     2.243    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.322 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         2.396     4.718    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X69Y278        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     4.866 f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/edged_i_2/O
                         net (fo=2, routed)           0.185     5.051    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/MediumAccessControl/sync_reset_i
    SLICE_X69Y282        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     5.102 f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/count[6]_i_7/O
                         net (fo=3, routed)           0.307     5.409    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/count_reg[6]_0
    SLICE_X70Y289        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     5.446 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/edged_i_3/O
                         net (fo=33, routed)          0.098     5.544    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/receivecrc/resrmlensig
    SLICE_X70Y290        LUT4 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.066     5.610 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/receivecrc/enable_i_i_1/O
                         net (fo=1, routed)           0.018     5.628    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/receivecrc/enable_i_i_1_n_0
    SLICE_X70Y290        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 fall edge)
                                                     12.500    12.500 f  
    BUFGCE_X0Y16         BUFGCE                       0.000    12.500 f  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    13.614    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479    12.135 f  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.354    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.378 f  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.311    14.689    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/receivecrc/clk_40
    SLICE_X70Y290        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/C  (IS_INVERTED)
                         clock pessimism             -0.259    14.430    
                         clock uncertainty           -0.281    14.149    
    SLICE_X70Y290        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    14.174    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/receivecrc/enable_i_reg
  -------------------------------------------------------------------
                         required time                         14.174    
                         arrival time                          -5.628    
  -------------------------------------------------------------------
                         slack                                  8.546    

Slack (MET) :             8.631ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/enable_i_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 fall@12.500ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.275ns (8.346%)  route 3.020ns (91.654%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.184ns = ( 14.684 - 12.500 ) 
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.761ns (routing 1.476ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.306ns (routing 1.343ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.761     2.243    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.322 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         2.438     4.760    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X69Y278        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     4.858 f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/q_i_i_3/O
                         net (fo=125, routed)         0.344     5.202    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/active_reg_2
    SLICE_X67Y280        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     5.300 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/enable_i_i_1__0/O
                         net (fo=1, routed)           0.238     5.538    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/enable_i_reg_0
    SLICE_X67Y280        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/enable_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 fall edge)
                                                     12.500    12.500 f  
    BUFGCE_X0Y16         BUFGCE                       0.000    12.500 f  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    13.614    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479    12.135 f  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.354    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.378 f  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.306    14.684    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/clk_40
    SLICE_X67Y280        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/enable_i_reg/C  (IS_INVERTED)
                         clock pessimism             -0.259    14.425    
                         clock uncertainty           -0.281    14.144    
    SLICE_X67Y280        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    14.169    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/enable_i_reg
  -------------------------------------------------------------------
                         required time                         14.169    
                         arrival time                          -5.538    
  -------------------------------------------------------------------
                         slack                                  8.631    

Slack (MET) :             8.877ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/edged_reg/R
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 fall@12.500ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.177ns (6.002%)  route 2.772ns (93.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.183ns = ( 14.683 - 12.500 ) 
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.761ns (routing 1.476ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.305ns (routing 1.343ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.761     2.243    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.322 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         2.438     4.760    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X69Y278        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     4.858 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/q_i_i_3/O
                         net (fo=125, routed)         0.334     5.192    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/q_i_reg_1
    SLICE_X67Y280        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/edged_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 fall edge)
                                                     12.500    12.500 f  
    BUFGCE_X0Y16         BUFGCE                       0.000    12.500 f  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    13.614    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479    12.135 f  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.354    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.378 f  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.305    14.683    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/clk_40
    SLICE_X67Y280        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/edged_reg/C  (IS_INVERTED)
                         clock pessimism             -0.259    14.424    
                         clock uncertainty           -0.281    14.143    
    SLICE_X67Y280        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074    14.069    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/edged_reg
  -------------------------------------------------------------------
                         required time                         14.069    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                  8.877    

Slack (MET) :             9.019ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transmitcrc/enable_i_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 fall@12.500ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.335ns (11.484%)  route 2.582ns (88.516%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.194ns = ( 14.694 - 12.500 ) 
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.761ns (routing 1.476ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.316ns (routing 1.343ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.761     2.243    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.322 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         2.438     4.760    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X69Y278        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     4.858 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/q_i_i_3/O
                         net (fo=125, routed)         0.114     4.972    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/active_reg_2
    SLICE_X68Y278        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.158     5.130 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/enable_i_i_1__2/O
                         net (fo=1, routed)           0.030     5.160    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transmitcrc/enable_i_reg_0
    SLICE_X68Y278        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transmitcrc/enable_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 fall edge)
                                                     12.500    12.500 f  
    BUFGCE_X0Y16         BUFGCE                       0.000    12.500 f  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    13.614    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479    12.135 f  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.354    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.378 f  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.316    14.694    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transmitcrc/clk_40
    SLICE_X68Y278        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transmitcrc/enable_i_reg/C  (IS_INVERTED)
                         clock pessimism             -0.259    14.435    
                         clock uncertainty           -0.281    14.154    
    SLICE_X68Y278        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    14.179    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transmitcrc/enable_i_reg
  -------------------------------------------------------------------
                         required time                         14.179    
                         arrival time                          -5.160    
  -------------------------------------------------------------------
                         slack                                  9.019    

Slack (MET) :             9.034ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transmitcrc/edged_reg/R
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 fall@12.500ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.177ns (6.317%)  route 2.625ns (93.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.193ns = ( 14.693 - 12.500 ) 
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.761ns (routing 1.476ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.315ns (routing 1.343ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.761     2.243    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.322 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         2.438     4.760    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X69Y278        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     4.858 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/q_i_i_3/O
                         net (fo=125, routed)         0.187     5.045    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transmitcrc/q_i_reg
    SLICE_X68Y278        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transmitcrc/edged_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 fall edge)
                                                     12.500    12.500 f  
    BUFGCE_X0Y16         BUFGCE                       0.000    12.500 f  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    13.614    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479    12.135 f  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.354    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.378 f  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.315    14.693    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transmitcrc/clk_40
    SLICE_X68Y278        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transmitcrc/edged_reg/C  (IS_INVERTED)
                         clock pessimism             -0.259    14.434    
                         clock uncertainty           -0.281    14.153    
    SLICE_X68Y278        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074    14.079    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transmitcrc/edged_reg
  -------------------------------------------------------------------
                         required time                         14.079    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                  9.034    

Slack (MET) :             10.272ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transmitcrc/edged_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 fall@12.500ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.497ns (26.310%)  route 1.392ns (73.690%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.193ns = ( 14.693 - 12.500 ) 
    Source Clock Delay      (SCD):    2.070ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.588ns (routing 1.476ns, distribution 1.112ns)
  Clock Net Delay (Destination): 2.315ns (routing 1.343ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.588     2.070    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X71Y286        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y286        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.151 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]_rep__0/Q
                         net (fo=119, routed)         0.675     2.826    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]_rep__0_0
    SLICE_X66Y281        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     2.983 f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/q_i_i_12/O
                         net (fo=1, routed)           0.207     3.190    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/q_i_i_12_n_0
    SLICE_X66Y281        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.123     3.313 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/q_i_i_8/O
                         net (fo=1, routed)           0.091     3.404    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/enable_i_reg_3
    SLICE_X66Y281        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     3.503 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/q_i_i_4/O
                         net (fo=19, routed)          0.266     3.769    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/edged_reg_0
    SLICE_X68Y278        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     3.806 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/edged_i_2__0/O
                         net (fo=2, routed)           0.153     3.959    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transmitcrc/activ_i
    SLICE_X68Y278        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transmitcrc/edged_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 fall edge)
                                                     12.500    12.500 f  
    BUFGCE_X0Y16         BUFGCE                       0.000    12.500 f  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    13.614    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479    12.135 f  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.354    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.378 f  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.315    14.693    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transmitcrc/clk_40
    SLICE_X68Y278        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transmitcrc/edged_reg/C  (IS_INVERTED)
                         clock pessimism             -0.206    14.487    
                         clock uncertainty           -0.281    14.206    
    SLICE_X68Y278        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    14.231    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transmitcrc/edged_reg
  -------------------------------------------------------------------
                         required time                         14.231    
                         arrival time                          -3.959    
  -------------------------------------------------------------------
                         slack                                 10.272    

Slack (MET) :             10.367ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/edged_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 fall@12.500ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.460ns (25.785%)  route 1.324ns (74.215%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.183ns = ( 14.683 - 12.500 ) 
    Source Clock Delay      (SCD):    2.070ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.588ns (routing 1.476ns, distribution 1.112ns)
  Clock Net Delay (Destination): 2.305ns (routing 1.343ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.588     2.070    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X71Y286        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y286        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.151 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]_rep__0/Q
                         net (fo=119, routed)         0.675     2.826    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]_rep__0_0
    SLICE_X66Y281        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     2.983 f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/q_i_i_12/O
                         net (fo=1, routed)           0.207     3.190    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/q_i_i_12_n_0
    SLICE_X66Y281        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.123     3.313 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/q_i_i_8/O
                         net (fo=1, routed)           0.091     3.404    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/enable_i_reg_3
    SLICE_X66Y281        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     3.503 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/q_i_i_4/O
                         net (fo=19, routed)          0.351     3.854    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/actvtsftsig
    SLICE_X67Y280        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/edged_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 fall edge)
                                                     12.500    12.500 f  
    BUFGCE_X0Y16         BUFGCE                       0.000    12.500 f  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    13.614    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479    12.135 f  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.354    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.378 f  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.305    14.683    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/clk_40
    SLICE_X67Y280        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/edged_reg/C  (IS_INVERTED)
                         clock pessimism             -0.206    14.477    
                         clock uncertainty           -0.281    14.196    
    SLICE_X67Y280        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    14.221    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/edged_reg
  -------------------------------------------------------------------
                         required time                         14.221    
                         arrival time                          -3.854    
  -------------------------------------------------------------------
                         slack                                 10.367    

Slack (MET) :             10.781ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/enable_i_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/genblk1[29].reg_i/q_i_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 fall@12.500ns)
  Data Path Delay:        1.294ns  (logic 0.077ns (5.951%)  route 1.217ns (94.049%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.186ns = ( 27.186 - 25.000 ) 
    Source Clock Delay      (SCD):    2.063ns = ( 14.563 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.581ns (routing 1.476ns, distribution 1.105ns)
  Clock Net Delay (Destination): 2.308ns (routing 1.343ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 fall edge)
                                                     12.500    12.500 f  
    BUFGCE_X0Y16         BUFGCE                       0.000    12.500 f  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249    13.749    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    11.704 f  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    11.954    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    11.982 f  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.581    14.563    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/clk_40
    SLICE_X67Y280        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/enable_i_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y280        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    14.640 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/enable_i_reg/Q
                         net (fo=103, routed)         1.217    15.857    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/genblk1[29].reg_i/enable_i
    SLICE_X68Y272        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/genblk1[29].reg_i/q_i_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479    24.635 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    24.854    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.878 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.308    27.186    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/genblk1[29].reg_i/clk_40
    SLICE_X68Y272        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/genblk1[29].reg_i/q_i_reg/C
                         clock pessimism             -0.206    26.980    
                         clock uncertainty           -0.281    26.699    
    SLICE_X68Y272        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    26.638    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/genblk1[29].reg_i/q_i_reg
  -------------------------------------------------------------------
                         required time                         26.638    
                         arrival time                         -15.857    
  -------------------------------------------------------------------
                         slack                                 10.781    

Slack (MET) :             10.781ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/enable_i_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/genblk1[30].reg_i/q_i_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 fall@12.500ns)
  Data Path Delay:        1.294ns  (logic 0.077ns (5.951%)  route 1.217ns (94.049%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.186ns = ( 27.186 - 25.000 ) 
    Source Clock Delay      (SCD):    2.063ns = ( 14.563 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.581ns (routing 1.476ns, distribution 1.105ns)
  Clock Net Delay (Destination): 2.308ns (routing 1.343ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 fall edge)
                                                     12.500    12.500 f  
    BUFGCE_X0Y16         BUFGCE                       0.000    12.500 f  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249    13.749    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    11.704 f  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    11.954    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    11.982 f  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.581    14.563    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/clk_40
    SLICE_X67Y280        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/enable_i_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y280        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    14.640 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/enable_i_reg/Q
                         net (fo=103, routed)         1.217    15.857    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/genblk1[30].reg_i/enable_i
    SLICE_X68Y272        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/genblk1[30].reg_i/q_i_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479    24.635 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    24.854    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.878 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.308    27.186    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/genblk1[30].reg_i/clk_40
    SLICE_X68Y272        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/genblk1[30].reg_i/q_i_reg/C
                         clock pessimism             -0.206    26.980    
                         clock uncertainty           -0.281    26.699    
    SLICE_X68Y272        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061    26.638    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/genblk1[30].reg_i/q_i_reg
  -------------------------------------------------------------------
                         required time                         26.638    
                         arrival time                         -15.857    
  -------------------------------------------------------------------
                         slack                                 10.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/tra_elink_buf0/b5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/bridge_controller0/tra_data_buf0/data_tra_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.058ns (34.118%)  route 0.112ns (65.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      2.312ns (routing 1.343ns, distribution 0.969ns)
  Clock Net Delay (Destination): 2.601ns (routing 1.476ns, distribution 1.125ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479    -0.365 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    -0.146    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.122 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.312     2.190    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/tra_elink_buf0/clk_40
    SLICE_X71Y265        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/tra_elink_buf0/b5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y265        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.248 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/tra_elink_buf0/b5_reg[3]/Q
                         net (fo=2, routed)           0.112     2.360    mopshub_readout_bd_i/mopshub_readout_0/inst/bridge_controller0/tra_data_buf0/data_tra_reg_reg[74]_0[31]
    SLICE_X69Y265        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/bridge_controller0/tra_data_buf0/data_tra_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.601     2.083    mopshub_readout_bd_i/mopshub_readout_0/inst/bridge_controller0/tra_data_buf0/clk_40
    SLICE_X69Y265        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/bridge_controller0/tra_data_buf0/data_tra_reg_reg[31]/C
                         clock pessimism              0.206     2.289    
    SLICE_X69Y265        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.349    mopshub_readout_bd_i/mopshub_readout_0/inst/bridge_controller0/tra_data_buf0/data_tra_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.349    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.057ns (33.728%)  route 0.112ns (66.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    -0.202ns
  Clock Net Delay (Source):      2.312ns (routing 1.343ns, distribution 0.969ns)
  Clock Net Delay (Destination): 2.616ns (routing 1.476ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479    -0.365 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    -0.146    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.122 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.312     2.190    <hidden>
    SLICE_X68Y213        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y213        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     2.247 r  <hidden>
                         net (fo=1, routed)           0.112     2.359    <hidden>
    SLICE_X67Y212        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.616     2.098    <hidden>
    SLICE_X67Y212        SRL16E                                       r  <hidden>
                         clock pessimism              0.202     2.300    
    SLICE_X67Y212        SRL16E (Hold_G5LUT_SLICEM_CLK_D)
                                                      0.047     2.347    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.058ns (38.926%)  route 0.091ns (61.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    -0.202ns
  Clock Net Delay (Source):      2.338ns (routing 1.343ns, distribution 0.995ns)
  Clock Net Delay (Destination): 2.608ns (routing 1.476ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479    -0.365 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    -0.146    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.122 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.338     2.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X72Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y193        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.274 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[13]/Q
                         net (fo=3, routed)           0.091     2.365    <hidden>
    SLICE_X73Y193        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.608     2.090    <hidden>
    SLICE_X73Y193        FDRE                                         r  <hidden>
                         clock pessimism              0.202     2.292    
    SLICE_X73Y193        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.352    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.060ns (31.746%)  route 0.129ns (68.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    -0.202ns
  Clock Net Delay (Source):      2.321ns (routing 1.343ns, distribution 0.978ns)
  Clock Net Delay (Destination): 2.628ns (routing 1.476ns, distribution 1.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479    -0.365 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    -0.146    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.122 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.321     2.199    <hidden>
    SLICE_X63Y194        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y194        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     2.259 r  <hidden>
                         net (fo=4, routed)           0.129     2.388    <hidden>
    SLICE_X64Y195        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.628     2.110    <hidden>
    SLICE_X64Y195        FDRE                                         r  <hidden>
                         clock pessimism              0.202     2.312    
    SLICE_X64Y195        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.372    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.372    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.058ns (37.662%)  route 0.096ns (62.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Net Delay (Source):      2.334ns (routing 1.343ns, distribution 0.991ns)
  Clock Net Delay (Destination): 2.642ns (routing 1.476ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479    -0.365 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    -0.146    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.122 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.334     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X71Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y191        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.270 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/Q
                         net (fo=1, routed)           0.096     2.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DIA0
    SLICE_X70Y190        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.642     2.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X70Y190        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
                         clock pessimism              0.150     2.274    
    SLICE_X70Y190        RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.075     2.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.349    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/recshift/genblk1[46].reg_i/q_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/IOControl/rdata34/register_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.060ns (46.875%)  route 0.068ns (53.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    -0.158ns
  Clock Net Delay (Source):      2.297ns (routing 1.343ns, distribution 0.954ns)
  Clock Net Delay (Destination): 2.584ns (routing 1.476ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479    -0.365 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    -0.146    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.122 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.297     2.175    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/recshift/genblk1[46].reg_i/clk_40
    SLICE_X63Y278        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/recshift/genblk1[46].reg_i/q_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y278        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     2.235 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/recshift/genblk1[46].reg_i/q_i_reg/Q
                         net (fo=2, routed)           0.068     2.303    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/IOControl/rdata34/register_i_reg[15]_0[14]
    SLICE_X63Y277        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/IOControl/rdata34/register_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.584     2.066    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/IOControl/rdata34/clk_40
    SLICE_X63Y277        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/IOControl/rdata34/register_i_reg[14]/C
                         clock pessimism              0.158     2.224    
    SLICE_X63Y277        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.286    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/IOControl/rdata34/register_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.081ns (46.286%)  route 0.094ns (53.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    -0.202ns
  Clock Net Delay (Source):      2.333ns (routing 1.343ns, distribution 0.990ns)
  Clock Net Delay (Destination): 2.624ns (routing 1.476ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479    -0.365 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    -0.146    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.122 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.333     2.211    <hidden>
    SLICE_X71Y204        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y204        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.269 r  <hidden>
                         net (fo=21, routed)          0.070     2.339    <hidden>
    SLICE_X69Y204        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     2.362 r  <hidden>
                         net (fo=1, routed)           0.024     2.386    <hidden>
    SLICE_X69Y204        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.624     2.106    <hidden>
    SLICE_X69Y204        FDRE                                         r  <hidden>
                         clock pessimism              0.202     2.308    
    SLICE_X69Y204        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.368    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.368    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.081ns (47.093%)  route 0.091ns (52.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    -0.202ns
  Clock Net Delay (Source):      2.331ns (routing 1.343ns, distribution 0.988ns)
  Clock Net Delay (Destination): 2.619ns (routing 1.476ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479    -0.365 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    -0.146    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.122 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.331     2.209    <hidden>
    SLICE_X71Y204        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y204        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.268 f  <hidden>
                         net (fo=23, routed)          0.069     2.337    <hidden>
    SLICE_X69Y204        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     2.359 r  <hidden>
                         net (fo=1, routed)           0.022     2.381    <hidden>
    SLICE_X69Y204        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.619     2.101    <hidden>
    SLICE_X69Y204        FDRE                                         r  <hidden>
                         clock pessimism              0.202     2.303    
    SLICE_X69Y204        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.363    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.363    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.058ns (32.955%)  route 0.118ns (67.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    -0.202ns
  Clock Net Delay (Source):      2.329ns (routing 1.343ns, distribution 0.986ns)
  Clock Net Delay (Destination): 2.619ns (routing 1.476ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479    -0.365 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    -0.146    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.122 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.329     2.207    <hidden>
    SLICE_X73Y204        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y204        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.265 r  <hidden>
                         net (fo=2, routed)           0.118     2.383    <hidden>
    SLICE_X75Y204        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.619     2.101    <hidden>
    SLICE_X75Y204        FDRE                                         r  <hidden>
                         clock pessimism              0.202     2.303    
    SLICE_X75Y204        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.365    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.365    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/rptr_empty/rbin_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/rptr_empty/rptr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.085ns (31.365%)  route 0.186ns (68.635%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    2.322ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Net Delay (Source):      2.444ns (routing 1.343ns, distribution 1.101ns)
  Clock Net Delay (Destination): 2.772ns (routing 1.476ns, distribution 1.296ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479    -0.365 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    -0.146    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.122 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.444     2.322    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/rptr_empty/clk_40
    SLICE_X95Y240        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/rptr_empty/rbin_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y240        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.380 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/rptr_empty/rbin_reg[15]/Q
                         net (fo=2, routed)           0.176     2.556    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/rptr_empty/rbin_reg_n_0_[15]
    SLICE_X95Y238        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.027     2.583 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/rptr_empty/rptr_reg[15]_i_1__0/O[7]
                         net (fo=3, routed)           0.010     2.593    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/rptr_empty/rbinnext[15]
    SLICE_X95Y238        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/rptr_empty/rptr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.772     2.254    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/rptr_empty/clk_40
    SLICE_X95Y238        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/rptr_empty/rptr_reg[15]/C
                         clock pessimism              0.259     2.513    
    SLICE_X95Y238        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.573    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/rptr_empty/rptr_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.573    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_40_mopshub_readout_bd_clk_wiz_1_0_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         25.000      23.431     RAMB18_X8Y80   <hidden>
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         25.000      23.431     RAMB18_X8Y80   <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         25.000      23.431     RAMB36_X8Y41   <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         25.000      23.431     RAMB36_X8Y41   <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         25.000      23.645     RAMB36_X12Y52  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_4/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         25.000      23.645     RAMB36_X4Y73   mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_20/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         25.000      23.645     RAMB36_X5Y66   mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_47/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         25.000      23.645     RAMB36_X6Y68   mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_73/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         25.000      23.645     RAMB36_X10Y65  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_bram_30/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         25.000      23.645     RAMB36_X11Y79  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_bram_57/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         12.500      11.958     RAMB36_X12Y52  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_4/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         12.500      11.958     RAMB36_X4Y73   mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_20/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         12.500      11.958     RAMB36_X6Y68   mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_73/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         12.500      11.958     RAMB36_X10Y42  mopshub_readout_bd_i/mopshub_readout_0/inst/ethernet_core0/fifo_async0/fifomem/mem_reg_bram_34/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         12.500      11.958     RAMB36_X4Y74   mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_21/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         12.500      11.958     RAMB36_X10Y66  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_bram_31/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         12.500      11.958     RAMB36_X1Y54   mopshub_readout_bd_i/mopshub_readout_0/inst/ethernet_core0/fifo_async1/fifomem/mem_reg_bram_5/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         12.500      11.958     RAMB36_X5Y68   mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_49/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         12.500      11.958     RAMB36_X9Y44   mopshub_readout_bd_i/mopshub_readout_0/inst/ethernet_core0/fifo_async0/fifomem/mem_reg_bram_62/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         12.500      11.958     RAMB36_X3Y74   mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_5/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         12.500      11.958     RAMB36_X10Y65  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_bram_30/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         12.500      11.958     RAMB36_X11Y79  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/fifomem/mem_reg_bram_57/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         12.500      11.958     RAMB36_X10Y42  mopshub_readout_bd_i/mopshub_readout_0/inst/ethernet_core0/fifo_async0/fifomem/mem_reg_bram_34/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         12.500      11.958     RAMB36_X9Y42   mopshub_readout_bd_i/mopshub_readout_0/inst/ethernet_core0/fifo_async0/fifomem/mem_reg_bram_60/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         12.500      11.958     RAMB36_X3Y53   mopshub_readout_bd_i/mopshub_readout_0/inst/ethernet_core0/fifo_async1/fifomem/mem_reg_bram_22/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         12.500      11.958     RAMB36_X4Y56   mopshub_readout_bd_i/mopshub_readout_0/inst/ethernet_core0/fifo_async1/fifomem/mem_reg_bram_49/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         12.500      11.958     RAMB36_X4Y56   mopshub_readout_bd_i/mopshub_readout_0/inst/ethernet_core0/fifo_async1/fifomem/mem_reg_bram_49/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         12.500      11.958     RAMB36_X12Y53  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_5/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         12.500      11.958     RAMB36_X4Y74   mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_21/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         12.500      11.958     RAMB36_X5Y67   mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/fifomem/mem_reg_bram_48/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  To Clock:  clk_uart_mopshub_readout_bd_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       83.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       42.791ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             83.709ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7/CASDINB[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.667ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@86.667ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.601ns  (logic 2.405ns (92.464%)  route 0.196ns (7.536%))
  Logic Levels:           6  (RAMB36E2=6)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 88.140 - 86.667 ) 
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.887ns (routing 0.661ns, distribution 1.226ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.602ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.551    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.523 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.887     1.364    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/clk_uart
    RAMB36_X12Y39        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y39        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[0])
                                                      1.145     2.509 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0/CASDOUTB[0]
                         net (fo=1, routed)           0.028     2.537    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0_n_67
    RAMB36_X12Y40        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     2.747 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_1/CASDOUTB[0]
                         net (fo=1, routed)           0.028     2.775    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_1_n_67
    RAMB36_X12Y41        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     2.985 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_2/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.013    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_2_n_67
    RAMB36_X12Y42        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     3.223 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_3/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.251    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_3_n_67
    RAMB36_X12Y43        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     3.461 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_4/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.489    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_4_n_67
    RAMB36_X12Y44        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     3.699 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_5/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.727    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_5_n_67
    RAMB36_X12Y45        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     3.937 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_6/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.965    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_6_n_67
    RAMB36_X12Y46        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7/CASDINB[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     86.667    86.667 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    86.667 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    87.781    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.479    86.302 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    86.517    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.541 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.599    88.140    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/clk_uart
    RAMB36_X12Y46        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7/CLKBWRCLK
                         clock pessimism             -0.280    87.860    
                         clock uncertainty           -0.117    87.743    
    RAMB36_X12Y46        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDINB[0])
                                                     -0.069    87.674    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7
  -------------------------------------------------------------------
                         required time                         87.674    
                         arrival time                          -3.965    
  -------------------------------------------------------------------
                         slack                                 83.709    

Slack (MET) :             83.738ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7/CASDINB[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.667ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@86.667ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 2.390ns (92.924%)  route 0.182ns (7.076%))
  Logic Levels:           6  (RAMB36E2=6)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 88.140 - 86.667 ) 
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.887ns (routing 0.661ns, distribution 1.226ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.602ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.551    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.523 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.887     1.364    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/clk_uart
    RAMB36_X12Y39        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y39        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[1])
                                                      1.130     2.494 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0/CASDOUTB[1]
                         net (fo=1, routed)           0.026     2.520    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0_n_66
    RAMB36_X12Y40        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[1]_CASDOUTB[1])
                                                      0.210     2.730 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_1/CASDOUTB[1]
                         net (fo=1, routed)           0.026     2.756    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_1_n_66
    RAMB36_X12Y41        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[1]_CASDOUTB[1])
                                                      0.210     2.966 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_2/CASDOUTB[1]
                         net (fo=1, routed)           0.026     2.992    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_2_n_66
    RAMB36_X12Y42        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[1]_CASDOUTB[1])
                                                      0.210     3.202 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_3/CASDOUTB[1]
                         net (fo=1, routed)           0.026     3.228    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_3_n_66
    RAMB36_X12Y43        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[1]_CASDOUTB[1])
                                                      0.210     3.438 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_4/CASDOUTB[1]
                         net (fo=1, routed)           0.026     3.464    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_4_n_66
    RAMB36_X12Y44        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[1]_CASDOUTB[1])
                                                      0.210     3.674 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_5/CASDOUTB[1]
                         net (fo=1, routed)           0.026     3.700    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_5_n_66
    RAMB36_X12Y45        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[1]_CASDOUTB[1])
                                                      0.210     3.910 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_6/CASDOUTB[1]
                         net (fo=1, routed)           0.026     3.936    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_6_n_66
    RAMB36_X12Y46        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7/CASDINB[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     86.667    86.667 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    86.667 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    87.781    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.479    86.302 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    86.517    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.541 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.599    88.140    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/clk_uart
    RAMB36_X12Y46        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7/CLKBWRCLK
                         clock pessimism             -0.280    87.860    
                         clock uncertainty           -0.117    87.743    
    RAMB36_X12Y46        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDINB[1])
                                                     -0.069    87.674    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7
  -------------------------------------------------------------------
                         required time                         87.674    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                 83.738    

Slack (MET) :             83.751ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7/CASDINPB[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.667ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@86.667ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 2.342ns (91.520%)  route 0.217ns (8.480%))
  Logic Levels:           6  (RAMB36E2=6)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 88.140 - 86.667 ) 
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.887ns (routing 0.661ns, distribution 1.226ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.602ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.551    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.523 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.887     1.364    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/clk_uart
    RAMB36_X12Y39        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y39        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTPB[0])
                                                      1.082     2.446 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0/CASDOUTPB[0]
                         net (fo=1, routed)           0.031     2.477    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0_n_139
    RAMB36_X12Y40        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINPB[0]_CASDOUTPB[0])
                                                      0.210     2.687 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_1/CASDOUTPB[0]
                         net (fo=1, routed)           0.031     2.718    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_1_n_139
    RAMB36_X12Y41        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINPB[0]_CASDOUTPB[0])
                                                      0.210     2.928 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_2/CASDOUTPB[0]
                         net (fo=1, routed)           0.031     2.959    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_2_n_139
    RAMB36_X12Y42        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINPB[0]_CASDOUTPB[0])
                                                      0.210     3.169 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_3/CASDOUTPB[0]
                         net (fo=1, routed)           0.031     3.200    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_3_n_139
    RAMB36_X12Y43        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINPB[0]_CASDOUTPB[0])
                                                      0.210     3.410 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_4/CASDOUTPB[0]
                         net (fo=1, routed)           0.031     3.441    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_4_n_139
    RAMB36_X12Y44        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINPB[0]_CASDOUTPB[0])
                                                      0.210     3.651 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_5/CASDOUTPB[0]
                         net (fo=1, routed)           0.031     3.682    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_5_n_139
    RAMB36_X12Y45        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINPB[0]_CASDOUTPB[0])
                                                      0.210     3.892 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_6/CASDOUTPB[0]
                         net (fo=1, routed)           0.031     3.923    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_6_n_139
    RAMB36_X12Y46        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7/CASDINPB[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     86.667    86.667 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    86.667 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    87.781    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.479    86.302 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    86.517    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.541 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.599    88.140    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/clk_uart
    RAMB36_X12Y46        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7/CLKBWRCLK
                         clock pessimism             -0.280    87.860    
                         clock uncertainty           -0.117    87.743    
    RAMB36_X12Y46        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDINPB[0])
                                                     -0.069    87.674    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7
  -------------------------------------------------------------------
                         required time                         87.674    
                         arrival time                          -3.923    
  -------------------------------------------------------------------
                         slack                                 83.751    

Slack (MET) :             83.763ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7/CASDINB[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.667ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@86.667ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 2.372ns (93.129%)  route 0.175ns (6.871%))
  Logic Levels:           6  (RAMB36E2=6)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 88.140 - 86.667 ) 
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.887ns (routing 0.661ns, distribution 1.226ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.602ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.551    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.523 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.887     1.364    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/clk_uart
    RAMB36_X12Y39        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y39        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[3])
                                                      1.112     2.476 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0/CASDOUTB[3]
                         net (fo=1, routed)           0.025     2.501    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0_n_64
    RAMB36_X12Y40        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[3]_CASDOUTB[3])
                                                      0.210     2.711 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_1/CASDOUTB[3]
                         net (fo=1, routed)           0.025     2.736    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_1_n_64
    RAMB36_X12Y41        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[3]_CASDOUTB[3])
                                                      0.210     2.946 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_2/CASDOUTB[3]
                         net (fo=1, routed)           0.025     2.971    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_2_n_64
    RAMB36_X12Y42        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[3]_CASDOUTB[3])
                                                      0.210     3.181 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_3/CASDOUTB[3]
                         net (fo=1, routed)           0.025     3.206    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_3_n_64
    RAMB36_X12Y43        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[3]_CASDOUTB[3])
                                                      0.210     3.416 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_4/CASDOUTB[3]
                         net (fo=1, routed)           0.025     3.441    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_4_n_64
    RAMB36_X12Y44        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[3]_CASDOUTB[3])
                                                      0.210     3.651 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_5/CASDOUTB[3]
                         net (fo=1, routed)           0.025     3.676    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_5_n_64
    RAMB36_X12Y45        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[3]_CASDOUTB[3])
                                                      0.210     3.886 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_6/CASDOUTB[3]
                         net (fo=1, routed)           0.025     3.911    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_6_n_64
    RAMB36_X12Y46        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7/CASDINB[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     86.667    86.667 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    86.667 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    87.781    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.479    86.302 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    86.517    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.541 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.599    88.140    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/clk_uart
    RAMB36_X12Y46        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7/CLKBWRCLK
                         clock pessimism             -0.280    87.860    
                         clock uncertainty           -0.117    87.743    
    RAMB36_X12Y46        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDINB[3])
                                                     -0.069    87.674    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7
  -------------------------------------------------------------------
                         required time                         87.674    
                         arrival time                          -3.911    
  -------------------------------------------------------------------
                         slack                                 83.763    

Slack (MET) :             83.776ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7/CASDINPB[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.667ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@86.667ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.317ns (91.436%)  route 0.217ns (8.564%))
  Logic Levels:           6  (RAMB36E2=6)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 88.140 - 86.667 ) 
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.887ns (routing 0.661ns, distribution 1.226ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.602ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.551    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.523 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.887     1.364    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/clk_uart
    RAMB36_X12Y39        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y39        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTPB[1])
                                                      1.057     2.421 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0/CASDOUTPB[1]
                         net (fo=1, routed)           0.031     2.452    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0_n_138
    RAMB36_X12Y40        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINPB[1]_CASDOUTPB[1])
                                                      0.210     2.662 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_1/CASDOUTPB[1]
                         net (fo=1, routed)           0.031     2.693    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_1_n_138
    RAMB36_X12Y41        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINPB[1]_CASDOUTPB[1])
                                                      0.210     2.903 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_2/CASDOUTPB[1]
                         net (fo=1, routed)           0.031     2.934    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_2_n_138
    RAMB36_X12Y42        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINPB[1]_CASDOUTPB[1])
                                                      0.210     3.144 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_3/CASDOUTPB[1]
                         net (fo=1, routed)           0.031     3.175    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_3_n_138
    RAMB36_X12Y43        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINPB[1]_CASDOUTPB[1])
                                                      0.210     3.385 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_4/CASDOUTPB[1]
                         net (fo=1, routed)           0.031     3.416    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_4_n_138
    RAMB36_X12Y44        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINPB[1]_CASDOUTPB[1])
                                                      0.210     3.626 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_5/CASDOUTPB[1]
                         net (fo=1, routed)           0.031     3.657    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_5_n_138
    RAMB36_X12Y45        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINPB[1]_CASDOUTPB[1])
                                                      0.210     3.867 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_6/CASDOUTPB[1]
                         net (fo=1, routed)           0.031     3.898    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_6_n_138
    RAMB36_X12Y46        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7/CASDINPB[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     86.667    86.667 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    86.667 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    87.781    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.479    86.302 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    86.517    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.541 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.599    88.140    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/clk_uart
    RAMB36_X12Y46        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7/CLKBWRCLK
                         clock pessimism             -0.280    87.860    
                         clock uncertainty           -0.117    87.743    
    RAMB36_X12Y46        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDINPB[1])
                                                     -0.069    87.674    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7
  -------------------------------------------------------------------
                         required time                         87.674    
                         arrival time                          -3.898    
  -------------------------------------------------------------------
                         slack                                 83.776    

Slack (MET) :             83.784ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7/CASDINB[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.667ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@86.667ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 2.330ns (92.241%)  route 0.196ns (7.759%))
  Logic Levels:           6  (RAMB36E2=6)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 88.140 - 86.667 ) 
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.887ns (routing 0.661ns, distribution 1.226ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.602ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.551    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.523 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.887     1.364    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/clk_uart
    RAMB36_X12Y39        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y39        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.070     2.434 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.462    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0_n_60
    RAMB36_X12Y40        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     2.672 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_1/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.700    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_1_n_60
    RAMB36_X12Y41        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     2.910 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_2/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.938    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_2_n_60
    RAMB36_X12Y42        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.148 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_3/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.176    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_3_n_60
    RAMB36_X12Y43        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.386 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_4/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.414    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_4_n_60
    RAMB36_X12Y44        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.624 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_5/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.652    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_5_n_60
    RAMB36_X12Y45        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.862 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_6/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.890    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_6_n_60
    RAMB36_X12Y46        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7/CASDINB[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     86.667    86.667 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    86.667 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    87.781    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.479    86.302 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    86.517    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.541 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.599    88.140    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/clk_uart
    RAMB36_X12Y46        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7/CLKBWRCLK
                         clock pessimism             -0.280    87.860    
                         clock uncertainty           -0.117    87.743    
    RAMB36_X12Y46        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDINB[7])
                                                     -0.069    87.674    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7
  -------------------------------------------------------------------
                         required time                         87.674    
                         arrival time                          -3.890    
  -------------------------------------------------------------------
                         slack                                 83.784    

Slack (MET) :             83.793ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7/CASDINB[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.667ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@86.667ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 2.328ns (92.491%)  route 0.189ns (7.509%))
  Logic Levels:           6  (RAMB36E2=6)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 88.140 - 86.667 ) 
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.887ns (routing 0.661ns, distribution 1.226ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.602ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.551    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.523 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.887     1.364    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/clk_uart
    RAMB36_X12Y39        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y39        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[6])
                                                      1.068     2.432 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0/CASDOUTB[6]
                         net (fo=1, routed)           0.027     2.459    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0_n_61
    RAMB36_X12Y40        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[6]_CASDOUTB[6])
                                                      0.210     2.669 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_1/CASDOUTB[6]
                         net (fo=1, routed)           0.027     2.696    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_1_n_61
    RAMB36_X12Y41        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[6]_CASDOUTB[6])
                                                      0.210     2.906 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_2/CASDOUTB[6]
                         net (fo=1, routed)           0.027     2.933    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_2_n_61
    RAMB36_X12Y42        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[6]_CASDOUTB[6])
                                                      0.210     3.143 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_3/CASDOUTB[6]
                         net (fo=1, routed)           0.027     3.170    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_3_n_61
    RAMB36_X12Y43        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[6]_CASDOUTB[6])
                                                      0.210     3.380 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_4/CASDOUTB[6]
                         net (fo=1, routed)           0.027     3.407    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_4_n_61
    RAMB36_X12Y44        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[6]_CASDOUTB[6])
                                                      0.210     3.617 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_5/CASDOUTB[6]
                         net (fo=1, routed)           0.027     3.644    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_5_n_61
    RAMB36_X12Y45        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[6]_CASDOUTB[6])
                                                      0.210     3.854 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_6/CASDOUTB[6]
                         net (fo=1, routed)           0.027     3.881    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_6_n_61
    RAMB36_X12Y46        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7/CASDINB[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     86.667    86.667 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    86.667 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    87.781    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.479    86.302 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    86.517    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.541 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.599    88.140    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/clk_uart
    RAMB36_X12Y46        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7/CLKBWRCLK
                         clock pessimism             -0.280    87.860    
                         clock uncertainty           -0.117    87.743    
    RAMB36_X12Y46        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDINB[6])
                                                     -0.069    87.674    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7
  -------------------------------------------------------------------
                         required time                         87.674    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                 83.793    

Slack (MET) :             83.794ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7/CASDINB[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.667ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@86.667ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 2.341ns (93.045%)  route 0.175ns (6.955%))
  Logic Levels:           6  (RAMB36E2=6)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 88.140 - 86.667 ) 
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.887ns (routing 0.661ns, distribution 1.226ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.602ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.551    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.523 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.887     1.364    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/clk_uart
    RAMB36_X12Y39        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y39        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[5])
                                                      1.081     2.445 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0/CASDOUTB[5]
                         net (fo=1, routed)           0.025     2.470    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0_n_62
    RAMB36_X12Y40        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[5]_CASDOUTB[5])
                                                      0.210     2.680 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_1/CASDOUTB[5]
                         net (fo=1, routed)           0.025     2.705    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_1_n_62
    RAMB36_X12Y41        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[5]_CASDOUTB[5])
                                                      0.210     2.915 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_2/CASDOUTB[5]
                         net (fo=1, routed)           0.025     2.940    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_2_n_62
    RAMB36_X12Y42        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[5]_CASDOUTB[5])
                                                      0.210     3.150 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_3/CASDOUTB[5]
                         net (fo=1, routed)           0.025     3.175    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_3_n_62
    RAMB36_X12Y43        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[5]_CASDOUTB[5])
                                                      0.210     3.385 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_4/CASDOUTB[5]
                         net (fo=1, routed)           0.025     3.410    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_4_n_62
    RAMB36_X12Y44        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[5]_CASDOUTB[5])
                                                      0.210     3.620 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_5/CASDOUTB[5]
                         net (fo=1, routed)           0.025     3.645    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_5_n_62
    RAMB36_X12Y45        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[5]_CASDOUTB[5])
                                                      0.210     3.855 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_6/CASDOUTB[5]
                         net (fo=1, routed)           0.025     3.880    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_6_n_62
    RAMB36_X12Y46        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7/CASDINB[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     86.667    86.667 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    86.667 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    87.781    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.479    86.302 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    86.517    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.541 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.599    88.140    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/clk_uart
    RAMB36_X12Y46        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7/CLKBWRCLK
                         clock pessimism             -0.280    87.860    
                         clock uncertainty           -0.117    87.743    
    RAMB36_X12Y46        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDINB[5])
                                                     -0.069    87.674    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7
  -------------------------------------------------------------------
                         required time                         87.674    
                         arrival time                          -3.880    
  -------------------------------------------------------------------
                         slack                                 83.794    

Slack (MET) :             83.798ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7/CASDINB[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.667ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@86.667ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.512ns  (logic 2.358ns (93.869%)  route 0.154ns (6.131%))
  Logic Levels:           6  (RAMB36E2=6)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 88.140 - 86.667 ) 
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.887ns (routing 0.661ns, distribution 1.226ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.602ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.551    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.523 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.887     1.364    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/clk_uart
    RAMB36_X12Y39        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y39        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[2])
                                                      1.098     2.462 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0/CASDOUTB[2]
                         net (fo=1, routed)           0.022     2.484    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0_n_65
    RAMB36_X12Y40        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[2]_CASDOUTB[2])
                                                      0.210     2.694 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_1/CASDOUTB[2]
                         net (fo=1, routed)           0.022     2.716    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_1_n_65
    RAMB36_X12Y41        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[2]_CASDOUTB[2])
                                                      0.210     2.926 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_2/CASDOUTB[2]
                         net (fo=1, routed)           0.022     2.948    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_2_n_65
    RAMB36_X12Y42        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[2]_CASDOUTB[2])
                                                      0.210     3.158 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_3/CASDOUTB[2]
                         net (fo=1, routed)           0.022     3.180    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_3_n_65
    RAMB36_X12Y43        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[2]_CASDOUTB[2])
                                                      0.210     3.390 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_4/CASDOUTB[2]
                         net (fo=1, routed)           0.022     3.412    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_4_n_65
    RAMB36_X12Y44        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[2]_CASDOUTB[2])
                                                      0.210     3.622 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_5/CASDOUTB[2]
                         net (fo=1, routed)           0.022     3.644    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_5_n_65
    RAMB36_X12Y45        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[2]_CASDOUTB[2])
                                                      0.210     3.854 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_6/CASDOUTB[2]
                         net (fo=1, routed)           0.022     3.876    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_6_n_65
    RAMB36_X12Y46        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7/CASDINB[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     86.667    86.667 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    86.667 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    87.781    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.479    86.302 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    86.517    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.541 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.599    88.140    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/clk_uart
    RAMB36_X12Y46        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7/CLKBWRCLK
                         clock pessimism             -0.280    87.860    
                         clock uncertainty           -0.117    87.743    
    RAMB36_X12Y46        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDINB[2])
                                                     -0.069    87.674    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7
  -------------------------------------------------------------------
                         required time                         87.674    
                         arrival time                          -3.876    
  -------------------------------------------------------------------
                         slack                                 83.798    

Slack (MET) :             83.832ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7/CASDINB[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.667ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@86.667ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 2.331ns (94.068%)  route 0.147ns (5.932%))
  Logic Levels:           6  (RAMB36E2=6)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 88.140 - 86.667 ) 
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.887ns (routing 0.661ns, distribution 1.226ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.602ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.551    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.523 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.887     1.364    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/clk_uart
    RAMB36_X12Y39        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y39        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[4])
                                                      1.071     2.435 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0/CASDOUTB[4]
                         net (fo=1, routed)           0.021     2.456    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0_n_63
    RAMB36_X12Y40        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     2.666 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_1/CASDOUTB[4]
                         net (fo=1, routed)           0.021     2.687    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_1_n_63
    RAMB36_X12Y41        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     2.897 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_2/CASDOUTB[4]
                         net (fo=1, routed)           0.021     2.918    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_2_n_63
    RAMB36_X12Y42        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     3.128 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_3/CASDOUTB[4]
                         net (fo=1, routed)           0.021     3.149    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_3_n_63
    RAMB36_X12Y43        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     3.359 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_4/CASDOUTB[4]
                         net (fo=1, routed)           0.021     3.380    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_4_n_63
    RAMB36_X12Y44        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     3.590 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_5/CASDOUTB[4]
                         net (fo=1, routed)           0.021     3.611    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_5_n_63
    RAMB36_X12Y45        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[4]_CASDOUTB[4])
                                                      0.210     3.821 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_6/CASDOUTB[4]
                         net (fo=1, routed)           0.021     3.842    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_6_n_63
    RAMB36_X12Y46        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7/CASDINB[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     86.667    86.667 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    86.667 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    87.781    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.479    86.302 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    86.517    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.541 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.599    88.140    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/clk_uart
    RAMB36_X12Y46        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7/CLKBWRCLK
                         clock pessimism             -0.280    87.860    
                         clock uncertainty           -0.117    87.743    
    RAMB36_X12Y46        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDINB[4])
                                                     -0.069    87.674    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7
  -------------------------------------------------------------------
                         required time                         87.674    
                         arrival time                          -3.842    
  -------------------------------------------------------------------
                         slack                                 83.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_3/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.059ns (15.325%)  route 0.326ns (84.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Net Delay (Source):      1.569ns (routing 0.602ns, distribution 0.967ns)
  Clock Net Delay (Destination): 2.066ns (routing 0.661ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.479    -0.365 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.150    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.126 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.569     1.443    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X95Y233        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y233        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.502 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[11]/Q
                         net (fo=10, routed)          0.326     1.828    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/Q[11]
    RAMB36_X12Y51        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_3/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.551    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.523 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         2.066     1.543    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X12Y51        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_3/CLKARDCLK
                         clock pessimism              0.330     1.873    
    RAMB36_X12Y51        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.045     1.828    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_3
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_6/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.058ns (10.662%)  route 0.486ns (89.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Net Delay (Source):      1.565ns (routing 0.602ns, distribution 0.963ns)
  Clock Net Delay (Destination): 2.218ns (routing 0.661ns, distribution 1.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.479    -0.365 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.150    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.126 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.565     1.439    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X95Y232        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y232        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.497 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[2]/Q
                         net (fo=10, routed)          0.486     1.983    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/Q[2]
    RAMB36_X12Y54        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_6/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.551    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.523 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         2.218     1.695    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X12Y54        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_6/CLKARDCLK
                         clock pessimism              0.330     2.025    
    RAMB36_X12Y54        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.045     1.980    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_6
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_DV_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_2/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.094ns (29.653%)  route 0.223ns (70.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Net Delay (Source):      1.603ns (routing 0.602ns, distribution 1.001ns)
  Clock Net Delay (Destination): 2.090ns (routing 0.661ns, distribution 1.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.479    -0.365 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.150    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.126 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.603     1.477    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X95Y257        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_DV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y257        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.536 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_DV_reg/Q
                         net (fo=13, routed)          0.142     1.678    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/irq_rx_byte
    SLICE_X95Y252        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     1.713 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/mem_reg_bram_2_i_4__0/O
                         net (fo=4, routed)           0.081     1.794    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_2_3[0]
    RAMB36_X12Y50        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.551    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.523 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         2.090     1.567    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X12Y50        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_2/CLKARDCLK
                         clock pessimism              0.278     1.845    
    RAMB36_X12Y50        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.055     1.790    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_2
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_1/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.115ns (28.325%)  route 0.291ns (71.675%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Net Delay (Source):      1.571ns (routing 0.602ns, distribution 0.969ns)
  Clock Net Delay (Destination): 2.092ns (routing 0.661ns, distribution 1.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.479    -0.365 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.150    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.126 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.571     1.445    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X95Y233        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y233        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.503 f  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[13]/Q
                         net (fo=10, routed)          0.210     1.713    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg_n_0_[13]
    SLICE_X95Y247        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.057     1.770 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/mem_reg_bram_1_i_5__0/O
                         net (fo=4, routed)           0.081     1.851    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_1_4[0]
    RAMB36_X12Y49        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.551    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.523 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         2.092     1.569    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X12Y49        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_1/CLKARDCLK
                         clock pessimism              0.330     1.899    
    RAMB36_X12Y49        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.055     1.844    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_7/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.058ns (10.122%)  route 0.515ns (89.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Net Delay (Source):      1.565ns (routing 0.602ns, distribution 0.963ns)
  Clock Net Delay (Destination): 2.243ns (routing 0.661ns, distribution 1.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.479    -0.365 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.150    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.126 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.565     1.439    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X95Y232        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y232        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.497 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[2]/Q
                         net (fo=10, routed)          0.515     2.012    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/Q[2]
    RAMB36_X12Y55        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_7/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.551    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.523 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         2.243     1.720    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X12Y55        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_7/CLKARDCLK
                         clock pessimism              0.330     2.050    
    RAMB36_X12Y55        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.045     2.005    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_7
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.059ns (14.014%)  route 0.362ns (85.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Net Delay (Source):      1.565ns (routing 0.602ns, distribution 0.963ns)
  Clock Net Delay (Destination): 2.090ns (routing 0.661ns, distribution 1.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.479    -0.365 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.150    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.126 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.565     1.439    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X95Y232        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y232        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.498 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[3]/Q
                         net (fo=10, routed)          0.362     1.860    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/Q[3]
    RAMB36_X12Y50        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.551    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.523 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         2.090     1.567    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X12Y50        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_2/CLKARDCLK
                         clock pessimism              0.330     1.897    
    RAMB36_X12Y50        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.045     1.852    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_2
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_4/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.059ns (10.225%)  route 0.518ns (89.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Net Delay (Source):      1.565ns (routing 0.602ns, distribution 0.963ns)
  Clock Net Delay (Destination): 2.246ns (routing 0.661ns, distribution 1.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.479    -0.365 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.150    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.126 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.565     1.439    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X95Y232        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y232        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.498 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[3]/Q
                         net (fo=10, routed)          0.518     2.016    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/Q[3]
    RAMB36_X12Y52        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_4/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.551    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.523 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         2.246     1.723    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X12Y52        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_4/CLKARDCLK
                         clock pessimism              0.330     2.053    
    RAMB36_X12Y52        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.045     2.008    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_4
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_7/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.058ns (10.140%)  route 0.514ns (89.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Net Delay (Source):      1.569ns (routing 0.602ns, distribution 0.967ns)
  Clock Net Delay (Destination): 2.243ns (routing 0.661ns, distribution 1.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.479    -0.365 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.150    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.126 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.569     1.443    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X95Y233        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y233        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.501 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[10]/Q
                         net (fo=10, routed)          0.514     2.015    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/Q[10]
    RAMB36_X12Y55        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_7/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.551    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.523 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         2.243     1.720    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X12Y55        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_7/CLKARDCLK
                         clock pessimism              0.330     2.050    
    RAMB36_X12Y55        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.045     2.005    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_7
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.059ns (14.824%)  route 0.339ns (85.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Net Delay (Source):      1.567ns (routing 0.602ns, distribution 0.965ns)
  Clock Net Delay (Destination): 2.066ns (routing 0.661ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.479    -0.365 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.150    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.126 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.567     1.441    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X95Y232        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y232        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.500 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[4]/Q
                         net (fo=10, routed)          0.339     1.839    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/Q[4]
    RAMB36_X12Y51        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.551    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.523 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         2.066     1.543    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X12Y51        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_3/CLKARDCLK
                         clock pessimism              0.330     1.873    
    RAMB36_X12Y51        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.045     1.828    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_3
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_DV_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_6/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.094ns (20.302%)  route 0.369ns (79.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Net Delay (Source):      1.603ns (routing 0.602ns, distribution 1.001ns)
  Clock Net Delay (Destination): 2.218ns (routing 0.661ns, distribution 1.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.479    -0.365 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.150    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.126 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.603     1.477    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X95Y257        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_DV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y257        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.536 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_DV_reg/Q
                         net (fo=13, routed)          0.259     1.795    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/irq_rx_byte
    SLICE_X95Y272        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     1.830 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/mem_reg_bram_6_i_4__2/O
                         net (fo=4, routed)           0.110     1.940    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_6_3[0]
    RAMB36_X12Y54        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_6/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.551    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.523 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         2.218     1.695    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X12Y54        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_6/CLKARDCLK
                         clock pessimism              0.278     1.973    
    RAMB36_X12Y54        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.046     1.927    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_6
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
Waveform(ns):       { 0.000 43.333 }
Period(ns):         86.667
Sources:            { mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         86.667      85.312     RAMB36_X12Y52  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         86.667      85.312     RAMB36_X12Y53  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_5/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         86.667      85.312     RAMB36_X12Y54  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_6/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         86.667      85.312     RAMB36_X12Y55  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_7/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         86.667      85.312     RAMB36_X12Y39  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         86.667      85.312     RAMB36_X12Y40  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         86.667      85.312     RAMB36_X12Y41  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_2/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         86.667      85.312     RAMB36_X12Y42  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_3/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         86.667      85.312     RAMB36_X12Y43  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_4/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         86.667      85.312     RAMB36_X12Y44  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_5/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         43.333      42.791     RAMB36_X12Y44  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_5/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         43.333      42.791     RAMB36_X12Y52  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_4/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         43.333      42.791     RAMB36_X12Y53  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_5/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         43.333      42.791     RAMB36_X12Y54  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_6/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         43.333      42.791     RAMB36_X12Y55  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_7/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         43.333      42.791     RAMB36_X12Y39  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         43.333      42.791     RAMB36_X12Y40  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         43.333      42.791     RAMB36_X12Y42  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_3/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         43.333      42.791     RAMB36_X12Y43  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_4/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         43.333      42.791     RAMB36_X12Y46  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_7/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         43.333      42.791     RAMB36_X12Y54  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_6/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         43.333      42.791     RAMB36_X12Y55  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_7/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         43.333      42.791     RAMB36_X12Y39  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         43.333      42.791     RAMB36_X12Y40  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         43.333      42.791     RAMB36_X12Y41  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_2/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         43.333      42.791     RAMB36_X12Y44  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_5/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         43.333      42.791     RAMB36_X12Y45  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_6/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         43.333      42.791     RAMB36_X12Y48  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         43.333      42.791     RAMB36_X12Y51  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_3/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         43.333      42.791     RAMB36_X12Y52  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_4/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mopshub_readout_bd_clk_wiz_1_0_1
  To Clock:  clkfbout_mopshub_readout_bd_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.210ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mopshub_readout_bd_clk_wiz_1_0_1
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFGCE/I             n/a            1.290         12.500      11.210     BUFGCE_X0Y31  mopshub_readout_bd_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.071         12.500      11.429     MMCM_X0Y1     mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.071         12.500      11.429     MMCM_X0Y1     mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKFBIN
Max Period  n/a     MMCME4_ADV/CLKFBIN   n/a            100.000       12.500      87.500     MMCM_X0Y1     mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack       15.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.022ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@16.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.231ns (27.665%)  route 0.604ns (72.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.361ns = ( 17.361 - 16.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.552ns (routing 0.735ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.361ns (routing 0.666ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.552     1.552    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y336        FDRE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y336        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.633 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.838    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X84Y336        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.988 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.399     2.387    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X84Y340        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     16.000    16.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000    16.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.361    17.361    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y340        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism              0.154    17.515    
                         clock uncertainty           -0.046    17.469    
    SLICE_X84Y340        FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    17.409    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         17.409    
                         arrival time                          -2.387    
  -------------------------------------------------------------------
                         slack                                 15.022    

Slack (MET) :             15.022ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@16.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.231ns (27.665%)  route 0.604ns (72.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.361ns = ( 17.361 - 16.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.552ns (routing 0.735ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.361ns (routing 0.666ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.552     1.552    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y336        FDRE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y336        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.633 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.838    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X84Y336        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.988 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.399     2.387    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X84Y340        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     16.000    16.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000    16.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.361    17.361    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y340        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism              0.154    17.515    
                         clock uncertainty           -0.046    17.469    
    SLICE_X84Y340        FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060    17.409    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         17.409    
                         arrival time                          -2.387    
  -------------------------------------------------------------------
                         slack                                 15.022    

Slack (MET) :             15.078ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@16.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.231ns (29.540%)  route 0.551ns (70.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.364ns = ( 17.364 - 16.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.552ns (routing 0.735ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.666ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.552     1.552    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y336        FDRE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y336        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.633 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.838    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X84Y336        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.988 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.346     2.334    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X84Y338        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     16.000    16.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000    16.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.364    17.364    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y338        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.154    17.518    
                         clock uncertainty           -0.046    17.472    
    SLICE_X84Y338        FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    17.412    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         17.412    
                         arrival time                          -2.334    
  -------------------------------------------------------------------
                         slack                                 15.078    

Slack (MET) :             15.078ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@16.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.231ns (29.540%)  route 0.551ns (70.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.364ns = ( 17.364 - 16.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.552ns (routing 0.735ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.666ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.552     1.552    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y336        FDRE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y336        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.633 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.838    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X84Y336        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.988 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.346     2.334    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X84Y338        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     16.000    16.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000    16.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.364    17.364    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y338        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism              0.154    17.518    
                         clock uncertainty           -0.046    17.472    
    SLICE_X84Y338        FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060    17.412    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         17.412    
                         arrival time                          -2.334    
  -------------------------------------------------------------------
                         slack                                 15.078    

Slack (MET) :             15.078ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@16.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.231ns (29.540%)  route 0.551ns (70.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.364ns = ( 17.364 - 16.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.552ns (routing 0.735ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.666ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.552     1.552    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y336        FDRE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y336        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.633 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.838    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X84Y336        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.988 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.346     2.334    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X84Y338        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     16.000    16.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000    16.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.364    17.364    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y338        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism              0.154    17.518    
                         clock uncertainty           -0.046    17.472    
    SLICE_X84Y338        FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060    17.412    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         17.412    
                         arrival time                          -2.334    
  -------------------------------------------------------------------
                         slack                                 15.078    

Slack (MET) :             15.078ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@16.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.231ns (29.540%)  route 0.551ns (70.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.364ns = ( 17.364 - 16.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.552ns (routing 0.735ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.666ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.552     1.552    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y336        FDRE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y336        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.633 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.838    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X84Y336        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.988 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.346     2.334    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X84Y338        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     16.000    16.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000    16.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.364    17.364    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y338        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism              0.154    17.518    
                         clock uncertainty           -0.046    17.472    
    SLICE_X84Y338        FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    17.412    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         17.412    
                         arrival time                          -2.334    
  -------------------------------------------------------------------
                         slack                                 15.078    

Slack (MET) :             15.109ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@16.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.231ns (30.677%)  route 0.522ns (69.323%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.366ns = ( 17.366 - 16.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.552ns (routing 0.735ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.666ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.552     1.552    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y336        FDRE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y336        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.633 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.838    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X84Y336        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.988 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.317     2.305    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X84Y338        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     16.000    16.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000    16.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.366    17.366    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y338        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism              0.154    17.520    
                         clock uncertainty           -0.046    17.474    
    SLICE_X84Y338        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    17.414    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         17.414    
                         arrival time                          -2.305    
  -------------------------------------------------------------------
                         slack                                 15.109    

Slack (MET) :             15.109ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@16.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.231ns (30.677%)  route 0.522ns (69.323%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.366ns = ( 17.366 - 16.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.552ns (routing 0.735ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.666ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.552     1.552    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y336        FDRE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y336        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.633 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.838    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X84Y336        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.988 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.317     2.305    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X84Y338        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     16.000    16.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000    16.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.366    17.366    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y338        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism              0.154    17.520    
                         clock uncertainty           -0.046    17.474    
    SLICE_X84Y338        FDCE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060    17.414    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         17.414    
                         arrival time                          -2.305    
  -------------------------------------------------------------------
                         slack                                 15.109    

Slack (MET) :             15.109ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@16.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.231ns (30.677%)  route 0.522ns (69.323%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.366ns = ( 17.366 - 16.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.552ns (routing 0.735ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.666ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.552     1.552    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y336        FDRE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y336        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.633 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.838    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X84Y336        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.988 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.317     2.305    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X84Y338        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     16.000    16.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000    16.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.366    17.366    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y338        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism              0.154    17.520    
                         clock uncertainty           -0.046    17.474    
    SLICE_X84Y338        FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    17.414    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         17.414    
                         arrival time                          -2.305    
  -------------------------------------------------------------------
                         slack                                 15.109    

Slack (MET) :             15.109ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@16.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.231ns (30.677%)  route 0.522ns (69.323%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.366ns = ( 17.366 - 16.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.552ns (routing 0.735ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.666ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.552     1.552    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y336        FDRE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y336        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.633 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.838    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X84Y336        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.988 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.317     2.305    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X84Y338        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     16.000    16.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000    16.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.366    17.366    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y338        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism              0.154    17.520    
                         clock uncertainty           -0.046    17.474    
    SLICE_X84Y338        FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    17.414    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         17.414    
                         arrival time                          -2.305    
  -------------------------------------------------------------------
                         slack                                 15.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.855ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.855ns (routing 0.401ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.970ns (routing 0.447ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.855     0.855    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y336        FDSE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y336        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.894 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.060     0.954    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X84Y336        FDRE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.970     0.970    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y336        FDRE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.109     0.861    
    SLICE_X84Y336        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.908    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.450%)  route 0.055ns (49.550%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.854ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.854ns (routing 0.401ns, distribution 0.453ns)
  Clock Net Delay (Destination): 0.968ns (routing 0.447ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.854     0.854    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y339        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y339        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.893 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.048     0.941    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
    SLICE_X84Y339        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     0.958 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/i_/i_/i__carry__0/O[3]
                         net (fo=1, routed)           0.007     0.965    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]_0[3]
    SLICE_X84Y339        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.968     0.968    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y339        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism             -0.108     0.860    
    SLICE_X84Y339        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.906    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    0.851ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.851ns (routing 0.401ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.447ns, distribution 0.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.851     0.851    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y340        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y340        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.890 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/Q
                         net (fo=2, routed)           0.049     0.939    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
    SLICE_X84Y340        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.956 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/i_/i_/i__carry__1/O[1]
                         net (fo=1, routed)           0.007     0.963    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]_0[1]
    SLICE_X84Y340        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.965     0.965    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y340        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism             -0.108     0.857    
    SLICE_X84Y340        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.903    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.854ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.854ns (routing 0.401ns, distribution 0.453ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.447ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.854     0.854    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y338        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y338        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.893 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.049     0.942    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
    SLICE_X84Y338        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.959 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/i_/i_/i__carry/O[1]
                         net (fo=1, routed)           0.007     0.966    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/O[1]
    SLICE_X84Y338        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.967     0.967    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y338        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism             -0.107     0.860    
    SLICE_X84Y338        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.906    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.854ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.854ns (routing 0.401ns, distribution 0.453ns)
  Clock Net Delay (Destination): 0.968ns (routing 0.447ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.854     0.854    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y339        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y339        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.893 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.049     0.942    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
    SLICE_X84Y339        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.959 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/i_/i_/i__carry__0/O[1]
                         net (fo=1, routed)           0.007     0.966    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]_0[1]
    SLICE_X84Y339        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.968     0.968    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y339        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.108     0.860    
    SLICE_X84Y339        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.906    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.854ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.854ns (routing 0.401ns, distribution 0.453ns)
  Clock Net Delay (Destination): 0.968ns (routing 0.447ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.854     0.854    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y339        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y339        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.893 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.050     0.943    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X84Y339        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.960 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/i_/i_/i__carry__0/O[2]
                         net (fo=1, routed)           0.007     0.967    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]_0[2]
    SLICE_X84Y339        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.968     0.968    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y339        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.108     0.860    
    SLICE_X84Y339        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.906    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.972ns
    Source Clock Delay      (SCD):    0.857ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.857ns (routing 0.401ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.447ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.857     0.857    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y339        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y339        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.896 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/Q
                         net (fo=2, routed)           0.050     0.946    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
    SLICE_X84Y339        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     0.963 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/i_/i_/i__carry__0/O[7]
                         net (fo=1, routed)           0.007     0.970    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]_0[7]
    SLICE_X84Y339        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.972     0.972    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y339        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism             -0.109     0.863    
    SLICE_X84Y339        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.909    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.854ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.854ns (routing 0.401ns, distribution 0.453ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.447ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.854     0.854    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y338        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y338        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.893 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.050     0.943    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X84Y338        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.960 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/i_/i_/i__carry/O[2]
                         net (fo=1, routed)           0.007     0.967    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/O[2]
    SLICE_X84Y338        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.967     0.967    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y338        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.107     0.860    
    SLICE_X84Y338        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.906    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.971ns
    Source Clock Delay      (SCD):    0.857ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.857ns (routing 0.401ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.971ns (routing 0.447ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.857     0.857    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y338        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y338        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.896 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/Q
                         net (fo=2, routed)           0.050     0.946    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
    SLICE_X84Y338        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     0.963 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/i_/i_/i__carry/O[7]
                         net (fo=1, routed)           0.007     0.970    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/O[7]
    SLICE_X84Y338        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.971     0.971    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y338        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism             -0.108     0.863    
    SLICE_X84Y338        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.909    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.041ns (34.454%)  route 0.078ns (65.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.843ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.843ns (routing 0.401ns, distribution 0.442ns)
  Clock Net Delay (Destination): 0.956ns (routing 0.447ns, distribution 0.509ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.843     0.843    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X83Y334        FDRE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y334        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.884 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/Q
                         net (fo=1, routed)           0.078     0.962    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1
    SLICE_X83Y334        FDRE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.956     0.956    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X83Y334        FDRE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
                         clock pessimism             -0.107     0.849    
    SLICE_X83Y334        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.896    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDPE/C   n/a            0.550         16.000      15.450     SLICE_X84Y337  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C
Min Period        n/a     FDPE/C   n/a            0.550         16.000      15.450     SLICE_X84Y337  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
Min Period        n/a     FDPE/C   n/a            0.550         16.000      15.450     SLICE_X84Y337  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/C
Min Period        n/a     FDPE/C   n/a            0.550         16.000      15.450     SLICE_X84Y337  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/C
Min Period        n/a     FDPE/C   n/a            0.550         16.000      15.450     SLICE_X84Y337  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         16.000      15.450     SLICE_X84Y338  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         16.000      15.450     SLICE_X84Y339  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            0.550         16.000      15.450     SLICE_X84Y339  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            0.550         16.000      15.450     SLICE_X84Y339  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            0.550         16.000      15.450     SLICE_X84Y339  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.275         8.000       7.725      SLICE_X84Y336  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         8.000       7.725      SLICE_X84Y336  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         8.000       7.725      SLICE_X84Y336  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         8.000       7.725      SLICE_X84Y336  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.275         8.000       7.725      SLICE_X84Y337  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.275         8.000       7.725      SLICE_X84Y337  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.275         8.000       7.725      SLICE_X84Y337  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.275         8.000       7.725      SLICE_X84Y337  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.275         8.000       7.725      SLICE_X84Y337  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.275         8.000       7.725      SLICE_X84Y337  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         8.000       7.725      SLICE_X84Y340  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         8.000       7.725      SLICE_X84Y340  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         8.000       7.725      SLICE_X83Y334  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         8.000       7.725      SLICE_X83Y334  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.275         8.000       7.725      SLICE_X84Y337  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.275         8.000       7.725      SLICE_X84Y337  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.275         8.000       7.725      SLICE_X84Y337  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.275         8.000       7.725      SLICE_X84Y337  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.275         8.000       7.725      SLICE_X84Y337  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.275         8.000       7.725      SLICE_X84Y337  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_rx_mopshub_readout_bd_clk_wiz_0_0
  To Clock:  clk_elink_mopshub_readout_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.864ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.782ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.864ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/C
                            (falling edge-triggered cell IDDRE1 clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns - clk_rx_mopshub_readout_bd_clk_wiz_0_0 fall@21.873ns)
  Data Path Delay:        1.482ns  (logic 0.471ns (31.781%)  route 1.011ns (68.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.780ns = ( 25.777 - 24.997 ) 
    Source Clock Delay      (SCD):    0.046ns = ( 21.919 - 21.873 ) 
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.030ns (routing 0.171ns, distribution 1.859ns)
  Clock Net Delay (Destination): 2.509ns (routing 1.498ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 fall edge)
                                                     21.873    21.873 f  
    AL8                                               0.000    21.873 f  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    21.873    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476    22.349 f  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    22.399    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    22.399 f  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    22.796    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.185    19.611 f  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.250    19.861    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    19.889 f  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=2, routed)           2.030    21.919    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/clk_rx
    BITSLICE_RX_TX_X0Y171
                         IDDRE1                                       f  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y171
                         IDDRE1 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_C_Q2)
                                                      0.471    22.390 r  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/Q2
                         net (fo=1, routed)           1.011    23.401    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/bitstream_deserializer00/rx_elink2bit[1]
    SLICE_X78Y210        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    25.388 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.428    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.428 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    25.772    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    23.027 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    23.244    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    23.268 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.509    25.777    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/bitstream_deserializer00/clk_elink
    SLICE_X78Y210        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[11]/C
                         clock pessimism             -0.291    25.486    
                         clock uncertainty           -0.246    25.240    
    SLICE_X78Y210        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    25.265    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[11]
  -------------------------------------------------------------------
                         required time                         25.265    
                         arrival time                         -23.401    
  -------------------------------------------------------------------
                         slack                                  1.864    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/C
                            (rising edge-triggered cell IDDRE1 clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns - clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@18.748ns)
  Data Path Delay:        3.299ns  (logic 0.485ns (14.701%)  route 2.814ns (85.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.731ns = ( 25.728 - 24.997 ) 
    Source Clock Delay      (SCD):    0.046ns = ( 18.795 - 18.748 ) 
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.030ns (routing 0.171ns, distribution 1.859ns)
  Clock Net Delay (Destination): 2.460ns (routing 1.498ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     18.748    18.748 r  
    AL8                                               0.000    18.748 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    18.748    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476    19.225 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    19.275    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    19.275 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    19.672    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.185    16.487 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.250    16.737    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    16.765 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=2, routed)           2.030    18.795    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/clk_rx
    BITSLICE_RX_TX_X0Y171
                         IDDRE1                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y171
                         IDDRE1 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_C_Q1)
                                                      0.485    19.280 r  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/Q1
                         net (fo=1, routed)           2.814    22.094    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/bitstream_deserializer00/rx_elink2bit[0]
    SLICE_X75Y213        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    25.388 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.428    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.428 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    25.772    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    23.027 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    23.244    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    23.268 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.460    25.728    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/bitstream_deserializer00/clk_elink
    SLICE_X75Y213        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[10]/C
                         clock pessimism             -0.291    25.437    
                         clock uncertainty           -0.246    25.191    
    SLICE_X75Y213        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    25.216    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[10]
  -------------------------------------------------------------------
                         required time                         25.216    
                         arrival time                         -22.094    
  -------------------------------------------------------------------
                         slack                                  3.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/CB
                            (rising edge-triggered cell IDDRE1 clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.205ns (12.561%)  route 1.427ns (87.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.428ns
    Source Clock Delay      (SCD):    0.020ns
    Clock Pessimism Removal (CPR):    -0.149ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.169ns (routing 0.097ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.706ns (routing 1.005ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.148    -1.166    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.149 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=2, routed)           1.169     0.020    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/clk_rx
    BITSLICE_RX_TX_X0Y171
                         IDDRE1                                       f  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/CB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y171
                         IDDRE1 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_CB_Q1)
                                                      0.205     0.225 r  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/Q1
                         net (fo=1, routed)           1.427     1.652    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/bitstream_deserializer00/rx_elink2bit[0]
    SLICE_X75Y213        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         1.706     0.428    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/bitstream_deserializer00/clk_elink
    SLICE_X75Y213        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[10]/C
                         clock pessimism              0.149     0.578    
                         clock uncertainty            0.246     0.823    
    SLICE_X75Y213        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.869    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             2.730ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/CB
                            (falling edge-triggered cell IDDRE1 clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.125ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_rx_mopshub_readout_bd_clk_wiz_0_0 fall@3.125ns)
  Data Path Delay:        0.957ns  (logic 0.275ns (28.736%)  route 0.682ns (71.264%))
  Logic Levels:           0  
  Clock Path Skew:        1.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.065ns = ( 3.189 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.792ns (routing 0.155ns, distribution 1.637ns)
  Clock Net Delay (Destination): 2.805ns (routing 1.650ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 fall edge)
                                                      3.125     3.125 f  
    AL8                                               0.000     3.125 f  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.125    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     3.515 f  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.555    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.555 f  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     3.899    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.745     1.154 f  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.219     1.373    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.397 f  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=2, routed)           1.792     3.189    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/clk_rx
    BITSLICE_RX_TX_X0Y171
                         IDDRE1                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/CB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y171
                         IDDRE1 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_CB_Q2)
                                                      0.275     3.464 r  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/Q2
                         net (fo=1, routed)           0.682     4.146    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/bitstream_deserializer00/rx_elink2bit[1]
    SLICE_X78Y210        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.014    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.986 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.805     0.819    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/bitstream_deserializer00/clk_elink
    SLICE_X78Y210        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[11]/C
                         clock pessimism              0.291     1.111    
                         clock uncertainty            0.246     1.356    
    SLICE_X78Y210        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.416    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           4.146    
  -------------------------------------------------------------------
                         slack                                  2.730    





---------------------------------------------------------------------------------------------------
From Clock:  clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  To Clock:  clk_elink_mopshub_readout_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       16.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.508ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.433ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/triger_counter1/request_cycle_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.501ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24972.502ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@24950.000ns)
  Data Path Delay:        4.085ns  (logic 0.169ns (4.137%)  route 3.916ns (95.863%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.777ns = ( 24973.279 - 24972.502 ) 
    Source Clock Delay      (SCD):    2.243ns = ( 24952.242 - 24950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      2.761ns (routing 1.476ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.506ns (routing 1.498ns, distribution 1.008ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                  24950.000 24950.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000 24950.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249 24951.248    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045 24949.203 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250 24949.453    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 24949.480 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.761 24952.242    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079 24952.320 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         3.560 24955.881    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/triger_counter1/reset
    SLICE_X71Y343        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090 24955.971 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/triger_counter1/request_cycle_cnt[2]_i_1/O
                         net (fo=3, routed)           0.356 24956.326    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/triger_counter1/request_cycle_cnt[2]_i_1_n_0
    SLICE_X71Y343        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/triger_counter1/request_cycle_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                  24972.502 24972.502 r  
    AL8                                               0.000 24972.502 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000 24972.502    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391 24972.893 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040 24972.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 24972.932 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344 24973.275    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745 24970.531 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217 24970.748    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 24970.771 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.506 24973.277    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/triger_counter1/clk_elink
    SLICE_X71Y343        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/triger_counter1/request_cycle_cnt_reg[2]/C
                         clock pessimism              0.000 24973.277    
                         clock uncertainty           -0.443 24972.834    
    SLICE_X71Y343        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074 24972.760    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/triger_counter1/request_cycle_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                      24972.762    
                         arrival time                       -24956.328    
  -------------------------------------------------------------------
                         slack                                 16.433    

Slack (MET) :             16.472ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/triger_counter1/request_cycle_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.501ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24972.502ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@24950.000ns)
  Data Path Delay:        4.043ns  (logic 0.169ns (4.180%)  route 3.874ns (95.820%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.774ns = ( 24973.275 - 24972.502 ) 
    Source Clock Delay      (SCD):    2.243ns = ( 24952.242 - 24950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      2.761ns (routing 1.476ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.503ns (routing 1.498ns, distribution 1.005ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                  24950.000 24950.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000 24950.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249 24951.248    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045 24949.203 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250 24949.453    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 24949.480 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.761 24952.242    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079 24952.320 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         3.560 24955.881    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/triger_counter1/reset
    SLICE_X71Y343        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090 24955.971 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/triger_counter1/request_cycle_cnt[2]_i_1/O
                         net (fo=3, routed)           0.314 24956.285    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/triger_counter1/request_cycle_cnt[2]_i_1_n_0
    SLICE_X72Y343        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/triger_counter1/request_cycle_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                  24972.502 24972.502 r  
    AL8                                               0.000 24972.502 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000 24972.502    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391 24972.893 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040 24972.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 24972.932 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344 24973.275    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745 24970.531 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217 24970.748    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 24970.771 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.503 24973.275    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/triger_counter1/clk_elink
    SLICE_X72Y343        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/triger_counter1/request_cycle_cnt_reg[0]/C
                         clock pessimism              0.000 24973.275    
                         clock uncertainty           -0.443 24972.832    
    SLICE_X72Y343        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074 24972.758    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/triger_counter1/request_cycle_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                      24972.758    
                         arrival time                       -24956.287    
  -------------------------------------------------------------------
                         slack                                 16.472    

Slack (MET) :             16.472ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/triger_counter1/request_cycle_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.501ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24972.502ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@24950.000ns)
  Data Path Delay:        4.043ns  (logic 0.169ns (4.180%)  route 3.874ns (95.820%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.774ns = ( 24973.275 - 24972.502 ) 
    Source Clock Delay      (SCD):    2.243ns = ( 24952.242 - 24950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      2.761ns (routing 1.476ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.503ns (routing 1.498ns, distribution 1.005ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                  24950.000 24950.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000 24950.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249 24951.248    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045 24949.203 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250 24949.453    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 24949.480 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.761 24952.242    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079 24952.320 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         3.560 24955.881    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/triger_counter1/reset
    SLICE_X71Y343        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090 24955.971 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/triger_counter1/request_cycle_cnt[2]_i_1/O
                         net (fo=3, routed)           0.314 24956.285    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/triger_counter1/request_cycle_cnt[2]_i_1_n_0
    SLICE_X72Y343        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/triger_counter1/request_cycle_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                  24972.502 24972.502 r  
    AL8                                               0.000 24972.502 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000 24972.502    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391 24972.893 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040 24972.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 24972.932 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344 24973.275    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745 24970.531 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217 24970.748    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 24970.771 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.503 24973.275    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/triger_counter1/clk_elink
    SLICE_X72Y343        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/triger_counter1/request_cycle_cnt_reg[1]/C
                         clock pessimism              0.000 24973.275    
                         clock uncertainty           -0.443 24972.832    
    SLICE_X72Y343        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074 24972.758    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/triger_counter1/request_cycle_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                      24972.758    
                         arrival time                       -24956.287    
  -------------------------------------------------------------------
                         slack                                 16.472    

Slack (MET) :             16.526ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.501ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24972.502ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@24950.000ns)
  Data Path Delay:        4.009ns  (logic 0.114ns (2.844%)  route 3.895ns (97.156%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.781ns = ( 24973.283 - 24972.502 ) 
    Source Clock Delay      (SCD):    2.243ns = ( 24952.242 - 24950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      2.761ns (routing 1.476ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.510ns (routing 1.498ns, distribution 1.012ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                  24950.000 24950.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000 24950.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249 24951.248    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045 24949.203 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250 24949.453    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 24949.480 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.761 24952.242    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079 24952.320 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         3.611 24955.932    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/reset
    SLICE_X71Y345        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035 24955.967 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/dout_async_fifo_reg[6]_i_1/O
                         net (fo=10, routed)          0.284 24956.250    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0_n_15
    SLICE_X70Y347        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                  24972.502 24972.502 r  
    AL8                                               0.000 24972.502 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000 24972.502    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391 24972.893 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040 24972.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 24972.932 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344 24973.275    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745 24970.531 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217 24970.748    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 24970.771 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.510 24973.281    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/clk_elink
    SLICE_X70Y347        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]/C
                         clock pessimism              0.000 24973.281    
                         clock uncertainty           -0.443 24972.838    
    SLICE_X70Y347        FDSE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061 24972.777    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]
  -------------------------------------------------------------------
                         required time                      24972.777    
                         arrival time                       -24956.252    
  -------------------------------------------------------------------
                         slack                                 16.526    

Slack (MET) :             16.527ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[9]/CE
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.501ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24972.502ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@24950.000ns)
  Data Path Delay:        4.009ns  (logic 0.114ns (2.844%)  route 3.895ns (97.156%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.781ns = ( 24973.283 - 24972.502 ) 
    Source Clock Delay      (SCD):    2.243ns = ( 24952.242 - 24950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      2.761ns (routing 1.476ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.510ns (routing 1.498ns, distribution 1.012ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                  24950.000 24950.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000 24950.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249 24951.248    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045 24949.203 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250 24949.453    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 24949.480 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.761 24952.242    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079 24952.320 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         3.611 24955.932    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/reset
    SLICE_X71Y345        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035 24955.967 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/dout_async_fifo_reg[6]_i_1/O
                         net (fo=10, routed)          0.284 24956.250    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0_n_15
    SLICE_X70Y347        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                  24972.502 24972.502 r  
    AL8                                               0.000 24972.502 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000 24972.502    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391 24972.893 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040 24972.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 24972.932 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344 24973.275    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745 24970.531 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217 24970.748    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 24970.771 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.510 24973.281    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/clk_elink
    SLICE_X70Y347        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[9]/C
                         clock pessimism              0.000 24973.281    
                         clock uncertainty           -0.443 24972.838    
    SLICE_X70Y347        FDSE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060 24972.777    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[9]
  -------------------------------------------------------------------
                         required time                      24972.779    
                         arrival time                       -24956.252    
  -------------------------------------------------------------------
                         slack                                 16.527    

Slack (MET) :             16.528ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.501ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24972.502ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@24950.000ns)
  Data Path Delay:        4.004ns  (logic 0.114ns (2.847%)  route 3.890ns (97.153%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.777ns = ( 24973.279 - 24972.502 ) 
    Source Clock Delay      (SCD):    2.243ns = ( 24952.242 - 24950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      2.761ns (routing 1.476ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.506ns (routing 1.498ns, distribution 1.008ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                  24950.000 24950.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000 24950.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249 24951.248    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045 24949.203 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250 24949.453    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 24949.480 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.761 24952.242    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079 24952.320 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         3.611 24955.932    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/reset
    SLICE_X71Y345        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035 24955.967 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/dout_async_fifo_reg[6]_i_1/O
                         net (fo=10, routed)          0.279 24956.246    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0_n_15
    SLICE_X71Y347        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                  24972.502 24972.502 r  
    AL8                                               0.000 24972.502 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000 24972.502    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391 24972.893 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040 24972.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 24972.932 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344 24973.275    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745 24970.531 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217 24970.748    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 24970.771 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.506 24973.277    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/clk_elink
    SLICE_X71Y347        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[3]/C
                         clock pessimism              0.000 24973.277    
                         clock uncertainty           -0.443 24972.834    
    SLICE_X71Y347        FDSE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060 24972.773    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[3]
  -------------------------------------------------------------------
                         required time                      24972.777    
                         arrival time                       -24956.248    
  -------------------------------------------------------------------
                         slack                                 16.528    

Slack (MET) :             16.528ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.501ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24972.502ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@24950.000ns)
  Data Path Delay:        4.004ns  (logic 0.114ns (2.847%)  route 3.890ns (97.153%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.777ns = ( 24973.279 - 24972.502 ) 
    Source Clock Delay      (SCD):    2.243ns = ( 24952.242 - 24950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      2.761ns (routing 1.476ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.506ns (routing 1.498ns, distribution 1.008ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                  24950.000 24950.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000 24950.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249 24951.248    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045 24949.203 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250 24949.453    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 24949.480 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.761 24952.242    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079 24952.320 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         3.611 24955.932    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/reset
    SLICE_X71Y345        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035 24955.967 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/dout_async_fifo_reg[6]_i_1/O
                         net (fo=10, routed)          0.279 24956.246    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0_n_15
    SLICE_X71Y347        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                  24972.502 24972.502 r  
    AL8                                               0.000 24972.502 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000 24972.502    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391 24972.893 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040 24972.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 24972.932 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344 24973.275    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745 24970.531 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217 24970.748    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 24970.771 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.506 24973.277    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/clk_elink
    SLICE_X71Y347        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[5]/C
                         clock pessimism              0.000 24973.277    
                         clock uncertainty           -0.443 24972.834    
    SLICE_X71Y347        FDSE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060 24972.773    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[5]
  -------------------------------------------------------------------
                         required time                      24972.777    
                         arrival time                       -24956.248    
  -------------------------------------------------------------------
                         slack                                 16.528    

Slack (MET) :             16.528ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.501ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24972.502ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@24950.000ns)
  Data Path Delay:        4.004ns  (logic 0.114ns (2.847%)  route 3.890ns (97.153%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.777ns = ( 24973.279 - 24972.502 ) 
    Source Clock Delay      (SCD):    2.243ns = ( 24952.242 - 24950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      2.761ns (routing 1.476ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.506ns (routing 1.498ns, distribution 1.008ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                  24950.000 24950.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000 24950.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249 24951.248    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045 24949.203 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250 24949.453    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 24949.480 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.761 24952.242    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079 24952.320 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         3.611 24955.932    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/reset
    SLICE_X71Y345        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035 24955.967 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/dout_async_fifo_reg[6]_i_1/O
                         net (fo=10, routed)          0.279 24956.246    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0_n_15
    SLICE_X71Y347        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                  24972.502 24972.502 r  
    AL8                                               0.000 24972.502 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000 24972.502    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391 24972.893 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040 24972.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 24972.932 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344 24973.275    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745 24970.531 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217 24970.748    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 24970.771 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.506 24973.277    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/clk_elink
    SLICE_X71Y347        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[7]/C
                         clock pessimism              0.000 24973.277    
                         clock uncertainty           -0.443 24972.834    
    SLICE_X71Y347        FDSE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060 24972.773    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[7]
  -------------------------------------------------------------------
                         required time                      24972.777    
                         arrival time                       -24956.248    
  -------------------------------------------------------------------
                         slack                                 16.528    

Slack (MET) :             16.582ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.501ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24972.502ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@24950.000ns)
  Data Path Delay:        3.953ns  (logic 0.114ns (2.884%)  route 3.839ns (97.116%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.780ns = ( 24973.281 - 24972.502 ) 
    Source Clock Delay      (SCD):    2.243ns = ( 24952.242 - 24950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      2.761ns (routing 1.476ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.509ns (routing 1.498ns, distribution 1.011ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                  24950.000 24950.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000 24950.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249 24951.248    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045 24949.203 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250 24949.453    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 24949.480 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.761 24952.242    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079 24952.320 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         3.611 24955.932    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/reset
    SLICE_X71Y345        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035 24955.967 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/dout_async_fifo_reg[6]_i_1/O
                         net (fo=10, routed)          0.228 24956.195    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0_n_15
    SLICE_X70Y345        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                  24972.502 24972.502 r  
    AL8                                               0.000 24972.502 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000 24972.502    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391 24972.893 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040 24972.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 24972.932 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344 24973.275    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745 24970.531 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217 24970.748    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 24970.771 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.509 24973.281    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/clk_elink
    SLICE_X70Y345        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[0]/C
                         clock pessimism              0.000 24973.281    
                         clock uncertainty           -0.443 24972.838    
    SLICE_X70Y345        FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.060 24972.777    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[0]
  -------------------------------------------------------------------
                         required time                      24972.777    
                         arrival time                       -24956.195    
  -------------------------------------------------------------------
                         slack                                 16.582    

Slack (MET) :             16.583ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.501ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24972.502ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@24950.000ns)
  Data Path Delay:        3.948ns  (logic 0.114ns (2.888%)  route 3.834ns (97.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.776ns = ( 24973.277 - 24972.502 ) 
    Source Clock Delay      (SCD):    2.243ns = ( 24952.242 - 24950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      2.761ns (routing 1.476ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.505ns (routing 1.498ns, distribution 1.007ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                  24950.000 24950.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000 24950.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249 24951.248    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045 24949.203 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250 24949.453    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 24949.480 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.761 24952.242    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079 24952.320 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         3.611 24955.932    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/reset
    SLICE_X71Y345        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035 24955.967 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/dout_async_fifo_reg[6]_i_1/O
                         net (fo=10, routed)          0.223 24956.189    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0_n_15
    SLICE_X71Y345        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                  24972.502 24972.502 r  
    AL8                                               0.000 24972.502 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000 24972.502    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391 24972.893 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040 24972.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 24972.932 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344 24973.275    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745 24970.531 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217 24970.748    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 24970.771 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.505 24973.277    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/clk_elink
    SLICE_X71Y345        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[4]/C
                         clock pessimism              0.000 24973.277    
                         clock uncertainty           -0.443 24972.834    
    SLICE_X71Y345        FDSE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060 24972.773    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[4]
  -------------------------------------------------------------------
                         required time                      24972.775    
                         arrival time                       -24956.193    
  -------------------------------------------------------------------
                         slack                                 16.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.041ns (41.414%)  route 0.058ns (58.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.899ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.381ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.377ns (routing 0.805ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.659ns (routing 1.005ns, distribution 0.654ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.377     1.280    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/clk_40
    SLICE_X45Y346        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y346        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.321 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[9]/Q
                         net (fo=1, routed)           0.058     1.379    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/D[9]
    SLICE_X45Y345        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         1.659     0.381    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X45Y345        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[9]/C
                         clock pessimism              0.000     0.381    
                         clock uncertainty            0.443     0.824    
    SLICE_X45Y345        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.871    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.037ns (38.947%)  route 0.058ns (61.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.439ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.441ns (routing 0.805ns, distribution 0.636ns)
  Clock Net Delay (Destination): 1.717ns (routing 1.005ns, distribution 0.712ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.441     1.344    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/clk_40
    SLICE_X70Y338        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y338        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.381 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[8]/Q
                         net (fo=1, routed)           0.058     1.439    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/Q[8]
    SLICE_X71Y338        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         1.717     0.439    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X71Y338        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[8]/C
                         clock pessimism              0.000     0.439    
                         clock uncertainty            0.443     0.882    
    SLICE_X71Y338        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.929    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.041ns (41.414%)  route 0.058ns (58.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.381ns
    Source Clock Delay      (SCD):    1.286ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.383ns (routing 0.805ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.659ns (routing 1.005ns, distribution 0.654ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.383     1.286    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/clk_40
    SLICE_X45Y345        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y345        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.327 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[7]/Q
                         net (fo=1, routed)           0.058     1.385    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/D[7]
    SLICE_X45Y344        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         1.659     0.381    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X45Y344        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[7]/C
                         clock pessimism              0.000     0.381    
                         clock uncertainty            0.443     0.824    
    SLICE_X45Y344        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.871    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.041ns (41.000%)  route 0.059ns (59.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.435ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.439ns (routing 0.805ns, distribution 0.634ns)
  Clock Net Delay (Destination): 1.713ns (routing 1.005ns, distribution 0.708ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.439     1.342    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/clk_40
    SLICE_X69Y341        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y341        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.383 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[13]/Q
                         net (fo=1, routed)           0.059     1.442    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/Q[13]
    SLICE_X68Y341        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         1.713     0.435    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X68Y341        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[13]/C
                         clock pessimism              0.000     0.435    
                         clock uncertainty            0.443     0.878    
    SLICE_X68Y341        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.925    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.792%)  route 0.067ns (63.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.381ns
    Source Clock Delay      (SCD):    1.286ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.383ns (routing 0.805ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.659ns (routing 1.005ns, distribution 0.654ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.383     1.286    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/clk_40
    SLICE_X45Y345        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y345        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.325 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[6]/Q
                         net (fo=1, routed)           0.067     1.392    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/D[6]
    SLICE_X45Y344        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         1.659     0.381    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X45Y344        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[6]/C
                         clock pessimism              0.000     0.381    
                         clock uncertainty            0.443     0.824    
    SLICE_X45Y344        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.870    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.039ns (36.111%)  route 0.069ns (63.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.382ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.382ns (routing 0.805ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.660ns (routing 1.005ns, distribution 0.655ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.382     1.285    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/clk_40
    SLICE_X45Y350        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y350        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.324 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[10]/Q
                         net (fo=1, routed)           0.069     1.393    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/D[10]
    SLICE_X45Y348        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         1.660     0.382    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X45Y348        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[10]/C
                         clock pessimism              0.000     0.382    
                         clock uncertainty            0.443     0.825    
    SLICE_X45Y348        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.871    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.038ns (36.190%)  route 0.067ns (63.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.380ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.384ns (routing 0.805ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.658ns (routing 1.005ns, distribution 0.653ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.384     1.287    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/clk_40
    SLICE_X46Y344        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y344        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.325 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[4]/Q
                         net (fo=1, routed)           0.067     1.392    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/D[4]
    SLICE_X47Y344        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         1.658     0.380    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X47Y344        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[4]/C
                         clock pessimism              0.000     0.380    
                         clock uncertainty            0.443     0.823    
    SLICE_X47Y344        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.869    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.040ns (37.037%)  route 0.068ns (62.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.439ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.441ns (routing 0.805ns, distribution 0.636ns)
  Clock Net Delay (Destination): 1.717ns (routing 1.005ns, distribution 0.712ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.441     1.344    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/clk_40
    SLICE_X70Y338        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y338        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.384 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[9]/Q
                         net (fo=1, routed)           0.068     1.452    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/Q[9]
    SLICE_X68Y338        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         1.717     0.439    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X68Y338        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[9]/C
                         clock pessimism              0.000     0.439    
                         clock uncertainty            0.443     0.882    
    SLICE_X68Y338        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.929    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.446ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.439ns (routing 0.805ns, distribution 0.634ns)
  Clock Net Delay (Destination): 1.724ns (routing 1.005ns, distribution 0.719ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.439     1.342    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/clk_40
    SLICE_X69Y341        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y341        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.381 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[16]/Q
                         net (fo=1, routed)           0.085     1.466    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/Q[16]
    SLICE_X70Y341        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         1.724     0.446    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X70Y341        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[16]/C
                         clock pessimism              0.000     0.446    
                         clock uncertainty            0.443     0.889    
    SLICE_X70Y341        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.936    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.039ns (34.821%)  route 0.073ns (65.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.435ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.439ns (routing 0.805ns, distribution 0.634ns)
  Clock Net Delay (Destination): 1.713ns (routing 1.005ns, distribution 0.708ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.439     1.342    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/clk_40
    SLICE_X69Y341        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y341        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.381 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[12]/Q
                         net (fo=1, routed)           0.073     1.454    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/Q[12]
    SLICE_X68Y341        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         1.713     0.435    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X68Y341        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[12]/C
                         clock pessimism              0.000     0.435    
                         clock uncertainty            0.443     0.878    
    SLICE_X68Y341        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     0.924    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.530    





---------------------------------------------------------------------------------------------------
From Clock:  clk_elink_mopshub_readout_bd_clk_wiz_0_0
  To Clock:  clk_tx_mopshub_readout_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        9.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.886ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.121ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_tx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@12.499ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.076ns (4.715%)  route 1.536ns (95.285%))
  Logic Levels:           0  
  Clock Path Skew:        -1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.305ns = ( 12.193 - 12.499 ) 
    Source Clock Delay      (SCD):    0.823ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.809ns (routing 1.650ns, distribution 1.159ns)
  Clock Net Delay (Destination): 1.426ns (routing 0.513ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.014    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.986 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.809     0.823    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/mux8_Nbit0/clk_elink
    SLICE_X79Y292        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y292        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.899 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[0]/Q
                         net (fo=1, routed)           1.536     2.435    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/tx_elink2bit[0]
    BITSLICE_RX_TX_X0Y173
                         OSERDESE3                                    r  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     12.499    12.499 r  
    AL8                                               0.000    12.499 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.499    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    12.889 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    12.929    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.929 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    13.273    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.745    10.528 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    10.743    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.767 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1, routed)           1.426    12.193    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/clk_tx
    BITSLICE_RX_TX_X0Y173
                         OSERDESE3                                    r  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst/CLK
                         clock pessimism             -0.291    11.902    
                         clock uncertainty           -0.246    11.656    
    BITSLICE_RX_TX_X0Y173
                         OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_D[0])
                                                     -0.100    11.556    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst
  -------------------------------------------------------------------
                         required time                         11.556    
                         arrival time                          -2.435    
  -------------------------------------------------------------------
                         slack                                  9.121    

Slack (MET) :             9.146ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst/D[4]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_tx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@12.499ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.079ns (5.087%)  route 1.474ns (94.913%))
  Logic Levels:           0  
  Clock Path Skew:        -1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.305ns = ( 12.193 - 12.499 ) 
    Source Clock Delay      (SCD):    0.823ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.809ns (routing 1.650ns, distribution 1.159ns)
  Clock Net Delay (Destination): 1.426ns (routing 0.513ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.014    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.986 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.809     0.823    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/mux8_Nbit0/clk_elink
    SLICE_X79Y292        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y292        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.902 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[1]/Q
                         net (fo=1, routed)           1.474     2.376    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/tx_elink2bit[1]
    BITSLICE_RX_TX_X0Y173
                         OSERDESE3                                    r  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     12.499    12.499 r  
    AL8                                               0.000    12.499 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.499    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    12.889 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    12.929    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.929 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    13.273    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.745    10.528 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    10.743    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.767 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1, routed)           1.426    12.193    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/clk_tx
    BITSLICE_RX_TX_X0Y173
                         OSERDESE3                                    r  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst/CLK
                         clock pessimism             -0.291    11.902    
                         clock uncertainty           -0.246    11.656    
    BITSLICE_RX_TX_X0Y173
                         OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_D[4])
                                                     -0.134    11.522    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst
  -------------------------------------------------------------------
                         required time                         11.522    
                         arrival time                          -2.376    
  -------------------------------------------------------------------
                         slack                                  9.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_tx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.038ns (4.853%)  route 0.745ns (95.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    0.392ns
    Clock Pessimism Removal (CPR):    -0.149ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.542ns (routing 0.900ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.348ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.147    -1.167    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.150 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         1.542     0.392    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/mux8_Nbit0/clk_elink
    SLICE_X79Y292        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y292        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.430 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[0]/Q
                         net (fo=1, routed)           0.745     1.175    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/tx_elink2bit[0]
    BITSLICE_RX_TX_X0Y173
                         OSERDESE3                                    r  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.298    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.279 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1, routed)           1.093    -0.186    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/clk_tx
    BITSLICE_RX_TX_X0Y173
                         OSERDESE3                                    r  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst/CLK
                         clock pessimism              0.149    -0.036    
                         clock uncertainty            0.246     0.209    
    BITSLICE_RX_TX_X0Y173
                         OSERDESE3 (Hold_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_D[0])
                                                      0.079     0.288    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst
  -------------------------------------------------------------------
                         required time                         -0.288    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.961ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst/D[4]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_tx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.039ns (4.699%)  route 0.791ns (95.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    0.392ns
    Clock Pessimism Removal (CPR):    -0.149ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.542ns (routing 0.900ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.348ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.147    -1.167    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.150 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         1.542     0.392    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/mux8_Nbit0/clk_elink
    SLICE_X79Y292        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y292        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.431 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[1]/Q
                         net (fo=1, routed)           0.791     1.222    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/tx_elink2bit[1]
    BITSLICE_RX_TX_X0Y173
                         OSERDESE3                                    r  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.298    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.279 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1, routed)           1.093    -0.186    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/clk_tx
    BITSLICE_RX_TX_X0Y173
                         OSERDESE3                                    r  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst/CLK
                         clock pessimism              0.149    -0.036    
                         clock uncertainty            0.246     0.209    
    BITSLICE_RX_TX_X0Y173
                         OSERDESE3 (Hold_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_D[4])
                                                      0.051     0.260    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst
  -------------------------------------------------------------------
                         required time                         -0.260    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.961    





---------------------------------------------------------------------------------------------------
From Clock:  clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       24.644ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.644ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.381ns  (logic 0.079ns (20.735%)  route 0.302ns (79.265%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y194                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X75Y194        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.302     0.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X75Y194        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X75Y194        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    25.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.025    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                 24.644    

Slack (MET) :             24.681ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.344ns  (logic 0.079ns (22.965%)  route 0.265ns (77.035%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y193                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X75Y193        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.265     0.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X75Y193        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X75Y193        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    25.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.025    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                 24.681    

Slack (MET) :             24.722ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.303ns  (logic 0.079ns (26.073%)  route 0.224ns (73.927%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y194                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X75Y194        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.224     0.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X75Y194        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X75Y194        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    25.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.025    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                 24.722    

Slack (MET) :             24.729ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.296ns  (logic 0.079ns (26.689%)  route 0.217ns (73.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y187                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X69Y187        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.217     0.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X68Y187        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X68Y187        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    25.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.025    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                 24.729    

Slack (MET) :             24.732ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.293ns  (logic 0.079ns (26.962%)  route 0.214ns (73.038%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y187                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X69Y187        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.214     0.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X68Y187        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X68Y187        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    25.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.025    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                 24.732    

Slack (MET) :             24.749ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.276ns  (logic 0.079ns (28.623%)  route 0.197ns (71.377%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y187                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X69Y187        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.197     0.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X69Y187        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X69Y187        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    25.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.025    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                 24.749    

Slack (MET) :             24.778ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.247ns  (logic 0.081ns (32.794%)  route 0.166ns (67.206%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y187                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X69Y187        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.166     0.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X68Y187        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X68Y187        FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    25.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.025    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                 24.778    

Slack (MET) :             24.792ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.233ns  (logic 0.080ns (34.335%)  route 0.153ns (65.665%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y194                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X75Y194        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.153     0.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X75Y195        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X75Y195        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    25.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.025    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                 24.792    





---------------------------------------------------------------------------------------------------
From Clock:  clk_elink_mopshub_readout_bd_clk_wiz_0_0
  To Clock:  clk_40_mopshub_readout_bd_clk_wiz_1_0_1

Setup :          172  Failing Endpoints,  Worst Slack       -1.767ns,  Total Violation     -233.292ns
Hold  :           41  Failing Endpoints,  Worst Slack       -0.068ns,  Total Violation       -1.363ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.767ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_disp_err/send_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns)
  Data Path Delay:        2.995ns  (logic 0.307ns (10.250%)  route 2.688ns (89.750%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.187ns = ( 27.187 - 25.000 ) 
    Source Clock Delay      (SCD):    0.749ns = ( 25.747 - 24.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.151ns
  Clock Net Delay (Source):      2.735ns (routing 1.650ns, distribution 1.085ns)
  Clock Net Delay (Destination): 2.309ns (routing 1.343ns, distribution 0.966ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476    25.474 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    25.524    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.524 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    25.921    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    22.736 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    22.984    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.012 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.735    25.747    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_disp_err/clk_elink
    SLICE_X66Y208        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_disp_err/send_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y208        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079    25.826 r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_disp_err/send_count_reg_reg[3]/Q
                         net (fo=7, routed)           1.178    27.004    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/counter_disp_err[3]
    SLICE_X66Y211        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049    27.053 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/data_out_r[3]_i_8/O
                         net (fo=1, routed)           0.626    27.679    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/data_out_r[3]_i_8_n_0
    SLICE_X66Y211        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090    27.769 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/data_out_r[3]_i_4/O
                         net (fo=1, routed)           0.835    28.604    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/data_out_r[3]_i_4_n_0
    SLICE_X66Y213        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089    28.693 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/data_out_r[3]_i_1/O
                         net (fo=1, routed)           0.049    28.742    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/D[3]
    SLICE_X66Y213        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479    24.635 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    24.854    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.878 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.309    27.187    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/clk_40
    SLICE_X66Y213        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[3]/C
                         clock pessimism              0.000    27.187    
                         clock uncertainty           -0.237    26.950    
    SLICE_X66Y213        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    26.975    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[3]
  -------------------------------------------------------------------
                         required time                         26.975    
                         arrival time                         -28.742    
  -------------------------------------------------------------------
                         slack                                 -1.767    

Slack (VIOLATED) :        -1.762ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_code_err/send_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns)
  Data Path Delay:        2.993ns  (logic 0.217ns (7.250%)  route 2.776ns (92.750%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.175ns = ( 27.175 - 25.000 ) 
    Source Clock Delay      (SCD):    0.734ns = ( 25.732 - 24.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.151ns
  Clock Net Delay (Source):      2.720ns (routing 1.650ns, distribution 1.070ns)
  Clock Net Delay (Destination): 2.297ns (routing 1.343ns, distribution 0.954ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476    25.474 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    25.524    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.524 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    25.921    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    22.736 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    22.984    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.012 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.720    25.732    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_code_err/clk_elink
    SLICE_X65Y211        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_code_err/send_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y211        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081    25.813 r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_code_err/send_count_reg_reg[2]/Q
                         net (fo=8, routed)           1.110    26.923    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/counter_code_err[2]
    SLICE_X66Y212        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035    26.958 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/data_out_r[2]_i_8/O
                         net (fo=1, routed)           0.778    27.736    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/data_out_r[2]_i_8_n_0
    SLICE_X65Y212        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051    27.787 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/data_out_r[2]_i_4/O
                         net (fo=1, routed)           0.839    28.626    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/data_out_r[2]_i_4_n_0
    SLICE_X65Y213        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050    28.676 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/data_out_r[2]_i_1/O
                         net (fo=1, routed)           0.049    28.725    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/D[2]
    SLICE_X65Y213        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479    24.635 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    24.854    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.878 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.297    27.175    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/clk_40
    SLICE_X65Y213        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[2]/C
                         clock pessimism              0.000    27.175    
                         clock uncertainty           -0.237    26.938    
    SLICE_X65Y213        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    26.963    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[2]
  -------------------------------------------------------------------
                         required time                         26.963    
                         arrival time                         -28.725    
  -------------------------------------------------------------------
                         slack                                 -1.762    

Slack (VIOLATED) :        -1.735ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_code_err/send_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns)
  Data Path Delay:        3.015ns  (logic 0.375ns (12.438%)  route 2.640ns (87.562%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.242ns = ( 27.242 - 25.000 ) 
    Source Clock Delay      (SCD):    0.752ns = ( 25.750 - 24.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.151ns
  Clock Net Delay (Source):      2.738ns (routing 1.650ns, distribution 1.088ns)
  Clock Net Delay (Destination): 2.364ns (routing 1.343ns, distribution 1.021ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476    25.474 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    25.524    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.524 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    25.921    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    22.736 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    22.984    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.012 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.738    25.750    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_code_err/clk_elink
    SLICE_X69Y212        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_code_err/send_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y212        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081    25.831 r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_code_err/send_count_reg_reg[7]/Q
                         net (fo=4, routed)           0.826    26.657    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/counter_code_err[7]
    SLICE_X66Y214        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.050    26.707 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/data_out_r[7]_i_7/O
                         net (fo=1, routed)           0.440    27.147    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/data_out_r[7]_i_7_n_0
    SLICE_X67Y214        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037    27.184 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/data_out_r[7]_i_4/O
                         net (fo=1, routed)           0.021    27.205    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/data_out_r[7]_i_4_n_0
    SLICE_X67Y214        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068    27.273 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/data_out_r_reg[7]_i_2/O
                         net (fo=1, routed)           1.330    28.603    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/data_out_r_reg[7]_i_2_n_0
    SLICE_X67Y214        LUT5 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.139    28.742 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/data_out_r[7]_i_1/O
                         net (fo=1, routed)           0.023    28.765    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/D[7]
    SLICE_X67Y214        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479    24.635 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    24.854    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.878 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.364    27.242    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/clk_40
    SLICE_X67Y214        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[7]/C
                         clock pessimism              0.000    27.242    
                         clock uncertainty           -0.237    27.005    
    SLICE_X67Y214        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025    27.030    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[7]
  -------------------------------------------------------------------
                         required time                         27.030    
                         arrival time                         -28.765    
  -------------------------------------------------------------------
                         slack                                 -1.735    

Slack (VIOLATED) :        -1.702ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_code_err/send_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns)
  Data Path Delay:        2.982ns  (logic 0.363ns (12.173%)  route 2.619ns (87.827%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.242ns = ( 27.242 - 25.000 ) 
    Source Clock Delay      (SCD):    0.752ns = ( 25.750 - 24.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.151ns
  Clock Net Delay (Source):      2.738ns (routing 1.650ns, distribution 1.088ns)
  Clock Net Delay (Destination): 2.364ns (routing 1.343ns, distribution 1.021ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476    25.474 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    25.524    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.524 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    25.921    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    22.736 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    22.984    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.012 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.738    25.750    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_code_err/clk_elink
    SLICE_X69Y212        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_code_err/send_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    25.829 r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_code_err/send_count_reg_reg[6]/Q
                         net (fo=5, routed)           0.936    26.765    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/counter_code_err[6]
    SLICE_X66Y212        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.099    26.864 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/data_out_r[6]_i_10/O
                         net (fo=1, routed)           0.656    27.520    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/data_out_r[6]_i_10_n_0
    SLICE_X66Y214        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036    27.556 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/data_out_r[6]_i_4/O
                         net (fo=1, routed)           0.968    28.524    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/data_out_r[6]_i_4_n_0
    SLICE_X67Y214        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.149    28.673 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/data_out_r[6]_i_1/O
                         net (fo=1, routed)           0.059    28.732    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/D[6]
    SLICE_X67Y214        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479    24.635 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    24.854    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.878 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.364    27.242    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/clk_40
    SLICE_X67Y214        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[6]/C
                         clock pessimism              0.000    27.242    
                         clock uncertainty           -0.237    27.005    
    SLICE_X67Y214        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    27.030    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[6]
  -------------------------------------------------------------------
                         required time                         27.030    
                         arrival time                         -28.732    
  -------------------------------------------------------------------
                         slack                                 -1.702    

Slack (VIOLATED) :        -1.699ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_code_err/send_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns)
  Data Path Delay:        2.905ns  (logic 0.325ns (11.188%)  route 2.580ns (88.812%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.174ns = ( 27.174 - 25.000 ) 
    Source Clock Delay      (SCD):    0.758ns = ( 25.756 - 24.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.151ns
  Clock Net Delay (Source):      2.744ns (routing 1.650ns, distribution 1.094ns)
  Clock Net Delay (Destination): 2.296ns (routing 1.343ns, distribution 0.953ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476    25.474 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    25.524    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.524 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    25.921    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    22.736 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    22.984    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.012 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.744    25.756    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_code_err/clk_elink
    SLICE_X67Y209        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_code_err/send_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y209        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    25.834 r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_code_err/send_count_reg_reg[5]/Q
                         net (fo=5, routed)           0.596    26.430    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/counter_code_err[5]
    SLICE_X66Y212        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.123    26.553 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/data_out_r[5]_i_8/O
                         net (fo=1, routed)           0.672    27.225    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/data_out_r[5]_i_8_n_0
    SLICE_X65Y212        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089    27.314 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/data_out_r[5]_i_4/O
                         net (fo=1, routed)           1.262    28.576    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/data_out_r[5]_i_4_n_0
    SLICE_X65Y212        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035    28.611 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/data_out_r[5]_i_1/O
                         net (fo=1, routed)           0.050    28.661    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/D[5]
    SLICE_X65Y212        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479    24.635 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    24.854    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.878 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.296    27.174    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/clk_40
    SLICE_X65Y212        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[5]/C
                         clock pessimism              0.000    27.174    
                         clock uncertainty           -0.237    26.937    
    SLICE_X65Y212        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    26.962    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[5]
  -------------------------------------------------------------------
                         required time                         26.962    
                         arrival time                         -28.661    
  -------------------------------------------------------------------
                         slack                                 -1.699    

Slack (VIOLATED) :        -1.599ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/send_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns)
  Data Path Delay:        2.815ns  (logic 0.165ns (5.861%)  route 2.650ns (94.139%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.174ns = ( 27.174 - 25.000 ) 
    Source Clock Delay      (SCD):    0.748ns = ( 25.746 - 24.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.151ns
  Clock Net Delay (Source):      2.734ns (routing 1.650ns, distribution 1.084ns)
  Clock Net Delay (Destination): 2.296ns (routing 1.343ns, distribution 0.953ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476    25.474 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    25.524    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.524 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    25.921    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    22.736 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    22.984    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.012 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.734    25.746    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/clk_elink
    SLICE_X66Y209        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/send_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y209        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    25.825 r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/send_count_reg_reg[1]/Q
                         net (fo=9, routed)           1.857    27.682    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/counter_enc10b_out_rdy[1]
    SLICE_X65Y212        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050    27.732 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/data_out_r[1]_i_4/O
                         net (fo=1, routed)           0.744    28.476    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/data_out_r[1]_i_4_n_0
    SLICE_X65Y212        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036    28.512 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/data_out_r[1]_i_1/O
                         net (fo=1, routed)           0.049    28.561    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/D[1]
    SLICE_X65Y212        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479    24.635 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    24.854    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.878 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.296    27.174    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/clk_40
    SLICE_X65Y212        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[1]/C
                         clock pessimism              0.000    27.174    
                         clock uncertainty           -0.237    26.937    
    SLICE_X65Y212        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    26.962    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[1]
  -------------------------------------------------------------------
                         required time                         26.962    
                         arrival time                         -28.561    
  -------------------------------------------------------------------
                         slack                                 -1.599    

Slack (VIOLATED) :        -1.552ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rempty_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns)
  Data Path Delay:        2.678ns  (logic 0.130ns (4.854%)  route 2.548ns (95.146%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.225ns = ( 27.225 - 25.000 ) 
    Source Clock Delay      (SCD):    0.790ns = ( 25.788 - 24.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.151ns
  Clock Net Delay (Source):      2.776ns (routing 1.650ns, distribution 1.126ns)
  Clock Net Delay (Destination): 2.347ns (routing 1.343ns, distribution 1.004ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476    25.474 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    25.524    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.524 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    25.921    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    22.736 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    22.984    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.012 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.776    25.788    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/clk_elink
    SLICE_X70Y336        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y336        FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    25.867 f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rempty_reg/Q
                         net (fo=31, routed)          1.341    27.208    mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/tx_fifo_empty
    SLICE_X70Y336        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051    27.259 r  mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer[21]_i_1__3/O
                         net (fo=4, routed)           1.207    28.466    mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer[21]_i_1__3_n_0
    SLICE_X70Y335        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479    24.635 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    24.854    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.878 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.347    27.225    mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/clk_40
    SLICE_X70Y335        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[10]/C
                         clock pessimism              0.000    27.225    
                         clock uncertainty           -0.237    26.988    
    SLICE_X70Y335        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074    26.914    mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[10]
  -------------------------------------------------------------------
                         required time                         26.914    
                         arrival time                         -28.466    
  -------------------------------------------------------------------
                         slack                                 -1.552    

Slack (VIOLATED) :        -1.552ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rempty_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns)
  Data Path Delay:        2.678ns  (logic 0.130ns (4.854%)  route 2.548ns (95.146%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.225ns = ( 27.225 - 25.000 ) 
    Source Clock Delay      (SCD):    0.790ns = ( 25.788 - 24.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.151ns
  Clock Net Delay (Source):      2.776ns (routing 1.650ns, distribution 1.126ns)
  Clock Net Delay (Destination): 2.347ns (routing 1.343ns, distribution 1.004ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476    25.474 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    25.524    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.524 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    25.921    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    22.736 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    22.984    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.012 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.776    25.788    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/clk_elink
    SLICE_X70Y336        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y336        FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    25.867 f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rempty_reg/Q
                         net (fo=31, routed)          1.341    27.208    mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/tx_fifo_empty
    SLICE_X70Y336        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051    27.259 r  mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer[21]_i_1__3/O
                         net (fo=4, routed)           1.207    28.466    mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer[21]_i_1__3_n_0
    SLICE_X70Y335        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479    24.635 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    24.854    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.878 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.347    27.225    mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/clk_40
    SLICE_X70Y335        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[7]/C
                         clock pessimism              0.000    27.225    
                         clock uncertainty           -0.237    26.988    
    SLICE_X70Y335        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074    26.914    mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         26.914    
                         arrival time                         -28.466    
  -------------------------------------------------------------------
                         slack                                 -1.552    

Slack (VIOLATED) :        -1.548ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/send_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns)
  Data Path Delay:        2.776ns  (logic 0.312ns (11.239%)  route 2.464ns (88.761%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.187ns = ( 27.187 - 25.000 ) 
    Source Clock Delay      (SCD):    0.749ns = ( 25.747 - 24.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.151ns
  Clock Net Delay (Source):      2.735ns (routing 1.650ns, distribution 1.085ns)
  Clock Net Delay (Destination): 2.309ns (routing 1.343ns, distribution 0.966ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476    25.474 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    25.524    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.524 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    25.921    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    22.736 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    22.984    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.012 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.735    25.747    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/clk_elink
    SLICE_X66Y214        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/send_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y214        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081    25.828 r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/send_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.720    26.548    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/counter_dec10b_in_rdy[0]
    SLICE_X66Y212        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050    26.598 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/data_out_r[0]_i_8/O
                         net (fo=1, routed)           0.524    27.122    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/data_out_r[0]_i_8_n_0
    SLICE_X66Y213        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035    27.157 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/data_out_r[0]_i_4/O
                         net (fo=1, routed)           1.170    28.327    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/data_out_r[0]_i_4_n_0
    SLICE_X66Y213        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.146    28.473 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/data_out_r[0]_i_1/O
                         net (fo=1, routed)           0.050    28.523    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/D[0]
    SLICE_X66Y213        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479    24.635 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    24.854    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.878 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.309    27.187    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/clk_40
    SLICE_X66Y213        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[0]/C
                         clock pessimism              0.000    27.187    
                         clock uncertainty           -0.237    26.950    
    SLICE_X66Y213        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    26.975    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[0]
  -------------------------------------------------------------------
                         required time                         26.975    
                         arrival time                         -28.523    
  -------------------------------------------------------------------
                         slack                                 -1.548    

Slack (VIOLATED) :        -1.540ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rempty_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns)
  Data Path Delay:        2.671ns  (logic 0.130ns (4.867%)  route 2.541ns (95.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.230ns = ( 27.230 - 25.000 ) 
    Source Clock Delay      (SCD):    0.790ns = ( 25.788 - 24.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.151ns
  Clock Net Delay (Source):      2.776ns (routing 1.650ns, distribution 1.126ns)
  Clock Net Delay (Destination): 2.352ns (routing 1.343ns, distribution 1.009ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476    25.474 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    25.524    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.524 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    25.921    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    22.736 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    22.984    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.012 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.776    25.788    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/clk_elink
    SLICE_X70Y336        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y336        FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    25.867 f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rempty_reg/Q
                         net (fo=31, routed)          1.341    27.208    mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/tx_fifo_empty
    SLICE_X70Y336        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051    27.259 r  mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer[21]_i_1__3/O
                         net (fo=4, routed)           1.200    28.459    mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer[21]_i_1__3_n_0
    SLICE_X70Y336        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479    24.635 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    24.854    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.878 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.352    27.230    mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/clk_40
    SLICE_X70Y336        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[15]/C
                         clock pessimism              0.000    27.230    
                         clock uncertainty           -0.237    26.993    
    SLICE_X70Y336        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074    26.919    mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[15]
  -------------------------------------------------------------------
                         required time                         26.919    
                         arrival time                         -28.459    
  -------------------------------------------------------------------
                         slack                                 -1.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.068ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.060ns (3.859%)  route 1.495ns (96.141%))
  Logic Levels:           0  
  Clock Path Skew:        1.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.151ns
  Clock Net Delay (Source):      2.407ns (routing 1.498ns, distribution 0.909ns)
  Clock Net Delay (Destination): 2.519ns (routing 1.476ns, distribution 1.043ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     0.391 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.775    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    -1.970 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -1.753    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.729 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.407     0.678    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/clk_elink
    SLICE_X46Y347        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y347        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     0.738 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[3]/Q
                         net (fo=1, routed)           1.495     2.233    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/Q[3]
    SLICE_X46Y347        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.519     2.001    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/clk_40
    SLICE_X46Y347        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[3]/C
                         clock pessimism              0.000     2.001    
                         clock uncertainty            0.237     2.238    
    SLICE_X46Y347        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     2.300    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.577ns  (logic 0.058ns (3.678%)  route 1.519ns (96.322%))
  Logic Levels:           0  
  Clock Path Skew:        1.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    0.763ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.151ns
  Clock Net Delay (Source):      2.492ns (routing 1.498ns, distribution 0.994ns)
  Clock Net Delay (Destination): 2.626ns (routing 1.476ns, distribution 1.150ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     0.391 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.775    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    -1.970 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -1.753    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.729 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.492     0.763    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/clk_elink
    SLICE_X68Y338        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y338        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     0.821 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[10]/Q
                         net (fo=1, routed)           1.519     2.340    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/D[10]
    SLICE_X68Y338        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.626     2.108    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/clk_40
    SLICE_X68Y338        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[10]/C
                         clock pessimism              0.000     2.108    
                         clock uncertainty            0.237     2.345    
    SLICE_X68Y338        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.405    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.405    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.065ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.058ns (3.730%)  route 1.497ns (96.270%))
  Logic Levels:           0  
  Clock Path Skew:        1.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.151ns
  Clock Net Delay (Source):      2.408ns (routing 1.498ns, distribution 0.910ns)
  Clock Net Delay (Destination): 2.517ns (routing 1.476ns, distribution 1.041ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     0.391 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.775    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    -1.970 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -1.753    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.729 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.408     0.679    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/clk_elink
    SLICE_X47Y345        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y345        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     0.737 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[5]/Q
                         net (fo=1, routed)           1.497     2.234    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/Q[5]
    SLICE_X46Y345        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.517     1.999    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/clk_40
    SLICE_X46Y345        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[5]/C
                         clock pessimism              0.000     1.999    
                         clock uncertainty            0.237     2.236    
    SLICE_X46Y345        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     2.298    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                 -0.065    

Slack (VIOLATED) :        -0.061ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.058ns (3.730%)  route 1.497ns (96.270%))
  Logic Levels:           0  
  Clock Path Skew:        1.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.151ns
  Clock Net Delay (Source):      2.409ns (routing 1.498ns, distribution 0.911ns)
  Clock Net Delay (Destination): 2.516ns (routing 1.476ns, distribution 1.040ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     0.391 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.775    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    -1.970 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -1.753    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.729 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.409     0.680    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/clk_elink
    SLICE_X45Y349        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y349        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     0.738 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[14]/Q
                         net (fo=1, routed)           1.497     2.235    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/Q[14]
    SLICE_X45Y349        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.516     1.998    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/clk_40
    SLICE_X45Y349        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[14]/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.237     2.235    
    SLICE_X45Y349        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.295    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                 -0.061    

Slack (VIOLATED) :        -0.058ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.572ns  (logic 0.058ns (3.690%)  route 1.514ns (96.310%))
  Logic Levels:           0  
  Clock Path Skew:        1.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.151ns
  Clock Net Delay (Source):      2.400ns (routing 1.498ns, distribution 0.902ns)
  Clock Net Delay (Destination): 2.519ns (routing 1.476ns, distribution 1.043ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     0.391 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.775    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    -1.970 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -1.753    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.729 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.400     0.671    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/clk_elink
    SLICE_X48Y350        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y350        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     0.729 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[17]/Q
                         net (fo=1, routed)           1.514     2.243    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/Q[17]
    SLICE_X48Y350        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.519     2.001    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/clk_40
    SLICE_X48Y350        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[17]/C
                         clock pessimism              0.000     2.001    
                         clock uncertainty            0.237     2.238    
    SLICE_X48Y350        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.300    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                 -0.058    

Slack (VIOLATED) :        -0.058ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.058ns (3.673%)  route 1.521ns (96.327%))
  Logic Levels:           0  
  Clock Path Skew:        1.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    0.753ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.151ns
  Clock Net Delay (Source):      2.482ns (routing 1.498ns, distribution 0.984ns)
  Clock Net Delay (Destination): 2.610ns (routing 1.476ns, distribution 1.134ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     0.391 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.775    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    -1.970 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -1.753    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.729 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.482     0.753    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/clk_elink
    SLICE_X70Y333        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y333        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     0.811 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[1]/Q
                         net (fo=1, routed)           1.521     2.332    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/D[1]
    SLICE_X70Y333        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.610     2.092    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/clk_40
    SLICE_X70Y333        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[1]/C
                         clock pessimism              0.000     2.092    
                         clock uncertainty            0.237     2.329    
    SLICE_X70Y333        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.389    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                 -0.058    

Slack (VIOLATED) :        -0.056ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.058ns (3.720%)  route 1.501ns (96.280%))
  Logic Levels:           0  
  Clock Path Skew:        1.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.151ns
  Clock Net Delay (Source):      2.414ns (routing 1.498ns, distribution 0.916ns)
  Clock Net Delay (Destination): 2.518ns (routing 1.476ns, distribution 1.042ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     0.391 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.775    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    -1.970 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -1.753    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.729 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.414     0.685    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/clk_elink
    SLICE_X47Y348        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y348        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     0.743 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[18]/Q
                         net (fo=1, routed)           1.501     2.244    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/Q[18]
    SLICE_X47Y348        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.518     2.000    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/clk_40
    SLICE_X47Y348        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[18]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.237     2.237    
    SLICE_X47Y348        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.299    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                 -0.056    

Slack (VIOLATED) :        -0.056ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.058ns (3.701%)  route 1.509ns (96.299%))
  Logic Levels:           0  
  Clock Path Skew:        1.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.151ns
  Clock Net Delay (Source):      2.407ns (routing 1.498ns, distribution 0.909ns)
  Clock Net Delay (Destination): 2.519ns (routing 1.476ns, distribution 1.043ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     0.391 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.775    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    -1.970 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -1.753    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.729 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.407     0.678    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/clk_elink
    SLICE_X46Y347        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y347        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     0.736 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[1]/Q
                         net (fo=1, routed)           1.509     2.245    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/Q[1]
    SLICE_X46Y347        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.519     2.001    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/clk_40
    SLICE_X46Y347        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[1]/C
                         clock pessimism              0.000     2.001    
                         clock uncertainty            0.237     2.238    
    SLICE_X46Y347        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     2.300    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                 -0.056    

Slack (VIOLATED) :        -0.053ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.059ns (3.746%)  route 1.516ns (96.254%))
  Logic Levels:           0  
  Clock Path Skew:        1.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.151ns
  Clock Net Delay (Source):      2.407ns (routing 1.498ns, distribution 0.909ns)
  Clock Net Delay (Destination): 2.526ns (routing 1.476ns, distribution 1.050ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     0.391 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.775    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    -1.970 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -1.753    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.729 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.407     0.678    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/clk_elink
    SLICE_X47Y344        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y344        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     0.737 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[2]/Q
                         net (fo=1, routed)           1.516     2.253    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/Q[2]
    SLICE_X47Y344        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.526     2.008    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/clk_40
    SLICE_X47Y344        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[2]/C
                         clock pessimism              0.000     2.008    
                         clock uncertainty            0.237     2.245    
    SLICE_X47Y344        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.305    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_to_fifo0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                 -0.053    

Slack (VIOLATED) :        -0.051ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.060ns (3.764%)  route 1.534ns (96.236%))
  Logic Levels:           0  
  Clock Path Skew:        1.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    0.763ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.151ns
  Clock Net Delay (Source):      2.492ns (routing 1.498ns, distribution 0.994ns)
  Clock Net Delay (Destination): 2.626ns (routing 1.476ns, distribution 1.150ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     0.391 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.775    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    -1.970 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -1.753    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.729 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.492     0.763    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/clk_elink
    SLICE_X68Y338        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y338        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     0.823 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[12]/Q
                         net (fo=1, routed)           1.534     2.357    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/D[12]
    SLICE_X68Y338        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.626     2.108    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/clk_40
    SLICE_X68Y338        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[12]/C
                         clock pessimism              0.000     2.108    
                         clock uncertainty            0.237     2.345    
    SLICE_X68Y338        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     2.407    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/fifo_core_wrap_tx/fifo_async0/sync_r2w/wq1_rptr_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                 -0.051    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_40_mopshub_readout_bd_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       49.625ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.625ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.400ns  (logic 0.079ns (19.750%)  route 0.321ns (80.250%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y194                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X75Y194        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.321     0.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X75Y194        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X75Y194        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                 49.625    

Slack (MET) :             49.695ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.330ns  (logic 0.080ns (24.242%)  route 0.250ns (75.758%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y194                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X74Y194        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.250     0.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X75Y193        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X75Y193        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                 49.695    

Slack (MET) :             49.723ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.302ns  (logic 0.079ns (26.159%)  route 0.223ns (73.841%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y187                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X69Y187        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.223     0.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X70Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X70Y186        FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                 49.723    

Slack (MET) :             49.730ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.295ns  (logic 0.078ns (26.441%)  route 0.217ns (73.559%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y194                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X74Y194        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.217     0.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X74Y194        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X74Y194        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                 49.730    

Slack (MET) :             49.737ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.288ns  (logic 0.078ns (27.083%)  route 0.210ns (72.917%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y187                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X68Y187        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.210     0.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X68Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X68Y186        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                 49.737    

Slack (MET) :             49.741ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.284ns  (logic 0.079ns (27.817%)  route 0.205ns (72.183%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y194                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X75Y194        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.205     0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X75Y194        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X75Y194        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                 49.741    

Slack (MET) :             49.773ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.252ns  (logic 0.076ns (30.159%)  route 0.176ns (69.841%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y187                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X68Y187        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.176     0.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X68Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X68Y186        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                 49.773    

Slack (MET) :             49.773ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.252ns  (logic 0.078ns (30.952%)  route 0.174ns (69.048%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y187                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X68Y187        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.174     0.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X68Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X68Y186        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                 49.773    





---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  To Clock:  clk_40_mopshub_readout_bd_clk_wiz_1_0_1

Setup :           41  Failing Endpoints,  Worst Slack       -0.546ns,  Total Violation      -13.008ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.546ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@175.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@173.333ns)
  Data Path Delay:        2.699ns  (logic 0.130ns (4.817%)  route 2.569ns (95.183%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.364ns = ( 177.364 - 175.000 ) 
    Source Clock Delay      (SCD):    1.248ns = ( 174.581 - 173.333 ) 
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.771ns (routing 0.661ns, distribution 1.110ns)
  Clock Net Delay (Destination): 2.486ns (routing 1.343ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                    173.333   173.333 r  
    BUFGCE_X0Y16         BUFGCE                       0.000   173.333 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249   174.582    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.045   172.537 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   172.782    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   172.810 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.771   174.581    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X96Y197        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y197        FDSE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079   174.660 f  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/Q
                         net (fo=19, routed)          1.990   176.650    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/tx_fifo_empty
    SLICE_X91Y231        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051   176.701 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.579   177.280    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X91Y231        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                    175.000   175.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000   175.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114   176.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479   174.635 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219   174.854    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   174.878 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.486   177.364    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/clk_40
    SLICE_X91Y231        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[3]/C
                         clock pessimism             -0.431   176.933    
                         clock uncertainty           -0.224   176.709    
    SLICE_X91Y231        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025   176.734    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                        176.734    
                         arrival time                        -177.280    
  -------------------------------------------------------------------
                         slack                                 -0.546    

Slack (VIOLATED) :        -0.430ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@175.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@173.333ns)
  Data Path Delay:        2.569ns  (logic 0.079ns (3.075%)  route 2.490ns (96.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.354ns = ( 177.354 - 175.000 ) 
    Source Clock Delay      (SCD):    1.252ns = ( 174.585 - 173.333 ) 
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.775ns (routing 0.661ns, distribution 1.114ns)
  Clock Net Delay (Destination): 2.476ns (routing 1.343ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                    173.333   173.333 r  
    BUFGCE_X0Y16         BUFGCE                       0.000   173.333 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249   174.582    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.045   172.537 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   172.782    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   172.810 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.775   174.585    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X95Y198        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y198        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079   174.664 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[14]/Q
                         net (fo=1, routed)           2.490   177.154    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/Q[14]
    SLICE_X92Y232        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                    175.000   175.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000   175.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114   176.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479   174.635 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219   174.854    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   174.878 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.476   177.354    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/clk_40
    SLICE_X92Y232        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[14]/C
                         clock pessimism             -0.431   176.923    
                         clock uncertainty           -0.224   176.699    
    SLICE_X92Y232        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025   176.724    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[14]
  -------------------------------------------------------------------
                         required time                        176.724    
                         arrival time                        -177.154    
  -------------------------------------------------------------------
                         slack                                 -0.430    

Slack (VIOLATED) :        -0.396ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@175.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@173.333ns)
  Data Path Delay:        2.561ns  (logic 0.077ns (3.007%)  route 2.484ns (96.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.364ns = ( 177.364 - 175.000 ) 
    Source Clock Delay      (SCD):    1.236ns = ( 174.569 - 173.333 ) 
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.759ns (routing 0.661ns, distribution 1.098ns)
  Clock Net Delay (Destination): 2.486ns (routing 1.343ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                    173.333   173.333 r  
    BUFGCE_X0Y16         BUFGCE                       0.000   173.333 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249   174.582    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.045   172.537 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   172.782    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   172.810 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.759   174.569    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X96Y199        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y199        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077   174.646 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[2]/Q
                         net (fo=1, routed)           2.484   177.130    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/Q[2]
    SLICE_X96Y233        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                    175.000   175.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000   175.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114   176.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479   174.635 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219   174.854    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   174.878 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.486   177.364    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/clk_40
    SLICE_X96Y233        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[2]/C
                         clock pessimism             -0.431   176.933    
                         clock uncertainty           -0.224   176.709    
    SLICE_X96Y233        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025   176.734    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[2]
  -------------------------------------------------------------------
                         required time                        176.734    
                         arrival time                        -177.130    
  -------------------------------------------------------------------
                         slack                                 -0.396    

Slack (VIOLATED) :        -0.388ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@175.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@173.333ns)
  Data Path Delay:        2.558ns  (logic 0.080ns (3.127%)  route 2.478ns (96.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.367ns = ( 177.367 - 175.000 ) 
    Source Clock Delay      (SCD):    1.234ns = ( 174.567 - 173.333 ) 
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.757ns (routing 0.661ns, distribution 1.096ns)
  Clock Net Delay (Destination): 2.489ns (routing 1.343ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                    173.333   173.333 r  
    BUFGCE_X0Y16         BUFGCE                       0.000   173.333 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249   174.582    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.045   172.537 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   172.782    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   172.810 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.757   174.567    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X95Y199        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y199        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080   174.647 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[7]/Q
                         net (fo=1, routed)           2.478   177.125    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/Q[7]
    SLICE_X95Y235        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                    175.000   175.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000   175.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114   176.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479   174.635 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219   174.854    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   174.878 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.489   177.367    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/clk_40
    SLICE_X95Y235        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[7]/C
                         clock pessimism             -0.431   176.936    
                         clock uncertainty           -0.224   176.712    
    SLICE_X95Y235        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025   176.737    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[7]
  -------------------------------------------------------------------
                         required time                        176.737    
                         arrival time                        -177.125    
  -------------------------------------------------------------------
                         slack                                 -0.388    

Slack (VIOLATED) :        -0.381ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@175.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@173.333ns)
  Data Path Delay:        2.546ns  (logic 0.080ns (3.142%)  route 2.466ns (96.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.364ns = ( 177.364 - 175.000 ) 
    Source Clock Delay      (SCD):    1.236ns = ( 174.569 - 173.333 ) 
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.759ns (routing 0.661ns, distribution 1.098ns)
  Clock Net Delay (Destination): 2.486ns (routing 1.343ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                    173.333   173.333 r  
    BUFGCE_X0Y16         BUFGCE                       0.000   173.333 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249   174.582    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.045   172.537 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   172.782    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   172.810 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.759   174.569    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X96Y199        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y199        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080   174.649 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[3]/Q
                         net (fo=1, routed)           2.466   177.115    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/Q[3]
    SLICE_X96Y232        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                    175.000   175.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000   175.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114   176.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479   174.635 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219   174.854    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   174.878 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.486   177.364    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/clk_40
    SLICE_X96Y232        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[3]/C
                         clock pessimism             -0.431   176.933    
                         clock uncertainty           -0.224   176.709    
    SLICE_X96Y232        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025   176.734    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[3]
  -------------------------------------------------------------------
                         required time                        176.734    
                         arrival time                        -177.115    
  -------------------------------------------------------------------
                         slack                                 -0.381    

Slack (VIOLATED) :        -0.379ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_transmitter0/r_Tx_Done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@175.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@173.333ns)
  Data Path Delay:        2.552ns  (logic 0.132ns (5.172%)  route 2.420ns (94.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.369ns = ( 177.369 - 175.000 ) 
    Source Clock Delay      (SCD):    1.233ns = ( 174.566 - 173.333 ) 
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.756ns (routing 0.661ns, distribution 1.095ns)
  Clock Net Delay (Destination): 2.491ns (routing 1.343ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                    173.333   173.333 r  
    BUFGCE_X0Y16         BUFGCE                       0.000   173.333 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249   174.582    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.045   172.537 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   172.782    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   172.810 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.756   174.566    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_transmitter0/clk_uart
    SLICE_X94Y234        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_transmitter0/r_Tx_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y234        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081   174.647 f  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_transmitter0/r_Tx_Done_reg/Q
                         net (fo=4, routed)           2.369   177.016    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/w_tx_done
    SLICE_X94Y229        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051   177.067 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state[5]_i_1/O
                         net (fo=1, routed)           0.051   177.118    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state[5]_i_1_n_0
    SLICE_X94Y229        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                    175.000   175.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000   175.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114   176.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479   174.635 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219   174.854    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   174.878 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.491   177.369    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/clk_40
    SLICE_X94Y229        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[5]/C
                         clock pessimism             -0.431   176.938    
                         clock uncertainty           -0.224   176.714    
    SLICE_X94Y229        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025   176.739    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                        176.739    
                         arrival time                        -177.118    
  -------------------------------------------------------------------
                         slack                                 -0.379    

Slack (VIOLATED) :        -0.376ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@175.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@173.333ns)
  Data Path Delay:        2.528ns  (logic 0.080ns (3.165%)  route 2.448ns (96.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.364ns = ( 177.364 - 175.000 ) 
    Source Clock Delay      (SCD):    1.249ns = ( 174.582 - 173.333 ) 
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.772ns (routing 0.661ns, distribution 1.111ns)
  Clock Net Delay (Destination): 2.486ns (routing 1.343ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                    173.333   173.333 r  
    BUFGCE_X0Y16         BUFGCE                       0.000   173.333 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249   174.582    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.045   172.537 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   172.782    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   172.810 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.772   174.582    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X96Y197        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y197        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080   174.662 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[4]/Q
                         net (fo=1, routed)           2.448   177.110    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/Q[4]
    SLICE_X96Y232        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                    175.000   175.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000   175.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114   176.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479   174.635 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219   174.854    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   174.878 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.486   177.364    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/clk_40
    SLICE_X96Y232        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[4]/C
                         clock pessimism             -0.431   176.933    
                         clock uncertainty           -0.224   176.709    
    SLICE_X96Y232        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025   176.734    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[4]
  -------------------------------------------------------------------
                         required time                        176.734    
                         arrival time                        -177.110    
  -------------------------------------------------------------------
                         slack                                 -0.376    

Slack (VIOLATED) :        -0.368ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@175.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@173.333ns)
  Data Path Delay:        2.518ns  (logic 0.291ns (11.557%)  route 2.227ns (88.443%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 177.361 - 175.000 ) 
    Source Clock Delay      (SCD):    1.248ns = ( 174.581 - 173.333 ) 
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.771ns (routing 0.661ns, distribution 1.110ns)
  Clock Net Delay (Destination): 2.483ns (routing 1.343ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                    173.333   173.333 r  
    BUFGCE_X0Y16         BUFGCE                       0.000   173.333 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249   174.582    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.045   172.537 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   172.782    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   172.810 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.771   174.581    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X96Y197        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y197        FDSE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079   174.660 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/Q
                         net (fo=19, routed)          1.990   176.650    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/tx_fifo_empty
    SLICE_X91Y231        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066   176.716 f  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/csm_timer[3]_i_2__1/O
                         net (fo=1, routed)           0.187   176.903    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/csm_to_ST_wait
    SLICE_X92Y231        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146   177.049 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/csm_timer[3]_i_1__2/O
                         net (fo=1, routed)           0.050   177.099    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/csm_timer[3]_i_1__2_n_0
    SLICE_X92Y231        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                    175.000   175.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000   175.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114   176.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479   174.635 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219   174.854    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   174.878 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.483   177.361    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/clk_40
    SLICE_X92Y231        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[3]/C
                         clock pessimism             -0.431   176.930    
                         clock uncertainty           -0.224   176.706    
    SLICE_X92Y231        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025   176.731    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[3]
  -------------------------------------------------------------------
                         required time                        176.731    
                         arrival time                        -177.099    
  -------------------------------------------------------------------
                         slack                                 -0.368    

Slack (VIOLATED) :        -0.368ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@175.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@173.333ns)
  Data Path Delay:        2.528ns  (logic 0.080ns (3.165%)  route 2.448ns (96.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 177.370 - 175.000 ) 
    Source Clock Delay      (SCD):    1.247ns = ( 174.580 - 173.333 ) 
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.770ns (routing 0.661ns, distribution 1.109ns)
  Clock Net Delay (Destination): 2.492ns (routing 1.343ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                    173.333   173.333 r  
    BUFGCE_X0Y16         BUFGCE                       0.000   173.333 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249   174.582    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.045   172.537 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   172.782    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   172.810 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.770   174.580    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X95Y198        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y198        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080   174.660 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[5]/Q
                         net (fo=1, routed)           2.448   177.108    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/D[5]
    SLICE_X93Y229        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                    175.000   175.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000   175.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114   176.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479   174.635 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219   174.854    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   174.878 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.492   177.370    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/clk_40
    SLICE_X93Y229        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[5]/C
                         clock pessimism             -0.431   176.939    
                         clock uncertainty           -0.224   176.715    
    SLICE_X93Y229        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025   176.740    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[5]
  -------------------------------------------------------------------
                         required time                        176.740    
                         arrival time                        -177.108    
  -------------------------------------------------------------------
                         slack                                 -0.368    

Slack (VIOLATED) :        -0.366ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@175.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@173.333ns)
  Data Path Delay:        2.518ns  (logic 0.203ns (8.062%)  route 2.315ns (91.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.363ns = ( 177.363 - 175.000 ) 
    Source Clock Delay      (SCD):    1.248ns = ( 174.581 - 173.333 ) 
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.771ns (routing 0.661ns, distribution 1.110ns)
  Clock Net Delay (Destination): 2.485ns (routing 1.343ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                    173.333   173.333 r  
    BUFGCE_X0Y16         BUFGCE                       0.000   173.333 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249   174.582    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.045   172.537 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   172.782    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   172.810 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.771   174.581    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X96Y197        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y197        FDSE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079   174.660 f  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/Q
                         net (fo=19, routed)          2.264   176.924    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/tx_fifo_empty
    SLICE_X92Y231        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124   177.048 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/csm_timer[0]_i_1__2/O
                         net (fo=1, routed)           0.051   177.099    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/csm_next_timer[0]
    SLICE_X92Y231        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                    175.000   175.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000   175.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114   176.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479   174.635 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219   174.854    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   174.878 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.485   177.363    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/clk_40
    SLICE_X92Y231        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[0]/C
                         clock pessimism             -0.431   176.932    
                         clock uncertainty           -0.224   176.708    
    SLICE_X92Y231        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025   176.733    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[0]
  -------------------------------------------------------------------
                         required time                        176.733    
                         arrival time                        -177.099    
  -------------------------------------------------------------------
                         slack                                 -0.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.058ns (3.759%)  route 1.485ns (96.241%))
  Logic Levels:           0  
  Clock Path Skew:        1.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.564ns (routing 0.602ns, distribution 0.962ns)
  Clock Net Delay (Destination): 2.771ns (routing 1.476ns, distribution 1.295ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.479    -0.365 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.150    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.126 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.564     1.438    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X96Y199        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y199        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.496 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[12]/Q
                         net (fo=1, routed)           1.485     2.981    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/Q[12]
    SLICE_X96Y232        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.771     2.253    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/clk_40
    SLICE_X96Y232        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[12]/C
                         clock pessimism              0.431     2.684    
                         clock uncertainty            0.224     2.908    
    SLICE_X96Y232        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     2.970    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.970    
                         arrival time                           2.981    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.060ns (3.937%)  route 1.464ns (96.063%))
  Logic Levels:           0  
  Clock Path Skew:        1.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.566ns (routing 0.602ns, distribution 0.964ns)
  Clock Net Delay (Destination): 2.750ns (routing 1.476ns, distribution 1.274ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.479    -0.365 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.150    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.126 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.566     1.440    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X95Y201        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y201        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     1.500 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[14]/Q
                         net (fo=1, routed)           1.464     2.964    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/D[14]
    SLICE_X93Y214        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.750     2.232    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/clk_40
    SLICE_X93Y214        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[14]/C
                         clock pessimism              0.431     2.663    
                         clock uncertainty            0.224     2.887    
    SLICE_X93Y214        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     2.947    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.947    
                         arrival time                           2.964    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.572ns  (logic 0.058ns (3.690%)  route 1.514ns (96.310%))
  Logic Levels:           0  
  Clock Path Skew:        1.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.557ns (routing 0.602ns, distribution 0.955ns)
  Clock Net Delay (Destination): 2.782ns (routing 1.476ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.479    -0.365 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.150    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.126 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.557     1.431    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X95Y204        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y204        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.489 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[13]/Q
                         net (fo=1, routed)           1.514     3.003    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/Q[13]
    SLICE_X95Y235        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.782     2.264    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/clk_40
    SLICE_X95Y235        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[13]/C
                         clock pessimism              0.431     2.695    
                         clock uncertainty            0.224     2.919    
    SLICE_X95Y235        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     2.979    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.979    
                         arrival time                           3.003    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.058ns (3.630%)  route 1.540ns (96.370%))
  Logic Levels:           0  
  Clock Path Skew:        1.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.554ns (routing 0.602ns, distribution 0.952ns)
  Clock Net Delay (Destination): 2.796ns (routing 1.476ns, distribution 1.320ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.479    -0.365 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.150    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.126 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.554     1.428    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X94Y228        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y228        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.486 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[15]/Q
                         net (fo=1, routed)           1.540     3.026    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/D[15]
    SLICE_X94Y229        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.796     2.278    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/clk_40
    SLICE_X94Y229        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[15]/C
                         clock pessimism              0.431     2.709    
                         clock uncertainty            0.224     2.933    
    SLICE_X94Y229        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.993    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.993    
                         arrival time                           3.026    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.058ns (3.641%)  route 1.535ns (96.359%))
  Logic Levels:           0  
  Clock Path Skew:        1.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.571ns (routing 0.602ns, distribution 0.969ns)
  Clock Net Delay (Destination): 2.796ns (routing 1.476ns, distribution 1.320ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.479    -0.365 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.150    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.126 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.571     1.445    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X96Y197        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y197        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.503 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[1]/Q
                         net (fo=1, routed)           1.535     3.038    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/D[1]
    SLICE_X93Y229        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.796     2.278    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/clk_40
    SLICE_X93Y229        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[1]/C
                         clock pessimism              0.431     2.709    
                         clock uncertainty            0.224     2.933    
    SLICE_X93Y229        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.993    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.993    
                         arrival time                           3.038    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.061ns (3.836%)  route 1.529ns (96.164%))
  Logic Levels:           0  
  Clock Path Skew:        1.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.558ns (routing 0.602ns, distribution 0.956ns)
  Clock Net Delay (Destination): 2.777ns (routing 1.476ns, distribution 1.301ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.479    -0.365 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.150    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.126 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.558     1.432    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.493 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[9]/Q
                         net (fo=1, routed)           1.529     3.022    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/Q[9]
    SLICE_X95Y235        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.777     2.259    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/clk_40
    SLICE_X95Y235        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[9]/C
                         clock pessimism              0.431     2.690    
                         clock uncertainty            0.224     2.914    
    SLICE_X95Y235        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.976    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.976    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.059ns (3.732%)  route 1.522ns (96.268%))
  Logic Levels:           0  
  Clock Path Skew:        1.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.567ns (routing 0.602ns, distribution 0.965ns)
  Clock Net Delay (Destination): 2.765ns (routing 1.476ns, distribution 1.289ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.479    -0.365 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.150    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.126 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.567     1.441    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X95Y198        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y198        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.500 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[9]/Q
                         net (fo=1, routed)           1.522     3.022    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/D[9]
    SLICE_X93Y228        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.765     2.247    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/clk_40
    SLICE_X93Y228        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[9]/C
                         clock pessimism              0.431     2.678    
                         clock uncertainty            0.224     2.902    
    SLICE_X93Y228        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     2.964    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.964    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.059ns (3.732%)  route 1.522ns (96.268%))
  Logic Levels:           0  
  Clock Path Skew:        1.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.563ns (routing 0.602ns, distribution 0.961ns)
  Clock Net Delay (Destination): 2.760ns (routing 1.476ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.479    -0.365 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.150    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.126 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.563     1.437    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X95Y199        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y199        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.496 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[10]/Q
                         net (fo=1, routed)           1.522     3.018    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/D[10]
    SLICE_X93Y225        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.760     2.242    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/clk_40
    SLICE_X93Y225        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[10]/C
                         clock pessimism              0.431     2.673    
                         clock uncertainty            0.224     2.897    
    SLICE_X93Y225        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.957    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.957    
                         arrival time                           3.018    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.059ns (3.653%)  route 1.556ns (96.347%))
  Logic Levels:           0  
  Clock Path Skew:        1.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.571ns (routing 0.602ns, distribution 0.969ns)
  Clock Net Delay (Destination): 2.796ns (routing 1.476ns, distribution 1.320ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.479    -0.365 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.150    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.126 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.571     1.445    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X96Y197        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y197        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     1.504 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[7]/Q
                         net (fo=1, routed)           1.556     3.060    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/D[7]
    SLICE_X94Y229        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.796     2.278    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/clk_40
    SLICE_X94Y229        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[7]/C
                         clock pessimism              0.431     2.709    
                         clock uncertainty            0.224     2.933    
    SLICE_X94Y229        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     2.993    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.993    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.058ns (3.669%)  route 1.523ns (96.331%))
  Logic Levels:           0  
  Clock Path Skew:        1.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.570ns (routing 0.602ns, distribution 0.968ns)
  Clock Net Delay (Destination): 2.759ns (routing 1.476ns, distribution 1.283ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.479    -0.365 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.150    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.126 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.570     1.444    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X96Y197        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y197        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.502 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[13]/Q
                         net (fo=1, routed)           1.523     3.025    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/D[13]
    SLICE_X92Y227        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.759     2.241    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/clk_40
    SLICE_X92Y227        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[13]/C
                         clock pessimism              0.431     2.672    
                         clock uncertainty            0.224     2.896    
    SLICE_X92Y227        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.956    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.956    
                         arrival time                           3.025    
  -------------------------------------------------------------------
                         slack                                  0.069    





---------------------------------------------------------------------------------------------------
From Clock:  clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  To Clock:  clk_uart_mopshub_readout_bd_clk_wiz_1_0_1

Setup :          267  Failing Endpoints,  Worst Slack       -0.705ns,  Total Violation     -101.997ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.705ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_4/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@1126.667ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@1125.000ns)
  Data Path Delay:        0.946ns  (logic 0.130ns (13.742%)  route 0.816ns (86.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 1128.471 - 1126.667 ) 
    Source Clock Delay      (SCD):    2.181ns = ( 1127.181 - 1125.000 ) 
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.699ns (routing 1.476ns, distribution 1.223ns)
  Clock Net Delay (Destination): 1.930ns (routing 0.602ns, distribution 1.328ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   1125.000  1125.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  1125.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249  1126.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045  1124.204 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250  1124.454    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  1124.482 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.699  1127.181    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X95Y265        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y265        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079  1127.260 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/Q
                         net (fo=2, routed)           0.148  1127.408    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/mb_reset_repN_4_alias
    SLICE_X95Y262        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051  1127.459 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/mem_reg_bram_4_i_4__2/O
                         net (fo=4, routed)           0.668  1128.127    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_4_3[0]
    RAMB36_X12Y52        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_4/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   1126.667  1126.667 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  1126.667 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114  1127.781    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.479  1126.302 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  1126.517    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1126.541 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.930  1128.471    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X12Y52        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_4/CLKARDCLK
                         clock pessimism             -0.431  1128.040    
                         clock uncertainty           -0.224  1127.816    
    RAMB36_X12Y52        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394  1127.422    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_4
  -------------------------------------------------------------------
                         required time                       1127.422    
                         arrival time                       -1128.127    
  -------------------------------------------------------------------
                         slack                                 -0.705    

Slack (VIOLATED) :        -0.704ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_0/DINADIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@1126.667ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@1125.000ns)
  Data Path Delay:        0.738ns  (logic 0.116ns (15.718%)  route 0.622ns (84.282%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 1128.182 - 1126.667 ) 
    Source Clock Delay      (SCD):    2.249ns = ( 1127.249 - 1125.000 ) 
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.767ns (routing 1.476ns, distribution 1.291ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.602ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   1125.000  1125.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  1125.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249  1126.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045  1124.204 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250  1124.454    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  1124.482 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.767  1127.249    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y199        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y199        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079  1127.328 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_2/Q
                         net (fo=8, routed)           0.050  1127.378    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/mb_reset_repN_2_alias
    SLICE_X96Y199        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037  1127.415 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/mem_reg_bram_0_i_4/O
                         net (fo=8, routed)           0.572  1127.987    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/p_1_in[6]
    RAMB36_X12Y48        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_0/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   1126.667  1126.667 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  1126.667 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114  1127.781    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.479  1126.302 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  1126.517    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1126.541 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.641  1128.182    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X12Y48        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.431  1127.751    
                         clock uncertainty           -0.224  1127.527    
    RAMB36_X12Y48        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[6])
                                                     -0.244  1127.283    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                       1127.283    
                         arrival time                       -1127.987    
  -------------------------------------------------------------------
                         slack                                 -0.704    

Slack (VIOLATED) :        -0.703ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_19/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_2/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@1126.667ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@1125.000ns)
  Data Path Delay:        0.837ns  (logic 0.115ns (13.740%)  route 0.722ns (86.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 1128.327 - 1126.667 ) 
    Source Clock Delay      (SCD):    2.266ns = ( 1127.266 - 1125.000 ) 
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.784ns (routing 1.476ns, distribution 1.308ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.602ns, distribution 1.184ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   1125.000  1125.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  1125.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249  1126.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045  1124.204 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250  1124.454    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  1124.482 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.784  1127.266    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X95Y203        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y203        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079  1127.345 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_19/Q
                         net (fo=41, routed)          0.109  1127.454    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/mb_reset_repN_19_alias
    SLICE_X95Y205        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036  1127.490 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/mem_reg_bram_0_i_5/O
                         net (fo=5, routed)           0.613  1128.103    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/p_1_in[5]
    RAMB36_X12Y50        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_2/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   1126.667  1126.667 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  1126.667 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114  1127.781    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.479  1126.302 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  1126.517    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1126.541 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.786  1128.327    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X12Y50        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_2/CLKARDCLK
                         clock pessimism             -0.431  1127.896    
                         clock uncertainty           -0.224  1127.672    
    RAMB36_X12Y50        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[5])
                                                     -0.272  1127.400    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_2
  -------------------------------------------------------------------
                         required time                       1127.400    
                         arrival time                       -1128.103    
  -------------------------------------------------------------------
                         slack                                 -0.703    

Slack (VIOLATED) :        -0.700ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_19/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_0/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@1126.667ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@1125.000ns)
  Data Path Delay:        0.689ns  (logic 0.115ns (16.691%)  route 0.574ns (83.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 1128.182 - 1126.667 ) 
    Source Clock Delay      (SCD):    2.266ns = ( 1127.266 - 1125.000 ) 
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.784ns (routing 1.476ns, distribution 1.308ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.602ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   1125.000  1125.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  1125.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249  1126.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045  1124.204 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250  1124.454    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  1124.482 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.784  1127.266    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X95Y203        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y203        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079  1127.345 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_19/Q
                         net (fo=41, routed)          0.109  1127.454    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/mb_reset_repN_19_alias
    SLICE_X95Y205        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036  1127.490 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/mem_reg_bram_0_i_5/O
                         net (fo=5, routed)           0.465  1127.955    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/p_1_in[5]
    RAMB36_X12Y48        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_0/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   1126.667  1126.667 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  1126.667 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114  1127.781    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.479  1126.302 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  1126.517    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1126.541 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.641  1128.182    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X12Y48        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.431  1127.751    
                         clock uncertainty           -0.224  1127.527    
    RAMB36_X12Y48        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[5])
                                                     -0.272  1127.255    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                       1127.255    
                         arrival time                       -1127.955    
  -------------------------------------------------------------------
                         slack                                 -0.700    

Slack (VIOLATED) :        -0.699ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_7/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@1126.667ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@1125.000ns)
  Data Path Delay:        0.963ns  (logic 0.115ns (11.942%)  route 0.848ns (88.058%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.798ns = ( 1128.465 - 1126.667 ) 
    Source Clock Delay      (SCD):    2.258ns = ( 1127.258 - 1125.000 ) 
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.776ns (routing 1.476ns, distribution 1.300ns)
  Clock Net Delay (Destination): 1.924ns (routing 0.602ns, distribution 1.322ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   1125.000  1125.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  1125.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249  1126.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045  1124.204 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250  1124.454    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  1124.482 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.776  1127.258    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X95Y200        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y200        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079  1127.337 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/Q
                         net (fo=2, routed)           0.049  1127.386    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/mb_reset_repN_12_alias
    SLICE_X95Y200        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036  1127.422 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/mem_reg_bram_0_i_6/O
                         net (fo=8, routed)           0.799  1128.221    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/p_1_in[4]
    RAMB36_X12Y55        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_7/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   1126.667  1126.667 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  1126.667 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114  1127.781    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.479  1126.302 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  1126.517    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1126.541 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.924  1128.465    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X12Y55        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_7/CLKARDCLK
                         clock pessimism             -0.431  1128.034    
                         clock uncertainty           -0.224  1127.810    
    RAMB36_X12Y55        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[4])
                                                     -0.288  1127.522    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_7
  -------------------------------------------------------------------
                         required time                       1127.522    
                         arrival time                       -1128.221    
  -------------------------------------------------------------------
                         slack                                 -0.699    

Slack (VIOLATED) :        -0.697ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_6/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@1126.667ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@1125.000ns)
  Data Path Delay:        0.938ns  (logic 0.114ns (12.154%)  route 0.824ns (87.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 1128.456 - 1126.667 ) 
    Source Clock Delay      (SCD):    2.266ns = ( 1127.266 - 1125.000 ) 
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.784ns (routing 1.476ns, distribution 1.308ns)
  Clock Net Delay (Destination): 1.915ns (routing 0.602ns, distribution 1.313ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   1125.000  1125.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  1125.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249  1126.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045  1124.204 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250  1124.454    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  1124.482 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.784  1127.266    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X95Y203        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y203        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079  1127.345 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/Q
                         net (fo=3, routed)           0.047  1127.392    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/mb_reset_repN_13_alias
    SLICE_X95Y203        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035  1127.427 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/mem_reg_bram_0_i_9/O
                         net (fo=8, routed)           0.777  1128.204    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/p_1_in[1]
    RAMB36_X12Y54        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_6/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   1126.667  1126.667 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  1126.667 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114  1127.781    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.479  1126.302 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  1126.517    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1126.541 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.915  1128.456    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X12Y54        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_6/CLKARDCLK
                         clock pessimism             -0.431  1128.025    
                         clock uncertainty           -0.224  1127.801    
    RAMB36_X12Y54        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[1])
                                                     -0.294  1127.507    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_6
  -------------------------------------------------------------------
                         required time                       1127.507    
                         arrival time                       -1128.204    
  -------------------------------------------------------------------
                         slack                                 -0.697    

Slack (VIOLATED) :        -0.694ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_7/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@1126.667ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@1125.000ns)
  Data Path Delay:        0.944ns  (logic 0.114ns (12.076%)  route 0.830ns (87.924%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.798ns = ( 1128.465 - 1126.667 ) 
    Source Clock Delay      (SCD):    2.266ns = ( 1127.266 - 1125.000 ) 
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.784ns (routing 1.476ns, distribution 1.308ns)
  Clock Net Delay (Destination): 1.924ns (routing 0.602ns, distribution 1.322ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   1125.000  1125.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  1125.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249  1126.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045  1124.204 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250  1124.454    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  1124.482 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.784  1127.266    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X95Y203        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y203        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079  1127.345 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/Q
                         net (fo=3, routed)           0.047  1127.392    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/mb_reset_repN_13_alias
    SLICE_X95Y203        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035  1127.427 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/mem_reg_bram_0_i_9/O
                         net (fo=8, routed)           0.783  1128.210    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/p_1_in[1]
    RAMB36_X12Y55        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_7/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   1126.667  1126.667 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  1126.667 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114  1127.781    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.479  1126.302 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  1126.517    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1126.541 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.924  1128.465    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X12Y55        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_7/CLKARDCLK
                         clock pessimism             -0.431  1128.034    
                         clock uncertainty           -0.224  1127.810    
    RAMB36_X12Y55        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[1])
                                                     -0.294  1127.516    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_7
  -------------------------------------------------------------------
                         required time                       1127.516    
                         arrival time                       -1128.210    
  -------------------------------------------------------------------
                         slack                                 -0.694    

Slack (VIOLATED) :        -0.693ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_3/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@1126.667ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@1125.000ns)
  Data Path Delay:        0.576ns  (logic 0.130ns (22.569%)  route 0.446ns (77.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 1128.116 - 1126.667 ) 
    Source Clock Delay      (SCD):    2.236ns = ( 1127.236 - 1125.000 ) 
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.754ns (routing 1.476ns, distribution 1.278ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.602ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   1125.000  1125.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  1125.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249  1126.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045  1124.204 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250  1124.454    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  1124.482 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.754  1127.236    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X95Y214        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y214        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079  1127.315 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_7/Q
                         net (fo=5, routed)           0.201  1127.516    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/mb_reset_repN_7_alias
    SLICE_X95Y211        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051  1127.567 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/mem_reg_bram_3_i_3__1/O
                         net (fo=1, routed)           0.245  1127.812    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_3_2
    RAMB36_X12Y42        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_3/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   1126.667  1126.667 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  1126.667 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114  1127.781    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.479  1126.302 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  1126.517    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1126.541 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.575  1128.116    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/clk_uart
    RAMB36_X12Y42        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_3/CLKBWRCLK
                         clock pessimism             -0.431  1127.685    
                         clock uncertainty           -0.224  1127.461    
    RAMB36_X12Y42        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342  1127.119    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/mem_reg_bram_3
  -------------------------------------------------------------------
                         required time                       1127.119    
                         arrival time                       -1127.812    
  -------------------------------------------------------------------
                         slack                                 -0.693    

Slack (VIOLATED) :        -0.693ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_2/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@1126.667ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@1125.000ns)
  Data Path Delay:        0.805ns  (logic 0.114ns (14.161%)  route 0.691ns (85.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 1128.327 - 1126.667 ) 
    Source Clock Delay      (SCD):    2.266ns = ( 1127.266 - 1125.000 ) 
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.784ns (routing 1.476ns, distribution 1.308ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.602ns, distribution 1.184ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   1125.000  1125.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  1125.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249  1126.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045  1124.204 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250  1124.454    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  1124.482 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.784  1127.266    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X95Y203        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y203        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079  1127.345 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/Q
                         net (fo=3, routed)           0.047  1127.392    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/mb_reset_repN_13_alias
    SLICE_X95Y203        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035  1127.427 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/mem_reg_bram_0_i_9/O
                         net (fo=8, routed)           0.644  1128.071    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/p_1_in[1]
    RAMB36_X12Y50        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_2/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   1126.667  1126.667 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  1126.667 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114  1127.781    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.479  1126.302 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  1126.517    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1126.541 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.786  1128.327    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X12Y50        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_2/CLKARDCLK
                         clock pessimism             -0.431  1127.896    
                         clock uncertainty           -0.224  1127.672    
    RAMB36_X12Y50        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[1])
                                                     -0.294  1127.378    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_2
  -------------------------------------------------------------------
                         required time                       1127.378    
                         arrival time                       -1128.071    
  -------------------------------------------------------------------
                         slack                                 -0.693    

Slack (VIOLATED) :        -0.689ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_3/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@1126.667ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@1125.000ns)
  Data Path Delay:        0.758ns  (logic 0.130ns (17.150%)  route 0.628ns (82.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 1128.320 - 1126.667 ) 
    Source Clock Delay      (SCD):    2.202ns = ( 1127.202 - 1125.000 ) 
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.720ns (routing 1.476ns, distribution 1.244ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.602ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   1125.000  1125.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  1125.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249  1126.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045  1124.204 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250  1124.454    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  1124.482 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.720  1127.202    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X95Y256        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y256        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079  1127.281 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_5/Q
                         net (fo=2, routed)           0.146  1127.427    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/mb_reset_repN_5_alias
    SLICE_X95Y257        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051  1127.478 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/mem_reg_bram_3_i_4__2/O
                         net (fo=4, routed)           0.482  1127.960    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_3_3[0]
    RAMB36_X12Y51        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_3/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   1126.667  1126.667 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  1126.667 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114  1127.781    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.479  1126.302 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  1126.517    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1126.541 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.779  1128.320    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X12Y51        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_3/CLKARDCLK
                         clock pessimism             -0.431  1127.889    
                         clock uncertainty           -0.224  1127.665    
    RAMB36_X12Y51        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394  1127.271    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_3
  -------------------------------------------------------------------
                         required time                       1127.271    
                         arrival time                       -1127.960    
  -------------------------------------------------------------------
                         slack                                 -0.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_7/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.061ns (30.049%)  route 0.142ns (69.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    -0.303ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.479ns (routing 0.805ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.387ns (routing 0.405ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.479     1.382    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X95Y274        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y274        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.421 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/Q
                         net (fo=2, routed)           0.078     1.499    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/mb_reset_repN_3_alias
    SLICE_X95Y277        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     1.521 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/mem_reg_bram_7_i_4__1/O
                         net (fo=4, routed)           0.064     1.585    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_7_4[0]
    RAMB36_X12Y55        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_7/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.337    -0.565 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -0.399    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.380 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.387     1.007    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X12Y55        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_7/CLKARDCLK
                         clock pessimism              0.303     1.310    
                         clock uncertainty            0.224     1.534    
    RAMB36_X12Y55        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.003     1.531    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_7
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_7/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.061ns (26.522%)  route 0.169ns (73.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    -0.303ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.479ns (routing 0.805ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.387ns (routing 0.405ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.479     1.382    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X95Y274        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y274        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.421 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/Q
                         net (fo=2, routed)           0.078     1.499    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/mb_reset_repN_3_alias
    SLICE_X95Y277        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     1.521 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/mem_reg_bram_7_i_4__1/O
                         net (fo=4, routed)           0.091     1.612    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_7_4[0]
    RAMB36_X12Y55        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_7/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.337    -0.565 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -0.399    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.380 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.387     1.007    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X12Y55        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_7/CLKARDCLK
                         clock pessimism              0.303     1.310    
                         clock uncertainty            0.224     1.534    
    RAMB36_X12Y55        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.015     1.519    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_7
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_6/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.053ns (24.091%)  route 0.167ns (75.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    -0.303ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.479ns (routing 0.805ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.405ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.479     1.382    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X95Y274        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y274        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.421 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/Q
                         net (fo=2, routed)           0.076     1.497    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/mb_reset_repN_3_alias
    SLICE_X95Y272        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     1.511 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/mem_reg_bram_6_i_4__2/O
                         net (fo=4, routed)           0.091     1.602    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_6_3[0]
    RAMB36_X12Y54        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_6/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.337    -0.565 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -0.399    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.380 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.375     0.995    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X12Y54        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_6/CLKARDCLK
                         clock pessimism              0.303     1.298    
                         clock uncertainty            0.224     1.522    
    RAMB36_X12Y54        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.015     1.507    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_6
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_1/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.053ns (30.814%)  route 0.119ns (69.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    -0.303ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.490ns (routing 0.805ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.300ns (routing 0.405ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.490     1.393    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X95Y245        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y245        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.432 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/Q
                         net (fo=2, routed)           0.054     1.486    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/mb_reset_repN_6_alias
    SLICE_X95Y247        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     1.500 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/mem_reg_bram_1_i_5__0/O
                         net (fo=4, routed)           0.065     1.565    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_1_4[0]
    RAMB36_X12Y49        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.337    -0.565 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -0.399    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.380 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.300     0.920    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X12Y49        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_1/CLKARDCLK
                         clock pessimism              0.303     1.223    
                         clock uncertainty            0.224     1.447    
    RAMB36_X12Y49        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.003     1.444    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_1/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.053ns (26.633%)  route 0.146ns (73.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    -0.303ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.490ns (routing 0.805ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.300ns (routing 0.405ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.490     1.393    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X95Y245        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y245        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.432 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_6/Q
                         net (fo=2, routed)           0.054     1.486    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/mb_reset_repN_6_alias
    SLICE_X95Y247        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     1.500 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/mem_reg_bram_1_i_5__0/O
                         net (fo=4, routed)           0.092     1.592    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_1_4[0]
    RAMB36_X12Y49        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.337    -0.565 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -0.399    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.380 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.300     0.920    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X12Y49        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_1/CLKARDCLK
                         clock pessimism              0.303     1.223    
                         clock uncertainty            0.224     1.447    
    RAMB36_X12Y49        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.015     1.432    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_14/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_5/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.054ns (18.243%)  route 0.242ns (81.757%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.005ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    -0.303ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.493ns (routing 0.805ns, distribution 0.688ns)
  Clock Net Delay (Destination): 1.385ns (routing 0.405ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.493     1.396    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X95Y242        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y242        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.435 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_14/Q
                         net (fo=1, routed)           0.023     1.458    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/mb_reset_repN_14_alias
    SLICE_X95Y242        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     1.473 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/mem_reg_bram_0_i_5_replica_2/O
                         net (fo=1, routed)           0.219     1.692    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/p_1_in[5]_repN_2_alias
    RAMB36_X12Y53        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_5/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.337    -0.565 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -0.399    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.380 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.385     1.005    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X12Y53        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_5/CLKARDCLK
                         clock pessimism              0.303     1.308    
                         clock uncertainty            0.224     1.532    
    RAMB36_X12Y53        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[5])
                                                     -0.005     1.527    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_5
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_2/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.053ns (23.982%)  route 0.168ns (76.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    -0.303ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.491ns (routing 0.805ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.405ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.491     1.394    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X95Y256        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y256        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.433 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_5/Q
                         net (fo=2, routed)           0.103     1.536    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/mb_reset_repN_5_alias
    SLICE_X95Y252        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     1.550 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/mem_reg_bram_2_i_4__0/O
                         net (fo=4, routed)           0.065     1.615    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_2_3[0]
    RAMB36_X12Y50        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.337    -0.565 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -0.399    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.380 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.298     0.918    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X12Y50        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_2/CLKARDCLK
                         clock pessimism              0.303     1.221    
                         clock uncertainty            0.224     1.445    
    RAMB36_X12Y50        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.003     1.442    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_2
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_6/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.053ns (16.987%)  route 0.259ns (83.013%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    -0.303ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.479ns (routing 0.805ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.405ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.479     1.382    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X95Y274        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y274        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.421 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/Q
                         net (fo=2, routed)           0.076     1.497    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/mb_reset_repN_3_alias
    SLICE_X95Y272        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     1.511 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/mem_reg_bram_6_i_4__2/O
                         net (fo=4, routed)           0.183     1.694    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_6_3[0]
    RAMB36_X12Y54        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_6/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.337    -0.565 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -0.399    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.380 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.375     0.995    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X12Y54        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_6/CLKARDCLK
                         clock pessimism              0.303     1.298    
                         clock uncertainty            0.224     1.522    
    RAMB36_X12Y54        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.003     1.519    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_6
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_2/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.053ns (21.371%)  route 0.195ns (78.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    -0.303ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.491ns (routing 0.805ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.405ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.491     1.394    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X95Y256        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y256        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.433 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_5/Q
                         net (fo=2, routed)           0.103     1.536    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/mb_reset_repN_5_alias
    SLICE_X95Y252        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     1.550 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/mem_reg_bram_2_i_4__0/O
                         net (fo=4, routed)           0.092     1.642    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_2_3[0]
    RAMB36_X12Y50        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.337    -0.565 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -0.399    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.380 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.298     0.918    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X12Y50        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_2/CLKARDCLK
                         clock pessimism              0.303     1.221    
                         clock uncertainty            0.224     1.445    
    RAMB36_X12Y50        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.015     1.430    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_2
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_18/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_5/DINADIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.053ns (15.186%)  route 0.296ns (84.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.005ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    -0.303ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.494ns (routing 0.805ns, distribution 0.689ns)
  Clock Net Delay (Destination): 1.385ns (routing 0.405ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.494     1.397    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X95Y246        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y246        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.436 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_18/Q
                         net (fo=6, routed)           0.089     1.525    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/mb_reset_repN_18_alias
    SLICE_X95Y242        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.014     1.539 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/mem_reg_bram_0_i_3_replica/O
                         net (fo=1, routed)           0.207     1.746    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/p_1_in[7]_repN_alias
    RAMB36_X12Y53        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_5/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.337    -0.565 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -0.399    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y35         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.380 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=186, routed)         1.385     1.005    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/clk_uart
    RAMB36_X12Y53        RAMB36E2                                     r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_5/CLKARDCLK
                         clock pessimism              0.303     1.308    
                         clock uncertainty            0.224     1.532    
    RAMB36_X12Y53        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[7])
                                                     -0.005     1.527    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/mem_reg_bram_5
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.219    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  To Clock:  clk_40_mopshub_readout_bd_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       20.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.795ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.228ns (6.113%)  route 3.502ns (93.887%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.174ns = ( 27.174 - 25.000 ) 
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.761ns (routing 1.476ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.296ns (routing 1.343ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.761     2.243    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.322 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         2.405     4.727    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X69Y278        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     4.876 f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3/O
                         net (fo=131, routed)         1.097     5.973    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]_rep__0_2
    SLICE_X65Y288        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479    24.635 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    24.854    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.878 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.296    27.174    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X65Y288        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/C
                         clock pessimism             -0.259    26.915    
                         clock uncertainty           -0.081    26.834    
    SLICE_X65Y288        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    26.768    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         26.768    
                         arrival time                          -5.973    
  -------------------------------------------------------------------
                         slack                                 20.795    

Slack (MET) :             20.908ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 0.228ns (6.286%)  route 3.399ns (93.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.184ns = ( 27.184 - 25.000 ) 
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.761ns (routing 1.476ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.306ns (routing 1.343ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.761     2.243    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.322 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         2.405     4.727    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X69Y278        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     4.876 f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3/O
                         net (fo=131, routed)         0.994     5.870    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]_rep__0_2
    SLICE_X67Y288        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479    24.635 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    24.854    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.878 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.306    27.184    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X67Y288        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/C
                         clock pessimism             -0.259    26.925    
                         clock uncertainty           -0.081    26.844    
    SLICE_X67Y288        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    26.778    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         26.778    
                         arrival time                          -5.870    
  -------------------------------------------------------------------
                         slack                                 20.908    

Slack (MET) :             20.908ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 0.228ns (6.286%)  route 3.399ns (93.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.184ns = ( 27.184 - 25.000 ) 
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.761ns (routing 1.476ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.306ns (routing 1.343ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.761     2.243    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.322 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         2.405     4.727    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X69Y278        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     4.876 f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3/O
                         net (fo=131, routed)         0.994     5.870    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]_rep__0_2
    SLICE_X67Y288        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479    24.635 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    24.854    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.878 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.306    27.184    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X67Y288        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/C
                         clock pessimism             -0.259    26.925    
                         clock uncertainty           -0.081    26.844    
    SLICE_X67Y288        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066    26.778    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         26.778    
                         arrival time                          -5.870    
  -------------------------------------------------------------------
                         slack                                 20.908    

Slack (MET) :             21.114ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 0.228ns (6.655%)  route 3.198ns (93.345%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 27.189 - 25.000 ) 
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.761ns (routing 1.476ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.311ns (routing 1.343ns, distribution 0.968ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.761     2.243    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.322 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         2.405     4.727    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X69Y278        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     4.876 f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3/O
                         net (fo=131, routed)         0.793     5.669    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]_rep__0_2
    SLICE_X71Y286        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479    24.635 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    24.854    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.878 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.311    27.189    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X71Y286        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/C
                         clock pessimism             -0.259    26.930    
                         clock uncertainty           -0.081    26.849    
    SLICE_X71Y286        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    26.783    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         26.783    
                         arrival time                          -5.669    
  -------------------------------------------------------------------
                         slack                                 21.114    

Slack (MET) :             21.117ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]_rep/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.228ns (6.657%)  route 3.197ns (93.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.191ns = ( 27.191 - 25.000 ) 
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.761ns (routing 1.476ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.313ns (routing 1.343ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.761     2.243    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.322 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         2.405     4.727    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X69Y278        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     4.876 f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3/O
                         net (fo=131, routed)         0.792     5.668    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]_rep__0_2
    SLICE_X71Y286        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479    24.635 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    24.854    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.878 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.313    27.191    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X71Y286        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]_rep/C
                         clock pessimism             -0.259    26.932    
                         clock uncertainty           -0.081    26.851    
    SLICE_X71Y286        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    26.785    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         26.785    
                         arrival time                          -5.668    
  -------------------------------------------------------------------
                         slack                                 21.117    

Slack (MET) :             21.117ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]_rep__0/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.228ns (6.657%)  route 3.197ns (93.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.191ns = ( 27.191 - 25.000 ) 
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.761ns (routing 1.476ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.313ns (routing 1.343ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.761     2.243    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.322 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         2.405     4.727    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X69Y278        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     4.876 f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3/O
                         net (fo=131, routed)         0.792     5.668    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]_rep__0_2
    SLICE_X71Y286        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479    24.635 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    24.854    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.878 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.313    27.191    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X71Y286        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]_rep__0/C
                         clock pessimism             -0.259    26.932    
                         clock uncertainty           -0.081    26.851    
    SLICE_X71Y286        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    26.785    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         26.785    
                         arrival time                          -5.668    
  -------------------------------------------------------------------
                         slack                                 21.117    

Slack (MET) :             21.301ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 0.228ns (7.074%)  route 2.995ns (92.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 27.173 - 25.000 ) 
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.761ns (routing 1.476ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.295ns (routing 1.343ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.761     2.243    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.322 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         2.405     4.727    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X69Y278        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     4.876 f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3/O
                         net (fo=131, routed)         0.590     5.466    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]_rep__0_2
    SLICE_X65Y287        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479    24.635 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    24.854    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.878 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.295    27.173    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X65Y287        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/C
                         clock pessimism             -0.259    26.914    
                         clock uncertainty           -0.081    26.833    
    SLICE_X65Y287        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    26.767    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         26.767    
                         arrival time                          -5.466    
  -------------------------------------------------------------------
                         slack                                 21.301    

Slack (MET) :             21.368ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.167ns  (logic 0.228ns (7.199%)  route 2.939ns (92.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.184ns = ( 27.184 - 25.000 ) 
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.761ns (routing 1.476ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.306ns (routing 1.343ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.761     2.243    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.322 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         2.405     4.727    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X69Y278        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     4.876 f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3/O
                         net (fo=131, routed)         0.534     5.410    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]_rep__0_2
    SLICE_X66Y288        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479    24.635 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    24.854    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.878 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.306    27.184    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X66Y288        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/C
                         clock pessimism             -0.259    26.925    
                         clock uncertainty           -0.081    26.844    
    SLICE_X66Y288        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    26.778    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         26.778    
                         arrival time                          -5.410    
  -------------------------------------------------------------------
                         slack                                 21.368    

Slack (MET) :             21.394ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 0.228ns (7.263%)  route 2.911ns (92.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.182ns = ( 27.182 - 25.000 ) 
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.761ns (routing 1.476ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.304ns (routing 1.343ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.761     2.243    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.322 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         2.405     4.727    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X69Y278        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     4.876 f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3/O
                         net (fo=131, routed)         0.506     5.382    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]_rep__0_2
    SLICE_X67Y284        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479    24.635 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    24.854    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.878 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.304    27.182    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X67Y284        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/C
                         clock pessimism             -0.259    26.923    
                         clock uncertainty           -0.081    26.842    
    SLICE_X67Y284        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    26.776    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                         26.776    
                         arrival time                          -5.382    
  -------------------------------------------------------------------
                         slack                                 21.394    

Slack (MET) :             21.395ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.228ns (7.250%)  route 2.917ns (92.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 27.189 - 25.000 ) 
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.761ns (routing 1.476ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.311ns (routing 1.343ns, distribution 0.968ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045    -0.796 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.546    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.518 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.761     2.243    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.322 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         2.405     4.727    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X69Y278        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     4.876 f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3/O
                         net (fo=131, routed)         0.512     5.388    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]_rep__0_2
    SLICE_X68Y290        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.479    24.635 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    24.854    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.878 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.311    27.189    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X68Y290        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/C
                         clock pessimism             -0.259    26.930    
                         clock uncertainty           -0.081    26.849    
    SLICE_X68Y290        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    26.783    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         26.783    
                         arrival time                          -5.388    
  -------------------------------------------------------------------
                         slack                                 21.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.039ns (20.745%)  route 0.149ns (79.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Net Delay (Source):      1.436ns (routing 0.805ns, distribution 0.631ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.898ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.436     1.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X76Y195        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y195        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.378 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.149     1.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X77Y194        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.337    -0.565 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -0.396    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.377 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.662     1.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X77Y194        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.144     1.429    
    SLICE_X77Y194        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     1.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.039ns (26.000%)  route 0.111ns (74.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    -0.146ns
  Clock Net Delay (Source):      1.447ns (routing 0.805ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.898ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.447     1.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y186        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y186        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.389 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.111     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X70Y186        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.337    -0.565 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -0.396    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.377 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.628     1.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X70Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism              0.146     1.397    
    SLICE_X70Y186        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.039ns (26.000%)  route 0.111ns (74.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    -0.146ns
  Clock Net Delay (Source):      1.447ns (routing 0.805ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.898ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.447     1.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y186        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y186        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.389 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.111     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X70Y186        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.337    -0.565 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -0.396    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.377 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.628     1.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X70Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.146     1.397    
    SLICE_X70Y186        FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.039ns (26.000%)  route 0.111ns (74.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    -0.146ns
  Clock Net Delay (Source):      1.447ns (routing 0.805ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.898ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.447     1.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y186        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y186        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.389 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.111     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X70Y186        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.337    -0.565 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -0.396    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.377 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.628     1.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X70Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.146     1.397    
    SLICE_X70Y186        FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.039ns (26.174%)  route 0.110ns (73.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    -0.146ns
  Clock Net Delay (Source):      1.447ns (routing 0.805ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.626ns (routing 0.898ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.447     1.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y186        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y186        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.389 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.110     1.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X70Y186        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.337    -0.565 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -0.396    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.377 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.626     1.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X70Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.146     1.395    
    SLICE_X70Y186        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     1.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.039ns (26.174%)  route 0.110ns (73.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    -0.146ns
  Clock Net Delay (Source):      1.447ns (routing 0.805ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.626ns (routing 0.898ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.447     1.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y186        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y186        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.389 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.110     1.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X70Y186        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.337    -0.565 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -0.396    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.377 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.626     1.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X70Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.146     1.395    
    SLICE_X70Y186        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.039ns (26.174%)  route 0.110ns (73.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    -0.146ns
  Clock Net Delay (Source):      1.447ns (routing 0.805ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.626ns (routing 0.898ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.447     1.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y186        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y186        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.389 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.110     1.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X70Y186        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.337    -0.565 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -0.396    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.377 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.626     1.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X70Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism              0.146     1.395    
    SLICE_X70Y186        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     1.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.039ns (26.174%)  route 0.110ns (73.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    -0.146ns
  Clock Net Delay (Source):      1.447ns (routing 0.805ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.626ns (routing 0.898ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.447     1.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y186        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y186        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.389 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.110     1.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X70Y186        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.337    -0.565 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -0.396    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.377 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.626     1.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X70Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism              0.146     1.395    
    SLICE_X70Y186        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     1.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.039ns (26.174%)  route 0.110ns (73.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    -0.146ns
  Clock Net Delay (Source):      1.447ns (routing 0.805ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.626ns (routing 0.898ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.447     1.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y186        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y186        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.389 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.110     1.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X70Y186        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.337    -0.565 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -0.396    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.377 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.626     1.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X70Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism              0.146     1.395    
    SLICE_X70Y186        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.039ns (33.913%)  route 0.076ns (66.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Net Delay (Source):      1.443ns (routing 0.805ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.898ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.443     1.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y187        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y187        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.076     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X73Y187        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.337    -0.565 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169    -0.396    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.377 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.624     1.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X73Y187        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.110     1.357    
    SLICE_X73Y187        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.124    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  To Clock:  clk_elink_mopshub_readout_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       16.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.835ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.501ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24972.502ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@24950.000ns)
  Data Path Delay:        3.673ns  (logic 0.079ns (2.151%)  route 3.594ns (97.849%))
  Logic Levels:           0  
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.759ns = ( 24973.260 - 24972.502 ) 
    Source Clock Delay      (SCD):    2.243ns = ( 24952.242 - 24950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      2.761ns (routing 1.476ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.488ns (routing 1.498ns, distribution 0.990ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                  24950.000 24950.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000 24950.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249 24951.248    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045 24949.203 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250 24949.453    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 24949.480 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.761 24952.242    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079 24952.320 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         3.594 24955.914    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X69Y344        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                  24972.502 24972.502 r  
    AL8                                               0.000 24972.502 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000 24972.502    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391 24972.893 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040 24972.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 24972.932 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344 24973.275    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745 24970.531 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217 24970.748    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 24970.771 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.488 24973.260    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X69Y344        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/C
                         clock pessimism              0.000 24973.260    
                         clock uncertainty           -0.443 24972.816    
    SLICE_X69Y344        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066 24972.750    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]
  -------------------------------------------------------------------
                         required time                      24972.750    
                         arrival time                       -24955.916    
  -------------------------------------------------------------------
                         slack                                 16.835    

Slack (MET) :             16.835ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.501ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24972.502ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@24950.000ns)
  Data Path Delay:        3.673ns  (logic 0.079ns (2.151%)  route 3.594ns (97.849%))
  Logic Levels:           0  
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.759ns = ( 24973.260 - 24972.502 ) 
    Source Clock Delay      (SCD):    2.243ns = ( 24952.242 - 24950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      2.761ns (routing 1.476ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.488ns (routing 1.498ns, distribution 0.990ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                  24950.000 24950.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000 24950.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249 24951.248    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045 24949.203 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250 24949.453    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 24949.480 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.761 24952.242    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079 24952.320 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         3.594 24955.914    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X69Y344        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                  24972.502 24972.502 r  
    AL8                                               0.000 24972.502 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000 24972.502    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391 24972.893 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040 24972.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 24972.932 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344 24973.275    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745 24970.531 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217 24970.748    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 24970.771 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.488 24973.260    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X69Y344        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]/C
                         clock pessimism              0.000 24973.260    
                         clock uncertainty           -0.443 24972.816    
    SLICE_X69Y344        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066 24972.750    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]
  -------------------------------------------------------------------
                         required time                      24972.750    
                         arrival time                       -24955.916    
  -------------------------------------------------------------------
                         slack                                 16.835    

Slack (MET) :             16.854ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.501ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24972.502ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@24950.000ns)
  Data Path Delay:        3.674ns  (logic 0.079ns (2.150%)  route 3.595ns (97.850%))
  Logic Levels:           0  
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.779ns = ( 24973.281 - 24972.502 ) 
    Source Clock Delay      (SCD):    2.243ns = ( 24952.242 - 24950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      2.761ns (routing 1.476ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.508ns (routing 1.498ns, distribution 1.010ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                  24950.000 24950.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000 24950.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249 24951.248    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045 24949.203 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250 24949.453    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 24949.480 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.761 24952.242    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079 24952.320 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         3.595 24955.916    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X70Y344        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                  24972.502 24972.502 r  
    AL8                                               0.000 24972.502 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000 24972.502    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391 24972.893 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040 24972.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 24972.932 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344 24973.275    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745 24970.531 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217 24970.748    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 24970.771 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.508 24973.279    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X70Y344        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]/C
                         clock pessimism              0.000 24973.279    
                         clock uncertainty           -0.443 24972.836    
    SLICE_X70Y344        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066 24972.770    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]
  -------------------------------------------------------------------
                         required time                      24972.771    
                         arrival time                       -24955.918    
  -------------------------------------------------------------------
                         slack                                 16.854    

Slack (MET) :             16.854ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.501ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24972.502ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@24950.000ns)
  Data Path Delay:        3.674ns  (logic 0.079ns (2.150%)  route 3.595ns (97.850%))
  Logic Levels:           0  
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.779ns = ( 24973.281 - 24972.502 ) 
    Source Clock Delay      (SCD):    2.243ns = ( 24952.242 - 24950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      2.761ns (routing 1.476ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.508ns (routing 1.498ns, distribution 1.010ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                  24950.000 24950.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000 24950.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249 24951.248    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045 24949.203 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250 24949.453    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 24949.480 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.761 24952.242    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079 24952.320 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         3.595 24955.916    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X70Y344        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                  24972.502 24972.502 r  
    AL8                                               0.000 24972.502 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000 24972.502    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391 24972.893 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040 24972.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 24972.932 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344 24973.275    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745 24970.531 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217 24970.748    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 24970.771 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.508 24973.279    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X70Y344        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]/C
                         clock pessimism              0.000 24973.279    
                         clock uncertainty           -0.443 24972.836    
    SLICE_X70Y344        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066 24972.770    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]
  -------------------------------------------------------------------
                         required time                      24972.771    
                         arrival time                       -24955.918    
  -------------------------------------------------------------------
                         slack                                 16.854    

Slack (MET) :             16.854ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.501ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24972.502ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@24950.000ns)
  Data Path Delay:        3.674ns  (logic 0.079ns (2.150%)  route 3.595ns (97.850%))
  Logic Levels:           0  
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.779ns = ( 24973.281 - 24972.502 ) 
    Source Clock Delay      (SCD):    2.243ns = ( 24952.242 - 24950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      2.761ns (routing 1.476ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.508ns (routing 1.498ns, distribution 1.010ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                  24950.000 24950.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000 24950.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249 24951.248    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045 24949.203 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250 24949.453    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 24949.480 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.761 24952.242    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079 24952.320 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         3.595 24955.916    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X70Y344        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                  24972.502 24972.502 r  
    AL8                                               0.000 24972.502 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000 24972.502    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391 24972.893 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040 24972.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 24972.932 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344 24973.275    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745 24970.531 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217 24970.748    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 24970.771 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.508 24973.279    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X70Y344        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]/C
                         clock pessimism              0.000 24973.279    
                         clock uncertainty           -0.443 24972.836    
    SLICE_X70Y344        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066 24972.770    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]
  -------------------------------------------------------------------
                         required time                      24972.771    
                         arrival time                       -24955.918    
  -------------------------------------------------------------------
                         slack                                 16.854    

Slack (MET) :             16.865ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.501ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24972.502ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@24950.000ns)
  Data Path Delay:        3.659ns  (logic 0.079ns (2.159%)  route 3.580ns (97.841%))
  Logic Levels:           0  
  Clock Path Skew:        -1.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.775ns = ( 24973.277 - 24972.502 ) 
    Source Clock Delay      (SCD):    2.243ns = ( 24952.242 - 24950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      2.761ns (routing 1.476ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.504ns (routing 1.498ns, distribution 1.006ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                  24950.000 24950.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000 24950.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249 24951.248    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045 24949.203 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250 24949.453    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 24949.480 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.761 24952.242    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079 24952.320 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         3.580 24955.900    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X71Y344        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                  24972.502 24972.502 r  
    AL8                                               0.000 24972.502 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000 24972.502    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391 24972.893 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040 24972.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 24972.932 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344 24973.275    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745 24970.531 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217 24970.748    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 24970.771 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.504 24973.275    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X71Y344        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/C
                         clock pessimism              0.000 24973.275    
                         clock uncertainty           -0.443 24972.832    
    SLICE_X71Y344        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066 24972.766    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]
  -------------------------------------------------------------------
                         required time                      24972.768    
                         arrival time                       -24955.904    
  -------------------------------------------------------------------
                         slack                                 16.865    

Slack (MET) :             16.888ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.501ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24972.502ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@24950.000ns)
  Data Path Delay:        3.626ns  (logic 0.079ns (2.179%)  route 3.547ns (97.821%))
  Logic Levels:           0  
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.765ns = ( 24973.266 - 24972.502 ) 
    Source Clock Delay      (SCD):    2.243ns = ( 24952.242 - 24950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      2.761ns (routing 1.476ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.494ns (routing 1.498ns, distribution 0.996ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                  24950.000 24950.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000 24950.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249 24951.248    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045 24949.203 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250 24949.453    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 24949.480 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.761 24952.242    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079 24952.320 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         3.547 24955.867    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X71Y346        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                  24972.502 24972.502 r  
    AL8                                               0.000 24972.502 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000 24972.502    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391 24972.893 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040 24972.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 24972.932 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344 24973.275    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745 24970.531 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217 24970.748    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 24970.771 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.494 24973.266    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X71Y346        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/C
                         clock pessimism              0.000 24973.266    
                         clock uncertainty           -0.443 24972.822    
    SLICE_X71Y346        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066 24972.756    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]
  -------------------------------------------------------------------
                         required time                      24972.758    
                         arrival time                       -24955.871    
  -------------------------------------------------------------------
                         slack                                 16.888    

Slack (MET) :             16.888ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.501ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24972.502ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@24950.000ns)
  Data Path Delay:        3.626ns  (logic 0.079ns (2.179%)  route 3.547ns (97.821%))
  Logic Levels:           0  
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.765ns = ( 24973.266 - 24972.502 ) 
    Source Clock Delay      (SCD):    2.243ns = ( 24952.242 - 24950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      2.761ns (routing 1.476ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.494ns (routing 1.498ns, distribution 0.996ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                  24950.000 24950.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000 24950.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249 24951.248    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045 24949.203 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250 24949.453    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 24949.480 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.761 24952.242    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079 24952.320 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         3.547 24955.867    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X71Y346        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                  24972.502 24972.502 r  
    AL8                                               0.000 24972.502 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000 24972.502    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391 24972.893 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040 24972.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 24972.932 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344 24973.275    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745 24970.531 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217 24970.748    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 24970.771 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.494 24973.266    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X71Y346        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/C
                         clock pessimism              0.000 24973.266    
                         clock uncertainty           -0.443 24972.822    
    SLICE_X71Y346        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066 24972.756    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]
  -------------------------------------------------------------------
                         required time                      24972.758    
                         arrival time                       -24955.871    
  -------------------------------------------------------------------
                         slack                                 16.888    

Slack (MET) :             16.888ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.501ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24972.502ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@24950.000ns)
  Data Path Delay:        3.626ns  (logic 0.079ns (2.179%)  route 3.547ns (97.821%))
  Logic Levels:           0  
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.765ns = ( 24973.266 - 24972.502 ) 
    Source Clock Delay      (SCD):    2.243ns = ( 24952.242 - 24950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      2.761ns (routing 1.476ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.494ns (routing 1.498ns, distribution 0.996ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                  24950.000 24950.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000 24950.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249 24951.248    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045 24949.203 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250 24949.453    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 24949.480 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.761 24952.242    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079 24952.320 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         3.547 24955.867    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X71Y346        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                  24972.502 24972.502 r  
    AL8                                               0.000 24972.502 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000 24972.502    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391 24972.893 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040 24972.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 24972.932 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344 24973.275    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745 24970.531 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217 24970.748    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 24970.771 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.494 24973.266    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X71Y346        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/C
                         clock pessimism              0.000 24973.266    
                         clock uncertainty           -0.443 24972.822    
    SLICE_X71Y346        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066 24972.756    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]
  -------------------------------------------------------------------
                         required time                      24972.758    
                         arrival time                       -24955.871    
  -------------------------------------------------------------------
                         slack                                 16.888    

Slack (MET) :             16.888ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.501ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24972.502ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@24950.000ns)
  Data Path Delay:        3.626ns  (logic 0.079ns (2.179%)  route 3.547ns (97.821%))
  Logic Levels:           0  
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.765ns = ( 24973.266 - 24972.502 ) 
    Source Clock Delay      (SCD):    2.243ns = ( 24952.242 - 24950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      2.761ns (routing 1.476ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.494ns (routing 1.498ns, distribution 0.996ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                  24950.000 24950.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000 24950.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249 24951.248    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045 24949.203 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250 24949.453    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 24949.480 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.761 24952.242    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079 24952.320 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         3.547 24955.867    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X71Y346        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                  24972.502 24972.502 r  
    AL8                                               0.000 24972.502 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000 24972.502    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391 24972.893 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040 24972.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 24972.932 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344 24973.275    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745 24970.531 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217 24970.748    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 24970.771 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         2.494 24973.266    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X71Y346        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]/C
                         clock pessimism              0.000 24973.266    
                         clock uncertainty           -0.443 24972.822    
    SLICE_X71Y346        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066 24972.756    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]
  -------------------------------------------------------------------
                         required time                      24972.758    
                         arrival time                       -24955.871    
  -------------------------------------------------------------------
                         slack                                 16.888    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.457ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.039ns (2.061%)  route 1.853ns (97.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.434ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.519ns (routing 0.805ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.712ns (routing 1.005ns, distribution 0.707ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.519     1.422    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.461 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         1.853     3.314    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X69Y344        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         1.712     0.434    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X69Y344        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/C
                         clock pessimism              0.000     0.434    
                         clock uncertainty            0.443     0.877    
    SLICE_X69Y344        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     0.857    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           3.314    
  -------------------------------------------------------------------
                         slack                                  2.457    

Slack (MET) :             2.457ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.039ns (2.061%)  route 1.853ns (97.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.434ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.519ns (routing 0.805ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.712ns (routing 1.005ns, distribution 0.707ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.519     1.422    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.461 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         1.853     3.314    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X69Y344        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         1.712     0.434    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X69Y344        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]/C
                         clock pessimism              0.000     0.434    
                         clock uncertainty            0.443     0.877    
    SLICE_X69Y344        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     0.857    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           3.314    
  -------------------------------------------------------------------
                         slack                                  2.457    

Slack (MET) :             2.478ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.039ns (2.032%)  route 1.880ns (97.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.519ns (routing 0.805ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.718ns (routing 1.005ns, distribution 0.713ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.519     1.422    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.461 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         1.880     3.341    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X71Y346        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         1.718     0.440    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X71Y346        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/C
                         clock pessimism              0.000     0.440    
                         clock uncertainty            0.443     0.883    
    SLICE_X71Y346        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     0.863    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           3.341    
  -------------------------------------------------------------------
                         slack                                  2.478    

Slack (MET) :             2.478ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.039ns (2.032%)  route 1.880ns (97.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.519ns (routing 0.805ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.718ns (routing 1.005ns, distribution 0.713ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.519     1.422    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.461 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         1.880     3.341    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X71Y346        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         1.718     0.440    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X71Y346        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/C
                         clock pessimism              0.000     0.440    
                         clock uncertainty            0.443     0.883    
    SLICE_X71Y346        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     0.863    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           3.341    
  -------------------------------------------------------------------
                         slack                                  2.478    

Slack (MET) :             2.478ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.039ns (2.032%)  route 1.880ns (97.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.519ns (routing 0.805ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.718ns (routing 1.005ns, distribution 0.713ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.519     1.422    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.461 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         1.880     3.341    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X71Y346        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         1.718     0.440    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X71Y346        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/C
                         clock pessimism              0.000     0.440    
                         clock uncertainty            0.443     0.883    
    SLICE_X71Y346        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     0.863    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           3.341    
  -------------------------------------------------------------------
                         slack                                  2.478    

Slack (MET) :             2.478ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.039ns (2.032%)  route 1.880ns (97.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.519ns (routing 0.805ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.718ns (routing 1.005ns, distribution 0.713ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.519     1.422    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.461 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         1.880     3.341    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X71Y346        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         1.718     0.440    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X71Y346        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]/C
                         clock pessimism              0.000     0.440    
                         clock uncertainty            0.443     0.883    
    SLICE_X71Y346        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     0.863    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           3.341    
  -------------------------------------------------------------------
                         slack                                  2.478    

Slack (MET) :             2.478ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dispin_reg/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.039ns (2.032%)  route 1.880ns (97.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.519ns (routing 0.805ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.718ns (routing 1.005ns, distribution 0.713ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.519     1.422    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.461 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         1.880     3.341    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X71Y346        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dispin_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         1.718     0.440    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X71Y346        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dispin_reg/C
                         clock pessimism              0.000     0.440    
                         clock uncertainty            0.443     0.883    
    SLICE_X71Y346        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     0.863    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dispin_reg
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           3.341    
  -------------------------------------------------------------------
                         slack                                  2.478    

Slack (MET) :             2.480ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.039ns (2.022%)  route 1.890ns (97.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.448ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.519ns (routing 0.805ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.726ns (routing 1.005ns, distribution 0.721ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.519     1.422    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.461 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         1.890     3.351    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X71Y344        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         1.726     0.448    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X71Y344        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/C
                         clock pessimism              0.000     0.448    
                         clock uncertainty            0.443     0.891    
    SLICE_X71Y344        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     0.871    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           3.351    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.482ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.039ns (2.014%)  route 1.897ns (97.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.453ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.519ns (routing 0.805ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.731ns (routing 1.005ns, distribution 0.726ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.519     1.422    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.461 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         1.897     3.358    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X70Y344        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         1.731     0.453    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X70Y344        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]/C
                         clock pessimism              0.000     0.453    
                         clock uncertainty            0.443     0.896    
    SLICE_X70Y344        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     0.876    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           3.358    
  -------------------------------------------------------------------
                         slack                                  2.482    

Slack (MET) :             2.482ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.039ns (2.014%)  route 1.897ns (97.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.453ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.519ns (routing 0.805ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.731ns (routing 1.005ns, distribution 0.726ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.519     1.422    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y204        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y204        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.461 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=989, routed)         1.897     3.358    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X70Y344        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=427, routed)         1.731     0.453    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X70Y344        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]/C
                         clock pessimism              0.000     0.453    
                         clock uncertainty            0.443     0.896    
    SLICE_X70Y344        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     0.876    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/fifo_to_elink0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           3.358    
  -------------------------------------------------------------------
                         slack                                  2.482    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  To Clock:  clk_rx_mopshub_readout_bd_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.177ns,  Total Violation       -1.177ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.177ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_11/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/R
                            (recovery check against rising-edge clock clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.502ns  (clk_rx_mopshub_readout_bd_clk_wiz_0_0 fall@6227.501ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@6225.000ns)
  Data Path Delay:        0.484ns  (logic 0.076ns (15.702%)  route 0.408ns (84.297%))
  Logic Levels:           0  
  Clock Path Skew:        -2.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.065ns = ( 6227.566 - 6227.501 ) 
    Source Clock Delay      (SCD):    2.263ns = ( 6227.263 - 6225.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.199ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      2.781ns (routing 1.476ns, distribution 1.305ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.155ns, distribution 1.637ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   6225.000  6225.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  6225.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249  6226.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.045  6224.204 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250  6224.454    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  6224.482 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        2.781  6227.263    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y196        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y196        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  6227.339 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_11/Q
                         net (fo=1, routed)           0.408  6227.747    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/mb_reset_repN_11_alias
    BITSLICE_RX_TX_X0Y171
                         IDDRE1                                       f  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 fall edge)
                                                   6227.501  6227.501 f  
    AL8                                               0.000  6227.501 f  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  6227.501    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391  6227.892 f  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  6227.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  6227.932 f  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344  6228.276    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.745  6225.531 f  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.219  6225.750    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  6225.774 f  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=2, routed)           1.792  6227.566    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/clk_rx
    BITSLICE_RX_TX_X0Y171
                         IDDRE1                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/CB  (IS_INVERTED)
                         clock pessimism              0.000  6227.566    
                         clock uncertainty           -0.423  6227.144    
    BITSLICE_RX_TX_X0Y171
                         IDDRE1 (Recov_ISERDES_BITSLICE_COMPONENT_RX_TX_CB_R)
                                                     -0.574  6226.570    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst
  -------------------------------------------------------------------
                         required time                       6226.570    
                         arrival time                       -6227.747    
  -------------------------------------------------------------------
                         slack                                 -1.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.110ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_11/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/R
                            (removal check against falling-edge clock clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.037ns (17.961%)  route 0.169ns (82.039%))
  Logic Levels:           0  
  Clock Path Skew:        -1.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.044ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.199ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.528ns (routing 0.805ns, distribution 0.723ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.108ns, distribution 1.212ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.951    -0.262 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148    -0.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.097 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=4153, routed)        1.528     1.431    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y196        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y196        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.468 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica_11/Q
                         net (fo=1, routed)           0.169     1.637    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/mb_reset_repN_11_alias
    BITSLICE_RX_TX_X0Y171
                         IDDRE1                                       f  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.169    -1.295    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.276 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=2, routed)           1.320     0.044    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/clk_rx
    BITSLICE_RX_TX_X0Y171
                         IDDRE1                                       f  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/CB  (IS_INVERTED)
                         clock pessimism              0.000     0.044    
                         clock uncertainty            0.423     0.467    
    BITSLICE_RX_TX_X0Y171
                         IDDRE1 (Remov_ISERDES_BITSLICE_COMPONENT_RX_TX_CB_R)
                                                      0.060     0.527    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst
  -------------------------------------------------------------------
                         required time                         -0.527    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  1.110    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       47.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.959ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.374ns (20.516%)  route 1.449ns (79.484%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.432ns = ( 52.432 - 50.000 ) 
    Source Clock Delay      (SCD):    6.786ns
    Clock Pessimism Removal (CPR):    4.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.262ns (routing 0.171ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.155ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.196     5.496    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.262     6.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     6.865 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.259     7.124    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X82Y117        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     7.276 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.190     7.466    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y119        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.143     7.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.000     8.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X77Y186        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.814    51.279    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.129    52.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X77Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.237    56.669    
                         clock uncertainty           -0.035    56.634    
    SLICE_X77Y186        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    56.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         56.568    
                         arrival time                          -8.609    
  -------------------------------------------------------------------
                         slack                                 47.959    

Slack (MET) :             47.959ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.374ns (20.516%)  route 1.449ns (79.484%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.432ns = ( 52.432 - 50.000 ) 
    Source Clock Delay      (SCD):    6.786ns
    Clock Pessimism Removal (CPR):    4.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.262ns (routing 0.171ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.155ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.196     5.496    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.262     6.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     6.865 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.259     7.124    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X82Y117        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     7.276 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.190     7.466    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y119        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.143     7.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.000     8.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X77Y186        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.814    51.279    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.129    52.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X77Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.237    56.669    
                         clock uncertainty           -0.035    56.634    
    SLICE_X77Y186        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    56.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         56.568    
                         arrival time                          -8.609    
  -------------------------------------------------------------------
                         slack                                 47.959    

Slack (MET) :             47.959ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.374ns (20.516%)  route 1.449ns (79.484%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.432ns = ( 52.432 - 50.000 ) 
    Source Clock Delay      (SCD):    6.786ns
    Clock Pessimism Removal (CPR):    4.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.262ns (routing 0.171ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.155ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.196     5.496    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.262     6.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     6.865 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.259     7.124    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X82Y117        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     7.276 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.190     7.466    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y119        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.143     7.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.000     8.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X77Y186        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.814    51.279    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.129    52.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X77Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.237    56.669    
                         clock uncertainty           -0.035    56.634    
    SLICE_X77Y186        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    56.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         56.568    
                         arrival time                          -8.609    
  -------------------------------------------------------------------
                         slack                                 47.959    

Slack (MET) :             47.959ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.374ns (20.516%)  route 1.449ns (79.484%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.432ns = ( 52.432 - 50.000 ) 
    Source Clock Delay      (SCD):    6.786ns
    Clock Pessimism Removal (CPR):    4.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.262ns (routing 0.171ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.155ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.196     5.496    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.262     6.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     6.865 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.259     7.124    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X82Y117        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     7.276 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.190     7.466    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y119        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.143     7.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.000     8.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X77Y186        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.814    51.279    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.129    52.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X77Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.237    56.669    
                         clock uncertainty           -0.035    56.634    
    SLICE_X77Y186        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066    56.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         56.568    
                         arrival time                          -8.609    
  -------------------------------------------------------------------
                         slack                                 47.959    

Slack (MET) :             47.959ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.374ns (20.516%)  route 1.449ns (79.484%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.432ns = ( 52.432 - 50.000 ) 
    Source Clock Delay      (SCD):    6.786ns
    Clock Pessimism Removal (CPR):    4.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.262ns (routing 0.171ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.155ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.196     5.496    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.262     6.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     6.865 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.259     7.124    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X82Y117        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     7.276 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.190     7.466    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y119        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.143     7.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.000     8.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X77Y186        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.814    51.279    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.129    52.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X77Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.237    56.669    
                         clock uncertainty           -0.035    56.634    
    SLICE_X77Y186        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    56.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         56.568    
                         arrival time                          -8.609    
  -------------------------------------------------------------------
                         slack                                 47.959    

Slack (MET) :             47.959ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.374ns (20.516%)  route 1.449ns (79.484%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.432ns = ( 52.432 - 50.000 ) 
    Source Clock Delay      (SCD):    6.786ns
    Clock Pessimism Removal (CPR):    4.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.262ns (routing 0.171ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.155ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.196     5.496    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.262     6.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     6.865 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.259     7.124    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X82Y117        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     7.276 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.190     7.466    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y119        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.143     7.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.000     8.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X77Y186        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.814    51.279    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.129    52.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X77Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.237    56.669    
                         clock uncertainty           -0.035    56.634    
    SLICE_X77Y186        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    56.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         56.568    
                         arrival time                          -8.609    
  -------------------------------------------------------------------
                         slack                                 47.959    

Slack (MET) :             47.959ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.374ns (20.516%)  route 1.449ns (79.484%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.432ns = ( 52.432 - 50.000 ) 
    Source Clock Delay      (SCD):    6.786ns
    Clock Pessimism Removal (CPR):    4.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.262ns (routing 0.171ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.155ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.196     5.496    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.262     6.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     6.865 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.259     7.124    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X82Y117        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     7.276 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.190     7.466    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y119        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.143     7.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.000     8.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X77Y186        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.814    51.279    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.129    52.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X77Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.237    56.669    
                         clock uncertainty           -0.035    56.634    
    SLICE_X77Y186        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    56.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         56.568    
                         arrival time                          -8.609    
  -------------------------------------------------------------------
                         slack                                 47.959    

Slack (MET) :             47.959ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.374ns (20.516%)  route 1.449ns (79.484%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.432ns = ( 52.432 - 50.000 ) 
    Source Clock Delay      (SCD):    6.786ns
    Clock Pessimism Removal (CPR):    4.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.262ns (routing 0.171ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.155ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.196     5.496    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.262     6.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     6.865 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.259     7.124    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X82Y117        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     7.276 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.190     7.466    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y119        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.143     7.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.000     8.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X77Y186        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.814    51.279    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.129    52.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X77Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.237    56.669    
                         clock uncertainty           -0.035    56.634    
    SLICE_X77Y186        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    56.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         56.568    
                         arrival time                          -8.609    
  -------------------------------------------------------------------
                         slack                                 47.959    

Slack (MET) :             47.961ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.820ns  (logic 0.374ns (20.549%)  route 1.446ns (79.451%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 52.431 - 50.000 ) 
    Source Clock Delay      (SCD):    6.786ns
    Clock Pessimism Removal (CPR):    4.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.262ns (routing 0.171ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.155ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.196     5.496    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.262     6.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     6.865 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.259     7.124    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X82Y117        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     7.276 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.190     7.466    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y119        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.143     7.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.997     8.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X77Y186        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.814    51.279    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.128    52.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X77Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.237    56.668    
                         clock uncertainty           -0.035    56.633    
    SLICE_X77Y186        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    56.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         56.567    
                         arrival time                          -8.606    
  -------------------------------------------------------------------
                         slack                                 47.961    

Slack (MET) :             47.961ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.820ns  (logic 0.374ns (20.549%)  route 1.446ns (79.451%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 52.431 - 50.000 ) 
    Source Clock Delay      (SCD):    6.786ns
    Clock Pessimism Removal (CPR):    4.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.262ns (routing 0.171ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.155ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.196     5.496    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.262     6.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     6.865 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.259     7.124    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X82Y117        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     7.276 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.190     7.466    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X82Y119        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.143     7.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.997     8.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X77Y186        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.814    51.279    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         1.128    52.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X77Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.237    56.668    
                         clock uncertainty           -0.035    56.633    
    SLICE_X77Y186        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    56.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         56.567    
                         arrival time                          -8.606    
  -------------------------------------------------------------------
                         slack                                 47.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.039ns (26.712%)  route 0.107ns (73.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.012ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    4.099ns
  Clock Net Delay (Source):      0.716ns (routing 0.097ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.108ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.633     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.716     1.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X77Y196        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y196        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.870 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.107     1.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X76Y196        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.849     5.149    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.844     6.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X76Y196        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -4.099     1.913    
    SLICE_X76Y196        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     1.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.039ns (26.712%)  route 0.107ns (73.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.012ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    4.099ns
  Clock Net Delay (Source):      0.716ns (routing 0.097ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.108ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.633     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.716     1.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X77Y196        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y196        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.870 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.107     1.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X76Y196        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.849     5.149    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.844     6.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X76Y196        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -4.099     1.913    
    SLICE_X76Y196        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.039ns (26.712%)  route 0.107ns (73.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.012ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    4.099ns
  Clock Net Delay (Source):      0.716ns (routing 0.097ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.108ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.633     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.716     1.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X77Y196        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y196        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.870 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.107     1.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X76Y196        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.849     5.149    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.844     6.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X76Y196        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -4.099     1.913    
    SLICE_X76Y196        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.039ns (26.712%)  route 0.107ns (73.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.012ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    4.099ns
  Clock Net Delay (Source):      0.716ns (routing 0.097ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.108ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.633     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.716     1.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X77Y196        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y196        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.870 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.107     1.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X76Y196        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.849     5.149    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.844     6.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X76Y196        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -4.099     1.913    
    SLICE_X76Y196        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     1.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.039ns (26.712%)  route 0.107ns (73.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.012ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    4.099ns
  Clock Net Delay (Source):      0.716ns (routing 0.097ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.108ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.633     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.716     1.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X77Y196        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y196        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.870 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.107     1.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X76Y196        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.849     5.149    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.844     6.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X76Y196        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -4.099     1.913    
    SLICE_X76Y196        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     1.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.039ns (26.712%)  route 0.107ns (73.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.012ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    4.099ns
  Clock Net Delay (Source):      0.716ns (routing 0.097ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.108ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.633     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.716     1.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X77Y196        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y196        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.870 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.107     1.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X76Y196        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.849     5.149    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.844     6.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X76Y196        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -4.099     1.913    
    SLICE_X76Y196        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     1.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.039ns (26.712%)  route 0.107ns (73.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.012ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    4.099ns
  Clock Net Delay (Source):      0.716ns (routing 0.097ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.108ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.633     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.716     1.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X77Y196        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y196        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.870 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.107     1.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X76Y196        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.849     5.149    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.844     6.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X76Y196        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -4.099     1.913    
    SLICE_X76Y196        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.039ns (26.712%)  route 0.107ns (73.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.012ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    4.099ns
  Clock Net Delay (Source):      0.716ns (routing 0.097ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.108ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.633     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.716     1.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X77Y196        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y196        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.870 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.107     1.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X76Y196        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.849     5.149    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.844     6.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X76Y196        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -4.099     1.913    
    SLICE_X76Y196        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.039ns (26.531%)  route 0.108ns (73.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.013ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    4.099ns
  Clock Net Delay (Source):      0.716ns (routing 0.097ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.845ns (routing 0.108ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.633     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.716     1.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X77Y196        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y196        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.870 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.108     1.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X76Y196        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.849     5.149    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.845     6.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X76Y196        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -4.099     1.914    
    SLICE_X76Y196        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.039ns (26.531%)  route 0.108ns (73.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.013ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    4.099ns
  Clock Net Delay (Source):      0.716ns (routing 0.097ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.845ns (routing 0.108ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.633     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.716     1.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X77Y196        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y196        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.870 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.108     1.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X76Y196        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.849     5.149    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=490, routed)         0.845     6.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X76Y196        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -4.099     1.914    
    SLICE_X76Y196        FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     1.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.084    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack       15.301ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.301ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@16.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.079ns (14.286%)  route 0.474ns (85.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.365ns = ( 17.365 - 16.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.553ns (routing 0.735ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.365ns (routing 0.666ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.553     1.553    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X84Y337        FDPE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y337        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.632 f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.474     2.106    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X84Y339        FDCE                                         f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     16.000    16.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000    16.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.365    17.365    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y339        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.154    17.519    
                         clock uncertainty           -0.046    17.473    
    SLICE_X84Y339        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    17.407    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         17.407    
                         arrival time                          -2.106    
  -------------------------------------------------------------------
                         slack                                 15.301    

Slack (MET) :             15.301ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@16.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.079ns (14.286%)  route 0.474ns (85.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.365ns = ( 17.365 - 16.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.553ns (routing 0.735ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.365ns (routing 0.666ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.553     1.553    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X84Y337        FDPE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y337        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.632 f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.474     2.106    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X84Y339        FDCE                                         f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     16.000    16.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000    16.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.365    17.365    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y339        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.154    17.519    
                         clock uncertainty           -0.046    17.473    
    SLICE_X84Y339        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    17.407    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         17.407    
                         arrival time                          -2.106    
  -------------------------------------------------------------------
                         slack                                 15.301    

Slack (MET) :             15.301ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@16.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.079ns (14.286%)  route 0.474ns (85.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.365ns = ( 17.365 - 16.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.553ns (routing 0.735ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.365ns (routing 0.666ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.553     1.553    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X84Y337        FDPE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y337        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.632 f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.474     2.106    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X84Y339        FDCE                                         f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     16.000    16.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000    16.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.365    17.365    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y339        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism              0.154    17.519    
                         clock uncertainty           -0.046    17.473    
    SLICE_X84Y339        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    17.407    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         17.407    
                         arrival time                          -2.106    
  -------------------------------------------------------------------
                         slack                                 15.301    

Slack (MET) :             15.301ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@16.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.079ns (14.286%)  route 0.474ns (85.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.365ns = ( 17.365 - 16.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.553ns (routing 0.735ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.365ns (routing 0.666ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.553     1.553    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X84Y337        FDPE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y337        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.632 f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.474     2.106    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X84Y339        FDCE                                         f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     16.000    16.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000    16.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.365    17.365    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y339        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism              0.154    17.519    
                         clock uncertainty           -0.046    17.473    
    SLICE_X84Y339        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    17.407    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         17.407    
                         arrival time                          -2.106    
  -------------------------------------------------------------------
                         slack                                 15.301    

Slack (MET) :             15.304ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@16.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.079ns (14.312%)  route 0.473ns (85.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.367ns = ( 17.367 - 16.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.553ns (routing 0.735ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.666ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.553     1.553    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X84Y337        FDPE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y337        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.632 f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.473     2.105    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X84Y339        FDCE                                         f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     16.000    16.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000    16.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.367    17.367    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y339        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.154    17.521    
                         clock uncertainty           -0.046    17.475    
    SLICE_X84Y339        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    17.409    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         17.409    
                         arrival time                          -2.105    
  -------------------------------------------------------------------
                         slack                                 15.304    

Slack (MET) :             15.304ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@16.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.079ns (14.312%)  route 0.473ns (85.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.367ns = ( 17.367 - 16.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.553ns (routing 0.735ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.666ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.553     1.553    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X84Y337        FDPE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y337        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.632 f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.473     2.105    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X84Y339        FDCE                                         f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     16.000    16.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000    16.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.367    17.367    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y339        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.154    17.521    
                         clock uncertainty           -0.046    17.475    
    SLICE_X84Y339        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    17.409    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         17.409    
                         arrival time                          -2.105    
  -------------------------------------------------------------------
                         slack                                 15.304    

Slack (MET) :             15.304ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@16.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.079ns (14.312%)  route 0.473ns (85.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.367ns = ( 17.367 - 16.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.553ns (routing 0.735ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.666ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.553     1.553    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X84Y337        FDPE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y337        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.632 f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.473     2.105    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X84Y339        FDCE                                         f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     16.000    16.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000    16.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.367    17.367    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y339        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.154    17.521    
                         clock uncertainty           -0.046    17.475    
    SLICE_X84Y339        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    17.409    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         17.409    
                         arrival time                          -2.105    
  -------------------------------------------------------------------
                         slack                                 15.304    

Slack (MET) :             15.304ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CLR
                            (recovery check against rising-edge clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@16.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.079ns (14.312%)  route 0.473ns (85.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.367ns = ( 17.367 - 16.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.553ns (routing 0.735ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.666ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.553     1.553    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X84Y337        FDPE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y337        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.632 f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.473     2.105    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X84Y339        FDCE                                         f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     16.000    16.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000    16.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.367    17.367    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y339        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.154    17.521    
                         clock uncertainty           -0.046    17.475    
    SLICE_X84Y339        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    17.409    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         17.409    
                         arrival time                          -2.105    
  -------------------------------------------------------------------
                         slack                                 15.304    

Slack (MET) :             15.311ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
                            (recovery check against rising-edge clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@16.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.079ns (14.657%)  route 0.460ns (85.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.361ns = ( 17.361 - 16.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.553ns (routing 0.735ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.361ns (routing 0.666ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.553     1.553    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X84Y337        FDPE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y337        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.632 f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.460     2.092    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X84Y340        FDCE                                         f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     16.000    16.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000    16.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.361    17.361    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y340        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism              0.154    17.515    
                         clock uncertainty           -0.046    17.469    
    SLICE_X84Y340        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    17.403    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         17.403    
                         arrival time                          -2.092    
  -------------------------------------------------------------------
                         slack                                 15.311    

Slack (MET) :             15.311ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR
                            (recovery check against rising-edge clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@16.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.079ns (14.657%)  route 0.460ns (85.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.361ns = ( 17.361 - 16.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.553ns (routing 0.735ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.361ns (routing 0.666ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.553     1.553    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X84Y337        FDPE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y337        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.632 f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.460     2.092    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X84Y340        FDCE                                         f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     16.000    16.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000    16.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.361    17.361    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y340        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism              0.154    17.515    
                         clock uncertainty           -0.046    17.469    
    SLICE_X84Y340        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    17.403    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         17.403    
                         arrival time                          -2.092    
  -------------------------------------------------------------------
                         slack                                 15.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
                            (removal check against rising-edge clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.039ns (16.883%)  route 0.192ns (83.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.971ns
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.856ns (routing 0.401ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.971ns (routing 0.447ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.856     0.856    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X84Y337        FDPE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y337        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.895 f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.192     1.087    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X84Y338        FDCE                                         f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.971     0.971    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y338        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.097     0.874    
    SLICE_X84Y338        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.854    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CLR
                            (removal check against rising-edge clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.039ns (16.883%)  route 0.192ns (83.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.971ns
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.856ns (routing 0.401ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.971ns (routing 0.447ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.856     0.856    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X84Y337        FDPE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y337        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.895 f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.192     1.087    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X84Y338        FDCE                                         f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.971     0.971    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y338        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism             -0.097     0.874    
    SLICE_X84Y338        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     0.854    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CLR
                            (removal check against rising-edge clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.039ns (16.883%)  route 0.192ns (83.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.971ns
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.856ns (routing 0.401ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.971ns (routing 0.447ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.856     0.856    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X84Y337        FDPE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y337        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.895 f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.192     1.087    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X84Y338        FDCE                                         f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.971     0.971    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y338        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism             -0.097     0.874    
    SLICE_X84Y338        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     0.854    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CLR
                            (removal check against rising-edge clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.039ns (16.883%)  route 0.192ns (83.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.971ns
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.856ns (routing 0.401ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.971ns (routing 0.447ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.856     0.856    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X84Y337        FDPE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y337        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.895 f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.192     1.087    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X84Y338        FDCE                                         f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.971     0.971    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y338        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism             -0.097     0.874    
    SLICE_X84Y338        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     0.854    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
                            (removal check against rising-edge clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.039ns (16.883%)  route 0.192ns (83.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.856ns (routing 0.401ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.447ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.856     0.856    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X84Y337        FDPE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y337        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.895 f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.192     1.087    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X84Y338        FDCE                                         f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.967     0.967    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y338        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.097     0.870    
    SLICE_X84Y338        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     0.850    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CLR
                            (removal check against rising-edge clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.039ns (16.883%)  route 0.192ns (83.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.856ns (routing 0.401ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.447ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.856     0.856    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X84Y337        FDPE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y337        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.895 f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.192     1.087    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X84Y338        FDCE                                         f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.967     0.967    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y338        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism             -0.097     0.870    
    SLICE_X84Y338        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     0.850    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CLR
                            (removal check against rising-edge clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.039ns (16.883%)  route 0.192ns (83.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.856ns (routing 0.401ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.447ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.856     0.856    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X84Y337        FDPE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y337        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.895 f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.192     1.087    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X84Y338        FDCE                                         f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.967     0.967    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y338        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.097     0.870    
    SLICE_X84Y338        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     0.850    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CLR
                            (removal check against rising-edge clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.039ns (16.883%)  route 0.192ns (83.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.856ns (routing 0.401ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.447ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.856     0.856    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X84Y337        FDPE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y337        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.895 f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.192     1.087    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X84Y338        FDCE                                         f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.967     0.967    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y338        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism             -0.097     0.870    
    SLICE_X84Y338        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     0.850    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR
                            (removal check against rising-edge clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.039ns (15.354%)  route 0.215ns (84.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.972ns
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.856ns (routing 0.401ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.447ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.856     0.856    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X84Y337        FDPE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y337        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.895 f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.215     1.110    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X84Y339        FDCE                                         f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.972     0.972    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y339        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.097     0.875    
    SLICE_X84Y339        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.855    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CLR
                            (removal check against rising-edge clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.039ns (15.354%)  route 0.215ns (84.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.972ns
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.856ns (routing 0.401ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.447ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.856     0.856    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X84Y337        FDPE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y337        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.895 f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.215     1.110    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X84Y339        FDCE                                         f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y74        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.972     0.972    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y339        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism             -0.097     0.875    
    SLICE_X84Y339        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     0.855    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.255    





