Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 31 11:28:10 2020
| Host         : surface running 64-bit major release  (build 9200)
| Command      : report_methodology -file Camera_Demo_methodology_drc_routed.rpt -pb Camera_Demo_methodology_drc_routed.pb -rpx Camera_Demo_methodology_drc_routed.rpx
| Design       : Camera_Demo
| Device       : xc7s15ftgb196-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 142
+-----------+----------+------------------------------------------------------------------+------------+
| Rule      | Severity | Description                                                      | Violations |
+-----------+----------+------------------------------------------------------------------+------------+
| CKLD-2    | Warning  | Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads | 1          |
| SYNTH-11  | Warning  | DSP output not registered                                        | 3          |
| TIMING-4  | Warning  | Invalid primary clock redefinition on a clock tree               | 2          |
| TIMING-6  | Warning  | No common primary clock between related clocks                   | 4          |
| TIMING-7  | Warning  | No common node between related clocks                            | 4          |
| TIMING-8  | Warning  | No common period between related clocks                          | 2          |
| TIMING-14 | Warning  | LUT on the clock tree                                            | 1          |
| TIMING-16 | Warning  | Large setup violation                                            | 101        |
| TIMING-17 | Warning  | Non-clocked sequential cell                                      | 9          |
| TIMING-18 | Warning  | Missing input or output delay                                    | 9          |
| TIMING-27 | Warning  | Invalid primary clock on hierarchical pin                        | 2          |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects                      | 1          |
| XDCC-1    | Warning  | Scoped Clock constraint overwritten with the same name           | 1          |
| REQP-1959 | Advisory | connects_SERDES_RST_driver_not_FF                                | 2          |
+-----------+----------+------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CKLD-2#1 Warning
Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  
Clock net i_clk_IBUF is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): state_current_reg[1]/C, state_current_reg[0]/C, state_current_reg[4]/C, state_current_reg[5]/C, state_current_reg[3]/C, state_current_reg[2]/C, B_In_reg[5]/C, B_In_reg[3]/C, B_In_reg[0]/C, B_In_reg[4]/C, B_In_reg[1]/C, B_In_reg[2]/C, B_In_reg[6]/C, G_In_reg[2]/C, G_In_reg[1]/C (the first 15 of 35 listed)
Related violations: <none>

SYNTH-11#1 Warning
DSP output not registered  
DSP instance scancolor1/ga1/g_average2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#2 Warning
DSP output not registered  
DSP instance scancolor1/ga1/r_average2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#3 Warning
DSP output not registered  
DSP instance scancolor1/ga1/r_average2__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

TIMING-4#1 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1 is defined downstream of clock pclk and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-4#2 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock scancolor1/clk_10/inst/clk_in1 is defined downstream of clock sys_clk_pin and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk_out1_clk_wiz_1 and sys_clk_pin are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_wiz_1] -to [get_clocks sys_clk_pin]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks pclk and clk_out1_clk_wiz_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks pclk] -to [get_clocks clk_out1_clk_wiz_1]
Related violations: <none>

TIMING-6#3 Warning
No common primary clock between related clocks  
The clocks pclk and clk_out2_clk_wiz_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks pclk] -to [get_clocks clk_out2_clk_wiz_0]
Related violations: <none>

TIMING-6#4 Warning
No common primary clock between related clocks  
The clocks sys_clk_pin and clk_out1_clk_wiz_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks clk_out1_clk_wiz_1]
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks clk_out1_clk_wiz_1 and sys_clk_pin are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_wiz_1] -to [get_clocks sys_clk_pin]
Related violations: <none>

TIMING-7#2 Warning
No common node between related clocks  
The clocks pclk and clk_out1_clk_wiz_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks pclk] -to [get_clocks clk_out1_clk_wiz_1]
Related violations: <none>

TIMING-7#3 Warning
No common node between related clocks  
The clocks pclk and clk_out2_clk_wiz_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks pclk] -to [get_clocks clk_out2_clk_wiz_0]
Related violations: <none>

TIMING-7#4 Warning
No common node between related clocks  
The clocks sys_clk_pin and clk_out1_clk_wiz_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks clk_out1_clk_wiz_1]
Related violations: <none>

TIMING-8#1 Warning
No common period between related clocks  
The clocks pclk and clk_out1_clk_wiz_1 are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#2 Warning
No common period between related clocks  
The clocks pclk and clk_out2_clk_wiz_0 are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-14#1 Warning
LUT on the clock tree  
The LUT scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -10.801 ns between scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start_reg/C (clocked by pclk) and scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start_buff_reg[0]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -15.055 ns between scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/err_req_reg/C (clocked by pclk) and scancolor1/MIPI_Trans_Driver/Data_Read/U0/clock_upd_req_reg/D (clocked by clk_out2_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -3.749 ns between scancolor1/ga1/bcnt_reg[9]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/blue_reg[13]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -3.953 ns between scancolor1/ga1/bcnt_reg[9]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/blue_reg[10]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -3.993 ns between scancolor1/ga1/bcnt_reg[9]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/blue_reg[4]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -4.008 ns between scancolor1/ga1/bcnt_reg[9]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/blue_reg[0]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -4.104 ns between scancolor1/ga1/bcnt_reg[9]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/blue_reg[12]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -4.121 ns between scancolor1/ga1/bcnt_reg[9]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/blue_reg[11]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -4.137 ns between scancolor1/ga1/bcnt_reg[9]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/blue_reg[1]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -4.139 ns between scancolor1/ga1/bcnt_reg[9]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/blue_reg[15]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -4.212 ns between scancolor1/ga1/bcnt_reg[9]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/blue_reg[9]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -4.278 ns between scancolor1/ga1/bcnt_reg[9]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/blue_reg[2]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -4.311 ns between scancolor1/ga1/bcnt_reg[9]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/blue_reg[7]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -4.317 ns between scancolor1/ga1/gcnt_reg[4]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/green_reg[15]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -4.361 ns between scancolor1/ga1/bcnt_reg[9]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/blue_reg[3]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -4.365 ns between scancolor1/ga1/bcnt_reg[9]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/blue_reg[14]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -4.402 ns between scancolor1/ga1/bcnt_reg[9]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/blue_reg[5]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -4.404 ns between scancolor1/ga1/rcnt_reg[14]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/red_reg[2]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -4.417 ns between scancolor1/ga1/rcnt_reg[14]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/red_reg[4]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -4.430 ns between scancolor1/ga1/rcnt_reg[14]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/red_reg[3]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -4.453 ns between scancolor1/ga1/bcnt_reg[9]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/blue_reg[8]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -4.483 ns between scancolor1/ga1/rcnt_reg[14]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/red_reg[13]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -4.491 ns between scancolor1/ga1/rcnt_reg[14]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/red_reg[7]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -4.492 ns between scancolor1/ga1/gcnt_reg[4]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/green_reg[2]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -4.495 ns between scancolor1/ga1/bcnt_reg[9]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/blue_reg[6]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -4.540 ns between scancolor1/ga1/rcnt_reg[14]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/g_average2/A[4] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -4.542 ns between scancolor1/ga1/gcnt_reg[4]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/green_reg[7]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -4.543 ns between scancolor1/ga1/gcnt_reg[4]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/green_reg[3]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -4.550 ns between scancolor1/ga1/rcnt_reg[14]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/g_average2/A[0] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -4.624 ns between scancolor1/ga1/rcnt_reg[14]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/red_reg[14]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -4.639 ns between scancolor1/ga1/rcnt_reg[14]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/red_reg[0]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -4.655 ns between scancolor1/ga1/rcnt_reg[14]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/g_average2/A[13] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -4.656 ns between scancolor1/ga1/gcnt_reg[4]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/green_reg[0]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -4.701 ns between scancolor1/ga1/rcnt_reg[14]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/g_average2/A[2] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -4.740 ns between scancolor1/ga1/rcnt_reg[14]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/g_average2/A[6] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -4.740 ns between scancolor1/ga1/rcnt_reg[14]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/red_reg[5]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -4.754 ns between scancolor1/ga1/rcnt_reg[14]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/g_average2/A[15] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -4.762 ns between scancolor1/ga1/rcnt_reg[14]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/g_average2/A[3] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -4.775 ns between scancolor1/ga1/gcnt_reg[4]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/green_reg[13]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -4.778 ns between scancolor1/ga1/rcnt_reg[14]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/red_reg[15]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -4.779 ns between scancolor1/ga1/gcnt_reg[4]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/green_reg[12]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -4.780 ns between scancolor1/ga1/rcnt_reg[14]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/g_average2/A[14] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -4.781 ns between scancolor1/ga1/gcnt_reg[4]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/green_reg[14]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -4.823 ns between scancolor1/ga1/gcnt_reg[4]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/r_average2__0/A[15] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -4.831 ns between scancolor1/ga1/rcnt_reg[14]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/g_average2/A[11] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -4.833 ns between scancolor1/ga1/rcnt_reg[14]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/red_reg[6]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -4.837 ns between scancolor1/ga1/rcnt_reg[14]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/red_reg[12]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -4.851 ns between scancolor1/ga1/rcnt_reg[14]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/g_average2/A[5] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -4.886 ns between scancolor1/ga1/rcnt_reg[14]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/g_average2/A[7] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -4.902 ns between scancolor1/ga1/rcnt_reg[14]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/red_reg[1]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -4.913 ns between scancolor1/ga1/bcnt_reg[9]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/r_average2/A[12] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -4.916 ns between scancolor1/ga1/rcnt_reg[14]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/red_reg[11]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -4.935 ns between scancolor1/ga1/bcnt_reg[9]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/r_average2/A[11] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -4.950 ns between scancolor1/ga1/rcnt_reg[14]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/g_average2/A[1] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -4.954 ns between scancolor1/ga1/bcnt_reg[9]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/r_average2/A[4] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -4.956 ns between scancolor1/ga1/gcnt_reg[4]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/green_reg[1]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -4.956 ns between scancolor1/ga1/gcnt_reg[4]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/green_reg[6]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -4.970 ns between scancolor1/ga1/bcnt_reg[9]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/r_average2/A[0] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -4.970 ns between scancolor1/ga1/gcnt_reg[4]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/green_reg[10]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -4.977 ns between scancolor1/ga1/bcnt_reg[9]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/r_average2/A[13] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -4.990 ns between scancolor1/ga1/bcnt_reg[9]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/r_average2/A[10] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -4.995 ns between scancolor1/ga1/gcnt_reg[4]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/r_average2__0/A[13] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -4.999 ns between scancolor1/ga1/gcnt_reg[4]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/r_average2__0/A[12] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -5.006 ns between scancolor1/ga1/rcnt_reg[14]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/g_average2/A[9] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -5.012 ns between scancolor1/ga1/gcnt_reg[4]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/r_average2__0/A[14] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -5.014 ns between scancolor1/ga1/bcnt_reg[9]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/r_average2/A[8] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -5.017 ns between scancolor1/ga1/rcnt_reg[14]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/g_average2/A[8] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -5.025 ns between scancolor1/ga1/rcnt_reg[14]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/red_reg[9]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -5.045 ns between scancolor1/ga1/gcnt_reg[4]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/green_reg[9]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -5.046 ns between scancolor1/ga1/rcnt_reg[14]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/g_average2/A[12] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -5.046 ns between scancolor1/ga1/rcnt_reg[14]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/red_reg[10]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -5.058 ns between scancolor1/ga1/bcnt_reg[9]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/r_average2/A[9] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -5.064 ns between scancolor1/ga1/rcnt_reg[14]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/g_average2/A[10] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -5.075 ns between scancolor1/ga1/gcnt_reg[4]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/green_reg[5]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -5.105 ns between scancolor1/ga1/gcnt_reg[4]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/r_average2__0/A[0] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -5.105 ns between scancolor1/ga1/rcnt_reg[14]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/red_reg[8]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -5.106 ns between scancolor1/ga1/bcnt_reg[9]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/r_average2/A[2] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -5.109 ns between scancolor1/ga1/gcnt_reg[4]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/green_reg[11]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -5.111 ns between scancolor1/ga1/bcnt_reg[9]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/r_average2/A[1] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -5.115 ns between scancolor1/ga1/bcnt_reg[9]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/r_average2/A[15] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -5.126 ns between scancolor1/ga1/gcnt_reg[4]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/green_reg[8]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -5.127 ns between scancolor1/ga1/bcnt_reg[9]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/r_average2/A[14] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -5.130 ns between scancolor1/ga1/gcnt_reg[4]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/r_average2__0/A[2] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -5.137 ns between scancolor1/ga1/gcnt_reg[4]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/r_average2__0/A[8] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -5.166 ns between scancolor1/ga1/gcnt_reg[4]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/r_average2__0/A[11] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -5.171 ns between scancolor1/ga1/gcnt_reg[4]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/r_average2__0/A[10] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -5.186 ns between scancolor1/ga1/gcnt_reg[4]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/green_reg[4]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -5.188 ns between scancolor1/ga1/gcnt_reg[4]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/r_average2__0/A[1] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -5.255 ns between scancolor1/ga1/bcnt_reg[9]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/r_average2/A[5] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -5.270 ns between scancolor1/ga1/bcnt_reg[9]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/r_average2/A[6] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -5.287 ns between scancolor1/ga1/gcnt_reg[4]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/r_average2__0/A[9] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -5.295 ns between scancolor1/ga1/gcnt_reg[4]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/r_average2__0/A[6] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -5.305 ns between scancolor1/ga1/gcnt_reg[4]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/r_average2__0/A[4] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -5.315 ns between scancolor1/ga1/bcnt_reg[9]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/r_average2/A[3] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -5.318 ns between scancolor1/ga1/gcnt_reg[4]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/r_average2__0/A[7] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -5.319 ns between scancolor1/ga1/gcnt_reg[4]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/r_average2__0/A[3] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -5.333 ns between scancolor1/ga1/gcnt_reg[4]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/r_average2__0/A[5] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -5.427 ns between scancolor1/ga1/bcnt_reg[9]/C (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/r_average2/A[7] (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -8.598 ns between scancolor1/ga1/g_average2/CLK (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/b_average_reg[7]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -8.771 ns between scancolor1/ga1/r_average2/CLK (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/g_average_reg[7]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -8.815 ns between scancolor1/ga1/r_average2/CLK (clocked by clk_out1_clk_wiz_1) and scancolor1/ga1/r_average_reg[7]/D (clocked by clk_out1_clk_wiz_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin FSM_onehot_luminance_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin FSM_onehot_luminance_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin FSM_onehot_luminance_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin stateNext_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin stateNext_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin stateNext_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin stateNext_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin stateNext_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin stateNext_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on i_camera_iic_sda relative to clock(s) scancolor1/clk_10/inst/clk_in1
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on i_rst relative to clock(s) scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1, scancolor1/clk_10/inst/clk_in1
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on i_rx_data_n[0] relative to clock(s) dphy_hs_clock_p
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on i_rx_data_n[1] relative to clock(s) dphy_hs_clock_p
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on i_rx_data_p[0] relative to clock(s) dphy_hs_clock_p
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on i_rx_data_p[1] relative to clock(s) dphy_hs_clock_p
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on key_in1 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on key_in2 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on o_camera_iic_scl relative to clock(s) scancolor1/clk_10/inst/clk_in1
Related violations: <none>

TIMING-27#1 Warning
Invalid primary clock on hierarchical pin  
A primary clock scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1 is created on an inappropriate internal pin scancolor1/MIPI_Trans_Driver/camera_clock/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

TIMING-27#2 Warning
Invalid primary clock on hierarchical pin  
A primary clock scancolor1/clk_10/inst/clk_in1 is created on an inappropriate internal pin scancolor1/clk_10/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-through : [get_pins -filter {NAME =~ *SyncAsync*/oSyncStages_reg[0]/D} -hier]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '7' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc (Line: 5)
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports i_clk] (Source: C:/Users/94305/Desktop/project7_30/seaColorScan.srcs/constrs_1/new/system.xdc (Line: 35))
Previous: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports -scoped_to_current_instance clk_100MHz] (Source: c:/Users/94305/Desktop/Users/94305/Desktop/LED_Demo/LED_Demo.srcs/constrs_1/new/system.xdc (Line: 4))
Related violations: <none>

REQP-1959#1 Advisory
connects_SERDES_RST_driver_not_FF  
scancolor1/MIPI_Trans_Driver/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#2 Advisory
connects_SERDES_RST_driver_not_FF  
scancolor1/MIPI_Trans_Driver/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst: The RST pin should only be driven by a Flip-flop.
Related violations: <none>


