var a133018 =
[
    [ "ADC Peripheral Access Layer", "d7/d0d/a133019.html", "d7/d0d/a133019" ],
    [ "CMP Peripheral Access Layer", "d3/dc2/a133021.html", "d3/dc2/a133021" ],
    [ "DAC Peripheral Access Layer", "df/d5c/a133023.html", "df/d5c/a133023" ],
    [ "DMA Peripheral Access Layer", "d8/d2d/a133025.html", "d8/d2d/a133025" ],
    [ "DMAMUX Peripheral Access Layer", "d2/ddc/a133027.html", "d2/ddc/a133027" ],
    [ "FGPIO Peripheral Access Layer", "db/d61/a133029.html", "db/d61/a133029" ],
    [ "FTFA Peripheral Access Layer", "da/d5b/a133031.html", "da/d5b/a133031" ],
    [ "GPIO Peripheral Access Layer", "d4/da3/a133033.html", "d4/da3/a133033" ],
    [ "I2C Peripheral Access Layer", "de/d35/a133035.html", "de/d35/a133035" ],
    [ "I2S Peripheral Access Layer", "d7/d4b/a133037.html", "d7/d4b/a133037" ],
    [ "LLWU Peripheral Access Layer", "d9/ded/a133039.html", "d9/ded/a133039" ],
    [ "LPTMR Peripheral Access Layer", "d2/d45/a133041.html", "d2/d45/a133041" ],
    [ "MCG Peripheral Access Layer", "d0/d94/a133043.html", "d0/d94/a133043" ],
    [ "MCM Peripheral Access Layer", "d8/d25/a133045.html", "d8/d25/a133045" ],
    [ "MTB Peripheral Access Layer", "d6/d31/a133047.html", "d6/d31/a133047" ],
    [ "MTBDWT Peripheral Access Layer", "d4/df0/a133049.html", "d4/df0/a133049" ],
    [ "NV Peripheral Access Layer", "d2/dbe/a133051.html", "d2/dbe/a133051" ],
    [ "OSC Peripheral Access Layer", "d3/d0b/a133053.html", "d3/d0b/a133053" ],
    [ "PIT Peripheral Access Layer", "dc/dc1/a133055.html", "dc/dc1/a133055" ],
    [ "PMC Peripheral Access Layer", "dd/d27/a133057.html", "dd/d27/a133057" ],
    [ "PORT Peripheral Access Layer", "d2/dfe/a133059.html", "d2/dfe/a133059" ],
    [ "RCM Peripheral Access Layer", "d4/d81/a133061.html", "d4/d81/a133061" ],
    [ "ROM Peripheral Access Layer", "de/d41/a133063.html", "de/d41/a133063" ],
    [ "RTC Peripheral Access Layer", "d5/dd7/a133065.html", "d5/dd7/a133065" ],
    [ "SIM Peripheral Access Layer", "d7/d93/a133067.html", "d7/d93/a133067" ],
    [ "SMC Peripheral Access Layer", "d4/d3f/a133069.html", "d4/d3f/a133069" ],
    [ "SPI Peripheral Access Layer", "db/df3/a133071.html", "db/df3/a133071" ],
    [ "TPM Peripheral Access Layer", "d0/d45/a133073.html", "d0/d45/a133073" ],
    [ "TSI Peripheral Access Layer", "db/d6a/a133075.html", "db/d6a/a133075" ],
    [ "UART Peripheral Access Layer", "d5/da2/a133077.html", "d5/da2/a133077" ],
    [ "UART0 Peripheral Access Layer", "de/dec/a133079.html", "de/dec/a133079" ],
    [ "USB Peripheral Access Layer", "d0/dd9/a133081.html", "d0/dd9/a133081" ]
];