#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu May 11 23:48:38 2023
# Process ID: 37837
# Current directory: /home/jmc/projects/source_hls
# Command line: vivado
# Log file: /home/jmc/projects/source_hls/vivado.log
# Journal file: /home/jmc/projects/source_hls/vivado.jou
# Running On: brutus, OS: Linux, CPU Frequency: 3600.000 MHz, CPU Physical cores: 8, Host memory: 33499 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/mpv/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/jmc/projects/vivado/presnetq/presnetq.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jmc/projects/ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/mpv/tools/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 6648.344 ; gain = 303.008 ; free physical = 19355 ; free virtual = 26842
update_compile_order -fileset sources_1
open_bd_design {/home/jmc/projects/vivado/presnetq/presnetq.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </home/jmc/projects/vivado/presnetq/presnetq.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.4 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_99M
Adding component instance block -- IST:hls:simple_conv:1.0 - simple_conv_0
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_0/Data_SG.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Successfully read diagram <design_1> from block design file </home/jmc/projects/vivado/presnetq/presnetq.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 6877.457 ; gain = 0.000 ; free physical = 19219 ; free virtual = 26803
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_intf_nets ps8_0_axi_periph_M01_AXI] [get_bd_intf_nets simple_conv_0_strm_out] [get_bd_cells simple_conv_0]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  /home/jmc/projects/ip_ap_ctrl_none [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jmc/projects/ip_ap_ctrl_none'.
startgroup
create_bd_cell -type ip -vlnv IST:hls:simple_conv:1.0 simple_conv_0
endgroup
set_property location {4.5 1797 157} [get_bd_cells simple_conv_0]
connect_bd_intf_net [get_bd_intf_pins simple_conv_0/strm_out] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
delete_bd_objs [get_bd_intf_nets ps8_0_axi_periph_M00_AXI] [get_bd_intf_nets axi_dma_0_M_AXI_MM2S] [get_bd_intf_nets axi_dma_0_M_AXI_S2MM] [get_bd_intf_nets simple_conv_0_strm_out] [get_bd_cells axi_dma_0]
delete_bd_objs [get_bd_cells simple_conv_0]
delete_bd_objs [get_bd_intf_nets zynq_ultra_ps_e_0_M_AXI_HPM0_FPD] [get_bd_cells ps8_0_axi_periph]
delete_bd_objs [get_bd_nets rst_ps8_0_99M_peripheral_aresetn] [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_cells axi_smc]
delete_bd_objs [get_bd_nets zynq_ultra_ps_e_0_pl_resetn0] [get_bd_cells rst_ps8_0_99M]
delete_bd_objs [get_bd_nets zynq_ultra_ps_e_0_pl_clk0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_MM2S} Slave {/zynq_ultra_ps_e_0/S_AXI_HP0_FPD} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HP0_FPD]
Slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0x0000_0000 [ 2G ]>.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0xFF00_0000 [ 16M ]>.
WARNING: [BD 41-1051] Slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM' with 'register' usage does not match address space '/axi_dma_0/Data_MM2S' with 'memory' usage so will be excluded from this address space. Please use the 'include_bd_addr_seg' command to override this precaution if required.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/zynq_ultra_ps_e_0/S_AXI_HP0_FPD} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
Slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0x0000_0000 [ 2G ]>.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0xFF00_0000 [ 16M ]>.
WARNING: [BD 41-1051] Slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM' with 'register' usage does not match address space '/axi_dma_0/Data_S2MM' with 'memory' usage so will be excluded from this address space. Please use the 'include_bd_addr_seg' command to override this precaution if required.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/axi_dma_0/M_AXI_SG} Slave {/zynq_ultra_ps_e_0/S_AXI_HP0_FPD} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_SG]
Slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW' is being assigned into address space '/axi_dma_0/Data_SG' at <0x0000_0000 [ 2G ]>.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM' is being assigned into address space '/axi_dma_0/Data_SG' at <0xFF00_0000 [ 16M ]>.
WARNING: [BD 41-1051] Slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM' with 'register' usage does not match address space '/axi_dma_0/Data_SG' with 'memory' usage so will be excluded from this address space. Please use the 'include_bd_addr_seg' command to override this precaution if required.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_0/Data_SG.
startgroup
set_property CONFIG.c_include_sg {0} [get_bd_cells axi_dma_0]
WARNING: [BD 41-1684] Pin /axi_dma_0/m_axi_sg_aclk is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_SG]
endgroup
startgroup
create_bd_cell -type ip -vlnv IST:hls:simple_conv:1.0 simple_conv_0
endgroup
connect_bd_intf_net [get_bd_intf_pins simple_conv_0/strm_out] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins simple_conv_0/strm_in] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins simple_conv_0/ap_clk]
regenerate_bd_layout
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property CONFIG.PSU__SAXIGP2__DATA_WIDTH {32} [get_bd_cells zynq_ultra_ps_e_0]
endgroup
startgroup
endgroup
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_1: SmartConnect design_1_axi_smc_1 is in High-performance Mode.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
generate_target all [get_files  /home/jmc/projects/vivado/presnetq/presnetq.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/jmc/projects/vivado/presnetq/presnetq.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/jmc/projects/vivado/presnetq/presnetq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.4-0] design_1_zynq_ultra_ps_e_0_1: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
Exporting to file /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/hw_handoff/design_1_axi_smc_1.hwh
Generated Hardware Definition File /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/design_1_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block simple_conv_0 .
Exporting to file /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 8991.953 ; gain = 89.188 ; free physical = 18601 ; free virtual = 26235
catch { config_ip_cache -export [get_ips -all design_1_zynq_ultra_ps_e_0_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_zynq_ultra_ps_e_0_1
catch { config_ip_cache -export [get_ips -all design_1_axi_dma_0_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_dma_0_2
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f001e543290227d6 to dir: /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jmc/projects/vivado/presnetq/presnetq.cache/ip/2022.2/f/0/f001e543290227d6/design_1_auto_pc_0_stub.v to /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jmc/projects/vivado/presnetq/presnetq.cache/ip/2022.2/f/0/f001e543290227d6/design_1_auto_pc_0.dcp to /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jmc/projects/vivado/presnetq/presnetq.cache/ip/2022.2/f/0/f001e543290227d6/design_1_auto_pc_0_sim_netlist.vhdl to /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jmc/projects/vivado/presnetq/presnetq.cache/ip/2022.2/f/0/f001e543290227d6/design_1_auto_pc_0_stub.vhdl to /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jmc/projects/vivado/presnetq/presnetq.cache/ip/2022.2/f/0/f001e543290227d6/design_1_auto_pc_0_sim_netlist.v to /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = f001e543290227d6; cache size = 125.405 MB.
catch { config_ip_cache -export [get_ips -all design_1_rst_ps8_0_99M_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_ps8_0_99M_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry ad06fe9ec4ae8890 to dir: /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jmc/projects/vivado/presnetq/presnetq.cache/ip/2022.2/a/d/ad06fe9ec4ae8890/design_1_rst_ps8_0_99M_1_sim_netlist.v to /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_2/design_1_rst_ps8_0_99M_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_2/design_1_rst_ps8_0_99M_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jmc/projects/vivado/presnetq/presnetq.cache/ip/2022.2/a/d/ad06fe9ec4ae8890/design_1_rst_ps8_0_99M_1_sim_netlist.vhdl to /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_2/design_1_rst_ps8_0_99M_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_2/design_1_rst_ps8_0_99M_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jmc/projects/vivado/presnetq/presnetq.cache/ip/2022.2/a/d/ad06fe9ec4ae8890/design_1_rst_ps8_0_99M_1_stub.vhdl to /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_2/design_1_rst_ps8_0_99M_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_2/design_1_rst_ps8_0_99M_2_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jmc/projects/vivado/presnetq/presnetq.cache/ip/2022.2/a/d/ad06fe9ec4ae8890/design_1_rst_ps8_0_99M_1_stub.v to /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_2/design_1_rst_ps8_0_99M_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_2/design_1_rst_ps8_0_99M_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jmc/projects/vivado/presnetq/presnetq.cache/ip/2022.2/a/d/ad06fe9ec4ae8890/design_1_rst_ps8_0_99M_1.dcp to /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_2/design_1_rst_ps8_0_99M_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_2/design_1_rst_ps8_0_99M_2.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_rst_ps8_0_99M_2, cache-ID = ad06fe9ec4ae8890; cache size = 125.405 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_1
catch { config_ip_cache -export [get_ips -all design_1_simple_conv_0_4] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_simple_conv_0_4
export_ip_user_files -of_objects [get_files /home/jmc/projects/vivado/presnetq/presnetq.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/jmc/projects/vivado/presnetq/presnetq.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_zynq_ultra_ps_e_0_1_synth_1 design_1_axi_dma_0_2_synth_1 design_1_axi_smc_1_synth_1 design_1_simple_conv_0_4_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_zynq_ultra_ps_e_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_dma_0_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_simple_conv_0_4
[Thu May 11 23:55:19 2023] Launched design_1_zynq_ultra_ps_e_0_1_synth_1, design_1_axi_dma_0_2_synth_1, design_1_axi_smc_1_synth_1, design_1_simple_conv_0_4_synth_1...
Run output will be captured here:
design_1_zynq_ultra_ps_e_0_1_synth_1: /home/jmc/projects/vivado/presnetq/presnetq.runs/design_1_zynq_ultra_ps_e_0_1_synth_1/runme.log
design_1_axi_dma_0_2_synth_1: /home/jmc/projects/vivado/presnetq/presnetq.runs/design_1_axi_dma_0_2_synth_1/runme.log
design_1_axi_smc_1_synth_1: /home/jmc/projects/vivado/presnetq/presnetq.runs/design_1_axi_smc_1_synth_1/runme.log
design_1_simple_conv_0_4_synth_1: /home/jmc/projects/vivado/presnetq/presnetq.runs/design_1_simple_conv_0_4_synth_1/runme.log
export_simulation -of_objects [get_files /home/jmc/projects/vivado/presnetq/presnetq.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/jmc/projects/vivado/presnetq/presnetq.ip_user_files/sim_scripts -ip_user_files_dir /home/jmc/projects/vivado/presnetq/presnetq.ip_user_files -ipstatic_source_dir /home/jmc/projects/vivado/presnetq/presnetq.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/jmc/projects/vivado/presnetq/presnetq.cache/compile_simlib/modelsim} {questa=/home/jmc/projects/vivado/presnetq/presnetq.cache/compile_simlib/questa} {xcelium=/home/jmc/projects/vivado/presnetq/presnetq.cache/compile_simlib/xcelium} {vcs=/home/jmc/projects/vivado/presnetq/presnetq.cache/compile_simlib/vcs} {riviera=/home/jmc/projects/vivado/presnetq/presnetq.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_intf_nets zynq_ultra_ps_e_0_M_AXI_HPM0_FPD] [get_bd_intf_nets ps8_0_axi_periph_M00_AXI] [get_bd_cells ps8_0_axi_periph]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_intf_nets simple_conv_0_strm_out] [get_bd_cells simple_conv_0]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_S2MM] [get_bd_intf_nets axi_dma_0_M_AXI_MM2S] [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_cells axi_smc]
delete_bd_objs [get_bd_nets zynq_ultra_ps_e_0_pl_resetn0] [get_bd_nets rst_ps8_0_99M_peripheral_aresetn] [get_bd_cells rst_ps8_0_99M]
delete_bd_objs [get_bd_cells axi_dma_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
delete_bd_objs [get_bd_nets zynq_ultra_ps_e_0_pl_clk0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property CONFIG.c_include_sg {0} [get_bd_cells axi_dma_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_MM2S} Slave {/zynq_ultra_ps_e_0/S_AXI_HP0_FPD} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HP0_FPD]
Slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0x0000_0000 [ 2G ]>.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0xFF00_0000 [ 16M ]>.
WARNING: [BD 41-1051] Slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM' with 'register' usage does not match address space '/axi_dma_0/Data_MM2S' with 'memory' usage so will be excluded from this address space. Please use the 'include_bd_addr_seg' command to override this precaution if required.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/zynq_ultra_ps_e_0/S_AXI_HP0_FPD} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
Slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0x0000_0000 [ 2G ]>.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0xFF00_0000 [ 16M ]>.
WARNING: [BD 41-1051] Slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM' with 'register' usage does not match address space '/axi_dma_0/Data_S2MM' with 'memory' usage so will be excluded from this address space. Please use the 'include_bd_addr_seg' command to override this precaution if required.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
startgroup
create_bd_cell -type ip -vlnv IST:hls:simple_conv:1.0 simple_conv_0
endgroup
connect_bd_intf_net [get_bd_intf_pins simple_conv_0/strm_out] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
set_property location {1 161 -111} [get_bd_cells simple_conv_0]
connect_bd_intf_net [get_bd_intf_pins simple_conv_0/strm_in] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins simple_conv_0/ap_clk]
regenerate_bd_layout
regenerate_bd_layout
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins simple_conv_0/ap_clk]'
undo
INFO: [Common 17-17] undo 'connect_bd_intf_net [get_bd_intf_pins simple_conv_0/strm_in] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]'
connect_bd_intf_net [get_bd_intf_pins simple_conv_0/strm_in] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins simple_conv_0/ap_clk]
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_2: SmartConnect design_1_axi_smc_2 is in High-performance Mode.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
generate_target all [get_files  /home/jmc/projects/vivado/presnetq/presnetq.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/jmc/projects/vivado/presnetq/presnetq.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/jmc/projects/vivado/presnetq/presnetq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
Exporting to file /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2/bd_0/hw_handoff/design_1_axi_smc_2.hwh
Generated Hardware Definition File /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2/bd_0/synth/design_1_axi_smc_2.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block simple_conv_0 .
Exporting to file /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_axi_dma_0_3] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_dma_0_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 5d1a1c875f2fc289 to dir: /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jmc/projects/vivado/presnetq/presnetq.cache/ip/2022.2/5/d/5d1a1c875f2fc289/design_1_axi_dma_0_2_sim_netlist.v to /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_3/design_1_axi_dma_0_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_3/design_1_axi_dma_0_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jmc/projects/vivado/presnetq/presnetq.cache/ip/2022.2/5/d/5d1a1c875f2fc289/design_1_axi_dma_0_2_stub.v to /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_3/design_1_axi_dma_0_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_3/design_1_axi_dma_0_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jmc/projects/vivado/presnetq/presnetq.cache/ip/2022.2/5/d/5d1a1c875f2fc289/design_1_axi_dma_0_2_stub.vhdl to /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_3/design_1_axi_dma_0_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_3/design_1_axi_dma_0_3_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jmc/projects/vivado/presnetq/presnetq.cache/ip/2022.2/5/d/5d1a1c875f2fc289/design_1_axi_dma_0_2_sim_netlist.vhdl to /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_3/design_1_axi_dma_0_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_3/design_1_axi_dma_0_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jmc/projects/vivado/presnetq/presnetq.cache/ip/2022.2/5/d/5d1a1c875f2fc289/design_1_axi_dma_0_2.dcp to /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_3/design_1_axi_dma_0_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_3/design_1_axi_dma_0_3.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_dma_0_3, cache-ID = 5d1a1c875f2fc289; cache size = 143.211 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f001e543290227d6 to dir: /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jmc/projects/vivado/presnetq/presnetq.cache/ip/2022.2/f/0/f001e543290227d6/design_1_auto_pc_0_stub.v to /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jmc/projects/vivado/presnetq/presnetq.cache/ip/2022.2/f/0/f001e543290227d6/design_1_auto_pc_0.dcp to /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jmc/projects/vivado/presnetq/presnetq.cache/ip/2022.2/f/0/f001e543290227d6/design_1_auto_pc_0_sim_netlist.vhdl to /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jmc/projects/vivado/presnetq/presnetq.cache/ip/2022.2/f/0/f001e543290227d6/design_1_auto_pc_0_stub.vhdl to /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jmc/projects/vivado/presnetq/presnetq.cache/ip/2022.2/f/0/f001e543290227d6/design_1_auto_pc_0_sim_netlist.v to /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_sim_netlist.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_2, cache-ID = f001e543290227d6; cache size = 143.211 MB.
catch { config_ip_cache -export [get_ips -all design_1_rst_ps8_0_99M_3] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_ps8_0_99M_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry ad06fe9ec4ae8890 to dir: /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jmc/projects/vivado/presnetq/presnetq.cache/ip/2022.2/a/d/ad06fe9ec4ae8890/design_1_rst_ps8_0_99M_1_sim_netlist.v to /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_3/design_1_rst_ps8_0_99M_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_3/design_1_rst_ps8_0_99M_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jmc/projects/vivado/presnetq/presnetq.cache/ip/2022.2/a/d/ad06fe9ec4ae8890/design_1_rst_ps8_0_99M_1_sim_netlist.vhdl to /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_3/design_1_rst_ps8_0_99M_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_3/design_1_rst_ps8_0_99M_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jmc/projects/vivado/presnetq/presnetq.cache/ip/2022.2/a/d/ad06fe9ec4ae8890/design_1_rst_ps8_0_99M_1_stub.vhdl to /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_3/design_1_rst_ps8_0_99M_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_3/design_1_rst_ps8_0_99M_3_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jmc/projects/vivado/presnetq/presnetq.cache/ip/2022.2/a/d/ad06fe9ec4ae8890/design_1_rst_ps8_0_99M_1_stub.v to /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_3/design_1_rst_ps8_0_99M_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_3/design_1_rst_ps8_0_99M_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jmc/projects/vivado/presnetq/presnetq.cache/ip/2022.2/a/d/ad06fe9ec4ae8890/design_1_rst_ps8_0_99M_1.dcp to /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_3/design_1_rst_ps8_0_99M_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jmc/projects/vivado/presnetq/presnetq.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_3/design_1_rst_ps8_0_99M_3.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_rst_ps8_0_99M_3, cache-ID = ad06fe9ec4ae8890; cache size = 143.211 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_2
catch { config_ip_cache -export [get_ips -all design_1_simple_conv_0_5] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_simple_conv_0_5
export_ip_user_files -of_objects [get_files /home/jmc/projects/vivado/presnetq/presnetq.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/jmc/projects/vivado/presnetq/presnetq.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_axi_smc_2_synth_1 design_1_simple_conv_0_5_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_simple_conv_0_5
[Thu May 11 23:59:30 2023] Launched design_1_axi_smc_2_synth_1, design_1_simple_conv_0_5_synth_1...
Run output will be captured here:
design_1_axi_smc_2_synth_1: /home/jmc/projects/vivado/presnetq/presnetq.runs/design_1_axi_smc_2_synth_1/runme.log
design_1_simple_conv_0_5_synth_1: /home/jmc/projects/vivado/presnetq/presnetq.runs/design_1_simple_conv_0_5_synth_1/runme.log
export_simulation -of_objects [get_files /home/jmc/projects/vivado/presnetq/presnetq.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/jmc/projects/vivado/presnetq/presnetq.ip_user_files/sim_scripts -ip_user_files_dir /home/jmc/projects/vivado/presnetq/presnetq.ip_user_files -ipstatic_source_dir /home/jmc/projects/vivado/presnetq/presnetq.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/jmc/projects/vivado/presnetq/presnetq.cache/compile_simlib/modelsim} {questa=/home/jmc/projects/vivado/presnetq/presnetq.cache/compile_simlib/questa} {xcelium=/home/jmc/projects/vivado/presnetq/presnetq.cache/compile_simlib/xcelium} {vcs=/home/jmc/projects/vivado/presnetq/presnetq.cache/compile_simlib/vcs} {riviera=/home/jmc/projects/vivado/presnetq/presnetq.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jmc/projects/vivado/presnetq/presnetq.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file /home/jmc/projects/vivado/presnetq/presnetq.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 8
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_smc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_simple_conv_0_5
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_simple_conv_0_5
[Fri May 12 00:00:12 2023] Launched design_1_axi_smc_2_synth_1, design_1_simple_conv_0_5_synth_1...
Run output will be captured here:
design_1_axi_smc_2_synth_1: /home/jmc/projects/vivado/presnetq/presnetq.runs/design_1_axi_smc_2_synth_1/runme.log
design_1_simple_conv_0_5_synth_1: /home/jmc/projects/vivado/presnetq/presnetq.runs/design_1_simple_conv_0_5_synth_1/runme.log
[Fri May 12 00:00:12 2023] Launched synth_1...
Run output will be captured here: /home/jmc/projects/vivado/presnetq/presnetq.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri May 12 00:05:17 2023] Launched impl_1...
Run output will be captured here: /home/jmc/projects/vivado/presnetq/presnetq.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May 12 00:11:04 2023] Launched impl_1...
Run output will be captured here: /home/jmc/projects/vivado/presnetq/presnetq.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file /home/jmc/projects/vivado/presnetq/design_1_wrapper_ap_ctrl_none.xsa
INFO: [Project 1-1918] Creating Hardware Platform: /home/jmc/projects/vivado/presnetq/design_1_wrapper_ap_ctrl_none.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /home/jmc/projects/vivado/presnetq/design_1_wrapper_ap_ctrl_none.xsa
INFO: [Hsi 55-2053] elapsed time for repository (/home/mpv/tools/Xilinx/Vivado/2022.2/data/embeddedsw) loading 2 seconds
write_hw_platform: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 9481.797 ; gain = 0.000 ; free physical = 17601 ; free virtual = 26023
