<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='496' ll='498' type='bool llvm::TargetLoweringBase::hasBitPreservingFPLogic(llvm::EVT VT) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='492'>/// Return true if it is safe to transform an integer-domain bitwise operation
  /// into the equivalent floating-point operation. This should be set to true
  /// if the target has IEEE-754-compliant fabs/fneg operations for the input
  /// type.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='10745' u='c' c='_ZL20foldBitcastedFPLogicPN4llvm6SDNodeERNS_12SelectionDAGERKNS_14TargetLoweringE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='500' c='_ZNK4llvm21AArch64TargetLowering23hasBitPreservingFPLogicENS_3EVTE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3588' c='_ZNK4llvm16SITargetLowering23hasBitPreservingFPLogicENS_3EVTE'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='15095' c='_ZNK4llvm17PPCTargetLowering23hasBitPreservingFPLogicENS_3EVTE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86ISelLowering.h' l='818' c='_ZNK4llvm17X86TargetLowering23hasBitPreservingFPLogicENS_3EVTE'/>
