
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.32+66 (git sha1 2f901a829, clang 15.0.7 -fPIC -Os)


-- Executing script file `mux.ys' --

1. Executing Verilog-2005 frontend: ../common/mux.v
Parsing Verilog input from `../common/mux.v' to AST representation.
Generating RTLIL representation for module `\mux2'.
Generating RTLIL representation for module `\mux4'.
Generating RTLIL representation for module `\mux8'.
Generating RTLIL representation for module `\mux16'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \mux2

2.2. Analyzing design hierarchy..
Top module:  \mux2
Removing unused module `\mux16'.
Removing unused module `\mux8'.
Removing unused module `\mux4'.
Removed 3 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\mux2.$proc$../common/mux.v:6$1'.

3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\mux2.\Y' from process `\mux2.$proc$../common/mux.v:6$1'.

3.9. Executing PROC_DFF pass (convert process syncs to FFs).

3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `mux2.$proc$../common/mux.v:6$1'.
Cleaned up 0 empty switches.

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux2.

4. Executing EQUIV_OPT pass.

4.1. Executing HIERARCHY pass (managing design hierarchy).

4.1.1. Analyzing design hierarchy..
Top module:  \mux2

4.1.2. Analyzing design hierarchy..
Top module:  \mux2
Removed 0 unused modules.

4.2. Executing CHECK pass (checking for obvious problems).
Checking module mux2...
Found and reported 0 problems.

4.3. Executing SYNTH_NANOXPLORE pass.

4.3.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_sim.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\NX_LUT'.
Generating RTLIL representation for module `\NX_DFF'.
Generating RTLIL representation for module `\NX_CY'.
Generating RTLIL representation for module `\NX_XRFB_64x18'.
Generating RTLIL representation for module `\NX_XRFB_32x36'.
Successfully finished Verilog frontend.

4.3.2. Executing HIERARCHY pass (managing design hierarchy).

4.3.2.1. Analyzing design hierarchy..
Top module:  \mux2

4.3.2.2. Analyzing design hierarchy..
Top module:  \mux2
Removed 0 unused modules.

4.3.3. Executing PROC pass (convert processes to netlists).

4.3.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.3.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$293 in module NX_XRFB_32x36.
Marked 1 switch rules as full_case in process $proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$121 in module NX_XRFB_64x18.
Marked 2 switch rules as full_case in process $proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$51 in module NX_DFF.
Removed a total of 0 dead cases.

4.3.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 105 assignments to connections.

4.3.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$52'.
  Set init value: \O = 1'x

4.3.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \async_reset in `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$51'.

4.3.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~3 debug messages>

4.3.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$334'.
Creating decoders for process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$293'.
     1/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$291_EN[35:0]$300
     2/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$291_DATA[35:0]$299
     3/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$291_ADDR[4:0]$298
Creating decoders for process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
Creating decoders for process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$121'.
     1/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$119_EN[17:0]$128
     2/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$119_DATA[17:0]$127
     3/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$119_ADDR[5:0]$126
Creating decoders for process `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$52'.
Creating decoders for process `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$51'.
     1/1: $0\O[0:0]

4.3.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.3.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\NX_XRFB_32x36.\i' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$334'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$259_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$334'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$260_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$334'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$261_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$334'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$262_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$334'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$263_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$334'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$264_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$334'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$265_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$334'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$266_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$334'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$267_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$334'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$268_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$334'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$269_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$334'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$270_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$334'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$271_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$334'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$272_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$334'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$273_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$334'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$274_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$334'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$275_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$334'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$276_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$334'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$277_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$334'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$278_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$334'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$279_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$334'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$280_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$334'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$281_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$334'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$282_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$334'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$283_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$334'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$284_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$334'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$285_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$334'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$286_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$334'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$287_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$334'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$288_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$334'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$289_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$334'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$290_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$334'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$291_ADDR' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$293'.
  created $dff cell `$procdff$388' with positive edge clock.
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$291_DATA' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$293'.
  created $dff cell `$procdff$389' with positive edge clock.
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$291_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$293'.
  created $dff cell `$procdff$390' with positive edge clock.
Creating register for signal `\NX_XRFB_64x18.\i' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$55_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$56_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$57_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$58_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$59_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$60_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$61_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$62_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$63_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$64_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$65_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$66_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$67_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$68_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$69_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$70_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$71_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$72_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$73_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$74_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$75_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$76_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$77_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$78_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$79_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$80_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$81_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$82_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$83_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$84_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$85_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$86_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$87_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$88_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$89_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$90_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$91_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$92_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$93_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$94_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$95_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$96_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$97_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$98_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$99_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$100_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$101_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$102_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$103_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$104_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$105_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$106_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$107_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$108_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$109_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$110_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$111_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$112_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$113_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$114_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$115_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$116_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$117_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$118_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$119_ADDR' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$121'.
  created $dff cell `$procdff$391' with positive edge clock.
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$119_DATA' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$121'.
  created $dff cell `$procdff$392' with positive edge clock.
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$119_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$121'.
  created $dff cell `$procdff$393' with positive edge clock.
Creating register for signal `\NX_DFF.\O' using process `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$51'.
  created $adff cell `$procdff$394' with positive edge clock and positive level reset.

4.3.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.3.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$334'.
Found and cleaned up 1 empty switch in `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$293'.
Removing empty process `NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$194'.
Found and cleaned up 1 empty switch in `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$121'.
Removing empty process `NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$52'.
Found and cleaned up 1 empty switch in `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$51'.
Removing empty process `NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$51'.
Cleaned up 3 empty switches.

4.3.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux2.

4.3.4. Executing FLATTEN pass (flatten design).

4.3.5. Executing TRIBUF pass.

4.3.6. Executing DEMINOUT pass (demote inout ports to input or output).

4.3.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux2.

4.3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux2..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.3.9. Executing CHECK pass (checking for obvious problems).
Checking module mux2...
Found and reported 0 problems.

4.3.10. Executing OPT pass (performing simple optimizations).

4.3.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux2.

4.3.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux2'.
Removed a total of 0 cells.

4.3.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mux2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.3.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mux2.
Performed a total of 0 changes.

4.3.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux2'.
Removed a total of 0 cells.

4.3.10.6. Executing OPT_DFF pass (perform DFF optimizations).

4.3.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux2..

4.3.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux2.

4.3.10.9. Finished OPT passes. (There is nothing left to do.)

4.3.11. Executing FSM pass (extract and optimize FSM).

4.3.11.1. Executing FSM_DETECT pass (finding FSMs in design).

4.3.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.3.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.3.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux2..

4.3.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.3.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.3.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.3.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.3.12. Executing OPT pass (performing simple optimizations).

4.3.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux2.

4.3.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux2'.
Removed a total of 0 cells.

4.3.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mux2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.3.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mux2.
Performed a total of 0 changes.

4.3.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux2'.
Removed a total of 0 cells.

4.3.12.6. Executing OPT_DFF pass (perform DFF optimizations).

4.3.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux2..

4.3.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux2.

4.3.12.9. Finished OPT passes. (There is nothing left to do.)

4.3.13. Executing WREDUCE pass (reducing word size of cells).

4.3.14. Executing PEEPOPT pass (run peephole optimizers).

4.3.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux2..

4.3.16. Executing SHARE pass (SAT-based resource sharing).

4.3.17. Executing TECHMAP pass (map to technology primitives).

4.3.17.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/cmp2lut.v
Parsing Verilog input from `/home/lofty/yosys/share/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

4.3.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.3.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux2.

4.3.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux2..

4.3.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module mux2:
  created 0 $alu and 0 $macc cells.

4.3.21. Executing TECHMAP pass (map to technology primitives).

4.3.21.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/arith_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

4.3.21.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

4.3.22. Executing OPT pass (performing simple optimizations).

4.3.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux2.

4.3.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux2'.
Removed a total of 0 cells.

4.3.22.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mux2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.3.22.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mux2.
Performed a total of 0 changes.

4.3.22.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux2'.
Removed a total of 0 cells.

4.3.22.6. Executing OPT_DFF pass (perform DFF optimizations).

4.3.22.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux2..

4.3.22.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux2.

4.3.22.9. Finished OPT passes. (There is nothing left to do.)

4.3.23. Executing MEMORY pass.

4.3.23.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.3.23.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.3.23.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.3.23.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.3.23.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.3.23.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux2..

4.3.23.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.3.23.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.3.23.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux2..

4.3.23.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.3.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux2..

4.3.25. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.3.26. Executing TECHMAP pass (map to technology primitives).

4.3.26.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\aldff'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$__NX_XRFB_64x18_'.
Generating RTLIL representation for module `\$__NX_XRFB_32x36_'.
Successfully finished Verilog frontend.

4.3.26.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.3.27. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.3.28. Executing OPT pass (performing simple optimizations).

4.3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux2.

4.3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux2'.
Removed a total of 0 cells.

4.3.28.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mux2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.3.28.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mux2.
Performed a total of 0 changes.

4.3.28.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux2'.
Removed a total of 0 cells.

4.3.28.6. Executing OPT_SHARE pass.

4.3.28.7. Executing OPT_DFF pass (perform DFF optimizations).

4.3.28.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux2..

4.3.28.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux2.

4.3.28.10. Finished OPT passes. (There is nothing left to do.)

4.3.29. Executing TECHMAP pass (map to technology primitives).

4.3.29.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/techmap.v
Parsing Verilog input from `/home/lofty/yosys/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.3.29.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~74 debug messages>

4.3.30. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.3.31. Executing TECHMAP pass (map to technology primitives).

4.3.31.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\aldff'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$__NX_XRFB_64x18_'.
Generating RTLIL representation for module `\$__NX_XRFB_32x36_'.
Successfully finished Verilog frontend.

4.3.31.2. Executing Verilog-2005 frontend: /home/lofty/yosys/share/techmap.v
Parsing Verilog input from `/home/lofty/yosys/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.3.31.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~85 debug messages>

4.3.32. Executing OPT pass (performing simple optimizations).

4.3.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux2.

4.3.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux2'.
Removed a total of 0 cells.

4.3.32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mux2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.3.32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mux2.
Performed a total of 0 changes.

4.3.32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux2'.
Removed a total of 0 cells.

4.3.32.6. Executing OPT_SHARE pass.

4.3.32.7. Executing OPT_DFF pass (perform DFF optimizations).

4.3.32.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux2..

4.3.32.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux2.

4.3.32.10. Finished OPT passes. (There is nothing left to do.)

4.3.33. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/abc9_model.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__NX_DFF_SYNCONLY'.
Successfully finished Verilog frontend.

4.3.34. Executing TECHMAP pass (map to technology primitives).

4.3.34.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/abc9_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/abc9_map.v' to AST representation.
Generating RTLIL representation for module `\NX_DFF'.
Successfully finished Verilog frontend.

4.3.34.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

4.3.35. Executing ABC9 pass.

4.3.35.1. Executing ABC9_OPS pass (helper functions for ABC9).

4.3.35.2. Executing ABC9_OPS pass (helper functions for ABC9).

4.3.35.3. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module mux2.
Found 0 SCCs.

4.3.35.4. Executing ABC9_OPS pass (helper functions for ABC9).

4.3.35.5. Executing PROC pass (convert processes to netlists).

4.3.35.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.3.35.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.3.35.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

4.3.35.5.4. Executing PROC_INIT pass (extract init attributes).

4.3.35.5.5. Executing PROC_ARST pass (detect async resets in processes).

4.3.35.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

4.3.35.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

4.3.35.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.3.35.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

4.3.35.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.3.35.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.3.35.5.12. Executing OPT_EXPR pass (perform const folding).

4.3.35.6. Executing TECHMAP pass (map to technology primitives).

4.3.35.6.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/techmap.v
Parsing Verilog input from `/home/lofty/yosys/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.3.35.6.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~80 debug messages>

4.3.35.7. Executing OPT pass (performing simple optimizations).

4.3.35.7.1. Executing OPT_EXPR pass (perform const folding).

4.3.35.7.2. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

4.3.35.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Removed 0 multiplexer ports.

4.3.35.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Performed a total of 0 changes.

4.3.35.7.5. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

4.3.35.7.6. Executing OPT_DFF pass (perform DFF optimizations).

4.3.35.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).

4.3.35.7.8. Executing OPT_EXPR pass (perform const folding).

4.3.35.7.9. Finished OPT passes. (There is nothing left to do.)

4.3.35.8. Executing TECHMAP pass (map to technology primitives).

4.3.35.8.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/abc9_map.v
Parsing Verilog input from `/home/lofty/yosys/share/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

4.3.35.8.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~2 debug messages>

4.3.35.9. Executing Verilog-2005 frontend: /home/lofty/yosys/share/abc9_model.v
Parsing Verilog input from `/home/lofty/yosys/share/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

4.3.35.10. Executing ABC9_OPS pass (helper functions for ABC9).

4.3.35.11. Executing ABC9_OPS pass (helper functions for ABC9).

4.3.35.12. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

4.3.35.13. Executing AIGMAP pass (map logic to AIG).
Module mux2: replaced 1 cells with 7 new cells, skipped 0 cells.
  replaced 1 cell types:
       1 $_MUX_

4.3.35.13.1. Executing ABC9_OPS pass (helper functions for ABC9).

4.3.35.13.2. Executing ABC9_OPS pass (helper functions for ABC9).

4.3.35.13.3. Executing XAIGER backend.
<suppressed ~5 debug messages>
Extracted 3 AND gates and 12 wires from module `mux2' to a netlist network with 3 inputs and 1 outputs.

4.3.35.13.4. Executing ABC9_EXE pass (technology mapping using ABC9).

4.3.35.13.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =      3/      1  and =       3  lev =    2 (2.00)  mem = 0.00 MB  box = 0  bb = 0
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =      3/      1  and =       6  lev =    2 (2.00)  mem = 0.00 MB  ch =    1  box = 0  bb = 0
ABC: + &if -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
ABC: Node =       6.  Ch =     1.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
ABC: P:  Del =  125.00.  Ar =       1.0.  Edge =        3.  Cut =       12.  T =     0.00 sec
ABC: P:  Del =  125.00.  Ar =       1.0.  Edge =        3.  Cut =       12.  T =     0.00 sec
ABC: P:  Del =  125.00.  Ar =       1.0.  Edge =        3.  Cut =       12.  T =     0.00 sec
ABC: F:  Del =  125.00.  Ar =       1.0.  Edge =        3.  Cut =       12.  T =     0.00 sec
ABC: A:  Del =  125.00.  Ar =       1.0.  Edge =        3.  Cut =       12.  T =     0.00 sec
ABC: A:  Del =  125.00.  Ar =       1.0.  Edge =        3.  Cut =       12.  T =     0.00 sec
ABC: Total time =     0.00 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: Timing manager is given but there is no GIA of boxes.
ABC: Error: Abc_FrameUpdateGia(): Tranformation has failed.
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =      3/      1  and =       3  lev =    2 (2.00)  mem = 0.00 MB  box = 0  bb = 0
ABC: Mapping (K=3)  :  lut =      1  edge =       3  lev =    1 (1.00)  mem = 0.00 MB
ABC: LUT = 1 : 2=0 0.0 %  3=1 100.0 %  Ave = 3.00
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.00 seconds, total: 0.00 seconds

4.3.35.13.6. Executing AIGER frontend.
<suppressed ~16 debug messages>
Removed 5 unused cells and 9 unused wires.

4.3.35.13.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:        1
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        1
Removing temp directory.

4.3.35.14. Executing TECHMAP pass (map to technology primitives).

4.3.35.14.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/abc9_unmap.v
Parsing Verilog input from `/home/lofty/yosys/share/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

4.3.35.14.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

4.3.36. Executing TECHMAP pass (map to technology primitives).

4.3.36.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/abc9_unmap.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__NX_DFF_SYNCONLY'.
Successfully finished Verilog frontend.

4.3.36.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

4.3.37. Executing TECHMAP pass (map to technology primitives).

4.3.37.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\aldff'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$__NX_XRFB_64x18_'.
Generating RTLIL representation for module `\$__NX_XRFB_32x36_'.
Successfully finished Verilog frontend.

4.3.37.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
No more expansions possible.
<suppressed ~43 debug messages>

4.3.38. Executing OPT pass (performing simple optimizations).

4.3.38.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux2.

4.3.38.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux2'.
Removed a total of 0 cells.

4.3.38.3. Executing OPT_DFF pass (perform DFF optimizations).

4.3.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux2..
Removed 1 unused cells and 16 unused wires.
<suppressed ~2 debug messages>

4.3.38.5. Finished fast OPT passes.

4.3.39. Executing AUTONAME pass.
Renamed 1 objects in module mux2 (2 iterations).
<suppressed ~1 debug messages>

4.3.40. Executing HIERARCHY pass (managing design hierarchy).

4.3.40.1. Analyzing design hierarchy..
Top module:  \mux2

4.3.40.2. Analyzing design hierarchy..
Top module:  \mux2
Removed 0 unused modules.

4.3.41. Printing statistics.

=== mux2 ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     NX_LUT                          1

4.3.42. Executing CHECK pass (checking for obvious problems).
Checking module mux2...
Found and reported 0 problems.

4.4. Executing CHECK pass (checking for obvious problems).
Checking module mux2...
Found and reported 0 problems.

4.5. Executing TECHMAP pass (map to technology primitives).

4.5.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_sim.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\NX_LUT'.
Generating RTLIL representation for module `\NX_DFF'.
Generating RTLIL representation for module `\NX_CY'.
Generating RTLIL representation for module `\NX_XRFB_64x18'.
Generating RTLIL representation for module `\NX_XRFB_32x36'.
Successfully finished Verilog frontend.

4.5.2. Continuing TECHMAP pass.
Using template $paramod\NX_LUT\lut_table=16'1100110011110000 for cells of type NX_LUT.
No more expansions possible.
<suppressed ~19 debug messages>

4.6. Executing EQUIV_MAKE pass (creating equiv checking module).
Presumably equivalent wires: Y_gold ($ternary$../common/mux.v:7$2_Y_gold), Y_gate ($techmap\Y_NX_LUT_O.$ternary$/home/lofty/yosys/share/nanoxplore/cells_sim.v:16$998_Y_gate) -> Y
Presumably equivalent wires: B_gold (\B_gold), B_gate (\B_gate) -> B
Presumably equivalent wires: A_gold (\A_gold), A_gate (\A_gate) -> A
Presumably equivalent wires: S_gold (\S_gold), S_gate (\S_gate) -> S
Setting undriven nets to undef: \Y_NX_LUT_O.I2_gate
Setting undriven nets to undef: \Y_NX_LUT_O.I3_gate
Setting undriven nets to undef: \Y_NX_LUT_O.I4_gate
Setting undriven nets to undef: \Y_NX_LUT_O.O_gate
Setting undriven nets to undef: \Y_NX_LUT_O.I1_gate

4.7. Executing EQUIV_INDUCT pass.
Found 1 unproven $equiv cells in module equiv:
  Proving existence of base case for step 1. (263 clauses over 103 variables)
  Proving induction step 1. (523 clauses over 204 variables)
  Proof for induction step holds. Entire workset of 1 cells proven!
Proved 1 previously unproven $equiv cells.

4.8. Executing EQUIV_STATUS pass.
Found 1 $equiv cells in equiv:
  Of those cells 1 are proven and 0 are unproven.
  Equivalence successfully proven!

5. Executing HIERARCHY pass (managing design hierarchy).

5.1. Analyzing design hierarchy..
Top module:  \mux4

5.2. Analyzing design hierarchy..
Top module:  \mux4
Removing unused module `\mux16'.
Removing unused module `\mux8'.
Removing unused module `\mux2'.
Removed 3 unused modules.

6. Executing PROC pass (convert processes to netlists).

6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$../common/mux.v:19$3 in module mux4.
Marked 1 switch rules as full_case in process $proc$../common/mux.v:19$3 in module mux4.
Removed a total of 1 dead cases.

6.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

6.4. Executing PROC_INIT pass (extract init attributes).

6.5. Executing PROC_ARST pass (detect async resets in processes).

6.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

6.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\mux4.$proc$../common/mux.v:19$3'.
     1/1: $1\Y[0:0]

6.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\mux4.\Y' from process `\mux4.$proc$../common/mux.v:19$3'.

6.9. Executing PROC_DFF pass (convert process syncs to FFs).

6.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

6.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\mux4.$proc$../common/mux.v:19$3'.
Removing empty process `mux4.$proc$../common/mux.v:19$3'.
Cleaned up 1 empty switch.

6.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux4.
<suppressed ~1 debug messages>

7. Executing EQUIV_OPT pass.

7.1. Executing HIERARCHY pass (managing design hierarchy).

7.1.1. Analyzing design hierarchy..
Top module:  \mux4

7.1.2. Analyzing design hierarchy..
Top module:  \mux4
Removed 0 unused modules.

7.2. Executing CHECK pass (checking for obvious problems).
Checking module mux4...
Found and reported 0 problems.

7.3. Executing SYNTH_NANOXPLORE pass.

7.3.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_sim.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\NX_LUT'.
Generating RTLIL representation for module `\NX_DFF'.
Generating RTLIL representation for module `\NX_CY'.
Generating RTLIL representation for module `\NX_XRFB_64x18'.
Generating RTLIL representation for module `\NX_XRFB_32x36'.
Successfully finished Verilog frontend.

7.3.2. Executing HIERARCHY pass (managing design hierarchy).

7.3.2.1. Analyzing design hierarchy..
Top module:  \mux4

7.3.2.2. Analyzing design hierarchy..
Top module:  \mux4
Removed 0 unused modules.

7.3.3. Executing PROC pass (convert processes to netlists).

7.3.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.3.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$1292 in module NX_XRFB_32x36.
Marked 1 switch rules as full_case in process $proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$1120 in module NX_XRFB_64x18.
Marked 2 switch rules as full_case in process $proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$1050 in module NX_DFF.
Removed a total of 0 dead cases.

7.3.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 105 assignments to connections.

7.3.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1051'.
  Set init value: \O = 1'x

7.3.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \async_reset in `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$1050'.

7.3.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~3 debug messages>

7.3.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1333'.
Creating decoders for process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$1292'.
     1/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$1290_EN[35:0]$1298
     2/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$1290_DATA[35:0]$1299
     3/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$1290_ADDR[4:0]$1297
Creating decoders for process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
Creating decoders for process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$1120'.
     1/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$1118_EN[17:0]$1125
     2/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$1118_DATA[17:0]$1126
     3/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$1118_ADDR[5:0]$1127
Creating decoders for process `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1051'.
Creating decoders for process `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$1050'.
     1/1: $0\O[0:0]

7.3.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

7.3.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1289_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1333'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1288_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1333'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1287_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1333'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1286_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1333'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1285_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1333'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1284_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1333'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1283_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1333'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1282_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1333'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1281_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1333'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1280_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1333'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1279_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1333'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1278_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1333'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1277_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1333'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1276_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1333'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1275_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1333'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1274_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1333'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1273_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1333'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1272_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1333'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1271_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1333'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1270_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1333'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1269_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1333'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1268_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1333'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1267_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1333'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1266_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1333'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1265_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1333'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1264_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1333'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1263_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1333'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1262_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1333'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1261_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1333'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1260_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1333'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1259_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1333'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1258_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1333'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.\i' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1333'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$1290_ADDR' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$1292'.
  created $dff cell `$procdff$1387' with positive edge clock.
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$1290_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$1292'.
  created $dff cell `$procdff$1388' with positive edge clock.
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$1290_DATA' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$1292'.
  created $dff cell `$procdff$1389' with positive edge clock.
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1117_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1116_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1115_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1114_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1113_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1112_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1111_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1110_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1109_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1108_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1107_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1106_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1105_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1059_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1058_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1057_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1056_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1055_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1054_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1066_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1104_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1103_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1102_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1101_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1100_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1099_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1098_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1097_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1096_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1095_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1094_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1093_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1092_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1091_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1090_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1089_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1088_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1087_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1086_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1085_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1084_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1083_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1082_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1081_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1080_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1079_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1078_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1077_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1076_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1075_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1074_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1073_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1072_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1071_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1070_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1069_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1068_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1067_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.\i' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1062_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1061_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1060_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1065_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1064_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1063_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$1118_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$1120'.
  created $dff cell `$procdff$1390' with positive edge clock.
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$1118_DATA' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$1120'.
  created $dff cell `$procdff$1391' with positive edge clock.
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$1118_ADDR' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$1120'.
  created $dff cell `$procdff$1392' with positive edge clock.
Creating register for signal `\NX_DFF.\O' using process `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$1050'.
  created $adff cell `$procdff$1393' with positive edge clock and positive level reset.

7.3.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

7.3.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1333'.
Found and cleaned up 1 empty switch in `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$1292'.
Removing empty process `NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1193'.
Found and cleaned up 1 empty switch in `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$1120'.
Removing empty process `NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1051'.
Found and cleaned up 1 empty switch in `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$1050'.
Removing empty process `NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$1050'.
Cleaned up 3 empty switches.

7.3.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux4.

7.3.4. Executing FLATTEN pass (flatten design).

7.3.5. Executing TRIBUF pass.

7.3.6. Executing DEMINOUT pass (demote inout ports to input or output).

7.3.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux4.

7.3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux4..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

7.3.9. Executing CHECK pass (checking for obvious problems).
Checking module mux4...
Found and reported 0 problems.

7.3.10. Executing OPT pass (performing simple optimizations).

7.3.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux4.

7.3.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux4'.
Removed a total of 0 cells.

7.3.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mux4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

7.3.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mux4.
Performed a total of 0 changes.

7.3.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux4'.
Removed a total of 0 cells.

7.3.10.6. Executing OPT_DFF pass (perform DFF optimizations).

7.3.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux4..

7.3.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux4.

7.3.10.9. Finished OPT passes. (There is nothing left to do.)

7.3.11. Executing FSM pass (extract and optimize FSM).

7.3.11.1. Executing FSM_DETECT pass (finding FSMs in design).

7.3.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

7.3.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

7.3.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux4..

7.3.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

7.3.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

7.3.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

7.3.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

7.3.12. Executing OPT pass (performing simple optimizations).

7.3.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux4.

7.3.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux4'.
Removed a total of 0 cells.

7.3.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mux4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

7.3.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mux4.
Performed a total of 0 changes.

7.3.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux4'.
Removed a total of 0 cells.

7.3.12.6. Executing OPT_DFF pass (perform DFF optimizations).

7.3.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux4..

7.3.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux4.

7.3.12.9. Finished OPT passes. (There is nothing left to do.)

7.3.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell mux4.$procmux$1003_CMP0 ($eq).

7.3.14. Executing PEEPOPT pass (run peephole optimizers).

7.3.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux4..

7.3.16. Executing SHARE pass (SAT-based resource sharing).

7.3.17. Executing TECHMAP pass (map to technology primitives).

7.3.17.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/cmp2lut.v
Parsing Verilog input from `/home/lofty/yosys/share/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

7.3.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

7.3.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux4.

7.3.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux4..

7.3.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module mux4:
  created 0 $alu and 0 $macc cells.

7.3.21. Executing TECHMAP pass (map to technology primitives).

7.3.21.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/arith_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

7.3.21.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

7.3.22. Executing OPT pass (performing simple optimizations).

7.3.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux4.

7.3.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux4'.
Removed a total of 0 cells.

7.3.22.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mux4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

7.3.22.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mux4.
Performed a total of 0 changes.

7.3.22.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux4'.
Removed a total of 0 cells.

7.3.22.6. Executing OPT_DFF pass (perform DFF optimizations).

7.3.22.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux4..

7.3.22.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux4.

7.3.22.9. Finished OPT passes. (There is nothing left to do.)

7.3.23. Executing MEMORY pass.

7.3.23.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

7.3.23.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

7.3.23.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

7.3.23.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

7.3.23.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

7.3.23.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux4..

7.3.23.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.3.23.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

7.3.23.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux4..

7.3.23.10. Executing MEMORY_COLLECT pass (generating $mem cells).

7.3.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux4..

7.3.25. Executing MEMORY_LIBMAP pass (mapping memories to cells).

7.3.26. Executing TECHMAP pass (map to technology primitives).

7.3.26.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\aldff'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$__NX_XRFB_64x18_'.
Generating RTLIL representation for module `\$__NX_XRFB_32x36_'.
Successfully finished Verilog frontend.

7.3.26.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

7.3.27. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

7.3.28. Executing OPT pass (performing simple optimizations).

7.3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux4.
<suppressed ~1 debug messages>

7.3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux4'.
Removed a total of 0 cells.

7.3.28.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mux4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

7.3.28.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mux4.
Performed a total of 0 changes.

7.3.28.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux4'.
Removed a total of 0 cells.

7.3.28.6. Executing OPT_SHARE pass.

7.3.28.7. Executing OPT_DFF pass (perform DFF optimizations).

7.3.28.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux4..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

7.3.28.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux4.

7.3.28.10. Rerunning OPT passes. (Maybe there is more to do..)

7.3.28.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mux4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

7.3.28.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mux4.
Performed a total of 0 changes.

7.3.28.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux4'.
Removed a total of 0 cells.

7.3.28.14. Executing OPT_SHARE pass.

7.3.28.15. Executing OPT_DFF pass (perform DFF optimizations).

7.3.28.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux4..

7.3.28.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux4.

7.3.28.18. Finished OPT passes. (There is nothing left to do.)

7.3.29. Executing TECHMAP pass (map to technology primitives).

7.3.29.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/techmap.v
Parsing Verilog input from `/home/lofty/yosys/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.3.29.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~96 debug messages>

7.3.30. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

7.3.31. Executing TECHMAP pass (map to technology primitives).

7.3.31.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\aldff'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$__NX_XRFB_64x18_'.
Generating RTLIL representation for module `\$__NX_XRFB_32x36_'.
Successfully finished Verilog frontend.

7.3.31.2. Executing Verilog-2005 frontend: /home/lofty/yosys/share/techmap.v
Parsing Verilog input from `/home/lofty/yosys/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.3.31.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~85 debug messages>

7.3.32. Executing OPT pass (performing simple optimizations).

7.3.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux4.
<suppressed ~6 debug messages>

7.3.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux4'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

7.3.32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mux4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.3.32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mux4.
Performed a total of 0 changes.

7.3.32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux4'.
Removed a total of 0 cells.

7.3.32.6. Executing OPT_SHARE pass.

7.3.32.7. Executing OPT_DFF pass (perform DFF optimizations).

7.3.32.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux4..
Removed 0 unused cells and 22 unused wires.
<suppressed ~1 debug messages>

7.3.32.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux4.

7.3.32.10. Rerunning OPT passes. (Maybe there is more to do..)

7.3.32.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mux4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.3.32.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mux4.
Performed a total of 0 changes.

7.3.32.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux4'.
Removed a total of 0 cells.

7.3.32.14. Executing OPT_SHARE pass.

7.3.32.15. Executing OPT_DFF pass (perform DFF optimizations).

7.3.32.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux4..

7.3.32.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux4.

7.3.32.18. Finished OPT passes. (There is nothing left to do.)

7.3.33. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/abc9_model.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__NX_DFF_SYNCONLY'.
Successfully finished Verilog frontend.

7.3.34. Executing TECHMAP pass (map to technology primitives).

7.3.34.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/abc9_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/abc9_map.v' to AST representation.
Generating RTLIL representation for module `\NX_DFF'.
Successfully finished Verilog frontend.

7.3.34.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

7.3.35. Executing ABC9 pass.

7.3.35.1. Executing ABC9_OPS pass (helper functions for ABC9).

7.3.35.2. Executing ABC9_OPS pass (helper functions for ABC9).

7.3.35.3. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module mux4.
Found 0 SCCs.

7.3.35.4. Executing ABC9_OPS pass (helper functions for ABC9).

7.3.35.5. Executing PROC pass (convert processes to netlists).

7.3.35.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.3.35.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

7.3.35.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

7.3.35.5.4. Executing PROC_INIT pass (extract init attributes).

7.3.35.5.5. Executing PROC_ARST pass (detect async resets in processes).

7.3.35.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

7.3.35.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

7.3.35.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

7.3.35.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

7.3.35.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

7.3.35.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.3.35.5.12. Executing OPT_EXPR pass (perform const folding).

7.3.35.6. Executing TECHMAP pass (map to technology primitives).

7.3.35.6.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/techmap.v
Parsing Verilog input from `/home/lofty/yosys/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.3.35.6.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~80 debug messages>

7.3.35.7. Executing OPT pass (performing simple optimizations).

7.3.35.7.1. Executing OPT_EXPR pass (perform const folding).

7.3.35.7.2. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

7.3.35.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Removed 0 multiplexer ports.

7.3.35.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Performed a total of 0 changes.

7.3.35.7.5. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

7.3.35.7.6. Executing OPT_DFF pass (perform DFF optimizations).

7.3.35.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).

7.3.35.7.8. Executing OPT_EXPR pass (perform const folding).

7.3.35.7.9. Finished OPT passes. (There is nothing left to do.)

7.3.35.8. Executing TECHMAP pass (map to technology primitives).

7.3.35.8.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/abc9_map.v
Parsing Verilog input from `/home/lofty/yosys/share/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

7.3.35.8.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~2 debug messages>

7.3.35.9. Executing Verilog-2005 frontend: /home/lofty/yosys/share/abc9_model.v
Parsing Verilog input from `/home/lofty/yosys/share/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

7.3.35.10. Executing ABC9_OPS pass (helper functions for ABC9).

7.3.35.11. Executing ABC9_OPS pass (helper functions for ABC9).

7.3.35.12. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

7.3.35.13. Executing AIGMAP pass (map logic to AIG).
Module mux4: replaced 8 cells with 35 new cells, skipped 8 cells.
  replaced 2 cell types:
       7 $_OR_
       1 $_MUX_
  not replaced 2 cell types:
       5 $_NOT_
       3 $_AND_

7.3.35.13.1. Executing ABC9_OPS pass (helper functions for ABC9).

7.3.35.13.2. Executing ABC9_OPS pass (helper functions for ABC9).

7.3.35.13.3. Executing XAIGER backend.
<suppressed ~5 debug messages>
Extracted 13 AND gates and 51 wires from module `mux4' to a netlist network with 6 inputs and 1 outputs.

7.3.35.13.4. Executing ABC9_EXE pass (technology mapping using ABC9).

7.3.35.13.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =      6/      1  and =      13  lev =    6 (6.00)  mem = 0.00 MB  box = 0  bb = 0
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =      6/      1  and =      18  lev =    4 (4.00)  mem = 0.00 MB  ch =    3  box = 0  bb = 0
ABC: + &if -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
ABC: Node =      18.  Ch =     3.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
ABC: P:  Del =  214.00.  Ar =       3.0.  Edge =        9.  Cut =       80.  T =     0.00 sec
ABC: P:  Del =  214.00.  Ar =       3.0.  Edge =        9.  Cut =       80.  T =     0.00 sec
ABC: P:  Del =  214.00.  Ar =       3.0.  Edge =        9.  Cut =       80.  T =     0.00 sec
ABC: F:  Del =  214.00.  Ar =       3.0.  Edge =        9.  Cut =       40.  T =     0.00 sec
ABC: A:  Del =  214.00.  Ar =       3.0.  Edge =        9.  Cut =       40.  T =     0.00 sec
ABC: A:  Del =  214.00.  Ar =       3.0.  Edge =        9.  Cut =       40.  T =     0.00 sec
ABC: Total time =     0.00 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: Timing manager is given but there is no GIA of boxes.
ABC: Error: Abc_FrameUpdateGia(): Tranformation has failed.
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =      6/      1  and =       9  lev =    4 (4.00)  mem = 0.00 MB  box = 0  bb = 0
ABC: Mapping (K=3)  :  lut =      3  edge =       9  lev =    2 (2.00)  mem = 0.00 MB
ABC: LUT = 3 : 2=0 0.0 %  3=3 100.0 %  Ave = 3.00
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.00 seconds, total: 0.00 seconds

7.3.35.13.6. Executing AIGER frontend.
<suppressed ~22 debug messages>
Removed 20 unused cells and 27 unused wires.

7.3.35.13.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:        3
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        1
Removing temp directory.

7.3.35.14. Executing TECHMAP pass (map to technology primitives).

7.3.35.14.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/abc9_unmap.v
Parsing Verilog input from `/home/lofty/yosys/share/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

7.3.35.14.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

7.3.36. Executing TECHMAP pass (map to technology primitives).

7.3.36.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/abc9_unmap.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__NX_DFF_SYNCONLY'.
Successfully finished Verilog frontend.

7.3.36.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

7.3.37. Executing TECHMAP pass (map to technology primitives).

7.3.37.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\aldff'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$__NX_XRFB_64x18_'.
Generating RTLIL representation for module `\$__NX_XRFB_32x36_'.
Successfully finished Verilog frontend.

7.3.37.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
No more expansions possible.
<suppressed ~44 debug messages>

7.3.38. Executing OPT pass (performing simple optimizations).

7.3.38.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux4.

7.3.38.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux4'.
Removed a total of 0 cells.

7.3.38.3. Executing OPT_DFF pass (perform DFF optimizations).

7.3.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux4..
Removed 0 unused cells and 62 unused wires.
<suppressed ~1 debug messages>

7.3.38.5. Finished fast OPT passes.

7.3.39. Executing AUTONAME pass.
Renamed 6 objects in module mux4 (3 iterations).
<suppressed ~4 debug messages>

7.3.40. Executing HIERARCHY pass (managing design hierarchy).

7.3.40.1. Analyzing design hierarchy..
Top module:  \mux4

7.3.40.2. Analyzing design hierarchy..
Top module:  \mux4
Removed 0 unused modules.

7.3.41. Printing statistics.

=== mux4 ===

   Number of wires:                  4
   Number of wire bits:             10
   Number of public wires:           4
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     NX_LUT                          3

7.3.42. Executing CHECK pass (checking for obvious problems).
Checking module mux4...
Found and reported 0 problems.

7.4. Executing CHECK pass (checking for obvious problems).
Checking module mux4...
Found and reported 0 problems.

7.5. Executing TECHMAP pass (map to technology primitives).

7.5.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_sim.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\NX_LUT'.
Generating RTLIL representation for module `\NX_DFF'.
Generating RTLIL representation for module `\NX_CY'.
Generating RTLIL representation for module `\NX_XRFB_64x18'.
Generating RTLIL representation for module `\NX_XRFB_32x36'.
Successfully finished Verilog frontend.

7.5.2. Continuing TECHMAP pass.
Using template $paramod\NX_LUT\lut_table=16'1100110011110000 for cells of type NX_LUT.
Using template $paramod\NX_LUT\lut_table=16'1111110000110000 for cells of type NX_LUT.
No more expansions possible.
<suppressed ~32 debug messages>

7.6. Executing EQUIV_MAKE pass (creating equiv checking module).
Presumably equivalent wires: Y_gold ($procmux$1000_Y_gold), Y_gate ($techmap\Y_NX_LUT_O.$ternary$/home/lofty/yosys/share/nanoxplore/cells_sim.v:16$2112_Y_gate) -> Y
Presumably equivalent wires: D_gold (\D_gold), D_gate (\D_gate) -> D
Presumably equivalent wires: S_gold (\S_gold), S_gate (\S_gate) -> S
Setting undriven nets to undef: \S_NX_LUT_I4.O_gate
Setting undriven nets to undef: \S_NX_LUT_I4_1.I1_gate
Setting undriven nets to undef: \S_NX_LUT_I4_1.I4_gate
Setting undriven nets to undef: \Y_NX_LUT_O.I4_gate
Setting undriven nets to undef: \S_NX_LUT_I4.I4_gate
Setting undriven nets to undef: \S_NX_LUT_I4.I3_gate
Setting undriven nets to undef: \S_NX_LUT_I4.I2_gate
Setting undriven nets to undef: \S_NX_LUT_I4.I1_gate
Setting undriven nets to undef: \Y_NX_LUT_O.I3_gate
Setting undriven nets to undef: \Y_NX_LUT_O.I2_gate
Setting undriven nets to undef: \Y_NX_LUT_O.I1_gate
Setting undriven nets to undef: \S_NX_LUT_I4_1.I3_gate
Setting undriven nets to undef: \S_NX_LUT_I4_1.O_gate
Setting undriven nets to undef: \S_NX_LUT_I4_1.I2_gate
Setting undriven nets to undef: \Y_NX_LUT_O.O_gate

7.7. Executing EQUIV_INDUCT pass.
Found 1 unproven $equiv cells in module equiv:
  Proving existence of base case for step 1. (777 clauses over 300 variables)
  Proving induction step 1. (1551 clauses over 598 variables)
  Proof for induction step holds. Entire workset of 1 cells proven!
Proved 1 previously unproven $equiv cells.

7.8. Executing EQUIV_STATUS pass.
Found 1 $equiv cells in equiv:
  Of those cells 1 are proven and 0 are unproven.
  Equivalence successfully proven!

8. Executing HIERARCHY pass (managing design hierarchy).

8.1. Analyzing design hierarchy..
Top module:  \mux8

8.2. Analyzing design hierarchy..
Top module:  \mux8
Removing unused module `\mux16'.
Removing unused module `\mux4'.
Removing unused module `\mux2'.
Removed 3 unused modules.

9. Executing PROC pass (convert processes to netlists).

9.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$../common/mux.v:39$4 in module mux8.
Marked 1 switch rules as full_case in process $proc$../common/mux.v:39$4 in module mux8.
Removed a total of 1 dead cases.

9.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

9.4. Executing PROC_INIT pass (extract init attributes).

9.5. Executing PROC_ARST pass (detect async resets in processes).

9.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

9.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\mux8.$proc$../common/mux.v:39$4'.
     1/1: $1\Y[0:0]

9.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\mux8.\Y' from process `\mux8.$proc$../common/mux.v:39$4'.

9.9. Executing PROC_DFF pass (convert process syncs to FFs).

9.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

9.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\mux8.$proc$../common/mux.v:39$4'.
Removing empty process `mux8.$proc$../common/mux.v:39$4'.
Cleaned up 1 empty switch.

9.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux8.
<suppressed ~1 debug messages>

10. Executing EQUIV_OPT pass.

10.1. Executing HIERARCHY pass (managing design hierarchy).

10.1.1. Analyzing design hierarchy..
Top module:  \mux8

10.1.2. Analyzing design hierarchy..
Top module:  \mux8
Removed 0 unused modules.

10.2. Executing CHECK pass (checking for obvious problems).
Checking module mux8...
Found and reported 0 problems.

10.3. Executing SYNTH_NANOXPLORE pass.

10.3.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_sim.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\NX_LUT'.
Generating RTLIL representation for module `\NX_DFF'.
Generating RTLIL representation for module `\NX_CY'.
Generating RTLIL representation for module `\NX_XRFB_64x18'.
Generating RTLIL representation for module `\NX_XRFB_32x36'.
Successfully finished Verilog frontend.

10.3.2. Executing HIERARCHY pass (managing design hierarchy).

10.3.2.1. Analyzing design hierarchy..
Top module:  \mux8

10.3.2.2. Analyzing design hierarchy..
Top module:  \mux8
Removed 0 unused modules.

10.3.3. Executing PROC pass (convert processes to netlists).

10.3.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

10.3.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$2410 in module NX_XRFB_32x36.
Marked 1 switch rules as full_case in process $proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$2238 in module NX_XRFB_64x18.
Marked 2 switch rules as full_case in process $proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$2168 in module NX_DFF.
Removed a total of 0 dead cases.

10.3.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 105 assignments to connections.

10.3.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2169'.
  Set init value: \O = 1'x

10.3.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \async_reset in `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$2168'.

10.3.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~3 debug messages>

10.3.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2451'.
Creating decoders for process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$2410'.
     1/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$2408_EN[35:0]$2416
     2/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$2408_DATA[35:0]$2417
     3/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$2408_ADDR[4:0]$2415
Creating decoders for process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
Creating decoders for process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$2238'.
     1/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$2236_EN[17:0]$2245
     2/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$2236_DATA[17:0]$2244
     3/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$2236_ADDR[5:0]$2243
Creating decoders for process `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2169'.
Creating decoders for process `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$2168'.
     1/1: $0\O[0:0]

10.3.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

10.3.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$2396_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2451'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$2395_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2451'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$2394_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2451'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$2391_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2451'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$2376_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2451'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$2377_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2451'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$2378_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2451'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$2379_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2451'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$2380_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2451'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$2381_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2451'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$2382_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2451'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$2383_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2451'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$2384_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2451'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$2385_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2451'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$2386_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2451'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$2387_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2451'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$2388_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2451'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$2389_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2451'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$2393_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2451'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$2390_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2451'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$2392_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2451'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$2400_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2451'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$2401_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2451'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$2402_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2451'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$2403_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2451'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$2404_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2451'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$2405_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2451'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$2406_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2451'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.\i' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2451'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$2399_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2451'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$2407_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2451'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$2398_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2451'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$2397_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2451'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$2408_ADDR' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$2410'.
  created $dff cell `$procdff$2505' with positive edge clock.
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$2408_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$2410'.
  created $dff cell `$procdff$2506' with positive edge clock.
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$2408_DATA' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$2410'.
  created $dff cell `$procdff$2507' with positive edge clock.
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2206_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2205_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2204_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2185_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2184_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2183_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2182_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2181_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2180_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2179_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2178_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2211_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2186_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2172_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2189_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2193_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2228_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2177_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2176_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2175_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2174_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2173_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2207_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2229_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2208_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2202_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2224_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2223_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2222_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2221_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2220_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2219_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2218_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2217_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2216_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2215_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2214_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2225_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2213_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2231_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2232_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2233_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2234_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2235_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2188_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2190_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2226_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2192_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2227_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2187_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2197_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2198_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2199_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2203_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2210_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2196_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.\i' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2195_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2230_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2191_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2209_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2212_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2200_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2194_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$2201_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$2236_ADDR' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$2238'.
  created $dff cell `$procdff$2508' with positive edge clock.
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$2236_DATA' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$2238'.
  created $dff cell `$procdff$2509' with positive edge clock.
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$2236_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$2238'.
  created $dff cell `$procdff$2510' with positive edge clock.
Creating register for signal `\NX_DFF.\O' using process `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$2168'.
  created $adff cell `$procdff$2511' with positive edge clock and positive level reset.

10.3.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

10.3.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2451'.
Found and cleaned up 1 empty switch in `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$2410'.
Removing empty process `NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2311'.
Found and cleaned up 1 empty switch in `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$2238'.
Removing empty process `NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2169'.
Found and cleaned up 1 empty switch in `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$2168'.
Removing empty process `NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$2168'.
Cleaned up 3 empty switches.

10.3.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux8.

10.3.4. Executing FLATTEN pass (flatten design).

10.3.5. Executing TRIBUF pass.

10.3.6. Executing DEMINOUT pass (demote inout ports to input or output).

10.3.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux8.

10.3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux8..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

10.3.9. Executing CHECK pass (checking for obvious problems).
Checking module mux8...
Found and reported 0 problems.

10.3.10. Executing OPT pass (performing simple optimizations).

10.3.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux8.

10.3.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux8'.
Removed a total of 0 cells.

10.3.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mux8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

10.3.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mux8.
Performed a total of 0 changes.

10.3.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux8'.
Removed a total of 0 cells.

10.3.10.6. Executing OPT_DFF pass (perform DFF optimizations).

10.3.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux8..

10.3.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux8.

10.3.10.9. Finished OPT passes. (There is nothing left to do.)

10.3.11. Executing FSM pass (extract and optimize FSM).

10.3.11.1. Executing FSM_DETECT pass (finding FSMs in design).

10.3.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

10.3.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

10.3.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux8..

10.3.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

10.3.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

10.3.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

10.3.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

10.3.12. Executing OPT pass (performing simple optimizations).

10.3.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux8.

10.3.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux8'.
Removed a total of 0 cells.

10.3.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mux8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

10.3.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mux8.
Performed a total of 0 changes.

10.3.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux8'.
Removed a total of 0 cells.

10.3.12.6. Executing OPT_DFF pass (perform DFF optimizations).

10.3.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux8..

10.3.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux8.

10.3.12.9. Finished OPT passes. (There is nothing left to do.)

10.3.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 3) from port B of cell mux8.$procmux$2121_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell mux8.$procmux$2119_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell mux8.$procmux$2120_CMP0 ($eq).

10.3.14. Executing PEEPOPT pass (run peephole optimizers).

10.3.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux8..

10.3.16. Executing SHARE pass (SAT-based resource sharing).

10.3.17. Executing TECHMAP pass (map to technology primitives).

10.3.17.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/cmp2lut.v
Parsing Verilog input from `/home/lofty/yosys/share/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

10.3.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

10.3.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux8.

10.3.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux8..

10.3.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module mux8:
  created 0 $alu and 0 $macc cells.

10.3.21. Executing TECHMAP pass (map to technology primitives).

10.3.21.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/arith_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

10.3.21.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

10.3.22. Executing OPT pass (performing simple optimizations).

10.3.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux8.

10.3.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux8'.
Removed a total of 0 cells.

10.3.22.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mux8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

10.3.22.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mux8.
Performed a total of 0 changes.

10.3.22.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux8'.
Removed a total of 0 cells.

10.3.22.6. Executing OPT_DFF pass (perform DFF optimizations).

10.3.22.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux8..

10.3.22.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux8.

10.3.22.9. Finished OPT passes. (There is nothing left to do.)

10.3.23. Executing MEMORY pass.

10.3.23.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

10.3.23.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

10.3.23.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

10.3.23.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

10.3.23.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

10.3.23.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux8..

10.3.23.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

10.3.23.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

10.3.23.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux8..

10.3.23.10. Executing MEMORY_COLLECT pass (generating $mem cells).

10.3.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux8..

10.3.25. Executing MEMORY_LIBMAP pass (mapping memories to cells).

10.3.26. Executing TECHMAP pass (map to technology primitives).

10.3.26.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\aldff'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$__NX_XRFB_64x18_'.
Generating RTLIL representation for module `\$__NX_XRFB_32x36_'.
Successfully finished Verilog frontend.

10.3.26.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

10.3.27. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

10.3.28. Executing OPT pass (performing simple optimizations).

10.3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux8.
<suppressed ~1 debug messages>

10.3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux8'.
Removed a total of 0 cells.

10.3.28.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mux8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

10.3.28.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mux8.
Performed a total of 0 changes.

10.3.28.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux8'.
Removed a total of 0 cells.

10.3.28.6. Executing OPT_SHARE pass.

10.3.28.7. Executing OPT_DFF pass (perform DFF optimizations).

10.3.28.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux8..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

10.3.28.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux8.

10.3.28.10. Rerunning OPT passes. (Maybe there is more to do..)

10.3.28.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mux8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

10.3.28.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mux8.
Performed a total of 0 changes.

10.3.28.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux8'.
Removed a total of 0 cells.

10.3.28.14. Executing OPT_SHARE pass.

10.3.28.15. Executing OPT_DFF pass (perform DFF optimizations).

10.3.28.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux8..

10.3.28.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux8.

10.3.28.18. Finished OPT passes. (There is nothing left to do.)

10.3.29. Executing TECHMAP pass (map to technology primitives).

10.3.29.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/techmap.v
Parsing Verilog input from `/home/lofty/yosys/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

10.3.29.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$bf541dd3c0ba8228982b61e7bfbc350a2c253f4c\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~104 debug messages>

10.3.30. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

10.3.31. Executing TECHMAP pass (map to technology primitives).

10.3.31.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\aldff'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$__NX_XRFB_64x18_'.
Generating RTLIL representation for module `\$__NX_XRFB_32x36_'.
Successfully finished Verilog frontend.

10.3.31.2. Executing Verilog-2005 frontend: /home/lofty/yosys/share/techmap.v
Parsing Verilog input from `/home/lofty/yosys/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

10.3.31.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~85 debug messages>

10.3.32. Executing OPT pass (performing simple optimizations).

10.3.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux8.
<suppressed ~21 debug messages>

10.3.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux8'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

10.3.32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mux8..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.3.32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mux8.
Performed a total of 0 changes.

10.3.32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux8'.
Removed a total of 0 cells.

10.3.32.6. Executing OPT_SHARE pass.

10.3.32.7. Executing OPT_DFF pass (perform DFF optimizations).

10.3.32.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux8..
Removed 0 unused cells and 48 unused wires.
<suppressed ~1 debug messages>

10.3.32.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux8.

10.3.32.10. Rerunning OPT passes. (Maybe there is more to do..)

10.3.32.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mux8..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.3.32.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mux8.
Performed a total of 0 changes.

10.3.32.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux8'.
Removed a total of 0 cells.

10.3.32.14. Executing OPT_SHARE pass.

10.3.32.15. Executing OPT_DFF pass (perform DFF optimizations).

10.3.32.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux8..

10.3.32.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux8.

10.3.32.18. Finished OPT passes. (There is nothing left to do.)

10.3.33. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/abc9_model.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__NX_DFF_SYNCONLY'.
Successfully finished Verilog frontend.

10.3.34. Executing TECHMAP pass (map to technology primitives).

10.3.34.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/abc9_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/abc9_map.v' to AST representation.
Generating RTLIL representation for module `\NX_DFF'.
Successfully finished Verilog frontend.

10.3.34.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

10.3.35. Executing ABC9 pass.

10.3.35.1. Executing ABC9_OPS pass (helper functions for ABC9).

10.3.35.2. Executing ABC9_OPS pass (helper functions for ABC9).

10.3.35.3. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module mux8.
Found 0 SCCs.

10.3.35.4. Executing ABC9_OPS pass (helper functions for ABC9).

10.3.35.5. Executing PROC pass (convert processes to netlists).

10.3.35.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

10.3.35.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

10.3.35.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

10.3.35.5.4. Executing PROC_INIT pass (extract init attributes).

10.3.35.5.5. Executing PROC_ARST pass (detect async resets in processes).

10.3.35.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

10.3.35.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

10.3.35.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

10.3.35.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

10.3.35.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

10.3.35.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

10.3.35.5.12. Executing OPT_EXPR pass (perform const folding).

10.3.35.6. Executing TECHMAP pass (map to technology primitives).

10.3.35.6.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/techmap.v
Parsing Verilog input from `/home/lofty/yosys/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

10.3.35.6.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~80 debug messages>

10.3.35.7. Executing OPT pass (performing simple optimizations).

10.3.35.7.1. Executing OPT_EXPR pass (perform const folding).

10.3.35.7.2. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

10.3.35.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Removed 0 multiplexer ports.

10.3.35.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Performed a total of 0 changes.

10.3.35.7.5. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

10.3.35.7.6. Executing OPT_DFF pass (perform DFF optimizations).

10.3.35.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).

10.3.35.7.8. Executing OPT_EXPR pass (perform const folding).

10.3.35.7.9. Finished OPT passes. (There is nothing left to do.)

10.3.35.8. Executing TECHMAP pass (map to technology primitives).

10.3.35.8.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/abc9_map.v
Parsing Verilog input from `/home/lofty/yosys/share/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

10.3.35.8.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~2 debug messages>

10.3.35.9. Executing Verilog-2005 frontend: /home/lofty/yosys/share/abc9_model.v
Parsing Verilog input from `/home/lofty/yosys/share/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

10.3.35.10. Executing ABC9_OPS pass (helper functions for ABC9).

10.3.35.11. Executing ABC9_OPS pass (helper functions for ABC9).

10.3.35.12. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

10.3.35.13. Executing AIGMAP pass (map logic to AIG).
Module mux8: replaced 24 cells with 99 new cells, skipped 17 cells.
  replaced 2 cell types:
      23 $_OR_
       1 $_MUX_
  not replaced 2 cell types:
      10 $_NOT_
       7 $_AND_

10.3.35.13.1. Executing ABC9_OPS pass (helper functions for ABC9).

10.3.35.13.2. Executing ABC9_OPS pass (helper functions for ABC9).

10.3.35.13.3. Executing XAIGER backend.
<suppressed ~5 debug messages>
Extracted 33 AND gates and 129 wires from module `mux8' to a netlist network with 11 inputs and 1 outputs.

10.3.35.13.4. Executing ABC9_EXE pass (technology mapping using ABC9).

10.3.35.13.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =     11/      1  and =      33  lev =    8 (8.00)  mem = 0.00 MB  box = 0  bb = 0
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =     11/      1  and =      42  lev =    6 (6.00)  mem = 0.00 MB  ch =    7  box = 0  bb = 0
ABC: + &if -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
ABC: Node =      42.  Ch =     7.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
ABC: P:  Del =  303.00.  Ar =       7.0.  Edge =       22.  Cut =      192.  T =     0.00 sec
ABC: P:  Del =  303.00.  Ar =       7.0.  Edge =       21.  Cut =      192.  T =     0.00 sec
ABC: P:  Del =  303.00.  Ar =       7.0.  Edge =       21.  Cut =      216.  T =     0.00 sec
ABC: F:  Del =  295.00.  Ar =       6.0.  Edge =       22.  Cut =      124.  T =     0.00 sec
ABC: A:  Del =  295.00.  Ar =       6.0.  Edge =       21.  Cut =      158.  T =     0.00 sec
ABC: A:  Del =  295.00.  Ar =       6.0.  Edge =       21.  Cut =      146.  T =     0.00 sec
ABC: Total time =     0.00 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: Timing manager is given but there is no GIA of boxes.
ABC: Error: Abc_FrameUpdateGia(): Tranformation has failed.
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =     11/      1  and =      21  lev =    6 (6.00)  mem = 0.00 MB  box = 0  bb = 0
ABC: Mapping (K=4)  :  lut =      6  edge =      21  lev =    3 (3.00)  mem = 0.00 MB
ABC: LUT = 6 : 2=0 0.0 %  3=3 50.0 %  4=3 50.0 %  Ave = 3.50
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.00 seconds, total: 0.00 seconds

10.3.35.13.6. Executing AIGER frontend.
<suppressed ~32 debug messages>
Removed 46 unused cells and 58 unused wires.

10.3.35.13.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:        6
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        1
Removing temp directory.

10.3.35.14. Executing TECHMAP pass (map to technology primitives).

10.3.35.14.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/abc9_unmap.v
Parsing Verilog input from `/home/lofty/yosys/share/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

10.3.35.14.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

10.3.36. Executing TECHMAP pass (map to technology primitives).

10.3.36.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/abc9_unmap.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__NX_DFF_SYNCONLY'.
Successfully finished Verilog frontend.

10.3.36.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

10.3.37. Executing TECHMAP pass (map to technology primitives).

10.3.37.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\aldff'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$__NX_XRFB_64x18_'.
Generating RTLIL representation for module `\$__NX_XRFB_32x36_'.
Successfully finished Verilog frontend.

10.3.37.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod$a197ef6f3b51d411ae3e5b42b5d77a606c4fb11a\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$19457468c03b53ec09024ada785c6816b7d0407d\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~86 debug messages>

10.3.38. Executing OPT pass (performing simple optimizations).

10.3.38.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux8.

10.3.38.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux8'.
Removed a total of 0 cells.

10.3.38.3. Executing OPT_DFF pass (perform DFF optimizations).

10.3.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux8..
Removed 0 unused cells and 150 unused wires.
<suppressed ~1 debug messages>

10.3.38.5. Finished fast OPT passes.

10.3.39. Executing AUTONAME pass.
Renamed 13 objects in module mux8 (4 iterations).
<suppressed ~8 debug messages>

10.3.40. Executing HIERARCHY pass (managing design hierarchy).

10.3.40.1. Analyzing design hierarchy..
Top module:  \mux8

10.3.40.2. Analyzing design hierarchy..
Top module:  \mux8
Removed 0 unused modules.

10.3.41. Printing statistics.

=== mux8 ===

   Number of wires:                  5
   Number of wire bits:             19
   Number of public wires:           5
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NX_LUT                          6

10.3.42. Executing CHECK pass (checking for obvious problems).
Checking module mux8...
Found and reported 0 problems.

10.4. Executing CHECK pass (checking for obvious problems).
Checking module mux8...
Found and reported 0 problems.

10.5. Executing TECHMAP pass (map to technology primitives).

10.5.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_sim.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\NX_LUT'.
Generating RTLIL representation for module `\NX_DFF'.
Generating RTLIL representation for module `\NX_CY'.
Generating RTLIL representation for module `\NX_XRFB_64x18'.
Generating RTLIL representation for module `\NX_XRFB_32x36'.
Successfully finished Verilog frontend.

10.5.2. Continuing TECHMAP pass.
Using template $paramod\NX_LUT\lut_table=16'1100110011110000 for cells of type NX_LUT.
Using template $paramod\NX_LUT\lut_table=16'1111110000110000 for cells of type NX_LUT.
Using template $paramod\NX_LUT\lut_table=16'0000000001010011 for cells of type NX_LUT.
Using template $paramod\NX_LUT\lut_table=16'0101001100000000 for cells of type NX_LUT.
Using template $paramod\NX_LUT\lut_table=16'0101011100000010 for cells of type NX_LUT.
No more expansions possible.
<suppressed ~68 debug messages>

10.6. Executing EQUIV_MAKE pass (creating equiv checking module).
Presumably equivalent wires: Y_gold ($procmux$2114_Y_gold), Y_gate ($techmap\Y_NX_LUT_O.$ternary$/home/lofty/yosys/share/nanoxplore/cells_sim.v:16$3468_Y_gate) -> Y
Presumably equivalent wires: D_gold (\D_gold), D_gate (\D_gate) -> D
Presumably equivalent wires: S_gold (\S_gold), S_gate (\S_gate) -> S
Setting undriven nets to undef: \D_NX_LUT_I2.I3_gate
Setting undriven nets to undef: \D_NX_LUT_I2.I2_gate
Setting undriven nets to undef: \D_NX_LUT_I2.O_gate
Setting undriven nets to undef: \S_NX_LUT_I2.O_gate
Setting undriven nets to undef: \S_NX_LUT_I2.I4_gate
Setting undriven nets to undef: \S_NX_LUT_I2.I3_gate
Setting undriven nets to undef: \D_NX_LUT_I1.O_gate
Setting undriven nets to undef: \D_NX_LUT_I1_1.I1_gate
Setting undriven nets to undef: \D_NX_LUT_I1.I1_gate
Setting undriven nets to undef: \D_NX_LUT_I1.I2_gate
Setting undriven nets to undef: \D_NX_LUT_I1.I3_gate
Setting undriven nets to undef: \D_NX_LUT_I1.I4_gate
Setting undriven nets to undef: \D_NX_LUT_I1_1.O_gate
Setting undriven nets to undef: \Y_NX_LUT_O.I4_gate
Setting undriven nets to undef: \D_NX_LUT_I1_1.I4_gate
Setting undriven nets to undef: \D_NX_LUT_I1_1.I3_gate
Setting undriven nets to undef: \D_NX_LUT_I1_1.I2_gate
Setting undriven nets to undef: \Y_NX_LUT_O.I3_gate
Setting undriven nets to undef: \D_NX_LUT_I2.I1_gate
Setting undriven nets to undef: \D_NX_LUT_I2_1.I1_gate
Setting undriven nets to undef: \D_NX_LUT_I2_1.I2_gate
Setting undriven nets to undef: \Y_NX_LUT_O.I2_gate
Setting undriven nets to undef: \D_NX_LUT_I2_1.I3_gate
Setting undriven nets to undef: \D_NX_LUT_I2_1.I4_gate
Setting undriven nets to undef: \D_NX_LUT_I2_1.O_gate
Setting undriven nets to undef: \S_NX_LUT_I2.I1_gate
Setting undriven nets to undef: \S_NX_LUT_I2.I2_gate
Setting undriven nets to undef: \Y_NX_LUT_O.I1_gate
Setting undriven nets to undef: \Y_NX_LUT_O.O_gate
Setting undriven nets to undef: \D_NX_LUT_I2.I4_gate

10.7. Executing EQUIV_INDUCT pass.
Found 1 unproven $equiv cells in module equiv:
  Proving existence of base case for step 1. (1542 clauses over 590 variables)
  Proving induction step 1. (3081 clauses over 1178 variables)
  Proof for induction step holds. Entire workset of 1 cells proven!
Proved 1 previously unproven $equiv cells.

10.8. Executing EQUIV_STATUS pass.
Found 1 $equiv cells in equiv:
  Of those cells 1 are proven and 0 are unproven.
  Equivalence successfully proven!

11. Executing HIERARCHY pass (managing design hierarchy).

11.1. Analyzing design hierarchy..
Top module:  \mux16

11.2. Analyzing design hierarchy..
Top module:  \mux16
Removing unused module `\mux8'.
Removing unused module `\mux4'.
Removing unused module `\mux2'.
Removed 3 unused modules.

12. Executing PROC pass (convert processes to netlists).

12.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

12.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

12.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

12.4. Executing PROC_INIT pass (extract init attributes).

12.5. Executing PROC_ARST pass (detect async resets in processes).

12.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

12.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

12.8. Executing PROC_DLATCH pass (convert process syncs to latches).

12.9. Executing PROC_DFF pass (convert process syncs to FFs).

12.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

12.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

12.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux16.

13. Executing EQUIV_OPT pass.

13.1. Executing HIERARCHY pass (managing design hierarchy).

13.1.1. Analyzing design hierarchy..
Top module:  \mux16

13.1.2. Analyzing design hierarchy..
Top module:  \mux16
Removed 0 unused modules.

13.2. Executing CHECK pass (checking for obvious problems).
Checking module mux16...
Found and reported 0 problems.

13.3. Executing SYNTH_NANOXPLORE pass.

13.3.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_sim.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\NX_LUT'.
Generating RTLIL representation for module `\NX_DFF'.
Generating RTLIL representation for module `\NX_CY'.
Generating RTLIL representation for module `\NX_XRFB_64x18'.
Generating RTLIL representation for module `\NX_XRFB_32x36'.
Successfully finished Verilog frontend.

13.3.2. Executing HIERARCHY pass (managing design hierarchy).

13.3.2.1. Analyzing design hierarchy..
Top module:  \mux16

13.3.2.2. Analyzing design hierarchy..
Top module:  \mux16
Removed 0 unused modules.

13.3.3. Executing PROC pass (convert processes to netlists).

13.3.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

13.3.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$3757 in module NX_XRFB_32x36.
Marked 1 switch rules as full_case in process $proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$3585 in module NX_XRFB_64x18.
Marked 2 switch rules as full_case in process $proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$3515 in module NX_DFF.
Removed a total of 0 dead cases.

13.3.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 105 assignments to connections.

13.3.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3516'.
  Set init value: \O = 1'x

13.3.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \async_reset in `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$3515'.

13.3.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~3 debug messages>

13.3.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3798'.
Creating decoders for process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$3757'.
     1/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$3755_EN[35:0]$3762
     2/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$3755_DATA[35:0]$3763
     3/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$3755_ADDR[4:0]$3764
Creating decoders for process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
Creating decoders for process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$3585'.
     1/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$3583_EN[17:0]$3590
     2/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$3583_DATA[17:0]$3591
     3/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$3583_ADDR[5:0]$3592
Creating decoders for process `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3516'.
Creating decoders for process `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$3515'.
     1/1: $0\O[0:0]

13.3.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

13.3.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$3746_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3798'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$3745_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3798'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$3744_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3798'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$3740_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3798'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$3733_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3798'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$3747_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3798'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$3732_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3798'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$3734_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3798'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$3739_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3798'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$3738_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3798'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$3737_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3798'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$3724_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3798'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$3725_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3798'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$3726_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3798'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$3728_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3798'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$3730_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3798'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$3736_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3798'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$3735_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3798'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$3723_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3798'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$3731_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3798'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$3743_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3798'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$3742_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3798'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$3754_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3798'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$3753_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3798'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$3752_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3798'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$3751_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3798'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$3750_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3798'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$3749_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3798'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$3748_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3798'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$3741_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3798'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$3729_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3798'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$3727_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3798'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.\i' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3798'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$3755_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$3757'.
  created $dff cell `$procdff$3852' with positive edge clock.
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$3755_DATA' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$3757'.
  created $dff cell `$procdff$3853' with positive edge clock.
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$3755_ADDR' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$3757'.
  created $dff cell `$procdff$3854' with positive edge clock.
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3531_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3579_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3574_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3550_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3548_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3554_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3547_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3528_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3529_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3530_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3533_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3553_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3541_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3555_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3552_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3534_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3580_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3544_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3571_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3582_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3546_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3556_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3540_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3536_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3551_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3542_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3575_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3558_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3545_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3576_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3549_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3526_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3557_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3559_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3538_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3520_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3562_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3519_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3543_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3563_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3564_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3537_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3527_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3523_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3539_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3561_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3560_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3577_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3524_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3572_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3532_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3535_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3573_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.\i' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3521_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3522_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3581_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3569_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3570_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3525_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3568_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3567_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3566_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3565_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$3578_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$3583_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$3585'.
  created $dff cell `$procdff$3855' with positive edge clock.
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$3583_DATA' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$3585'.
  created $dff cell `$procdff$3856' with positive edge clock.
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$3583_ADDR' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$3585'.
  created $dff cell `$procdff$3857' with positive edge clock.
Creating register for signal `\NX_DFF.\O' using process `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$3515'.
  created $adff cell `$procdff$3858' with positive edge clock and positive level reset.

13.3.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

13.3.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3798'.
Found and cleaned up 1 empty switch in `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$3757'.
Removing empty process `NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3658'.
Found and cleaned up 1 empty switch in `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$3585'.
Removing empty process `NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$3516'.
Found and cleaned up 1 empty switch in `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$3515'.
Removing empty process `NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$3515'.
Cleaned up 3 empty switches.

13.3.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux16.

13.3.4. Executing FLATTEN pass (flatten design).

13.3.5. Executing TRIBUF pass.

13.3.6. Executing DEMINOUT pass (demote inout ports to input or output).

13.3.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux16.

13.3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux16..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

13.3.9. Executing CHECK pass (checking for obvious problems).
Checking module mux16...
Found and reported 0 problems.

13.3.10. Executing OPT pass (performing simple optimizations).

13.3.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux16.

13.3.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux16'.
Removed a total of 0 cells.

13.3.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mux16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

13.3.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mux16.
Performed a total of 0 changes.

13.3.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux16'.
Removed a total of 0 cells.

13.3.10.6. Executing OPT_DFF pass (perform DFF optimizations).

13.3.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux16..

13.3.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux16.

13.3.10.9. Finished OPT passes. (There is nothing left to do.)

13.3.11. Executing FSM pass (extract and optimize FSM).

13.3.11.1. Executing FSM_DETECT pass (finding FSMs in design).

13.3.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

13.3.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

13.3.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux16..

13.3.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

13.3.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

13.3.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

13.3.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

13.3.12. Executing OPT pass (performing simple optimizations).

13.3.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux16.

13.3.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux16'.
Removed a total of 0 cells.

13.3.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mux16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

13.3.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mux16.
Performed a total of 0 changes.

13.3.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux16'.
Removed a total of 0 cells.

13.3.12.6. Executing OPT_DFF pass (perform DFF optimizations).

13.3.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux16..

13.3.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux16.

13.3.12.9. Finished OPT passes. (There is nothing left to do.)

13.3.13. Executing WREDUCE pass (reducing word size of cells).

13.3.14. Executing PEEPOPT pass (run peephole optimizers).

13.3.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux16..

13.3.16. Executing SHARE pass (SAT-based resource sharing).

13.3.17. Executing TECHMAP pass (map to technology primitives).

13.3.17.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/cmp2lut.v
Parsing Verilog input from `/home/lofty/yosys/share/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

13.3.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

13.3.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux16.

13.3.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux16..

13.3.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module mux16:
  created 0 $alu and 0 $macc cells.

13.3.21. Executing TECHMAP pass (map to technology primitives).

13.3.21.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/arith_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

13.3.21.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

13.3.22. Executing OPT pass (performing simple optimizations).

13.3.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux16.

13.3.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux16'.
Removed a total of 0 cells.

13.3.22.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mux16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

13.3.22.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mux16.
Performed a total of 0 changes.

13.3.22.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux16'.
Removed a total of 0 cells.

13.3.22.6. Executing OPT_DFF pass (perform DFF optimizations).

13.3.22.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux16..

13.3.22.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux16.

13.3.22.9. Finished OPT passes. (There is nothing left to do.)

13.3.23. Executing MEMORY pass.

13.3.23.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

13.3.23.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

13.3.23.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

13.3.23.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

13.3.23.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

13.3.23.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux16..

13.3.23.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

13.3.23.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

13.3.23.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux16..

13.3.23.10. Executing MEMORY_COLLECT pass (generating $mem cells).

13.3.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux16..

13.3.25. Executing MEMORY_LIBMAP pass (mapping memories to cells).

13.3.26. Executing TECHMAP pass (map to technology primitives).

13.3.26.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\aldff'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$__NX_XRFB_64x18_'.
Generating RTLIL representation for module `\$__NX_XRFB_32x36_'.
Successfully finished Verilog frontend.

13.3.26.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

13.3.27. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

13.3.28. Executing OPT pass (performing simple optimizations).

13.3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux16.

13.3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux16'.
Removed a total of 0 cells.

13.3.28.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mux16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

13.3.28.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mux16.
Performed a total of 0 changes.

13.3.28.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux16'.
Removed a total of 0 cells.

13.3.28.6. Executing OPT_SHARE pass.

13.3.28.7. Executing OPT_DFF pass (perform DFF optimizations).

13.3.28.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux16..

13.3.28.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux16.

13.3.28.10. Finished OPT passes. (There is nothing left to do.)

13.3.29. Executing TECHMAP pass (map to technology primitives).

13.3.29.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/techmap.v
Parsing Verilog input from `/home/lofty/yosys/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

13.3.29.2. Continuing TECHMAP pass.
Using template $paramod$constmap:446553370afc6c2aa6cc0b8f657b7f64b237ff7c$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~216 debug messages>

13.3.30. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

13.3.31. Executing TECHMAP pass (map to technology primitives).

13.3.31.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\aldff'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$__NX_XRFB_64x18_'.
Generating RTLIL representation for module `\$__NX_XRFB_32x36_'.
Successfully finished Verilog frontend.

13.3.31.2. Executing Verilog-2005 frontend: /home/lofty/yosys/share/techmap.v
Parsing Verilog input from `/home/lofty/yosys/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

13.3.31.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~85 debug messages>

13.3.32. Executing OPT pass (performing simple optimizations).

13.3.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux16.
<suppressed ~15 debug messages>

13.3.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux16'.
Removed a total of 0 cells.

13.3.32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mux16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

13.3.32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mux16.
Performed a total of 0 changes.

13.3.32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux16'.
Removed a total of 0 cells.

13.3.32.6. Executing OPT_SHARE pass.

13.3.32.7. Executing OPT_DFF pass (perform DFF optimizations).

13.3.32.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux16..
Removed 34 unused cells and 5 unused wires.
<suppressed ~35 debug messages>

13.3.32.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux16.

13.3.32.10. Rerunning OPT passes. (Maybe there is more to do..)

13.3.32.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mux16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

13.3.32.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mux16.
Performed a total of 0 changes.

13.3.32.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux16'.
Removed a total of 0 cells.

13.3.32.14. Executing OPT_SHARE pass.

13.3.32.15. Executing OPT_DFF pass (perform DFF optimizations).

13.3.32.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux16..

13.3.32.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux16.

13.3.32.18. Finished OPT passes. (There is nothing left to do.)

13.3.33. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/abc9_model.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__NX_DFF_SYNCONLY'.
Successfully finished Verilog frontend.

13.3.34. Executing TECHMAP pass (map to technology primitives).

13.3.34.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/abc9_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/abc9_map.v' to AST representation.
Generating RTLIL representation for module `\NX_DFF'.
Successfully finished Verilog frontend.

13.3.34.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

13.3.35. Executing ABC9 pass.

13.3.35.1. Executing ABC9_OPS pass (helper functions for ABC9).

13.3.35.2. Executing ABC9_OPS pass (helper functions for ABC9).

13.3.35.3. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module mux16.
Found 0 SCCs.

13.3.35.4. Executing ABC9_OPS pass (helper functions for ABC9).

13.3.35.5. Executing PROC pass (convert processes to netlists).

13.3.35.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

13.3.35.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

13.3.35.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

13.3.35.5.4. Executing PROC_INIT pass (extract init attributes).

13.3.35.5.5. Executing PROC_ARST pass (detect async resets in processes).

13.3.35.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

13.3.35.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

13.3.35.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

13.3.35.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

13.3.35.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

13.3.35.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

13.3.35.5.12. Executing OPT_EXPR pass (perform const folding).

13.3.35.6. Executing TECHMAP pass (map to technology primitives).

13.3.35.6.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/techmap.v
Parsing Verilog input from `/home/lofty/yosys/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

13.3.35.6.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~80 debug messages>

13.3.35.7. Executing OPT pass (performing simple optimizations).

13.3.35.7.1. Executing OPT_EXPR pass (perform const folding).

13.3.35.7.2. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

13.3.35.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Removed 0 multiplexer ports.

13.3.35.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Performed a total of 0 changes.

13.3.35.7.5. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

13.3.35.7.6. Executing OPT_DFF pass (perform DFF optimizations).

13.3.35.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).

13.3.35.7.8. Executing OPT_EXPR pass (perform const folding).

13.3.35.7.9. Finished OPT passes. (There is nothing left to do.)

13.3.35.8. Executing TECHMAP pass (map to technology primitives).

13.3.35.8.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/abc9_map.v
Parsing Verilog input from `/home/lofty/yosys/share/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

13.3.35.8.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~2 debug messages>

13.3.35.9. Executing Verilog-2005 frontend: /home/lofty/yosys/share/abc9_model.v
Parsing Verilog input from `/home/lofty/yosys/share/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

13.3.35.10. Executing ABC9_OPS pass (helper functions for ABC9).

13.3.35.11. Executing ABC9_OPS pass (helper functions for ABC9).

13.3.35.12. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

13.3.35.13. Executing AIGMAP pass (map logic to AIG).
Module mux16: replaced 15 cells with 105 new cells, skipped 0 cells.
  replaced 1 cell types:
      15 $_MUX_

13.3.35.13.1. Executing ABC9_OPS pass (helper functions for ABC9).

13.3.35.13.2. Executing ABC9_OPS pass (helper functions for ABC9).

13.3.35.13.3. Executing XAIGER backend.
<suppressed ~5 debug messages>
Extracted 45 AND gates and 127 wires from module `mux16' to a netlist network with 20 inputs and 1 outputs.

13.3.35.13.4. Executing ABC9_EXE pass (technology mapping using ABC9).

13.3.35.13.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =     20/      1  and =      45  lev =    8 (8.00)  mem = 0.00 MB  box = 0  bb = 0
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =     20/      1  and =     106  lev =    8 (8.00)  mem = 0.00 MB  ch =   15  box = 0  bb = 0
ABC: + &if -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
ABC: Node =     106.  Ch =    15.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
ABC: P:  Del =  384.00.  Ar =      18.0.  Edge =       58.  Cut =      444.  T =     0.00 sec
ABC: P:  Del =  384.00.  Ar =      19.0.  Edge =       58.  Cut =      396.  T =     0.00 sec
ABC: P:  Del =  384.00.  Ar =      18.0.  Edge =       56.  Cut =      416.  T =     0.00 sec
ABC: F:  Del =  384.00.  Ar =      13.0.  Edge =       49.  Cut =      379.  T =     0.00 sec
ABC: A:  Del =  384.00.  Ar =      13.0.  Edge =       48.  Cut =      372.  T =     0.00 sec
ABC: A:  Del =  384.00.  Ar =      13.0.  Edge =       48.  Cut =      371.  T =     0.00 sec
ABC: Total time =     0.00 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: Timing manager is given but there is no GIA of boxes.
ABC: Error: Abc_FrameUpdateGia(): Tranformation has failed.
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =     20/      1  and =      45  lev =    8 (8.00)  mem = 0.00 MB  box = 0  bb = 0
ABC: Mapping (K=4)  :  lut =     13  edge =      48  lev =    4 (4.00)  mem = 0.00 MB
ABC: LUT = 13 : 2=1 7.7 %  3=2 15.4 %  4=10 76.9 %  Ave = 3.69
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.00 seconds, total: 0.00 seconds

13.3.35.13.6. Executing AIGER frontend.
<suppressed ~50 debug messages>
Removed 78 unused cells and 99 unused wires.

13.3.35.13.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:       13
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        1
Removing temp directory.

13.3.35.14. Executing TECHMAP pass (map to technology primitives).

13.3.35.14.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/abc9_unmap.v
Parsing Verilog input from `/home/lofty/yosys/share/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

13.3.35.14.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

13.3.36. Executing TECHMAP pass (map to technology primitives).

13.3.36.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/abc9_unmap.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__NX_DFF_SYNCONLY'.
Successfully finished Verilog frontend.

13.3.36.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

13.3.37. Executing TECHMAP pass (map to technology primitives).

13.3.37.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\aldff'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$__NX_XRFB_64x18_'.
Generating RTLIL representation for module `\$__NX_XRFB_32x36_'.
Successfully finished Verilog frontend.

13.3.37.2. Continuing TECHMAP pass.
Using template $paramod$c8f16510db975553c8b0be1064e8f5234175f8a8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010100 for cells of type $lut.
Using template $paramod$6a3d1b4c6389888034ca851571f0d03f46d1c4e9\$lut for cells of type $lut.
Using template $paramod$16894c241be5ea1f024e9339dea788b4dbe184ae\$lut for cells of type $lut.
Using template $paramod$19457468c03b53ec09024ada785c6816b7d0407d\$lut for cells of type $lut.
Using template $paramod$fcff9a7b1687e357a40264efcefe8443c8b2971a\$lut for cells of type $lut.
Using template $paramod$4b9b235bc4444ff899bef0c648e4109b26737f1a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$068092ddede495d8462ffe530e6d91711913edbc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011011 for cells of type $lut.
No more expansions possible.
<suppressed ~172 debug messages>

13.3.38. Executing OPT pass (performing simple optimizations).

13.3.38.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux16.

13.3.38.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mux16'.
Removed a total of 0 cells.

13.3.38.3. Executing OPT_DFF pass (perform DFF optimizations).

13.3.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mux16..
Removed 1 unused cells and 168 unused wires.
<suppressed ~2 debug messages>

13.3.38.5. Finished fast OPT passes.

13.3.39. Executing AUTONAME pass.
Renamed 66 objects in module mux16 (8 iterations).
<suppressed ~18 debug messages>

13.3.40. Executing HIERARCHY pass (managing design hierarchy).

13.3.40.1. Analyzing design hierarchy..
Top module:  \mux16

13.3.40.2. Analyzing design hierarchy..
Top module:  \mux16
Removed 0 unused modules.

13.3.41. Printing statistics.

=== mux16 ===

   Number of wires:                  8
   Number of wire bits:             38
   Number of public wires:           8
   Number of public wire bits:      38
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     NX_LUT                         13

13.3.42. Executing CHECK pass (checking for obvious problems).
Checking module mux16...
Found and reported 0 problems.

13.4. Executing CHECK pass (checking for obvious problems).
Checking module mux16...
Found and reported 0 problems.

13.5. Executing TECHMAP pass (map to technology primitives).

13.5.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_sim.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\NX_LUT'.
Generating RTLIL representation for module `\NX_DFF'.
Generating RTLIL representation for module `\NX_CY'.
Generating RTLIL representation for module `\NX_XRFB_64x18'.
Generating RTLIL representation for module `\NX_XRFB_32x36'.
Successfully finished Verilog frontend.

13.5.2. Continuing TECHMAP pass.
Using template $paramod\NX_LUT\lut_table=16'0000100000101010 for cells of type NX_LUT.
Using template $paramod\NX_LUT\lut_table=16'0101000101000000 for cells of type NX_LUT.
Using template $paramod\NX_LUT\lut_table=16'1010001010000000 for cells of type NX_LUT.
Using template $paramod\NX_LUT\lut_table=16'0011001100110000 for cells of type NX_LUT.
Using template $paramod\NX_LUT\lut_table=16'0000000000101111 for cells of type NX_LUT.
Using template $paramod\NX_LUT\lut_table=16'0101011100000010 for cells of type NX_LUT.
Using template $paramod\NX_LUT\lut_table=16'0000010000010101 for cells of type NX_LUT.
Using template $paramod\NX_LUT\lut_table=16'0000000000001111 for cells of type NX_LUT.
Using template $paramod\NX_LUT\lut_table=16'0101010011111110 for cells of type NX_LUT.
Using template $paramod\NX_LUT\lut_table=16'0000001111001111 for cells of type NX_LUT.
No more expansions possible.
<suppressed ~130 debug messages>

13.6. Executing EQUIV_MAKE pass (creating equiv checking module).
Presumably equivalent wires: Y_gold ($shiftx$../common/mux.v:0$5_Y_gold), Y_gate ($techmap\Y_NX_LUT_O.$ternary$/home/lofty/yosys/share/nanoxplore/cells_sim.v:16$4800_Y_gate) -> Y
Presumably equivalent wires: S_gold (\S_gold), S_gate (\S_gate) -> S
Presumably equivalent wires: D_gold (\D_gold), D_gate (\D_gate) -> D
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_I2_NX_LUT_O_I3_NX_LUT_O_1.O_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_I2_NX_LUT_O_I3_NX_LUT_O_1.I4_gate
Setting undriven nets to undef: \Y_NX_LUT_O.I3_gate
Setting undriven nets to undef: \Y_NX_LUT_O.I4_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_1_I2_NX_LUT_O.O_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_I2_NX_LUT_O_2.O_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_1.I3_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_1_I2_NX_LUT_O.I1_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_I2_NX_LUT_O_I3_NX_LUT_O.O_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_I2_NX_LUT_O_I3_NX_LUT_O.I3_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_1.I2_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O.O_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O.I4_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O.I3_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O.I2_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O.I1_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_1_I2_NX_LUT_O_2_I3_NX_LUT_O_1.I4_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_1_I2_NX_LUT_O_2_I3_NX_LUT_O.I4_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_1_I2_NX_LUT_O_2_I3_NX_LUT_O_1.I2_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_1_I2_NX_LUT_O_2_I3_NX_LUT_O_1.I3_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_I2_NX_LUT_O_2.I4_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_1_I2_NX_LUT_O.I3_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_1_I2_NX_LUT_O_2_I3_NX_LUT_O_1.O_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_1_I2_NX_LUT_O_2.O_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_1.O_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_1.I4_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_I2_NX_LUT_O_1.I4_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_1_I2_NX_LUT_O_2_I3_NX_LUT_O.O_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_I2_NX_LUT_O_1.I3_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_I2_NX_LUT_O_1.I2_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_I2_NX_LUT_O_1.I1_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_1_I2_NX_LUT_O_1.I2_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_I2_NX_LUT_O.I3_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_I2_NX_LUT_O.I4_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_I2_NX_LUT_O.O_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_1_I2_NX_LUT_O_2.I4_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_1_I2_NX_LUT_O.I2_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_I2_NX_LUT_O_2.I3_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_I2_NX_LUT_O_I3_NX_LUT_O.I4_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_1_I2_NX_LUT_O.I4_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_I2_NX_LUT_O_I3_NX_LUT_O_1.I3_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_I2_NX_LUT_O_I3_NX_LUT_O_1.I2_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_1_I2_NX_LUT_O_1.O_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_I2_NX_LUT_O.I2_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_1_I2_NX_LUT_O_2.I1_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_I2_NX_LUT_O_2.I1_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_I2_NX_LUT_O.I1_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_1_I2_NX_LUT_O_1.I3_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_1_I2_NX_LUT_O_2.I2_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_I2_NX_LUT_O_I3_NX_LUT_O.I1_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_I2_NX_LUT_O_I3_NX_LUT_O.I2_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_1_I2_NX_LUT_O_2.I3_gate
Setting undriven nets to undef: \Y_NX_LUT_O.I2_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_I2_NX_LUT_O_I3_NX_LUT_O_1.I1_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_I2_NX_LUT_O_1.O_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_1_I2_NX_LUT_O_2_I3_NX_LUT_O_1.I1_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_1_I2_NX_LUT_O_2_I3_NX_LUT_O.I2_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_1_I2_NX_LUT_O_1.I4_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_I2_NX_LUT_O_2.I2_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_1_I2_NX_LUT_O_2_I3_NX_LUT_O.I3_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_1_I2_NX_LUT_O_1.I1_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_1.I1_gate
Setting undriven nets to undef: \Y_NX_LUT_O.I1_gate
Setting undriven nets to undef: \Y_NX_LUT_O.O_gate
Setting undriven nets to undef: \Y_NX_LUT_O_I3_NX_LUT_O_1_I2_NX_LUT_O_2_I3_NX_LUT_O.I1_gate

13.7. Executing EQUIV_INDUCT pass.
Found 1 unproven $equiv cells in module equiv:
  Proving existence of base case for step 1. (3638 clauses over 1375 variables)
  Proving induction step 1. (7273 clauses over 2748 variables)
  Proof for induction step holds. Entire workset of 1 cells proven!
Proved 1 previously unproven $equiv cells.

13.8. Executing EQUIV_STATUS pass.
Found 1 $equiv cells in equiv:
  Of those cells 1 are proven and 0 are unproven.
  Equivalence successfully proven!

End of script. Logfile hash: 5d0bb7cf08, CPU: user 0.48s system 0.01s, MEM: 24.45 MB peak
Yosys 0.32+66 (git sha1 2f901a829, clang 15.0.7 -fPIC -Os)
Time spent: 33% 78x read_verilog (0 sec), 16% 4x abc9_exe (0 sec), ...
