design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/lab2,lab2_behavE,RUN_2025.05.04_21.05.55,flow completed,0h1m8s0ms,0h0m54s0ms,46666.666666666664,0.01,21000.0,-1,26.4249,531.67,178,0,0,0,0,0,0,0,1,1,0,0,18523,2305,0.0,-1,0.0,0.0,-1.31,0.0,-1,0.0,0.0,-5.01,-1,0.0,53.77,52.84,28.02,24.53,4.49,271,294,4,27,0,0,0,275,11,0,22,17,40,38,11,7,19,8,10,458,90,3,138,210,899,6761.484800000001,3.81e-05,9.79e-05,1.04e-06,4.85e-05,0.000124,1.57e-09,5.33e-05,0.000146,2.62e-09,2.37,11.31,88.41732979664013,10.0,1,45,19.040,22.195,0.3,1,10,0.55,0,sky130_fd_sc_hd,AREA 0
