<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="4546pt" height="545pt"
 viewBox="0.00 0.00 4546.00 545.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 541)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-541 4542,-541 4542,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 4518,-8 4518,-8 4524,-8 4530,-14 4530,-20 4530,-20 4530,-517 4530,-517 4530,-523 4524,-529 4518,-529 4518,-529 20,-529 20,-529 14,-529 8,-523 8,-517 8,-517 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="2269" y="-513.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="2269" y="-498.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 4510,-16 4510,-16 4516,-16 4522,-22 4522,-28 4522,-28 4522,-471 4522,-471 4522,-477 4516,-483 4510,-483 4510,-483 28,-483 28,-483 22,-483 16,-477 16,-471 16,-471 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="2269" y="-467.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="2269" y="-452.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu0.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu0.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu0.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu0.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=0&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu0.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M322,-24C322,-24 1276,-24 1276,-24 1282,-24 1288,-30 1288,-36 1288,-36 1288,-380 1288,-380 1288,-386 1282,-392 1276,-392 1276,-392 322,-392 322,-392 316,-392 310,-386 310,-380 310,-380 310,-36 310,-36 310,-30 316,-24 322,-24"/>
<text text-anchor="middle" x="799" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="799" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvO3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu0_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu0.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu0.mmu.itb&#10;pma_checker=system.cpu0.mmu.pma_checker&#10;pmp=system.cpu0.mmu.pmp">
<path fill="#bab6ae" stroke="#000000" d="M878,-147C878,-147 1230,-147 1230,-147 1236,-147 1242,-153 1242,-159 1242,-159 1242,-334 1242,-334 1242,-340 1236,-346 1230,-346 1230,-346 878,-346 878,-346 872,-346 866,-340 866,-334 866,-334 866,-159 866,-159 866,-153 872,-147 878,-147"/>
<text text-anchor="middle" x="1054" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1054" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu0_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu0.mmu.pma_checker&#10;pmp=system.cpu0.mmu.pmp&#10;size=64&#10;walker=system.cpu0.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M886,-155C886,-155 1038,-155 1038,-155 1044,-155 1050,-161 1050,-167 1050,-167 1050,-288 1050,-288 1050,-294 1044,-300 1038,-300 1038,-300 886,-300 886,-300 880,-300 874,-294 874,-288 874,-288 874,-167 874,-167 874,-161 880,-155 886,-155"/>
<text text-anchor="middle" x="962" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="962" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu0_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu0.mmu.pma_checker&#10;pmp=system.cpu0.mmu.pmp&#10;power_model=&#10;power_state=system.cpu0.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M894,-163C894,-163 1030,-163 1030,-163 1036,-163 1042,-169 1042,-175 1042,-175 1042,-242 1042,-242 1042,-248 1036,-254 1030,-254 1030,-254 894,-254 894,-254 888,-254 882,-248 882,-242 882,-242 882,-175 882,-175 882,-169 888,-163 894,-163"/>
<text text-anchor="middle" x="962" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="962" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu0_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu0.mmu.pma_checker&#10;pmp=system.cpu0.mmu.pmp&#10;size=64&#10;walker=system.cpu0.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1070,-155C1070,-155 1222,-155 1222,-155 1228,-155 1234,-161 1234,-167 1234,-167 1234,-288 1234,-288 1234,-294 1228,-300 1222,-300 1222,-300 1070,-300 1070,-300 1064,-300 1058,-294 1058,-288 1058,-288 1058,-167 1058,-167 1058,-161 1064,-155 1070,-155"/>
<text text-anchor="middle" x="1146" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1146" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu0_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu0.mmu.pma_checker&#10;pmp=system.cpu0.mmu.pmp&#10;power_model=&#10;power_state=system.cpu0.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1078,-163C1078,-163 1214,-163 1214,-163 1220,-163 1226,-169 1226,-175 1226,-175 1226,-242 1226,-242 1226,-248 1220,-254 1214,-254 1214,-254 1078,-254 1078,-254 1072,-254 1066,-248 1066,-242 1066,-242 1066,-175 1066,-175 1066,-169 1072,-163 1078,-163"/>
<text text-anchor="middle" x="1146" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1146" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust79" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust79"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M524,-32C524,-32 686,-32 686,-32 692,-32 698,-38 698,-44 698,-44 698,-111 698,-111 698,-117 692,-123 686,-123 686,-123 524,-123 524,-123 518,-123 512,-117 512,-111 512,-111 512,-44 512,-44 512,-38 518,-32 524,-32"/>
<text text-anchor="middle" x="605" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="605" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust85" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust85"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M330,-32C330,-32 492,-32 492,-32 498,-32 504,-38 504,-44 504,-44 504,-111 504,-111 504,-117 498,-123 492,-123 492,-123 330,-123 330,-123 324,-123 318,-117 318,-111 318,-111 318,-44 318,-44 318,-38 324,-32 330,-32"/>
<text text-anchor="middle" x="411" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="411" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust91" class="cluster">
<title>cluster_system_cpu0_itb_walker_cache</title>
<g id="a_clust91"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M718,-32C718,-32 880,-32 880,-32 886,-32 892,-38 892,-44 892,-44 892,-111 892,-111 892,-117 886,-123 880,-123 880,-123 718,-123 718,-123 712,-123 706,-117 706,-111 706,-111 706,-44 706,-44 706,-38 712,-32 718,-32"/>
<text text-anchor="middle" x="799" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="799" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust97" class="cluster">
<title>cluster_system_cpu0_dtb_walker_cache</title>
<g id="a_clust97"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M912,-32C912,-32 1074,-32 1074,-32 1080,-32 1086,-38 1086,-44 1086,-44 1086,-111 1086,-111 1086,-117 1080,-123 1074,-123 1074,-123 912,-123 912,-123 906,-123 900,-117 900,-111 900,-111 900,-44 900,-44 900,-38 906,-32 912,-32"/>
<text text-anchor="middle" x="993" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="993" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust103" class="cluster">
<title>cluster_system_cpu0_toL2Bus</title>
<g id="a_clust103"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.cpu0.toL2Bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.cpu0.toL2Bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M610,-163C610,-163 846,-163 846,-163 852,-163 858,-169 858,-175 858,-175 858,-242 858,-242 858,-248 852,-254 846,-254 846,-254 610,-254 610,-254 604,-254 598,-248 598,-242 598,-242 598,-175 598,-175 598,-169 604,-163 610,-163"/>
<text text-anchor="middle" x="728" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">toL2Bus </text>
<text text-anchor="middle" x="728" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust106" class="cluster">
<title>cluster_system_cpu0_l2cache</title>
<g id="a_clust106"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.cpu0.l2cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.l2cache.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.cpu0.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1106,-32C1106,-32 1268,-32 1268,-32 1274,-32 1280,-38 1280,-44 1280,-44 1280,-111 1280,-111 1280,-117 1274,-123 1268,-123 1268,-123 1106,-123 1106,-123 1100,-123 1094,-117 1094,-111 1094,-111 1094,-44 1094,-44 1094,-38 1100,-32 1106,-32"/>
<text text-anchor="middle" x="1187" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="1187" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust113" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust113"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu1.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu1.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu1.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=0&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1576,-24C1576,-24 2530,-24 2530,-24 2536,-24 2542,-30 2542,-36 2542,-36 2542,-380 2542,-380 2542,-386 2536,-392 2530,-392 2530,-392 1576,-392 1576,-392 1570,-392 1564,-386 1564,-380 1564,-380 1564,-36 1564,-36 1564,-30 1570,-24 1576,-24"/>
<text text-anchor="middle" x="2053" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="2053" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvO3CPU</text>
</a>
</g>
</g>
<g id="clust114" class="cluster">
<title>cluster_system_cpu1_mmu</title>
<g id="a_clust114"><a xlink:title="dtb=system.cpu1.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu1.mmu.itb&#10;pma_checker=system.cpu1.mmu.pma_checker&#10;pmp=system.cpu1.mmu.pmp">
<path fill="#bab6ae" stroke="#000000" d="M2170,-147C2170,-147 2522,-147 2522,-147 2528,-147 2534,-153 2534,-159 2534,-159 2534,-334 2534,-334 2534,-340 2528,-346 2522,-346 2522,-346 2170,-346 2170,-346 2164,-346 2158,-340 2158,-334 2158,-334 2158,-159 2158,-159 2158,-153 2164,-147 2170,-147"/>
<text text-anchor="middle" x="2346" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2346" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMMU</text>
</a>
</g>
</g>
<g id="clust115" class="cluster">
<title>cluster_system_cpu1_mmu_itb</title>
<g id="a_clust115"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu1.mmu.pma_checker&#10;pmp=system.cpu1.mmu.pmp&#10;size=64&#10;walker=system.cpu1.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2362,-155C2362,-155 2514,-155 2514,-155 2520,-155 2526,-161 2526,-167 2526,-167 2526,-288 2526,-288 2526,-294 2520,-300 2514,-300 2514,-300 2362,-300 2362,-300 2356,-300 2350,-294 2350,-288 2350,-288 2350,-167 2350,-167 2350,-161 2356,-155 2362,-155"/>
<text text-anchor="middle" x="2438" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2438" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust116" class="cluster">
<title>cluster_system_cpu1_mmu_itb_walker</title>
<g id="a_clust116"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu1.mmu.pma_checker&#10;pmp=system.cpu1.mmu.pmp&#10;power_model=&#10;power_state=system.cpu1.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2370,-163C2370,-163 2506,-163 2506,-163 2512,-163 2518,-169 2518,-175 2518,-175 2518,-242 2518,-242 2518,-248 2512,-254 2506,-254 2506,-254 2370,-254 2370,-254 2364,-254 2358,-248 2358,-242 2358,-242 2358,-175 2358,-175 2358,-169 2364,-163 2370,-163"/>
<text text-anchor="middle" x="2438" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2438" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust118" class="cluster">
<title>cluster_system_cpu1_mmu_dtb</title>
<g id="a_clust118"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu1.mmu.pma_checker&#10;pmp=system.cpu1.mmu.pmp&#10;size=64&#10;walker=system.cpu1.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2178,-155C2178,-155 2330,-155 2330,-155 2336,-155 2342,-161 2342,-167 2342,-167 2342,-288 2342,-288 2342,-294 2336,-300 2330,-300 2330,-300 2178,-300 2178,-300 2172,-300 2166,-294 2166,-288 2166,-288 2166,-167 2166,-167 2166,-161 2172,-155 2178,-155"/>
<text text-anchor="middle" x="2254" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2254" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust119" class="cluster">
<title>cluster_system_cpu1_mmu_dtb_walker</title>
<g id="a_clust119"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu1.mmu.pma_checker&#10;pmp=system.cpu1.mmu.pmp&#10;power_model=&#10;power_state=system.cpu1.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2186,-163C2186,-163 2322,-163 2322,-163 2328,-163 2334,-169 2334,-175 2334,-175 2334,-242 2334,-242 2334,-248 2328,-254 2322,-254 2322,-254 2186,-254 2186,-254 2180,-254 2174,-248 2174,-242 2174,-242 2174,-175 2174,-175 2174,-169 2180,-163 2186,-163"/>
<text text-anchor="middle" x="2254" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2254" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust187" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust187"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1972,-32C1972,-32 2134,-32 2134,-32 2140,-32 2146,-38 2146,-44 2146,-44 2146,-111 2146,-111 2146,-117 2140,-123 2134,-123 2134,-123 1972,-123 1972,-123 1966,-123 1960,-117 1960,-111 1960,-111 1960,-44 1960,-44 1960,-38 1966,-32 1972,-32"/>
<text text-anchor="middle" x="2053" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2053" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust193" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust193"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1778,-32C1778,-32 1940,-32 1940,-32 1946,-32 1952,-38 1952,-44 1952,-44 1952,-111 1952,-111 1952,-117 1946,-123 1940,-123 1940,-123 1778,-123 1778,-123 1772,-123 1766,-117 1766,-111 1766,-111 1766,-44 1766,-44 1766,-38 1772,-32 1778,-32"/>
<text text-anchor="middle" x="1859" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1859" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust199" class="cluster">
<title>cluster_system_cpu1_itb_walker_cache</title>
<g id="a_clust199"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2360,-32C2360,-32 2522,-32 2522,-32 2528,-32 2534,-38 2534,-44 2534,-44 2534,-111 2534,-111 2534,-117 2528,-123 2522,-123 2522,-123 2360,-123 2360,-123 2354,-123 2348,-117 2348,-111 2348,-111 2348,-44 2348,-44 2348,-38 2354,-32 2360,-32"/>
<text text-anchor="middle" x="2441" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="2441" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust205" class="cluster">
<title>cluster_system_cpu1_dtb_walker_cache</title>
<g id="a_clust205"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2166,-32C2166,-32 2328,-32 2328,-32 2334,-32 2340,-38 2340,-44 2340,-44 2340,-111 2340,-111 2340,-117 2334,-123 2328,-123 2328,-123 2166,-123 2166,-123 2160,-123 2154,-117 2154,-111 2154,-111 2154,-44 2154,-44 2154,-38 2160,-32 2166,-32"/>
<text text-anchor="middle" x="2247" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="2247" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust211" class="cluster">
<title>cluster_system_cpu1_toL2Bus</title>
<g id="a_clust211"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.cpu1.toL2Bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.cpu1.toL2Bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M1902,-163C1902,-163 2138,-163 2138,-163 2144,-163 2150,-169 2150,-175 2150,-175 2150,-242 2150,-242 2150,-248 2144,-254 2138,-254 2138,-254 1902,-254 1902,-254 1896,-254 1890,-248 1890,-242 1890,-242 1890,-175 1890,-175 1890,-169 1896,-163 1902,-163"/>
<text text-anchor="middle" x="2020" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">toL2Bus </text>
<text text-anchor="middle" x="2020" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust214" class="cluster">
<title>cluster_system_cpu1_l2cache</title>
<g id="a_clust214"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.cpu1.l2cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.l2cache.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.cpu1.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1584,-32C1584,-32 1746,-32 1746,-32 1752,-32 1758,-38 1758,-44 1758,-44 1758,-111 1758,-111 1758,-117 1752,-123 1746,-123 1746,-123 1584,-123 1584,-123 1578,-123 1572,-117 1572,-111 1572,-111 1572,-44 1572,-44 1572,-38 1578,-32 1584,-32"/>
<text text-anchor="middle" x="1665" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="1665" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust221" class="cluster">
<title>cluster_system_cpu2</title>
<g id="a_clust221"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu2.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=2&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu2.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu2.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu2.interrupts&#10;isa=system.cpu2.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu2.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=0&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu2.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu2.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2562,-24C2562,-24 3516,-24 3516,-24 3522,-24 3528,-30 3528,-36 3528,-36 3528,-380 3528,-380 3528,-386 3522,-392 3516,-392 3516,-392 2562,-392 2562,-392 2556,-392 2550,-386 2550,-380 2550,-380 2550,-36 2550,-36 2550,-30 2556,-24 2562,-24"/>
<text text-anchor="middle" x="3039" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu2 </text>
<text text-anchor="middle" x="3039" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvO3CPU</text>
</a>
</g>
</g>
<g id="clust222" class="cluster">
<title>cluster_system_cpu2_mmu</title>
<g id="a_clust222"><a xlink:title="dtb=system.cpu2.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu2.mmu.itb&#10;pma_checker=system.cpu2.mmu.pma_checker&#10;pmp=system.cpu2.mmu.pmp">
<path fill="#bab6ae" stroke="#000000" d="M3156,-147C3156,-147 3508,-147 3508,-147 3514,-147 3520,-153 3520,-159 3520,-159 3520,-334 3520,-334 3520,-340 3514,-346 3508,-346 3508,-346 3156,-346 3156,-346 3150,-346 3144,-340 3144,-334 3144,-334 3144,-159 3144,-159 3144,-153 3150,-147 3156,-147"/>
<text text-anchor="middle" x="3332" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="3332" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMMU</text>
</a>
</g>
</g>
<g id="clust223" class="cluster">
<title>cluster_system_cpu2_mmu_itb</title>
<g id="a_clust223"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu2.mmu.pma_checker&#10;pmp=system.cpu2.mmu.pmp&#10;size=64&#10;walker=system.cpu2.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3348,-155C3348,-155 3500,-155 3500,-155 3506,-155 3512,-161 3512,-167 3512,-167 3512,-288 3512,-288 3512,-294 3506,-300 3500,-300 3500,-300 3348,-300 3348,-300 3342,-300 3336,-294 3336,-288 3336,-288 3336,-167 3336,-167 3336,-161 3342,-155 3348,-155"/>
<text text-anchor="middle" x="3424" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="3424" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust224" class="cluster">
<title>cluster_system_cpu2_mmu_itb_walker</title>
<g id="a_clust224"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu2.mmu.pma_checker&#10;pmp=system.cpu2.mmu.pmp&#10;power_model=&#10;power_state=system.cpu2.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3356,-163C3356,-163 3492,-163 3492,-163 3498,-163 3504,-169 3504,-175 3504,-175 3504,-242 3504,-242 3504,-248 3498,-254 3492,-254 3492,-254 3356,-254 3356,-254 3350,-254 3344,-248 3344,-242 3344,-242 3344,-175 3344,-175 3344,-169 3350,-163 3356,-163"/>
<text text-anchor="middle" x="3424" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3424" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust226" class="cluster">
<title>cluster_system_cpu2_mmu_dtb</title>
<g id="a_clust226"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu2.mmu.pma_checker&#10;pmp=system.cpu2.mmu.pmp&#10;size=64&#10;walker=system.cpu2.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3164,-155C3164,-155 3316,-155 3316,-155 3322,-155 3328,-161 3328,-167 3328,-167 3328,-288 3328,-288 3328,-294 3322,-300 3316,-300 3316,-300 3164,-300 3164,-300 3158,-300 3152,-294 3152,-288 3152,-288 3152,-167 3152,-167 3152,-161 3158,-155 3164,-155"/>
<text text-anchor="middle" x="3240" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="3240" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust227" class="cluster">
<title>cluster_system_cpu2_mmu_dtb_walker</title>
<g id="a_clust227"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu2.mmu.pma_checker&#10;pmp=system.cpu2.mmu.pmp&#10;power_model=&#10;power_state=system.cpu2.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3172,-163C3172,-163 3308,-163 3308,-163 3314,-163 3320,-169 3320,-175 3320,-175 3320,-242 3320,-242 3320,-248 3314,-254 3308,-254 3308,-254 3172,-254 3172,-254 3166,-254 3160,-248 3160,-242 3160,-242 3160,-175 3160,-175 3160,-169 3166,-163 3172,-163"/>
<text text-anchor="middle" x="3240" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3240" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust295" class="cluster">
<title>cluster_system_cpu2_icache</title>
<g id="a_clust295"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2958,-32C2958,-32 3120,-32 3120,-32 3126,-32 3132,-38 3132,-44 3132,-44 3132,-111 3132,-111 3132,-117 3126,-123 3120,-123 3120,-123 2958,-123 2958,-123 2952,-123 2946,-117 2946,-111 2946,-111 2946,-44 2946,-44 2946,-38 2952,-32 2958,-32"/>
<text text-anchor="middle" x="3039" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="3039" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust301" class="cluster">
<title>cluster_system_cpu2_dcache</title>
<g id="a_clust301"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2764,-32C2764,-32 2926,-32 2926,-32 2932,-32 2938,-38 2938,-44 2938,-44 2938,-111 2938,-111 2938,-117 2932,-123 2926,-123 2926,-123 2764,-123 2764,-123 2758,-123 2752,-117 2752,-111 2752,-111 2752,-44 2752,-44 2752,-38 2758,-32 2764,-32"/>
<text text-anchor="middle" x="2845" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2845" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust307" class="cluster">
<title>cluster_system_cpu2_itb_walker_cache</title>
<g id="a_clust307"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu2.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3346,-32C3346,-32 3508,-32 3508,-32 3514,-32 3520,-38 3520,-44 3520,-44 3520,-111 3520,-111 3520,-117 3514,-123 3508,-123 3508,-123 3346,-123 3346,-123 3340,-123 3334,-117 3334,-111 3334,-111 3334,-44 3334,-44 3334,-38 3340,-32 3346,-32"/>
<text text-anchor="middle" x="3427" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="3427" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust313" class="cluster">
<title>cluster_system_cpu2_dtb_walker_cache</title>
<g id="a_clust313"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu2.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3152,-32C3152,-32 3314,-32 3314,-32 3320,-32 3326,-38 3326,-44 3326,-44 3326,-111 3326,-111 3326,-117 3320,-123 3314,-123 3314,-123 3152,-123 3152,-123 3146,-123 3140,-117 3140,-111 3140,-111 3140,-44 3140,-44 3140,-38 3146,-32 3152,-32"/>
<text text-anchor="middle" x="3233" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="3233" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust319" class="cluster">
<title>cluster_system_cpu2_toL2Bus</title>
<g id="a_clust319"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.cpu2.toL2Bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.cpu2.toL2Bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M2888,-163C2888,-163 3124,-163 3124,-163 3130,-163 3136,-169 3136,-175 3136,-175 3136,-242 3136,-242 3136,-248 3130,-254 3124,-254 3124,-254 2888,-254 2888,-254 2882,-254 2876,-248 2876,-242 2876,-242 2876,-175 2876,-175 2876,-169 2882,-163 2888,-163"/>
<text text-anchor="middle" x="3006" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">toL2Bus </text>
<text text-anchor="middle" x="3006" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust322" class="cluster">
<title>cluster_system_cpu2_l2cache</title>
<g id="a_clust322"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.cpu2.l2cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.l2cache.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.cpu2.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2570,-32C2570,-32 2732,-32 2732,-32 2738,-32 2744,-38 2744,-44 2744,-44 2744,-111 2744,-111 2744,-117 2738,-123 2732,-123 2732,-123 2570,-123 2570,-123 2564,-123 2558,-117 2558,-111 2558,-111 2558,-44 2558,-44 2558,-38 2564,-32 2570,-32"/>
<text text-anchor="middle" x="2651" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="2651" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust329" class="cluster">
<title>cluster_system_cpu3</title>
<g id="a_clust329"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu3.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=3&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu3.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu3.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu3.interrupts&#10;isa=system.cpu3.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu3.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=0&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu3.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu3.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M3548,-24C3548,-24 4502,-24 4502,-24 4508,-24 4514,-30 4514,-36 4514,-36 4514,-380 4514,-380 4514,-386 4508,-392 4502,-392 4502,-392 3548,-392 3548,-392 3542,-392 3536,-386 3536,-380 3536,-380 3536,-36 3536,-36 3536,-30 3542,-24 3548,-24"/>
<text text-anchor="middle" x="4025" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu3 </text>
<text text-anchor="middle" x="4025" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvO3CPU</text>
</a>
</g>
</g>
<g id="clust330" class="cluster">
<title>cluster_system_cpu3_mmu</title>
<g id="a_clust330"><a xlink:title="dtb=system.cpu3.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu3.mmu.itb&#10;pma_checker=system.cpu3.mmu.pma_checker&#10;pmp=system.cpu3.mmu.pmp">
<path fill="#bab6ae" stroke="#000000" d="M4142,-147C4142,-147 4494,-147 4494,-147 4500,-147 4506,-153 4506,-159 4506,-159 4506,-334 4506,-334 4506,-340 4500,-346 4494,-346 4494,-346 4142,-346 4142,-346 4136,-346 4130,-340 4130,-334 4130,-334 4130,-159 4130,-159 4130,-153 4136,-147 4142,-147"/>
<text text-anchor="middle" x="4318" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="4318" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMMU</text>
</a>
</g>
</g>
<g id="clust331" class="cluster">
<title>cluster_system_cpu3_mmu_itb</title>
<g id="a_clust331"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu3.mmu.pma_checker&#10;pmp=system.cpu3.mmu.pmp&#10;size=64&#10;walker=system.cpu3.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M4334,-155C4334,-155 4486,-155 4486,-155 4492,-155 4498,-161 4498,-167 4498,-167 4498,-288 4498,-288 4498,-294 4492,-300 4486,-300 4486,-300 4334,-300 4334,-300 4328,-300 4322,-294 4322,-288 4322,-288 4322,-167 4322,-167 4322,-161 4328,-155 4334,-155"/>
<text text-anchor="middle" x="4410" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="4410" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust332" class="cluster">
<title>cluster_system_cpu3_mmu_itb_walker</title>
<g id="a_clust332"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu3.mmu.pma_checker&#10;pmp=system.cpu3.mmu.pmp&#10;power_model=&#10;power_state=system.cpu3.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M4342,-163C4342,-163 4478,-163 4478,-163 4484,-163 4490,-169 4490,-175 4490,-175 4490,-242 4490,-242 4490,-248 4484,-254 4478,-254 4478,-254 4342,-254 4342,-254 4336,-254 4330,-248 4330,-242 4330,-242 4330,-175 4330,-175 4330,-169 4336,-163 4342,-163"/>
<text text-anchor="middle" x="4410" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4410" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust334" class="cluster">
<title>cluster_system_cpu3_mmu_dtb</title>
<g id="a_clust334"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu3.mmu.pma_checker&#10;pmp=system.cpu3.mmu.pmp&#10;size=64&#10;walker=system.cpu3.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M4150,-155C4150,-155 4302,-155 4302,-155 4308,-155 4314,-161 4314,-167 4314,-167 4314,-288 4314,-288 4314,-294 4308,-300 4302,-300 4302,-300 4150,-300 4150,-300 4144,-300 4138,-294 4138,-288 4138,-288 4138,-167 4138,-167 4138,-161 4144,-155 4150,-155"/>
<text text-anchor="middle" x="4226" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="4226" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust335" class="cluster">
<title>cluster_system_cpu3_mmu_dtb_walker</title>
<g id="a_clust335"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu3.mmu.pma_checker&#10;pmp=system.cpu3.mmu.pmp&#10;power_model=&#10;power_state=system.cpu3.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M4158,-163C4158,-163 4294,-163 4294,-163 4300,-163 4306,-169 4306,-175 4306,-175 4306,-242 4306,-242 4306,-248 4300,-254 4294,-254 4294,-254 4158,-254 4158,-254 4152,-254 4146,-248 4146,-242 4146,-242 4146,-175 4146,-175 4146,-169 4152,-163 4158,-163"/>
<text text-anchor="middle" x="4226" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4226" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust403" class="cluster">
<title>cluster_system_cpu3_icache</title>
<g id="a_clust403"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M3944,-32C3944,-32 4106,-32 4106,-32 4112,-32 4118,-38 4118,-44 4118,-44 4118,-111 4118,-111 4118,-117 4112,-123 4106,-123 4106,-123 3944,-123 3944,-123 3938,-123 3932,-117 3932,-111 3932,-111 3932,-44 3932,-44 3932,-38 3938,-32 3944,-32"/>
<text text-anchor="middle" x="4025" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="4025" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust409" class="cluster">
<title>cluster_system_cpu3_dcache</title>
<g id="a_clust409"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3750,-32C3750,-32 3912,-32 3912,-32 3918,-32 3924,-38 3924,-44 3924,-44 3924,-111 3924,-111 3924,-117 3918,-123 3912,-123 3912,-123 3750,-123 3750,-123 3744,-123 3738,-117 3738,-111 3738,-111 3738,-44 3738,-44 3738,-38 3744,-32 3750,-32"/>
<text text-anchor="middle" x="3831" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="3831" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust415" class="cluster">
<title>cluster_system_cpu3_itb_walker_cache</title>
<g id="a_clust415"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu3.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4332,-32C4332,-32 4494,-32 4494,-32 4500,-32 4506,-38 4506,-44 4506,-44 4506,-111 4506,-111 4506,-117 4500,-123 4494,-123 4494,-123 4332,-123 4332,-123 4326,-123 4320,-117 4320,-111 4320,-111 4320,-44 4320,-44 4320,-38 4326,-32 4332,-32"/>
<text text-anchor="middle" x="4413" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="4413" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust421" class="cluster">
<title>cluster_system_cpu3_dtb_walker_cache</title>
<g id="a_clust421"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu3.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4138,-32C4138,-32 4300,-32 4300,-32 4306,-32 4312,-38 4312,-44 4312,-44 4312,-111 4312,-111 4312,-117 4306,-123 4300,-123 4300,-123 4138,-123 4138,-123 4132,-123 4126,-117 4126,-111 4126,-111 4126,-44 4126,-44 4126,-38 4132,-32 4138,-32"/>
<text text-anchor="middle" x="4219" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="4219" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust427" class="cluster">
<title>cluster_system_cpu3_toL2Bus</title>
<g id="a_clust427"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.cpu3.toL2Bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.cpu3.toL2Bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M3874,-163C3874,-163 4110,-163 4110,-163 4116,-163 4122,-169 4122,-175 4122,-175 4122,-242 4122,-242 4122,-248 4116,-254 4110,-254 4110,-254 3874,-254 3874,-254 3868,-254 3862,-248 3862,-242 3862,-242 3862,-175 3862,-175 3862,-169 3868,-163 3874,-163"/>
<text text-anchor="middle" x="3992" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">toL2Bus </text>
<text text-anchor="middle" x="3992" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust430" class="cluster">
<title>cluster_system_cpu3_l2cache</title>
<g id="a_clust430"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.cpu3.l2cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.l2cache.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.cpu3.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3556,-32C3556,-32 3718,-32 3718,-32 3724,-32 3730,-38 3730,-44 3730,-44 3730,-111 3730,-111 3730,-117 3724,-123 3718,-123 3718,-123 3556,-123 3556,-123 3550,-123 3544,-117 3544,-111 3544,-111 3544,-44 3544,-44 3544,-38 3550,-32 3556,-32"/>
<text text-anchor="middle" x="3637" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="3637" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust441" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust441"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M36,-163C36,-163 272,-163 272,-163 278,-163 284,-169 284,-175 284,-175 284,-242 284,-242 284,-248 278,-254 272,-254 272,-254 36,-254 36,-254 30,-254 24,-248 24,-242 24,-242 24,-175 24,-175 24,-169 30,-163 36,-163"/>
<text text-anchor="middle" x="154" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="154" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust444" class="cluster">
<title>cluster_system_l3</title>
<g id="a_clust444"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=24&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=system.l3.compressor&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=512&#10;power_model=&#10;power_state=system.l3.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l3.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=6291456&#10;system=system&#10;tag_latency=20&#10;tags=system.l3.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=256&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M128,-32C128,-32 290,-32 290,-32 296,-32 302,-38 302,-44 302,-44 302,-111 302,-111 302,-117 296,-123 290,-123 290,-123 128,-123 128,-123 122,-123 116,-117 116,-111 116,-111 116,-44 116,-44 116,-38 122,-32 128,-32"/>
<text text-anchor="middle" x="209" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l3 </text>
<text text-anchor="middle" x="209" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L3Cache</text>
</a>
</g>
</g>
<g id="clust459" class="cluster">
<title>cluster_system_tol3bus</title>
<g id="a_clust459"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol3bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol3bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M1308,-163C1308,-163 1544,-163 1544,-163 1550,-163 1556,-169 1556,-175 1556,-175 1556,-242 1556,-242 1556,-248 1550,-254 1544,-254 1544,-254 1308,-254 1308,-254 1302,-254 1296,-248 1296,-242 1296,-242 1296,-175 1296,-175 1296,-169 1302,-163 1308,-163"/>
<text text-anchor="middle" x="1426" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">tol3bus </text>
<text text-anchor="middle" x="1426" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust462" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust462"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M36,-32C36,-32 96,-32 96,-32 102,-32 108,-38 108,-44 108,-44 108,-111 108,-111 108,-117 102,-123 96,-123 96,-123 36,-123 36,-123 30,-123 24,-117 24,-111 24,-111 24,-44 24,-44 24,-38 30,-32 36,-32"/>
<text text-anchor="middle" x="66" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="66" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M188.5,-400.5C188.5,-400.5 255.5,-400.5 255.5,-400.5 261.5,-400.5 267.5,-406.5 267.5,-412.5 267.5,-412.5 267.5,-424.5 267.5,-424.5 267.5,-430.5 261.5,-436.5 255.5,-436.5 255.5,-436.5 188.5,-436.5 188.5,-436.5 182.5,-436.5 176.5,-430.5 176.5,-424.5 176.5,-424.5 176.5,-412.5 176.5,-412.5 176.5,-406.5 182.5,-400.5 188.5,-400.5"/>
<text text-anchor="middle" x="222" y="-414.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node66" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M180,-171.5C180,-171.5 264,-171.5 264,-171.5 270,-171.5 276,-177.5 276,-183.5 276,-183.5 276,-195.5 276,-195.5 276,-201.5 270,-207.5 264,-207.5 264,-207.5 180,-207.5 180,-207.5 174,-207.5 168,-201.5 168,-195.5 168,-195.5 168,-183.5 168,-183.5 168,-177.5 174,-171.5 180,-171.5"/>
<text text-anchor="middle" x="222" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M222,-400.44C222,-361.41 222,-265.35 222,-217.91"/>
<polygon fill="black" stroke="black" points="225.5,-217.76 222,-207.76 218.5,-217.76 225.5,-217.76"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node2" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M514,-171.5C514,-171.5 576,-171.5 576,-171.5 582,-171.5 588,-177.5 588,-183.5 588,-183.5 588,-195.5 588,-195.5 588,-201.5 582,-207.5 576,-207.5 576,-207.5 514,-207.5 514,-207.5 508,-207.5 502,-201.5 502,-195.5 502,-195.5 502,-183.5 502,-183.5 502,-177.5 508,-171.5 514,-171.5"/>
<text text-anchor="middle" x="545" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M532.5,-40.5C532.5,-40.5 579.5,-40.5 579.5,-40.5 585.5,-40.5 591.5,-46.5 591.5,-52.5 591.5,-52.5 591.5,-64.5 591.5,-64.5 591.5,-70.5 585.5,-76.5 579.5,-76.5 579.5,-76.5 532.5,-76.5 532.5,-76.5 526.5,-76.5 520.5,-70.5 520.5,-64.5 520.5,-64.5 520.5,-52.5 520.5,-52.5 520.5,-46.5 526.5,-40.5 532.5,-40.5"/>
<text text-anchor="middle" x="556" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="black" d="M546.46,-171.37C548.3,-149.78 551.49,-112.41 553.67,-86.85"/>
<polygon fill="black" stroke="black" points="557.17,-86.96 554.53,-76.7 550.2,-86.37 557.17,-86.96"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node3" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M330.5,-171.5C330.5,-171.5 397.5,-171.5 397.5,-171.5 403.5,-171.5 409.5,-177.5 409.5,-183.5 409.5,-183.5 409.5,-195.5 409.5,-195.5 409.5,-201.5 403.5,-207.5 397.5,-207.5 397.5,-207.5 330.5,-207.5 330.5,-207.5 324.5,-207.5 318.5,-201.5 318.5,-195.5 318.5,-195.5 318.5,-183.5 318.5,-183.5 318.5,-177.5 324.5,-171.5 330.5,-171.5"/>
<text text-anchor="middle" x="364" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M338.5,-40.5C338.5,-40.5 385.5,-40.5 385.5,-40.5 391.5,-40.5 397.5,-46.5 397.5,-52.5 397.5,-52.5 397.5,-64.5 397.5,-64.5 397.5,-70.5 391.5,-76.5 385.5,-76.5 385.5,-76.5 338.5,-76.5 338.5,-76.5 332.5,-76.5 326.5,-70.5 326.5,-64.5 326.5,-64.5 326.5,-52.5 326.5,-52.5 326.5,-46.5 332.5,-40.5 338.5,-40.5"/>
<text text-anchor="middle" x="362" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M363.73,-171.37C363.4,-149.78 362.82,-112.41 362.42,-86.85"/>
<polygon fill="black" stroke="black" points="365.92,-86.65 362.27,-76.7 358.92,-86.75 365.92,-86.65"/>
</g>
<!-- system_cpu0_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu0_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M902,-171.5C902,-171.5 932,-171.5 932,-171.5 938,-171.5 944,-177.5 944,-183.5 944,-183.5 944,-195.5 944,-195.5 944,-201.5 938,-207.5 932,-207.5 932,-207.5 902,-207.5 902,-207.5 896,-207.5 890,-201.5 890,-195.5 890,-195.5 890,-183.5 890,-183.5 890,-177.5 896,-171.5 902,-171.5"/>
<text text-anchor="middle" x="917" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M824.5,-40.5C824.5,-40.5 871.5,-40.5 871.5,-40.5 877.5,-40.5 883.5,-46.5 883.5,-52.5 883.5,-52.5 883.5,-64.5 883.5,-64.5 883.5,-70.5 877.5,-76.5 871.5,-76.5 871.5,-76.5 824.5,-76.5 824.5,-76.5 818.5,-76.5 812.5,-70.5 812.5,-64.5 812.5,-64.5 812.5,-52.5 812.5,-52.5 812.5,-46.5 818.5,-40.5 824.5,-40.5"/>
<text text-anchor="middle" x="848" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M907.84,-171.37C896.14,-149.49 875.77,-111.41 862.08,-85.83"/>
<polygon fill="black" stroke="black" points="865,-83.87 857.2,-76.7 858.83,-87.17 865,-83.87"/>
</g>
<!-- system_cpu0_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu0_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1086,-171.5C1086,-171.5 1116,-171.5 1116,-171.5 1122,-171.5 1128,-177.5 1128,-183.5 1128,-183.5 1128,-195.5 1128,-195.5 1128,-201.5 1122,-207.5 1116,-207.5 1116,-207.5 1086,-207.5 1086,-207.5 1080,-207.5 1074,-201.5 1074,-195.5 1074,-195.5 1074,-183.5 1074,-183.5 1074,-177.5 1080,-171.5 1086,-171.5"/>
<text text-anchor="middle" x="1101" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1018.5,-40.5C1018.5,-40.5 1065.5,-40.5 1065.5,-40.5 1071.5,-40.5 1077.5,-46.5 1077.5,-52.5 1077.5,-52.5 1077.5,-64.5 1077.5,-64.5 1077.5,-70.5 1071.5,-76.5 1065.5,-76.5 1065.5,-76.5 1018.5,-76.5 1018.5,-76.5 1012.5,-76.5 1006.5,-70.5 1006.5,-64.5 1006.5,-64.5 1006.5,-52.5 1006.5,-52.5 1006.5,-46.5 1012.5,-40.5 1018.5,-40.5"/>
<text text-anchor="middle" x="1042" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1093.17,-171.37C1083.16,-149.49 1065.74,-111.41 1054.04,-85.83"/>
<polygon fill="black" stroke="black" points="1057.21,-84.34 1049.87,-76.7 1050.84,-87.25 1057.21,-84.34"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M622,-40.5C622,-40.5 678,-40.5 678,-40.5 684,-40.5 690,-46.5 690,-52.5 690,-52.5 690,-64.5 690,-64.5 690,-70.5 684,-76.5 678,-76.5 678,-76.5 622,-76.5 622,-76.5 616,-76.5 610,-70.5 610,-64.5 610,-64.5 610,-52.5 610,-52.5 610,-46.5 616,-40.5 622,-40.5"/>
<text text-anchor="middle" x="650" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M428,-40.5C428,-40.5 484,-40.5 484,-40.5 490,-40.5 496,-46.5 496,-52.5 496,-52.5 496,-64.5 496,-64.5 496,-70.5 490,-76.5 484,-76.5 484,-76.5 428,-76.5 428,-76.5 422,-76.5 416,-70.5 416,-64.5 416,-64.5 416,-52.5 416,-52.5 416,-46.5 422,-40.5 428,-40.5"/>
<text text-anchor="middle" x="456" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu0_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M726,-40.5C726,-40.5 782,-40.5 782,-40.5 788,-40.5 794,-46.5 794,-52.5 794,-52.5 794,-64.5 794,-64.5 794,-70.5 788,-76.5 782,-76.5 782,-76.5 726,-76.5 726,-76.5 720,-76.5 714,-70.5 714,-64.5 714,-64.5 714,-52.5 714,-52.5 714,-46.5 720,-40.5 726,-40.5"/>
<text text-anchor="middle" x="754" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M920,-40.5C920,-40.5 976,-40.5 976,-40.5 982,-40.5 988,-46.5 988,-52.5 988,-52.5 988,-64.5 988,-64.5 988,-70.5 982,-76.5 976,-76.5 976,-76.5 920,-76.5 920,-76.5 914,-76.5 908,-70.5 908,-64.5 908,-64.5 908,-52.5 908,-52.5 908,-46.5 914,-40.5 920,-40.5"/>
<text text-anchor="middle" x="948" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_toL2Bus_cpu_side_ports -->
<g id="node14" class="node">
<title>system_cpu0_toL2Bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M618,-171.5C618,-171.5 702,-171.5 702,-171.5 708,-171.5 714,-177.5 714,-183.5 714,-183.5 714,-195.5 714,-195.5 714,-201.5 708,-207.5 702,-207.5 702,-207.5 618,-207.5 618,-207.5 612,-207.5 606,-201.5 606,-195.5 606,-195.5 606,-183.5 606,-183.5 606,-177.5 612,-171.5 618,-171.5"/>
<text text-anchor="middle" x="660" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge6" class="edge">
<title>system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="black" d="M657.89,-161.23C655.91,-135.7 653.01,-98.32 651.33,-76.7"/>
<polygon fill="black" stroke="black" points="654.41,-161.67 658.67,-171.37 661.39,-161.13 654.41,-161.67"/>
</g>
<!-- system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge7" class="edge">
<title>system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="black" d="M631.71,-165.08C622.65,-158.47 612.29,-151.79 602,-147 562.91,-128.81 544.36,-146.17 508,-123 489.73,-111.36 474.83,-91.16 465.73,-76.66"/>
<polygon fill="black" stroke="black" points="629.87,-168.07 639.96,-171.32 634.1,-162.49 629.87,-168.07"/>
</g>
<!-- system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side -->
<g id="edge8" class="edge">
<title>system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M678.39,-163.26C697.01,-137.71 725.29,-98.9 741.47,-76.7"/>
<polygon fill="black" stroke="black" points="675.54,-161.23 672.48,-171.37 681.2,-165.35 675.54,-161.23"/>
</g>
<!-- system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side -->
<g id="edge9" class="edge">
<title>system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M689,-165.51C699.22,-158.5 711.13,-151.47 723,-147 795.64,-119.64 828.3,-160.98 896,-123 915.14,-112.26 930.07,-91.47 938.93,-76.6"/>
<polygon fill="black" stroke="black" points="686.95,-162.68 680.85,-171.34 691.02,-168.37 686.95,-162.68"/>
</g>
<!-- system_cpu0_toL2Bus_mem_side_ports -->
<g id="node15" class="node">
<title>system_cpu0_toL2Bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M744,-171.5C744,-171.5 838,-171.5 838,-171.5 844,-171.5 850,-177.5 850,-183.5 850,-183.5 850,-195.5 850,-195.5 850,-201.5 844,-207.5 838,-207.5 838,-207.5 744,-207.5 744,-207.5 738,-207.5 732,-201.5 732,-195.5 732,-195.5 732,-183.5 732,-183.5 732,-177.5 738,-171.5 744,-171.5"/>
<text text-anchor="middle" x="791" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_cpu0_l2cache_cpu_side -->
<g id="node16" class="node">
<title>system_cpu0_l2cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1114.5,-40.5C1114.5,-40.5 1161.5,-40.5 1161.5,-40.5 1167.5,-40.5 1173.5,-46.5 1173.5,-52.5 1173.5,-52.5 1173.5,-64.5 1173.5,-64.5 1173.5,-70.5 1167.5,-76.5 1161.5,-76.5 1161.5,-76.5 1114.5,-76.5 1114.5,-76.5 1108.5,-76.5 1102.5,-70.5 1102.5,-64.5 1102.5,-64.5 1102.5,-52.5 1102.5,-52.5 1102.5,-46.5 1108.5,-40.5 1114.5,-40.5"/>
<text text-anchor="middle" x="1138" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_toL2Bus_mem_side_ports&#45;&gt;system_cpu0_l2cache_cpu_side -->
<g id="edge10" class="edge">
<title>system_cpu0_toL2Bus_mem_side_ports&#45;&gt;system_cpu0_l2cache_cpu_side</title>
<path fill="none" stroke="black" d="M820.63,-171.33C837.02,-162.63 858.05,-152.71 878,-147 969.16,-120.89 1007.62,-169.96 1090,-123 1105.02,-114.44 1116.83,-99.07 1124.97,-85.6"/>
<polygon fill="black" stroke="black" points="1128.14,-87.12 1130.02,-76.69 1122.04,-83.67 1128.14,-87.12"/>
</g>
<!-- system_cpu0_l2cache_mem_side -->
<g id="node17" class="node">
<title>system_cpu0_l2cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1204,-40.5C1204,-40.5 1260,-40.5 1260,-40.5 1266,-40.5 1272,-46.5 1272,-52.5 1272,-52.5 1272,-64.5 1272,-64.5 1272,-70.5 1266,-76.5 1260,-76.5 1260,-76.5 1204,-76.5 1204,-76.5 1198,-76.5 1192,-70.5 1192,-64.5 1192,-64.5 1192,-52.5 1192,-52.5 1192,-46.5 1198,-40.5 1204,-40.5"/>
<text text-anchor="middle" x="1232" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_icache_port -->
<g id="node18" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1806,-171.5C1806,-171.5 1868,-171.5 1868,-171.5 1874,-171.5 1880,-177.5 1880,-183.5 1880,-183.5 1880,-195.5 1880,-195.5 1880,-201.5 1874,-207.5 1868,-207.5 1868,-207.5 1806,-207.5 1806,-207.5 1800,-207.5 1794,-201.5 1794,-195.5 1794,-195.5 1794,-183.5 1794,-183.5 1794,-177.5 1800,-171.5 1806,-171.5"/>
<text text-anchor="middle" x="1837" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node22" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1980.5,-40.5C1980.5,-40.5 2027.5,-40.5 2027.5,-40.5 2033.5,-40.5 2039.5,-46.5 2039.5,-52.5 2039.5,-52.5 2039.5,-64.5 2039.5,-64.5 2039.5,-70.5 2033.5,-76.5 2027.5,-76.5 2027.5,-76.5 1980.5,-76.5 1980.5,-76.5 1974.5,-76.5 1968.5,-70.5 1968.5,-64.5 1968.5,-64.5 1968.5,-52.5 1968.5,-52.5 1968.5,-46.5 1974.5,-40.5 1980.5,-40.5"/>
<text text-anchor="middle" x="2004" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge11" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1853.94,-171.4C1862.87,-163.14 1874.37,-153.61 1886,-147 1914.6,-130.76 1929.37,-142.29 1956,-123 1969.73,-113.05 1981.33,-98.06 1989.68,-85.13"/>
<polygon fill="black" stroke="black" points="1992.67,-86.96 1994.93,-76.61 1986.7,-83.29 1992.67,-86.96"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node19" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1696.5,-171.5C1696.5,-171.5 1763.5,-171.5 1763.5,-171.5 1769.5,-171.5 1775.5,-177.5 1775.5,-183.5 1775.5,-183.5 1775.5,-195.5 1775.5,-195.5 1775.5,-201.5 1769.5,-207.5 1763.5,-207.5 1763.5,-207.5 1696.5,-207.5 1696.5,-207.5 1690.5,-207.5 1684.5,-201.5 1684.5,-195.5 1684.5,-195.5 1684.5,-183.5 1684.5,-183.5 1684.5,-177.5 1690.5,-171.5 1696.5,-171.5"/>
<text text-anchor="middle" x="1730" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node24" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1786.5,-40.5C1786.5,-40.5 1833.5,-40.5 1833.5,-40.5 1839.5,-40.5 1845.5,-46.5 1845.5,-52.5 1845.5,-52.5 1845.5,-64.5 1845.5,-64.5 1845.5,-70.5 1839.5,-76.5 1833.5,-76.5 1833.5,-76.5 1786.5,-76.5 1786.5,-76.5 1780.5,-76.5 1774.5,-70.5 1774.5,-64.5 1774.5,-64.5 1774.5,-52.5 1774.5,-52.5 1774.5,-46.5 1780.5,-40.5 1786.5,-40.5"/>
<text text-anchor="middle" x="1810" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge12" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1740.62,-171.37C1754.25,-149.4 1778.02,-111.07 1793.88,-85.49"/>
<polygon fill="black" stroke="black" points="1797.04,-87.04 1799.33,-76.7 1791.09,-83.35 1797.04,-87.04"/>
</g>
<!-- system_cpu1_mmu_itb_walker_port -->
<g id="node20" class="node">
<title>system_cpu1_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2468,-171.5C2468,-171.5 2498,-171.5 2498,-171.5 2504,-171.5 2510,-177.5 2510,-183.5 2510,-183.5 2510,-195.5 2510,-195.5 2510,-201.5 2504,-207.5 2498,-207.5 2498,-207.5 2468,-207.5 2468,-207.5 2462,-207.5 2456,-201.5 2456,-195.5 2456,-195.5 2456,-183.5 2456,-183.5 2456,-177.5 2462,-171.5 2468,-171.5"/>
<text text-anchor="middle" x="2483" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_cache_cpu_side -->
<g id="node26" class="node">
<title>system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2466.5,-40.5C2466.5,-40.5 2513.5,-40.5 2513.5,-40.5 2519.5,-40.5 2525.5,-46.5 2525.5,-52.5 2525.5,-52.5 2525.5,-64.5 2525.5,-64.5 2525.5,-70.5 2519.5,-76.5 2513.5,-76.5 2513.5,-76.5 2466.5,-76.5 2466.5,-76.5 2460.5,-76.5 2454.5,-70.5 2454.5,-64.5 2454.5,-64.5 2454.5,-52.5 2454.5,-52.5 2454.5,-46.5 2460.5,-40.5 2466.5,-40.5"/>
<text text-anchor="middle" x="2490" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side -->
<g id="edge13" class="edge">
<title>system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2483.93,-171.37C2485.1,-149.78 2487.13,-112.41 2488.52,-86.85"/>
<polygon fill="black" stroke="black" points="2492.02,-86.88 2489.07,-76.7 2485.03,-86.5 2492.02,-86.88"/>
</g>
<!-- system_cpu1_mmu_dtb_walker_port -->
<g id="node21" class="node">
<title>system_cpu1_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2281,-171.5C2281,-171.5 2311,-171.5 2311,-171.5 2317,-171.5 2323,-177.5 2323,-183.5 2323,-183.5 2323,-195.5 2323,-195.5 2323,-201.5 2317,-207.5 2311,-207.5 2311,-207.5 2281,-207.5 2281,-207.5 2275,-207.5 2269,-201.5 2269,-195.5 2269,-195.5 2269,-183.5 2269,-183.5 2269,-177.5 2275,-171.5 2281,-171.5"/>
<text text-anchor="middle" x="2296" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_cache_cpu_side -->
<g id="node28" class="node">
<title>system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2272.5,-40.5C2272.5,-40.5 2319.5,-40.5 2319.5,-40.5 2325.5,-40.5 2331.5,-46.5 2331.5,-52.5 2331.5,-52.5 2331.5,-64.5 2331.5,-64.5 2331.5,-70.5 2325.5,-76.5 2319.5,-76.5 2319.5,-76.5 2272.5,-76.5 2272.5,-76.5 2266.5,-76.5 2260.5,-70.5 2260.5,-64.5 2260.5,-64.5 2260.5,-52.5 2260.5,-52.5 2260.5,-46.5 2266.5,-40.5 2272.5,-40.5"/>
<text text-anchor="middle" x="2296" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side -->
<g id="edge14" class="edge">
<title>system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2296,-171.37C2296,-149.78 2296,-112.41 2296,-86.85"/>
<polygon fill="black" stroke="black" points="2299.5,-86.7 2296,-76.7 2292.5,-86.7 2299.5,-86.7"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node23" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2070,-40.5C2070,-40.5 2126,-40.5 2126,-40.5 2132,-40.5 2138,-46.5 2138,-52.5 2138,-52.5 2138,-64.5 2138,-64.5 2138,-70.5 2132,-76.5 2126,-76.5 2126,-76.5 2070,-76.5 2070,-76.5 2064,-76.5 2058,-70.5 2058,-64.5 2058,-64.5 2058,-52.5 2058,-52.5 2058,-46.5 2064,-40.5 2070,-40.5"/>
<text text-anchor="middle" x="2098" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node25" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1876,-40.5C1876,-40.5 1932,-40.5 1932,-40.5 1938,-40.5 1944,-46.5 1944,-52.5 1944,-52.5 1944,-64.5 1944,-64.5 1944,-70.5 1938,-76.5 1932,-76.5 1932,-76.5 1876,-76.5 1876,-76.5 1870,-76.5 1864,-70.5 1864,-64.5 1864,-64.5 1864,-52.5 1864,-52.5 1864,-46.5 1870,-40.5 1876,-40.5"/>
<text text-anchor="middle" x="1904" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_itb_walker_cache_mem_side -->
<g id="node27" class="node">
<title>system_cpu1_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2368,-40.5C2368,-40.5 2424,-40.5 2424,-40.5 2430,-40.5 2436,-46.5 2436,-52.5 2436,-52.5 2436,-64.5 2436,-64.5 2436,-70.5 2430,-76.5 2424,-76.5 2424,-76.5 2368,-76.5 2368,-76.5 2362,-76.5 2356,-70.5 2356,-64.5 2356,-64.5 2356,-52.5 2356,-52.5 2356,-46.5 2362,-40.5 2368,-40.5"/>
<text text-anchor="middle" x="2396" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dtb_walker_cache_mem_side -->
<g id="node29" class="node">
<title>system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2174,-40.5C2174,-40.5 2230,-40.5 2230,-40.5 2236,-40.5 2242,-46.5 2242,-52.5 2242,-52.5 2242,-64.5 2242,-64.5 2242,-70.5 2236,-76.5 2230,-76.5 2230,-76.5 2174,-76.5 2174,-76.5 2168,-76.5 2162,-70.5 2162,-64.5 2162,-64.5 2162,-52.5 2162,-52.5 2162,-46.5 2168,-40.5 2174,-40.5"/>
<text text-anchor="middle" x="2202" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_toL2Bus_cpu_side_ports -->
<g id="node30" class="node">
<title>system_cpu1_toL2Bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2046,-171.5C2046,-171.5 2130,-171.5 2130,-171.5 2136,-171.5 2142,-177.5 2142,-183.5 2142,-183.5 2142,-195.5 2142,-195.5 2142,-201.5 2136,-207.5 2130,-207.5 2130,-207.5 2046,-207.5 2046,-207.5 2040,-207.5 2034,-201.5 2034,-195.5 2034,-195.5 2034,-183.5 2034,-183.5 2034,-177.5 2040,-171.5 2046,-171.5"/>
<text text-anchor="middle" x="2088" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge15" class="edge">
<title>system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="black" d="M2090.11,-161.23C2092.09,-135.7 2094.99,-98.32 2096.67,-76.7"/>
<polygon fill="black" stroke="black" points="2086.61,-161.13 2089.33,-171.37 2093.59,-161.67 2086.61,-161.13"/>
</g>
<!-- system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge16" class="edge">
<title>system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="black" d="M2056.88,-165.8C2046.99,-159.2 2035.81,-152.34 2025,-147 1995.89,-132.63 1982.62,-141.59 1956,-123 1938.36,-110.68 1923.44,-90.8 1914.17,-76.57"/>
<polygon fill="black" stroke="black" points="2054.96,-168.73 2065.19,-171.49 2058.91,-162.96 2054.96,-168.73"/>
</g>
<!-- system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side -->
<g id="edge17" class="edge">
<title>system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M2124.97,-166.51C2138.69,-159.24 2154.66,-151.79 2170,-147 2244.51,-123.72 2275.9,-161.17 2344,-123 2363.14,-112.27 2378.07,-91.47 2386.93,-76.6"/>
<polygon fill="black" stroke="black" points="2122.96,-163.62 2115.86,-171.48 2126.31,-169.76 2122.96,-163.62"/>
</g>
<!-- system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side -->
<g id="edge18" class="edge">
<title>system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M2112.19,-163.79C2123.83,-151.69 2137.86,-136.78 2150,-123 2163.47,-107.71 2178.11,-89.69 2188.42,-76.76"/>
<polygon fill="black" stroke="black" points="2109.36,-161.68 2104.93,-171.3 2114.39,-166.55 2109.36,-161.68"/>
</g>
<!-- system_cpu1_toL2Bus_mem_side_ports -->
<g id="node31" class="node">
<title>system_cpu1_toL2Bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1910,-171.5C1910,-171.5 2004,-171.5 2004,-171.5 2010,-171.5 2016,-177.5 2016,-183.5 2016,-183.5 2016,-195.5 2016,-195.5 2016,-201.5 2010,-207.5 2004,-207.5 2004,-207.5 1910,-207.5 1910,-207.5 1904,-207.5 1898,-201.5 1898,-195.5 1898,-195.5 1898,-183.5 1898,-183.5 1898,-177.5 1904,-171.5 1910,-171.5"/>
<text text-anchor="middle" x="1957" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_cpu1_l2cache_cpu_side -->
<g id="node32" class="node">
<title>system_cpu1_l2cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1690.5,-40.5C1690.5,-40.5 1737.5,-40.5 1737.5,-40.5 1743.5,-40.5 1749.5,-46.5 1749.5,-52.5 1749.5,-52.5 1749.5,-64.5 1749.5,-64.5 1749.5,-70.5 1743.5,-76.5 1737.5,-76.5 1737.5,-76.5 1690.5,-76.5 1690.5,-76.5 1684.5,-76.5 1678.5,-70.5 1678.5,-64.5 1678.5,-64.5 1678.5,-52.5 1678.5,-52.5 1678.5,-46.5 1684.5,-40.5 1690.5,-40.5"/>
<text text-anchor="middle" x="1714" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_toL2Bus_mem_side_ports&#45;&gt;system_cpu1_l2cache_cpu_side -->
<g id="edge19" class="edge">
<title>system_cpu1_toL2Bus_mem_side_ports&#45;&gt;system_cpu1_l2cache_cpu_side</title>
<path fill="none" stroke="black" d="M1935.76,-171.39C1924.08,-162.81 1908.95,-152.99 1894,-147 1838.65,-124.82 1812.78,-154.25 1762,-123 1747.37,-114 1735.63,-98.76 1727.42,-85.47"/>
<polygon fill="black" stroke="black" points="1730.36,-83.57 1722.31,-76.68 1724.31,-87.09 1730.36,-83.57"/>
</g>
<!-- system_cpu1_l2cache_mem_side -->
<g id="node33" class="node">
<title>system_cpu1_l2cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1592,-40.5C1592,-40.5 1648,-40.5 1648,-40.5 1654,-40.5 1660,-46.5 1660,-52.5 1660,-52.5 1660,-64.5 1660,-64.5 1660,-70.5 1654,-76.5 1648,-76.5 1648,-76.5 1592,-76.5 1592,-76.5 1586,-76.5 1580,-70.5 1580,-64.5 1580,-64.5 1580,-52.5 1580,-52.5 1580,-46.5 1586,-40.5 1592,-40.5"/>
<text text-anchor="middle" x="1620" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_icache_port -->
<g id="node34" class="node">
<title>system_cpu2_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2792,-171.5C2792,-171.5 2854,-171.5 2854,-171.5 2860,-171.5 2866,-177.5 2866,-183.5 2866,-183.5 2866,-195.5 2866,-195.5 2866,-201.5 2860,-207.5 2854,-207.5 2854,-207.5 2792,-207.5 2792,-207.5 2786,-207.5 2780,-201.5 2780,-195.5 2780,-195.5 2780,-183.5 2780,-183.5 2780,-177.5 2786,-171.5 2792,-171.5"/>
<text text-anchor="middle" x="2823" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu2_icache_cpu_side -->
<g id="node38" class="node">
<title>system_cpu2_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2966.5,-40.5C2966.5,-40.5 3013.5,-40.5 3013.5,-40.5 3019.5,-40.5 3025.5,-46.5 3025.5,-52.5 3025.5,-52.5 3025.5,-64.5 3025.5,-64.5 3025.5,-70.5 3019.5,-76.5 3013.5,-76.5 3013.5,-76.5 2966.5,-76.5 2966.5,-76.5 2960.5,-76.5 2954.5,-70.5 2954.5,-64.5 2954.5,-64.5 2954.5,-52.5 2954.5,-52.5 2954.5,-46.5 2960.5,-40.5 2966.5,-40.5"/>
<text text-anchor="middle" x="2990" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side -->
<g id="edge20" class="edge">
<title>system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side</title>
<path fill="none" stroke="black" d="M2839.94,-171.4C2848.87,-163.14 2860.37,-153.61 2872,-147 2900.6,-130.76 2915.37,-142.29 2942,-123 2955.73,-113.05 2967.33,-98.06 2975.68,-85.13"/>
<polygon fill="black" stroke="black" points="2978.67,-86.96 2980.93,-76.61 2972.7,-83.29 2978.67,-86.96"/>
</g>
<!-- system_cpu2_dcache_port -->
<g id="node35" class="node">
<title>system_cpu2_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2682.5,-171.5C2682.5,-171.5 2749.5,-171.5 2749.5,-171.5 2755.5,-171.5 2761.5,-177.5 2761.5,-183.5 2761.5,-183.5 2761.5,-195.5 2761.5,-195.5 2761.5,-201.5 2755.5,-207.5 2749.5,-207.5 2749.5,-207.5 2682.5,-207.5 2682.5,-207.5 2676.5,-207.5 2670.5,-201.5 2670.5,-195.5 2670.5,-195.5 2670.5,-183.5 2670.5,-183.5 2670.5,-177.5 2676.5,-171.5 2682.5,-171.5"/>
<text text-anchor="middle" x="2716" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu2_dcache_cpu_side -->
<g id="node40" class="node">
<title>system_cpu2_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2772.5,-40.5C2772.5,-40.5 2819.5,-40.5 2819.5,-40.5 2825.5,-40.5 2831.5,-46.5 2831.5,-52.5 2831.5,-52.5 2831.5,-64.5 2831.5,-64.5 2831.5,-70.5 2825.5,-76.5 2819.5,-76.5 2819.5,-76.5 2772.5,-76.5 2772.5,-76.5 2766.5,-76.5 2760.5,-70.5 2760.5,-64.5 2760.5,-64.5 2760.5,-52.5 2760.5,-52.5 2760.5,-46.5 2766.5,-40.5 2772.5,-40.5"/>
<text text-anchor="middle" x="2796" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side -->
<g id="edge21" class="edge">
<title>system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M2726.62,-171.37C2740.25,-149.4 2764.02,-111.07 2779.88,-85.49"/>
<polygon fill="black" stroke="black" points="2783.04,-87.04 2785.33,-76.7 2777.09,-83.35 2783.04,-87.04"/>
</g>
<!-- system_cpu2_mmu_itb_walker_port -->
<g id="node36" class="node">
<title>system_cpu2_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3454,-171.5C3454,-171.5 3484,-171.5 3484,-171.5 3490,-171.5 3496,-177.5 3496,-183.5 3496,-183.5 3496,-195.5 3496,-195.5 3496,-201.5 3490,-207.5 3484,-207.5 3484,-207.5 3454,-207.5 3454,-207.5 3448,-207.5 3442,-201.5 3442,-195.5 3442,-195.5 3442,-183.5 3442,-183.5 3442,-177.5 3448,-171.5 3454,-171.5"/>
<text text-anchor="middle" x="3469" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_itb_walker_cache_cpu_side -->
<g id="node42" class="node">
<title>system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3452.5,-40.5C3452.5,-40.5 3499.5,-40.5 3499.5,-40.5 3505.5,-40.5 3511.5,-46.5 3511.5,-52.5 3511.5,-52.5 3511.5,-64.5 3511.5,-64.5 3511.5,-70.5 3505.5,-76.5 3499.5,-76.5 3499.5,-76.5 3452.5,-76.5 3452.5,-76.5 3446.5,-76.5 3440.5,-70.5 3440.5,-64.5 3440.5,-64.5 3440.5,-52.5 3440.5,-52.5 3440.5,-46.5 3446.5,-40.5 3452.5,-40.5"/>
<text text-anchor="middle" x="3476" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side -->
<g id="edge22" class="edge">
<title>system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3469.93,-171.37C3471.1,-149.78 3473.13,-112.41 3474.52,-86.85"/>
<polygon fill="black" stroke="black" points="3478.02,-86.88 3475.07,-76.7 3471.03,-86.5 3478.02,-86.88"/>
</g>
<!-- system_cpu2_mmu_dtb_walker_port -->
<g id="node37" class="node">
<title>system_cpu2_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3267,-171.5C3267,-171.5 3297,-171.5 3297,-171.5 3303,-171.5 3309,-177.5 3309,-183.5 3309,-183.5 3309,-195.5 3309,-195.5 3309,-201.5 3303,-207.5 3297,-207.5 3297,-207.5 3267,-207.5 3267,-207.5 3261,-207.5 3255,-201.5 3255,-195.5 3255,-195.5 3255,-183.5 3255,-183.5 3255,-177.5 3261,-171.5 3267,-171.5"/>
<text text-anchor="middle" x="3282" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_dtb_walker_cache_cpu_side -->
<g id="node44" class="node">
<title>system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3258.5,-40.5C3258.5,-40.5 3305.5,-40.5 3305.5,-40.5 3311.5,-40.5 3317.5,-46.5 3317.5,-52.5 3317.5,-52.5 3317.5,-64.5 3317.5,-64.5 3317.5,-70.5 3311.5,-76.5 3305.5,-76.5 3305.5,-76.5 3258.5,-76.5 3258.5,-76.5 3252.5,-76.5 3246.5,-70.5 3246.5,-64.5 3246.5,-64.5 3246.5,-52.5 3246.5,-52.5 3246.5,-46.5 3252.5,-40.5 3258.5,-40.5"/>
<text text-anchor="middle" x="3282" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side -->
<g id="edge23" class="edge">
<title>system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3282,-171.37C3282,-149.78 3282,-112.41 3282,-86.85"/>
<polygon fill="black" stroke="black" points="3285.5,-86.7 3282,-76.7 3278.5,-86.7 3285.5,-86.7"/>
</g>
<!-- system_cpu2_icache_mem_side -->
<g id="node39" class="node">
<title>system_cpu2_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3056,-40.5C3056,-40.5 3112,-40.5 3112,-40.5 3118,-40.5 3124,-46.5 3124,-52.5 3124,-52.5 3124,-64.5 3124,-64.5 3124,-70.5 3118,-76.5 3112,-76.5 3112,-76.5 3056,-76.5 3056,-76.5 3050,-76.5 3044,-70.5 3044,-64.5 3044,-64.5 3044,-52.5 3044,-52.5 3044,-46.5 3050,-40.5 3056,-40.5"/>
<text text-anchor="middle" x="3084" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dcache_mem_side -->
<g id="node41" class="node">
<title>system_cpu2_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2862,-40.5C2862,-40.5 2918,-40.5 2918,-40.5 2924,-40.5 2930,-46.5 2930,-52.5 2930,-52.5 2930,-64.5 2930,-64.5 2930,-70.5 2924,-76.5 2918,-76.5 2918,-76.5 2862,-76.5 2862,-76.5 2856,-76.5 2850,-70.5 2850,-64.5 2850,-64.5 2850,-52.5 2850,-52.5 2850,-46.5 2856,-40.5 2862,-40.5"/>
<text text-anchor="middle" x="2890" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_itb_walker_cache_mem_side -->
<g id="node43" class="node">
<title>system_cpu2_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3354,-40.5C3354,-40.5 3410,-40.5 3410,-40.5 3416,-40.5 3422,-46.5 3422,-52.5 3422,-52.5 3422,-64.5 3422,-64.5 3422,-70.5 3416,-76.5 3410,-76.5 3410,-76.5 3354,-76.5 3354,-76.5 3348,-76.5 3342,-70.5 3342,-64.5 3342,-64.5 3342,-52.5 3342,-52.5 3342,-46.5 3348,-40.5 3354,-40.5"/>
<text text-anchor="middle" x="3382" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dtb_walker_cache_mem_side -->
<g id="node45" class="node">
<title>system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3160,-40.5C3160,-40.5 3216,-40.5 3216,-40.5 3222,-40.5 3228,-46.5 3228,-52.5 3228,-52.5 3228,-64.5 3228,-64.5 3228,-70.5 3222,-76.5 3216,-76.5 3216,-76.5 3160,-76.5 3160,-76.5 3154,-76.5 3148,-70.5 3148,-64.5 3148,-64.5 3148,-52.5 3148,-52.5 3148,-46.5 3154,-40.5 3160,-40.5"/>
<text text-anchor="middle" x="3188" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_toL2Bus_cpu_side_ports -->
<g id="node46" class="node">
<title>system_cpu2_toL2Bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3032,-171.5C3032,-171.5 3116,-171.5 3116,-171.5 3122,-171.5 3128,-177.5 3128,-183.5 3128,-183.5 3128,-195.5 3128,-195.5 3128,-201.5 3122,-207.5 3116,-207.5 3116,-207.5 3032,-207.5 3032,-207.5 3026,-207.5 3020,-201.5 3020,-195.5 3020,-195.5 3020,-183.5 3020,-183.5 3020,-177.5 3026,-171.5 3032,-171.5"/>
<text text-anchor="middle" x="3074" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_cpu2_toL2Bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side -->
<g id="edge24" class="edge">
<title>system_cpu2_toL2Bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side</title>
<path fill="none" stroke="black" d="M3076.11,-161.23C3078.09,-135.7 3080.99,-98.32 3082.67,-76.7"/>
<polygon fill="black" stroke="black" points="3072.61,-161.13 3075.33,-171.37 3079.59,-161.67 3072.61,-161.13"/>
</g>
<!-- system_cpu2_toL2Bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side -->
<g id="edge25" class="edge">
<title>system_cpu2_toL2Bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3042.88,-165.8C3032.99,-159.2 3021.81,-152.34 3011,-147 2981.89,-132.63 2968.62,-141.59 2942,-123 2924.36,-110.68 2909.44,-90.8 2900.17,-76.57"/>
<polygon fill="black" stroke="black" points="3040.96,-168.73 3051.19,-171.49 3044.91,-162.96 3040.96,-168.73"/>
</g>
<!-- system_cpu2_toL2Bus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side -->
<g id="edge26" class="edge">
<title>system_cpu2_toL2Bus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3110.97,-166.51C3124.69,-159.24 3140.66,-151.79 3156,-147 3230.51,-123.72 3261.9,-161.17 3330,-123 3349.14,-112.27 3364.07,-91.47 3372.93,-76.6"/>
<polygon fill="black" stroke="black" points="3108.96,-163.62 3101.86,-171.48 3112.31,-169.76 3108.96,-163.62"/>
</g>
<!-- system_cpu2_toL2Bus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side -->
<g id="edge27" class="edge">
<title>system_cpu2_toL2Bus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3098.19,-163.79C3109.83,-151.69 3123.86,-136.78 3136,-123 3149.47,-107.71 3164.11,-89.69 3174.42,-76.76"/>
<polygon fill="black" stroke="black" points="3095.36,-161.68 3090.93,-171.3 3100.39,-166.55 3095.36,-161.68"/>
</g>
<!-- system_cpu2_toL2Bus_mem_side_ports -->
<g id="node47" class="node">
<title>system_cpu2_toL2Bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2896,-171.5C2896,-171.5 2990,-171.5 2990,-171.5 2996,-171.5 3002,-177.5 3002,-183.5 3002,-183.5 3002,-195.5 3002,-195.5 3002,-201.5 2996,-207.5 2990,-207.5 2990,-207.5 2896,-207.5 2896,-207.5 2890,-207.5 2884,-201.5 2884,-195.5 2884,-195.5 2884,-183.5 2884,-183.5 2884,-177.5 2890,-171.5 2896,-171.5"/>
<text text-anchor="middle" x="2943" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_cpu2_l2cache_cpu_side -->
<g id="node48" class="node">
<title>system_cpu2_l2cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2676.5,-40.5C2676.5,-40.5 2723.5,-40.5 2723.5,-40.5 2729.5,-40.5 2735.5,-46.5 2735.5,-52.5 2735.5,-52.5 2735.5,-64.5 2735.5,-64.5 2735.5,-70.5 2729.5,-76.5 2723.5,-76.5 2723.5,-76.5 2676.5,-76.5 2676.5,-76.5 2670.5,-76.5 2664.5,-70.5 2664.5,-64.5 2664.5,-64.5 2664.5,-52.5 2664.5,-52.5 2664.5,-46.5 2670.5,-40.5 2676.5,-40.5"/>
<text text-anchor="middle" x="2700" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_toL2Bus_mem_side_ports&#45;&gt;system_cpu2_l2cache_cpu_side -->
<g id="edge28" class="edge">
<title>system_cpu2_toL2Bus_mem_side_ports&#45;&gt;system_cpu2_l2cache_cpu_side</title>
<path fill="none" stroke="black" d="M2921.76,-171.39C2910.08,-162.81 2894.95,-152.99 2880,-147 2824.65,-124.82 2798.78,-154.25 2748,-123 2733.37,-114 2721.63,-98.76 2713.42,-85.47"/>
<polygon fill="black" stroke="black" points="2716.36,-83.57 2708.31,-76.68 2710.31,-87.09 2716.36,-83.57"/>
</g>
<!-- system_cpu2_l2cache_mem_side -->
<g id="node49" class="node">
<title>system_cpu2_l2cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2578,-40.5C2578,-40.5 2634,-40.5 2634,-40.5 2640,-40.5 2646,-46.5 2646,-52.5 2646,-52.5 2646,-64.5 2646,-64.5 2646,-70.5 2640,-76.5 2634,-76.5 2634,-76.5 2578,-76.5 2578,-76.5 2572,-76.5 2566,-70.5 2566,-64.5 2566,-64.5 2566,-52.5 2566,-52.5 2566,-46.5 2572,-40.5 2578,-40.5"/>
<text text-anchor="middle" x="2606" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_icache_port -->
<g id="node50" class="node">
<title>system_cpu3_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M3778,-171.5C3778,-171.5 3840,-171.5 3840,-171.5 3846,-171.5 3852,-177.5 3852,-183.5 3852,-183.5 3852,-195.5 3852,-195.5 3852,-201.5 3846,-207.5 3840,-207.5 3840,-207.5 3778,-207.5 3778,-207.5 3772,-207.5 3766,-201.5 3766,-195.5 3766,-195.5 3766,-183.5 3766,-183.5 3766,-177.5 3772,-171.5 3778,-171.5"/>
<text text-anchor="middle" x="3809" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu3_icache_cpu_side -->
<g id="node54" class="node">
<title>system_cpu3_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3952.5,-40.5C3952.5,-40.5 3999.5,-40.5 3999.5,-40.5 4005.5,-40.5 4011.5,-46.5 4011.5,-52.5 4011.5,-52.5 4011.5,-64.5 4011.5,-64.5 4011.5,-70.5 4005.5,-76.5 3999.5,-76.5 3999.5,-76.5 3952.5,-76.5 3952.5,-76.5 3946.5,-76.5 3940.5,-70.5 3940.5,-64.5 3940.5,-64.5 3940.5,-52.5 3940.5,-52.5 3940.5,-46.5 3946.5,-40.5 3952.5,-40.5"/>
<text text-anchor="middle" x="3976" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side -->
<g id="edge29" class="edge">
<title>system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side</title>
<path fill="none" stroke="black" d="M3825.94,-171.4C3834.87,-163.14 3846.37,-153.61 3858,-147 3886.6,-130.76 3901.37,-142.29 3928,-123 3941.73,-113.05 3953.33,-98.06 3961.68,-85.13"/>
<polygon fill="black" stroke="black" points="3964.67,-86.96 3966.93,-76.61 3958.7,-83.29 3964.67,-86.96"/>
</g>
<!-- system_cpu3_dcache_port -->
<g id="node51" class="node">
<title>system_cpu3_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M3668.5,-171.5C3668.5,-171.5 3735.5,-171.5 3735.5,-171.5 3741.5,-171.5 3747.5,-177.5 3747.5,-183.5 3747.5,-183.5 3747.5,-195.5 3747.5,-195.5 3747.5,-201.5 3741.5,-207.5 3735.5,-207.5 3735.5,-207.5 3668.5,-207.5 3668.5,-207.5 3662.5,-207.5 3656.5,-201.5 3656.5,-195.5 3656.5,-195.5 3656.5,-183.5 3656.5,-183.5 3656.5,-177.5 3662.5,-171.5 3668.5,-171.5"/>
<text text-anchor="middle" x="3702" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu3_dcache_cpu_side -->
<g id="node56" class="node">
<title>system_cpu3_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3758.5,-40.5C3758.5,-40.5 3805.5,-40.5 3805.5,-40.5 3811.5,-40.5 3817.5,-46.5 3817.5,-52.5 3817.5,-52.5 3817.5,-64.5 3817.5,-64.5 3817.5,-70.5 3811.5,-76.5 3805.5,-76.5 3805.5,-76.5 3758.5,-76.5 3758.5,-76.5 3752.5,-76.5 3746.5,-70.5 3746.5,-64.5 3746.5,-64.5 3746.5,-52.5 3746.5,-52.5 3746.5,-46.5 3752.5,-40.5 3758.5,-40.5"/>
<text text-anchor="middle" x="3782" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side -->
<g id="edge30" class="edge">
<title>system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M3712.62,-171.37C3726.25,-149.4 3750.02,-111.07 3765.88,-85.49"/>
<polygon fill="black" stroke="black" points="3769.04,-87.04 3771.33,-76.7 3763.09,-83.35 3769.04,-87.04"/>
</g>
<!-- system_cpu3_mmu_itb_walker_port -->
<g id="node52" class="node">
<title>system_cpu3_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M4440,-171.5C4440,-171.5 4470,-171.5 4470,-171.5 4476,-171.5 4482,-177.5 4482,-183.5 4482,-183.5 4482,-195.5 4482,-195.5 4482,-201.5 4476,-207.5 4470,-207.5 4470,-207.5 4440,-207.5 4440,-207.5 4434,-207.5 4428,-201.5 4428,-195.5 4428,-195.5 4428,-183.5 4428,-183.5 4428,-177.5 4434,-171.5 4440,-171.5"/>
<text text-anchor="middle" x="4455" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_itb_walker_cache_cpu_side -->
<g id="node58" class="node">
<title>system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4438.5,-40.5C4438.5,-40.5 4485.5,-40.5 4485.5,-40.5 4491.5,-40.5 4497.5,-46.5 4497.5,-52.5 4497.5,-52.5 4497.5,-64.5 4497.5,-64.5 4497.5,-70.5 4491.5,-76.5 4485.5,-76.5 4485.5,-76.5 4438.5,-76.5 4438.5,-76.5 4432.5,-76.5 4426.5,-70.5 4426.5,-64.5 4426.5,-64.5 4426.5,-52.5 4426.5,-52.5 4426.5,-46.5 4432.5,-40.5 4438.5,-40.5"/>
<text text-anchor="middle" x="4462" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side -->
<g id="edge31" class="edge">
<title>system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M4455.93,-171.37C4457.1,-149.78 4459.13,-112.41 4460.52,-86.85"/>
<polygon fill="black" stroke="black" points="4464.02,-86.88 4461.07,-76.7 4457.03,-86.5 4464.02,-86.88"/>
</g>
<!-- system_cpu3_mmu_dtb_walker_port -->
<g id="node53" class="node">
<title>system_cpu3_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M4253,-171.5C4253,-171.5 4283,-171.5 4283,-171.5 4289,-171.5 4295,-177.5 4295,-183.5 4295,-183.5 4295,-195.5 4295,-195.5 4295,-201.5 4289,-207.5 4283,-207.5 4283,-207.5 4253,-207.5 4253,-207.5 4247,-207.5 4241,-201.5 4241,-195.5 4241,-195.5 4241,-183.5 4241,-183.5 4241,-177.5 4247,-171.5 4253,-171.5"/>
<text text-anchor="middle" x="4268" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_dtb_walker_cache_cpu_side -->
<g id="node60" class="node">
<title>system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4244.5,-40.5C4244.5,-40.5 4291.5,-40.5 4291.5,-40.5 4297.5,-40.5 4303.5,-46.5 4303.5,-52.5 4303.5,-52.5 4303.5,-64.5 4303.5,-64.5 4303.5,-70.5 4297.5,-76.5 4291.5,-76.5 4291.5,-76.5 4244.5,-76.5 4244.5,-76.5 4238.5,-76.5 4232.5,-70.5 4232.5,-64.5 4232.5,-64.5 4232.5,-52.5 4232.5,-52.5 4232.5,-46.5 4238.5,-40.5 4244.5,-40.5"/>
<text text-anchor="middle" x="4268" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side -->
<g id="edge32" class="edge">
<title>system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M4268,-171.37C4268,-149.78 4268,-112.41 4268,-86.85"/>
<polygon fill="black" stroke="black" points="4271.5,-86.7 4268,-76.7 4264.5,-86.7 4271.5,-86.7"/>
</g>
<!-- system_cpu3_icache_mem_side -->
<g id="node55" class="node">
<title>system_cpu3_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4042,-40.5C4042,-40.5 4098,-40.5 4098,-40.5 4104,-40.5 4110,-46.5 4110,-52.5 4110,-52.5 4110,-64.5 4110,-64.5 4110,-70.5 4104,-76.5 4098,-76.5 4098,-76.5 4042,-76.5 4042,-76.5 4036,-76.5 4030,-70.5 4030,-64.5 4030,-64.5 4030,-52.5 4030,-52.5 4030,-46.5 4036,-40.5 4042,-40.5"/>
<text text-anchor="middle" x="4070" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dcache_mem_side -->
<g id="node57" class="node">
<title>system_cpu3_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3848,-40.5C3848,-40.5 3904,-40.5 3904,-40.5 3910,-40.5 3916,-46.5 3916,-52.5 3916,-52.5 3916,-64.5 3916,-64.5 3916,-70.5 3910,-76.5 3904,-76.5 3904,-76.5 3848,-76.5 3848,-76.5 3842,-76.5 3836,-70.5 3836,-64.5 3836,-64.5 3836,-52.5 3836,-52.5 3836,-46.5 3842,-40.5 3848,-40.5"/>
<text text-anchor="middle" x="3876" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_itb_walker_cache_mem_side -->
<g id="node59" class="node">
<title>system_cpu3_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4340,-40.5C4340,-40.5 4396,-40.5 4396,-40.5 4402,-40.5 4408,-46.5 4408,-52.5 4408,-52.5 4408,-64.5 4408,-64.5 4408,-70.5 4402,-76.5 4396,-76.5 4396,-76.5 4340,-76.5 4340,-76.5 4334,-76.5 4328,-70.5 4328,-64.5 4328,-64.5 4328,-52.5 4328,-52.5 4328,-46.5 4334,-40.5 4340,-40.5"/>
<text text-anchor="middle" x="4368" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dtb_walker_cache_mem_side -->
<g id="node61" class="node">
<title>system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4146,-40.5C4146,-40.5 4202,-40.5 4202,-40.5 4208,-40.5 4214,-46.5 4214,-52.5 4214,-52.5 4214,-64.5 4214,-64.5 4214,-70.5 4208,-76.5 4202,-76.5 4202,-76.5 4146,-76.5 4146,-76.5 4140,-76.5 4134,-70.5 4134,-64.5 4134,-64.5 4134,-52.5 4134,-52.5 4134,-46.5 4140,-40.5 4146,-40.5"/>
<text text-anchor="middle" x="4174" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_toL2Bus_cpu_side_ports -->
<g id="node62" class="node">
<title>system_cpu3_toL2Bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M4018,-171.5C4018,-171.5 4102,-171.5 4102,-171.5 4108,-171.5 4114,-177.5 4114,-183.5 4114,-183.5 4114,-195.5 4114,-195.5 4114,-201.5 4108,-207.5 4102,-207.5 4102,-207.5 4018,-207.5 4018,-207.5 4012,-207.5 4006,-201.5 4006,-195.5 4006,-195.5 4006,-183.5 4006,-183.5 4006,-177.5 4012,-171.5 4018,-171.5"/>
<text text-anchor="middle" x="4060" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_cpu3_toL2Bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side -->
<g id="edge33" class="edge">
<title>system_cpu3_toL2Bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side</title>
<path fill="none" stroke="black" d="M4062.11,-161.23C4064.09,-135.7 4066.99,-98.32 4068.67,-76.7"/>
<polygon fill="black" stroke="black" points="4058.61,-161.13 4061.33,-171.37 4065.59,-161.67 4058.61,-161.13"/>
</g>
<!-- system_cpu3_toL2Bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side -->
<g id="edge34" class="edge">
<title>system_cpu3_toL2Bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side</title>
<path fill="none" stroke="black" d="M4028.88,-165.8C4018.99,-159.2 4007.81,-152.34 3997,-147 3967.89,-132.63 3954.62,-141.59 3928,-123 3910.36,-110.68 3895.44,-90.8 3886.17,-76.57"/>
<polygon fill="black" stroke="black" points="4026.96,-168.73 4037.19,-171.49 4030.91,-162.96 4026.96,-168.73"/>
</g>
<!-- system_cpu3_toL2Bus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side -->
<g id="edge35" class="edge">
<title>system_cpu3_toL2Bus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M4096.97,-166.51C4110.69,-159.24 4126.66,-151.79 4142,-147 4216.51,-123.72 4247.9,-161.17 4316,-123 4335.14,-112.27 4350.07,-91.47 4358.93,-76.6"/>
<polygon fill="black" stroke="black" points="4094.96,-163.62 4087.86,-171.48 4098.31,-169.76 4094.96,-163.62"/>
</g>
<!-- system_cpu3_toL2Bus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side -->
<g id="edge36" class="edge">
<title>system_cpu3_toL2Bus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M4084.19,-163.79C4095.83,-151.69 4109.86,-136.78 4122,-123 4135.47,-107.71 4150.11,-89.69 4160.42,-76.76"/>
<polygon fill="black" stroke="black" points="4081.36,-161.68 4076.93,-171.3 4086.39,-166.55 4081.36,-161.68"/>
</g>
<!-- system_cpu3_toL2Bus_mem_side_ports -->
<g id="node63" class="node">
<title>system_cpu3_toL2Bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3882,-171.5C3882,-171.5 3976,-171.5 3976,-171.5 3982,-171.5 3988,-177.5 3988,-183.5 3988,-183.5 3988,-195.5 3988,-195.5 3988,-201.5 3982,-207.5 3976,-207.5 3976,-207.5 3882,-207.5 3882,-207.5 3876,-207.5 3870,-201.5 3870,-195.5 3870,-195.5 3870,-183.5 3870,-183.5 3870,-177.5 3876,-171.5 3882,-171.5"/>
<text text-anchor="middle" x="3929" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_cpu3_l2cache_cpu_side -->
<g id="node64" class="node">
<title>system_cpu3_l2cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3662.5,-40.5C3662.5,-40.5 3709.5,-40.5 3709.5,-40.5 3715.5,-40.5 3721.5,-46.5 3721.5,-52.5 3721.5,-52.5 3721.5,-64.5 3721.5,-64.5 3721.5,-70.5 3715.5,-76.5 3709.5,-76.5 3709.5,-76.5 3662.5,-76.5 3662.5,-76.5 3656.5,-76.5 3650.5,-70.5 3650.5,-64.5 3650.5,-64.5 3650.5,-52.5 3650.5,-52.5 3650.5,-46.5 3656.5,-40.5 3662.5,-40.5"/>
<text text-anchor="middle" x="3686" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_toL2Bus_mem_side_ports&#45;&gt;system_cpu3_l2cache_cpu_side -->
<g id="edge37" class="edge">
<title>system_cpu3_toL2Bus_mem_side_ports&#45;&gt;system_cpu3_l2cache_cpu_side</title>
<path fill="none" stroke="black" d="M3907.76,-171.39C3896.08,-162.81 3880.95,-152.99 3866,-147 3810.65,-124.82 3784.78,-154.25 3734,-123 3719.37,-114 3707.63,-98.76 3699.42,-85.47"/>
<polygon fill="black" stroke="black" points="3702.36,-83.57 3694.31,-76.68 3696.31,-87.09 3702.36,-83.57"/>
</g>
<!-- system_cpu3_l2cache_mem_side -->
<g id="node65" class="node">
<title>system_cpu3_l2cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3564,-40.5C3564,-40.5 3620,-40.5 3620,-40.5 3626,-40.5 3632,-46.5 3632,-52.5 3632,-52.5 3632,-64.5 3632,-64.5 3632,-70.5 3626,-76.5 3620,-76.5 3620,-76.5 3564,-76.5 3564,-76.5 3558,-76.5 3552,-70.5 3552,-64.5 3552,-64.5 3552,-52.5 3552,-52.5 3552,-46.5 3558,-40.5 3564,-40.5"/>
<text text-anchor="middle" x="3592" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_l3_mem_side -->
<g id="node69" class="node">
<title>system_l3_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M136,-40.5C136,-40.5 192,-40.5 192,-40.5 198,-40.5 204,-46.5 204,-52.5 204,-52.5 204,-64.5 204,-64.5 204,-70.5 198,-76.5 192,-76.5 192,-76.5 136,-76.5 136,-76.5 130,-76.5 124,-70.5 124,-64.5 124,-64.5 124,-52.5 124,-52.5 124,-46.5 130,-40.5 136,-40.5"/>
<text text-anchor="middle" x="164" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l3_mem_side -->
<g id="edge38" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l3_mem_side</title>
<path fill="none" stroke="black" d="M210.05,-161.91C198.56,-136.37 181.54,-98.52 171.73,-76.7"/>
<polygon fill="black" stroke="black" points="207.01,-163.68 214.3,-171.37 213.39,-160.81 207.01,-163.68"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node67" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M44,-171.5C44,-171.5 138,-171.5 138,-171.5 144,-171.5 150,-177.5 150,-183.5 150,-183.5 150,-195.5 150,-195.5 150,-201.5 144,-207.5 138,-207.5 138,-207.5 44,-207.5 44,-207.5 38,-207.5 32,-201.5 32,-195.5 32,-195.5 32,-183.5 32,-183.5 32,-177.5 38,-171.5 44,-171.5"/>
<text text-anchor="middle" x="91" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node72" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M58,-40.5C58,-40.5 88,-40.5 88,-40.5 94,-40.5 100,-46.5 100,-52.5 100,-52.5 100,-64.5 100,-64.5 100,-70.5 94,-76.5 88,-76.5 88,-76.5 58,-76.5 58,-76.5 52,-76.5 46,-70.5 46,-64.5 46,-64.5 46,-52.5 46,-52.5 46,-46.5 52,-40.5 58,-40.5"/>
<text text-anchor="middle" x="73" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge39" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M88.61,-171.37C85.6,-149.78 80.38,-112.41 76.82,-86.85"/>
<polygon fill="black" stroke="black" points="80.25,-86.12 75.4,-76.7 73.32,-87.09 80.25,-86.12"/>
</g>
<!-- system_l3_cpu_side -->
<g id="node68" class="node">
<title>system_l3_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M234.5,-40.5C234.5,-40.5 281.5,-40.5 281.5,-40.5 287.5,-40.5 293.5,-46.5 293.5,-52.5 293.5,-52.5 293.5,-64.5 293.5,-64.5 293.5,-70.5 287.5,-76.5 281.5,-76.5 281.5,-76.5 234.5,-76.5 234.5,-76.5 228.5,-76.5 222.5,-70.5 222.5,-64.5 222.5,-64.5 222.5,-52.5 222.5,-52.5 222.5,-46.5 228.5,-40.5 234.5,-40.5"/>
<text text-anchor="middle" x="258" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol3bus_cpu_side_ports -->
<g id="node70" class="node">
<title>system_tol3bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1452,-171.5C1452,-171.5 1536,-171.5 1536,-171.5 1542,-171.5 1548,-177.5 1548,-183.5 1548,-183.5 1548,-195.5 1548,-195.5 1548,-201.5 1542,-207.5 1536,-207.5 1536,-207.5 1452,-207.5 1452,-207.5 1446,-207.5 1440,-201.5 1440,-195.5 1440,-195.5 1440,-183.5 1440,-183.5 1440,-177.5 1446,-171.5 1452,-171.5"/>
<text text-anchor="middle" x="1494" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol3bus_cpu_side_ports&#45;&gt;system_cpu0_l2cache_mem_side -->
<g id="edge40" class="edge">
<title>system_tol3bus_cpu_side_ports&#45;&gt;system_cpu0_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M1461.56,-165.63C1451.93,-159.26 1441.22,-152.56 1431,-147 1377.79,-118.05 1313.08,-91 1272.21,-74.86"/>
<polygon fill="black" stroke="black" points="1459.81,-168.67 1470.06,-171.36 1463.72,-162.87 1459.81,-168.67"/>
</g>
<!-- system_tol3bus_cpu_side_ports&#45;&gt;system_cpu1_l2cache_mem_side -->
<g id="edge41" class="edge">
<title>system_tol3bus_cpu_side_ports&#45;&gt;system_cpu1_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M1518.01,-163.92C1542.95,-138.39 1581.32,-99.1 1603.2,-76.7"/>
<polygon fill="black" stroke="black" points="1515.22,-161.77 1510.73,-171.37 1520.22,-166.66 1515.22,-161.77"/>
</g>
<!-- system_tol3bus_cpu_side_ports&#45;&gt;system_cpu2_l2cache_mem_side -->
<g id="edge42" class="edge">
<title>system_tol3bus_cpu_side_ports&#45;&gt;system_cpu2_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M1523.15,-165.45C1534.08,-158.13 1547.01,-150.92 1560,-147 1664.07,-115.61 2437.37,-164.11 2538,-123 2561.33,-113.47 2581.47,-91.97 2593.66,-76.64"/>
<polygon fill="black" stroke="black" points="1521.02,-162.67 1514.85,-171.29 1525.04,-168.4 1521.02,-162.67"/>
</g>
<!-- system_tol3bus_cpu_side_ports&#45;&gt;system_cpu3_l2cache_mem_side -->
<g id="edge43" class="edge">
<title>system_tol3bus_cpu_side_ports&#45;&gt;system_cpu3_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M1522.87,-165.53C1533.85,-158.14 1546.89,-150.87 1560,-147 1664.66,-116.14 3422.73,-163.65 3524,-123 3547.38,-113.61 3567.52,-92.09 3579.68,-76.7"/>
<polygon fill="black" stroke="black" points="1520.68,-162.79 1514.54,-171.43 1524.72,-168.51 1520.68,-162.79"/>
</g>
<!-- system_tol3bus_mem_side_ports -->
<g id="node71" class="node">
<title>system_tol3bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1316,-171.5C1316,-171.5 1410,-171.5 1410,-171.5 1416,-171.5 1422,-177.5 1422,-183.5 1422,-183.5 1422,-195.5 1422,-195.5 1422,-201.5 1416,-207.5 1410,-207.5 1410,-207.5 1316,-207.5 1316,-207.5 1310,-207.5 1304,-201.5 1304,-195.5 1304,-195.5 1304,-183.5 1304,-183.5 1304,-177.5 1310,-171.5 1316,-171.5"/>
<text text-anchor="middle" x="1363" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol3bus_mem_side_ports&#45;&gt;system_l3_cpu_side -->
<g id="edge44" class="edge">
<title>system_tol3bus_mem_side_ports&#45;&gt;system_l3_cpu_side</title>
<path fill="none" stroke="black" d="M1319.11,-171.44C1293.53,-162.36 1260.42,-152.05 1230,-147 1129.56,-130.34 406.24,-166.1 314,-123 296.96,-115.04 282.96,-99.17 273.22,-85.29"/>
<polygon fill="black" stroke="black" points="275.88,-82.97 267.45,-76.55 270.05,-86.83 275.88,-82.97"/>
</g>
</g>
</svg>
