// Seed: 2499940647
module module_0 (
    input tri id_0,
    output wand id_1,
    output supply0 id_2,
    input uwire id_3,
    output supply0 id_4,
    output supply0 id_5,
    input supply1 id_6,
    input supply0 id_7,
    input wor id_8,
    output wand id_9,
    output wor id_10,
    output supply1 id_11,
    input tri1 id_12,
    input uwire id_13,
    input wand id_14,
    output tri1 id_15,
    output wor id_16,
    input uwire id_17,
    input tri1 id_18,
    input supply1 id_19,
    input tri1 id_20,
    input uwire id_21,
    input supply1 id_22,
    input tri0 id_23,
    output supply0 id_24,
    input wire id_25,
    input tri1 id_26,
    input wand id_27
);
  assign id_9 = 1;
  assign id_9 = id_3;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input wor id_2,
    output logic id_3,
    input tri id_4,
    input uwire id_5,
    input supply1 id_6,
    input tri0 id_7,
    output supply0 id_8,
    input wor id_9,
    input wire id_10,
    input supply0 id_11,
    input wor id_12,
    input tri0 id_13,
    input tri1 id_14,
    input tri0 id_15
);
  always_ff @(1 or posedge id_7) begin
    id_3 <= id_6 * id_13;
  end
  wire id_17;
  wire id_18;
  module_0(
      id_4,
      id_8,
      id_8,
      id_2,
      id_8,
      id_8,
      id_4,
      id_10,
      id_11,
      id_8,
      id_8,
      id_8,
      id_15,
      id_12,
      id_10,
      id_8,
      id_8,
      id_10,
      id_11,
      id_4,
      id_6,
      id_15,
      id_11,
      id_12,
      id_8,
      id_2,
      id_15,
      id_10
  );
  wire id_19;
endmodule
