// Seed: 822597385
module module_0 (
    output tri1 id_0,
    input  tri1 id_1,
    input  tri0 id_2
);
  logic id_4;
  ;
  wire ["" ==  1 : 1 'b0] id_5;
  always id_4 <= id_1;
  assign id_4 = -1;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1,
    output wire id_2,
    output uwire id_3,
    inout wand id_4,
    input wor id_5,
    input uwire id_6,
    output wand id_7,
    input supply1 id_8,
    input uwire id_9,
    output supply1 id_10,
    output wire id_11,
    input supply0 id_12
);
  supply0 id_14;
  wire id_15;
  assign id_10 = -1;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_4
  );
  assign id_14 = -1;
  wire id_16;
endmodule
