

================================================================
== Vitis HLS Report for 'Block_entry17_proc'
================================================================
* Date:           Thu Jan 30 18:49:31 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        model_test_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.429 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 2 [1/1] (1.42ns)   --->   "%p_read91 = read i21 @_ssdm_op_Read.ap_auto.i21, i21 %p_read9" [firmware/model_test.cpp:188]   --->   Operation 2 'read' 'p_read91' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%sext_ln188 = sext i21 %p_read91" [firmware/model_test.cpp:188]   --->   Operation 3 'sext' 'sext_ln188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%write_ln188 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_0, i25 %sext_ln188" [firmware/model_test.cpp:188]   --->   Operation 4 'write' 'write_ln188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 5 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_out_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read91    (read ) [ 00]
sext_ln188  (sext ) [ 00]
write_ln188 (write) [ 00]
ret_ln0     (ret  ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read9">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer2_out_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i21"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i25P0A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1004" name="p_read91_read_fu_8">
<pin_list>
<pin id="9" dir="0" index="0" bw="21" slack="0"/>
<pin id="10" dir="0" index="1" bw="21" slack="0"/>
<pin id="11" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read91/1 "/>
</bind>
</comp>

<comp id="14" class="1004" name="write_ln188_write_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="0" slack="0"/>
<pin id="16" dir="0" index="1" bw="25" slack="0"/>
<pin id="17" dir="0" index="2" bw="21" slack="0"/>
<pin id="18" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln188/1 "/>
</bind>
</comp>

<comp id="21" class="1004" name="sext_ln188_fu_21">
<pin_list>
<pin id="22" dir="0" index="0" bw="21" slack="0"/>
<pin id="23" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln188/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="12"><net_src comp="4" pin="0"/><net_sink comp="8" pin=0"/></net>

<net id="13"><net_src comp="0" pin="0"/><net_sink comp="8" pin=1"/></net>

<net id="19"><net_src comp="6" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="20"><net_src comp="2" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="24"><net_src comp="8" pin="2"/><net_sink comp="21" pin=0"/></net>

<net id="25"><net_src comp="21" pin="1"/><net_sink comp="14" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer2_out_0 | {1 }
 - Input state : 
	Port: Block_entry17_proc : p_read9 | {1 }
  - Chain level:
	State 1
		write_ln188 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|
| Operation|     Functional Unit     |
|----------|-------------------------|
|   read   |    p_read91_read_fu_8   |
|----------|-------------------------|
|   write  | write_ln188_write_fu_14 |
|----------|-------------------------|
|   sext   |     sext_ln188_fu_21    |
|----------|-------------------------|
|   Total  |                         |
|----------|-------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
