Release 10.1.03 - xst K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:/Users/KAT091.ADF/Desktop/stage 3/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to C:/Users/KAT091.ADF/Desktop/stage 3/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: assign.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "assign.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "assign"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : assign
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : assign.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/KAT091.ADF/Desktop/stage 3/display.vhd" in Library work.
Architecture behavioral of Entity display is up to date.
Compiling vhdl file "C:/Users/KAT091.ADF/Desktop/stage 3/assign.vhd" in Library work.
Architecture behavioral of Entity assign is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <assign> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <display> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <assign> in library <work> (Architecture <behavioral>).
    Set user-defined property "LOC =  T9" for signal <clock> in unit <assign>.
    Set user-defined property "LOC =  L14 L13 M14 M13" for signal <buttons> in unit <assign>.
    Set user-defined property "LOC =  K13 K14 J13 J14 H13 H14 G12 F12" for signal <switches> in unit <assign>.
    Set user-defined property "LOC =  P11 P12 N12 P13 N14 L12 P14 K12" for signal <leds> in unit <assign>.
    Set user-defined property "LOC =  E13 F14 G14 D14" for signal <digit> in unit <assign>.
    Set user-defined property "LOC =  P16 N16 F13 R16 P15 N15 G13 E14" for signal <segments> in unit <assign>.
Entity <assign> analyzed. Unit <assign> generated.

Analyzing Entity <display> in library <work> (Architecture <behavioral>).
Entity <display> analyzed. Unit <display> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <display>.
    Related source file is "C:/Users/KAT091.ADF/Desktop/stage 3/display.vhd".
    Found 16x7-bit ROM for signal <number$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <display> synthesized.


Synthesizing Unit <assign>.
    Related source file is "C:/Users/KAT091.ADF/Desktop/stage 3/assign.vhd".
    Found 16x8-bit ROM for signal <state$rom0000>.
    Found 1-bit register for signal <leds<7>>.
    Found 8-bit register for signal <choice>.
    Found 32-bit up counter for signal <count>.
    Found 1-bit register for signal <signal_clk>.
    Found 4-bit register for signal <state>.
    Found 4-bit register for signal <state_next>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  18 D-type flip-flop(s).
Unit <assign> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 16x8-bit ROM                                          : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 5
 1-bit register                                        : 2
 4-bit register                                        : 2
 8-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s200.nph' in environment C:\Xilinx\10.1\ISE.

Synthesizing (advanced) Unit <assign>.
INFO:Xst - In order to maximize performance and save block RAM resources, the small ROM <Mrom_state_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <assign> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 16x8-bit ROM                                          : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 18
 Flip-Flops                                            : 18

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <assign> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block assign, actual ratio is 10.
FlipFlop choice_0 has been replicated 2 time(s)
FlipFlop choice_1 has been replicated 5 time(s)
FlipFlop choice_2 has been replicated 2 time(s)
FlipFlop choice_3 has been replicated 3 time(s)
FlipFlop choice_4 has been replicated 3 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop choice_4 connected to a primary input has been replicated
FlipFlop choice_5 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop choice_5 connected to a primary input has been replicated
FlipFlop state_0 has been replicated 1 time(s)
FlipFlop state_1 has been replicated 1 time(s)
FlipFlop state_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 70
 Flip-Flops                                            : 70

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : assign.ngr
Top Level Output File Name         : assign
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 33

Cell Usage :
# BELS                             : 504
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 31
#      LUT2                        : 10
#      LUT2_D                      : 2
#      LUT2_L                      : 5
#      LUT3                        : 34
#      LUT3_D                      : 12
#      LUT3_L                      : 25
#      LUT4                        : 205
#      LUT4_D                      : 39
#      LUT4_L                      : 51
#      MUXCY                       : 39
#      MUXF5                       : 15
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 70
#      FD                          : 7
#      FDE                         : 25
#      FDR                         : 33
#      FDS                         : 5
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 32
#      IBUF                        : 12
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                      214  out of   1920    11%  
 Number of Slice Flip Flops:             70  out of   3840     1%  
 Number of 4 input LUTs:                416  out of   3840    10%  
 Number of IOs:                          33
 Number of bonded IOBs:                  33  out of    173    19%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 33    |
signal_clk1                        | BUFG                   | 37    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 12.279ns (Maximum Frequency: 81.440MHz)
   Minimum input arrival time before clock: 5.250ns
   Maximum output required time after clock: 10.000ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 7.889ns (frequency: 126.762MHz)
  Total number of paths / destination ports: 1584 / 65
-------------------------------------------------------------------------
Delay:               7.889ns (Levels of Logic = 10)
  Source:            count_8 (FF)
  Destination:       signal_clk (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: count_8 to signal_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.720   1.216  count_8 (count_8)
     LUT4:I0->O            1   0.551   0.000  count_cmp_eq0000_wg_lut<0> (count_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.500   0.000  count_cmp_eq0000_wg_cy<0> (count_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  count_cmp_eq0000_wg_cy<1> (count_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  count_cmp_eq0000_wg_cy<2> (count_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  count_cmp_eq0000_wg_cy<3> (count_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  count_cmp_eq0000_wg_cy<4> (count_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  count_cmp_eq0000_wg_cy<5> (count_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  count_cmp_eq0000_wg_cy<6> (count_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          33   0.281   1.859  count_cmp_eq0000_wg_cy<7> (count_cmp_eq0000)
     INV:I->O              1   0.551   0.801  signal_clk_not00011_INV_0 (signal_clk_not0001)
     FDR:R                     1.026          signal_clk
    ----------------------------------------
    Total                      7.889ns (4.013ns logic, 3.876ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'signal_clk1'
  Clock period: 12.279ns (frequency: 81.440MHz)
  Total number of paths / destination ports: 5015 / 17
-------------------------------------------------------------------------
Delay:               12.279ns (Levels of Logic = 7)
  Source:            choice_4_1 (FF)
  Destination:       state_next_2 (FF)
  Source Clock:      signal_clk1 rising
  Destination Clock: signal_clk1 rising

  Data Path: choice_4_1 to state_next_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.720   1.260  choice_4_1 (choice_4_1)
     LUT3_D:I0->O         15   0.551   1.214  state_next_cmp_eq002411 (N75)
     LUT4:I3->O            4   0.551   1.256  state_next_cmp_eq00271 (state_next_cmp_eq0027)
     LUT2:I0->O            3   0.551   0.933  state_next_mux0316<1>1311 (N481)
     LUT4_D:I3->O          1   0.551   1.140  state_next_mux0316<1>1265 (state_next_mux0316<1>1265)
     LUT4:I0->O            1   0.551   0.827  state_next_mux0316<1>1280 (N14)
     LUT4:I3->O            1   0.551   0.869  state_next_mux0316<1>1811_SW0 (N338)
     LUT4:I2->O            1   0.551   0.000  state_next_mux0316<1>1811 (state_next_mux0316<1>181)
     FDS:D                     0.203          state_next_2
    ----------------------------------------
    Total                     12.279ns (4.780ns logic, 7.499ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'signal_clk1'
  Total number of paths / destination ports: 181 / 57
-------------------------------------------------------------------------
Offset:              5.250ns (Levels of Logic = 2)
  Source:            buttons<0> (PAD)
  Destination:       choice_0 (FF)
  Destination Clock: signal_clk1 rising

  Data Path: buttons<0> to choice_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.821   1.463  buttons_0_IBUF (buttons_0_IBUF)
     LUT4:I0->O           25   0.551   1.813  choice_cmp_eq00001 (choice_cmp_eq0000)
     FDE:CE                    0.602          choice_0
    ----------------------------------------
    Total                      5.250ns (1.974ns logic, 3.276ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'signal_clk1'
  Total number of paths / destination ports: 33 / 12
-------------------------------------------------------------------------
Offset:              10.000ns (Levels of Logic = 2)
  Source:            state_3 (FF)
  Destination:       segments<4> (PAD)
  Source Clock:      signal_clk1 rising

  Data Path: state_3 to segments<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              48   0.720   2.284  state_3 (state_3)
     LUT4:I0->O            1   0.551   0.801  dd/Mrom_number_rom000041 (dd/Mrom_number_rom00004)
     OBUF:I->O                 5.644          segments_4_OBUF (segments<4>)
    ----------------------------------------
    Total                     10.000ns (6.915ns logic, 3.085ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 17.50 secs
 
--> 

Total memory usage is 174712 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    3 (   0 filtered)

