Gated Registers
Register clock pin                                               {related clock}
--------------------------------------------------------------------------------

Ungated Registers Filtered out by G_DFT_CLOCKS
Register clock pin                                               {related clock}
--------------------------------------------------------------------------------


          ------------------------------------------------------------
                             Clock Gating Summary
          |    Number of Clock gating elements    |        0         |
          |    Number of Gated registers          |     0 (0.00%)    |
          |    Number of Ungated registers        |   226 (100.00%)  |
          |    Total number of registers          |      226         |
          ------------------------------------------------------------


          ----------------------------------------------------------
          | Clock gating summary after filtering out dft ungated reg
          ----------------------------------------------------------
          |   Number of registers on dft clk to be auto waived  | 0
          |   Number of ungated registers                       | 226
          |   % ungated registers                               | 100
          |   % gated registers                                 | 0
          ----------------------------------------------------------

The following registers are not clock gated because they are excluded in the variable listed in the Reason field.

Ungated Registers By Request
Register clock pin                                               {related clock}  Reason
----------------------------------------------------------------------------------------
i_stap_irdecoder/stap_irdecoder_drselect_reg_3/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
i_stap_irdecoder/stap_irdecoder_drselect_reg_2/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
i_stap_irdecoder/stap_irdecoder_drselect_reg_0/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
i_stap_irdecoder/stap_irdecoder_drselect_reg_1/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcomp/cmp_firstfail_cnt_reg_0/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcomp/cmp_firstfail_cnt_reg_5/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcomp/cmp_firstfail_cnt_reg_4/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcomp/cmp_firstfail_cnt_reg_6/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcomp/cmp_firstfail_cnt_reg_3/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcomp/cmp_firstfail_cnt_reg_2/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcomp/cmp_firstfail_cnt_reg_1/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcomp/cmp_firstfail_cnt_reg_7/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcomp/serial_windowreg_reg_5/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcomp/serial_windowreg_reg_8/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcomp/serial_windowreg_reg_2/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcomp/serial_windowreg_reg_9/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcomp/serial_windowreg_reg_7/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcomp/serial_windowreg_reg_1/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcomp/serial_windowreg_reg_6/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcomp/serial_windowreg_reg_3/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcomp/serial_windowreg_reg_4/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcomp/serial_windowreg_reg_0/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcomp/cmp_sticky_fail_lo_reg/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcomp/cmp_sticky_fail_hi_reg/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_0/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_1/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_12/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_11/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_5/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_8/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_3/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_6/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_2/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_4/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_29/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_40/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_41/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_27/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_34/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_33/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_39/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_35/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_30/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_32/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_31/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_25/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_23/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_37/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_36/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_42/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_26/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_24/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_21/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_22/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_19/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_20/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_18/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_17/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_15/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_28/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_38/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_16/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_13/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_38/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_37/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_20/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_41/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_40/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_14/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_33/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_18/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_16/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_15/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_39/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_35/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_27/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_31/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_42/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_29/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_28/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_26/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_25/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_36/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_32/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_34/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_19/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_30/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_22/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_13/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_23/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_21/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_24/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_12/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_6/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_1/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_9/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_3/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_17/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_5/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_4/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_8/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_7/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_2/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_11/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_10/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_14/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_16/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_15/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_13/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_9/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_8/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_5/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_39/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_3/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_24/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_26/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_35/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_7/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_27/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_37/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_41/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_38/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_22/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_11/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_29/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_20/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_23/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_19/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_25/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_17/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_32/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_4/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_6/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_34/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_30/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_36/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_33/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_2/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_28/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_40/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_21/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_42/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_18/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_10/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_31/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_12/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_1/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_0/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_0/clk {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_9/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_10/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_14/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES
generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_7/clkb {ftap_tck} G_NO_CLOCK_GATE_DESIGNS,G_NO_CLOCK_GATE_INSTANCES

          -----------------------------------------------------------------------------
          | Clock gating summary after filtering out G_VAR based clock gating exclusion
          -----------------------------------------------------------------------------
          |  Number of registers in Clock gate exclude file to be auto waived  | 153
          |  Number of ungated registers (G_VAR based)                         | 0
          |  % ungated registers (G_VAR based)                                 | 100
          |  % gated registers (G_VAR based)                                   | 0
          -----------------------------------------------------------------------------

Ungated Registers that are viable candidates for clock gating
Register clock pin                                               {related clock}
--------------------------------------------------------------------------------

          |---------------------------------------------------------------------------
          | Final clock gating summary after all filtering
          |---------------------------------------------------------------------------
          |  Total number of registers                                         | 153
          |  Total number of gated registers                                   | 0
          |  Final % gated registers                                           | 0%%
          |  Total number of ungated registers                                 | 153
          |  Final % ungated registers                                         | 100%%
          |  Total number of ungated registers filtered by G_DFT_CLOCKS        | 0
          |  Final % of ungated registers filtered by G_DFT_CLOCKS             | 0%%
          |  Total number of ungated registers filtered by NO_CLOCK_GATE_*     | 153
          |  Final % ungated registers filtered by NO_CLOCK_GATE_*             | 100%%
          |  Total number of unfiltered ungated registers                      | 0
          |  Final % unfiltered ungated registers                              | 0%%
          ---------------------------------------------------------------------------
