{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527709625315 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527709625323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 30 16:47:05 2018 " "Processing started: Wed May 30 16:47:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527709625323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527709625323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Teste -c Teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off Teste -c Teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527709625323 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527709626078 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527709626078 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Registers.v(55) " "Verilog HDL warning at Registers.v(55): extended using \"x\" or \"z\"" {  } { { "Registers.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Registers.v" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527709643781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "Registers.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Registers.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527709643781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527709643781 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "OPC_OP_IMM Imm_Generator.v(17) " "Verilog HDL Compiler Directive warning at Imm_Generator.v(17): text macro \"OPC_OP_IMM\" is undefined" {  } { { "Imm_Generator.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Imm_Generator.v" 17 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1527709643785 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "OPC_OP_IMM_32 Imm_Generator.v(18) " "Verilog HDL Compiler Directive warning at Imm_Generator.v(18): text macro \"OPC_OP_IMM_32\" is undefined" {  } { { "Imm_Generator.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Imm_Generator.v" 18 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1527709643785 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "OPC_JALR Imm_Generator.v(19) " "Verilog HDL Compiler Directive warning at Imm_Generator.v(19): text macro \"OPC_JALR\" is undefined" {  } { { "Imm_Generator.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Imm_Generator.v" 19 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1527709643785 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "OPC_LUI Imm_Generator.v(29) " "Verilog HDL Compiler Directive warning at Imm_Generator.v(29): text macro \"OPC_LUI\" is undefined" {  } { { "Imm_Generator.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Imm_Generator.v" 29 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1527709643785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file imm_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_generator " "Found entity 1: imm_generator" {  } { { "Imm_Generator.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Imm_Generator.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527709643785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527709643785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazardunitm.v 1 1 " "Found 1 design units, including 1 entities, in source file hazardunitm.v" { { "Info" "ISGN_ENTITY_NAME" "1 HazardUnitM " "Found entity 1: HazardUnitM" {  } { { "HazardUnitM.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/HazardUnitM.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527709643793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527709643793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardunitm.v 1 1 " "Found 1 design units, including 1 entities, in source file forwardunitm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardUnitM " "Found entity 1: ForwardUnitM" {  } { { "ForwardUnitM.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/ForwardUnitM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527709643797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527709643797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_uni_arthur.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_uni_arthur.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_singlecycle " "Found entity 1: datapath_singlecycle" {  } { { "Datapath_UNI_arthur.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Datapath_UNI_arthur.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527709643805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527709643805 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Datapath_UNI_001.v " "Can't analyze file -- file Datapath_UNI_001.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1527709643813 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Datapath_UNI.v(267) " "Verilog HDL Module Instantiation warning at Datapath_UNI.v(267): ignored dangling comma in List of Port Connections" {  } { { "Datapath_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Datapath_UNI.v" 267 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1527709643817 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Datapath_UNI.v(395) " "Verilog HDL warning at Datapath_UNI.v(395): extended using \"x\" or \"z\"" {  } { { "Datapath_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Datapath_UNI.v" 395 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527709643817 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Datapath_UNI.v(473) " "Verilog HDL warning at Datapath_UNI.v(473): extended using \"x\" or \"z\"" {  } { { "Datapath_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Datapath_UNI.v" 473 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527709643817 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Datapath_UNI.v(508) " "Verilog HDL warning at Datapath_UNI.v(508): extended using \"x\" or \"z\"" {  } { { "Datapath_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Datapath_UNI.v" 508 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527709643817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_uni.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_uni.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_UNI " "Found entity 1: Datapath_UNI" {  } { { "Datapath_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Datapath_UNI.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527709643817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527709643817 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "OPC_OP_IMM Imm_Generator.v 17 Parametros.v(12) " "Verilog HDL macro warning at Parametros.v(12): overriding existing definition for macro \"OPC_OP_IMM\", which was defined in \"Imm_Generator.v\", line 17" {  } { { "Parametros.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Parametros.v" 12 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1527709643825 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "OPC_OP_IMM_32 Imm_Generator.v 18 Parametros.v(14) " "Verilog HDL macro warning at Parametros.v(14): overriding existing definition for macro \"OPC_OP_IMM_32\", which was defined in \"Imm_Generator.v\", line 18" {  } { { "Parametros.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Parametros.v" 14 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1527709643825 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "OPC_LUI Imm_Generator.v 29 Parametros.v(18) " "Verilog HDL macro warning at Parametros.v(18): overriding existing definition for macro \"OPC_LUI\", which was defined in \"Imm_Generator.v\", line 29" {  } { { "Parametros.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Parametros.v" 18 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1527709643825 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "OPC_JALR Imm_Generator.v 19 Parametros.v(22) " "Verilog HDL macro warning at Parametros.v(22): overriding existing definition for macro \"OPC_JALR\", which was defined in \"Imm_Generator.v\", line 19" {  } { { "Parametros.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Parametros.v" 22 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1527709643825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_transf.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl_transf.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_transf " "Found entity 1: ctrl_transf" {  } { { "Ctrl_Transf.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Ctrl_Transf.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527709643825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527709643825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/CPU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527709643829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527709643829 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Control_UNI_001.v " "Can't analyze file -- file Control_UNI_001.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1527709643837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_uni.v 1 1 " "Found 1 design units, including 1 entities, in source file control_uni.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_UNI " "Found entity 1: Control_UNI" {  } { { "Control_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Control_UNI.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527709643845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527709643845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_pipem.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_pipem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_PIPEM " "Found entity 1: Branch_PIPEM" {  } { { "Branch_PIPEM.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Branch_PIPEM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527709643849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527709643849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol_001.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl_001.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/ALUControl_001.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527709643853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527709643853 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "ALUControl ALUControl.v(16) " "Verilog HDL error at ALUControl.v(16): module \"ALUControl\" cannot be declared more than once" {  } { { "ALUControl.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/ALUControl.v" 16 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1527709643857 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ALUControl ALUControl_001.v(19) " "HDL info at ALUControl_001.v(19): see declaration for object \"ALUControl\"" {  } { { "ALUControl_001.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/ALUControl_001.v" 19 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527709643857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 0 0 " "Found 0 design units, including 0 entities, in source file alucontrol.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527709643857 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "OPC_OP_IMM Imm_Generator.v 17 Parametros.v(12) " "Verilog HDL macro warning at Parametros.v(12): overriding existing definition for macro \"OPC_OP_IMM\", which was defined in \"Imm_Generator.v\", line 17" {  } { { "Parametros.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Parametros.v" 12 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1527709643861 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "OPC_OP_IMM_32 Imm_Generator.v 18 Parametros.v(14) " "Verilog HDL macro warning at Parametros.v(14): overriding existing definition for macro \"OPC_OP_IMM_32\", which was defined in \"Imm_Generator.v\", line 18" {  } { { "Parametros.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Parametros.v" 14 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1527709643861 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "OPC_LUI Imm_Generator.v 29 Parametros.v(18) " "Verilog HDL macro warning at Parametros.v(18): overriding existing definition for macro \"OPC_LUI\", which was defined in \"Imm_Generator.v\", line 29" {  } { { "Parametros.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Parametros.v" 18 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1527709643861 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "OPC_JALR Imm_Generator.v 19 Parametros.v(22) " "Verilog HDL macro warning at Parametros.v(22): overriding existing definition for macro \"OPC_JALR\", which was defined in \"Imm_Generator.v\", line 19" {  } { { "Parametros.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Parametros.v" 22 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1527709643861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/ALU.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527709643861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527709643861 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "OPC_OP_IMM Imm_Generator.v 17 Parametros.v(12) " "Verilog HDL macro warning at Parametros.v(12): overriding existing definition for macro \"OPC_OP_IMM\", which was defined in \"Imm_Generator.v\", line 17" {  } { { "Parametros.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Parametros.v" 12 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1527709643865 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "OPC_OP_IMM_32 Imm_Generator.v 18 Parametros.v(14) " "Verilog HDL macro warning at Parametros.v(14): overriding existing definition for macro \"OPC_OP_IMM_32\", which was defined in \"Imm_Generator.v\", line 18" {  } { { "Parametros.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Parametros.v" 14 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1527709643865 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "OPC_LUI Imm_Generator.v 29 Parametros.v(18) " "Verilog HDL macro warning at Parametros.v(18): overriding existing definition for macro \"OPC_LUI\", which was defined in \"Imm_Generator.v\", line 29" {  } { { "Parametros.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Parametros.v" 18 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1527709643865 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "OPC_JALR Imm_Generator.v 19 Parametros.v(22) " "Verilog HDL macro warning at Parametros.v(22): overriding existing definition for macro \"OPC_JALR\", which was defined in \"Imm_Generator.v\", line 19" {  } { { "Parametros.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Parametros.v" 22 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1527709643865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parametros.v 0 0 " "Found 0 design units, including 0 entities, in source file parametros.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527709643865 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/output_files/Teste.map.smsg " "Generated suppressed messages file C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/output_files/Teste.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527709643929 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527709644049 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 30 16:47:24 2018 " "Processing ended: Wed May 30 16:47:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527709644049 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527709644049 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527709644049 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527709644049 ""}
