# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ad9851gfsk.srcs/sources_1/new/ad9851gfsk.vhd" \
"../../../../ad9851gfsk.ip_user_files/bd/ad9851gfsk_ip_v1_0_bfm_1/ip/ad9851gfsk_ip_v1_0_bfm_1_ad9851gfsk_0_0/sim/ad9851gfsk_ip_v1_0_bfm_1_ad9851gfsk_0_0.vhd" \
"../../../../ad9851gfsk.ip_user_files/bd/ad9851gfsk_ip_v1_0_bfm_1/sim/ad9851gfsk_ip_v1_0_bfm_1.vhd" \
"../../../../ad9851gfsk.srcs/sources_1/imports/hdl/ad9851gfsk_ip_v1_0_bfm_1_wrapper.vhd" \

# Do not sort compile order
nosort
