<module name="IPU2_WUGEN" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CORTEXM4_CTRL_REG" acronym="CORTEXM4_CTRL_REG" offset="0x0" width="32" description="The register is used by one CPU to interrupt the other, thus used as a handshake between the two CPUs 0x0: Interrupt is cleared; 0x1: Interrupt is set.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000 0000" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="INT_CORTEX_2" width="1" begin="16" end="16" resetval="0" description="Interrupt to IPUx_C1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="INT_CORTEX_1" width="1" begin="0" end="0" resetval="0" description="Interrupt to IPUx_C0" range="" rwaccess="RW"/>
  </register>
  <register id="STANDBY_CORE_SYSCONFIG" acronym="STANDBY_CORE_SYSCONFIG" offset="0x4" width="32" description="Standby protocol">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="STANDBYMODE" width="2" begin="1" end="0" resetval="0x3" description="0x0: Force-standby mode" range="" rwaccess="RW">
      <bitenum value="1" id="No-standby_mode" token="STANDBYMODE_1" description="No-standby mode"/>
      <bitenum value="2" id="Smart-standby_mode" token="STANDBYMODE_2" description="Smart-standby mode"/>
      <bitenum value="3" id="3" token="STANDBYMODE_3" description="Smart-standby wake-up mode &#8211; normal mode to be used"/>
    </bitfield>
  </register>
  <register id="IDLE_CORE_SYSCONFIG" acronym="IDLE_CORE_SYSCONFIG" offset="0x8" width="32" description="Idle protocol">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="IDLEMODE" width="2" begin="1" end="0" resetval="0x3" description="0x0: Force-idle mode" range="" rwaccess="RW">
      <bitenum value="1" id="No-idle_mode" token="IDLEMODE_1" description="No-idle mode"/>
      <bitenum value="2" id="Smart-idle_mode" token="IDLEMODE_2" description="Smart-idle mode"/>
      <bitenum value="3" id="3" token="IDLEMODE_3" description="Smart-idle wake-up mode &#8211; normal mode to be used"/>
    </bitfield>
  </register>
  <register id="WUGEN_MEVT0" acronym="WUGEN_MEVT0" offset="0xC" width="32" description="This register contains the interrupt mask (LSB) wake-up enable bit per interrupt request: 0x0: Interrupt is disabled; 0x1: Interrupt is enabled.">
    <bitfield id="MIRQ31" width="1" begin="31" end="31" resetval="0" description="Interrupt Mask bit 31" range="" rwaccess="RW"/>
    <bitfield id="MIRQ30" width="1" begin="30" end="30" resetval="0" description="Interrupt Mask bit 30" range="" rwaccess="RW"/>
    <bitfield id="MIRQ29" width="1" begin="29" end="29" resetval="0" description="Interrupt Mask bit 29" range="" rwaccess="RW"/>
    <bitfield id="MIRQ28" width="1" begin="28" end="28" resetval="0" description="Interrupt Mask bit 28" range="" rwaccess="RW"/>
    <bitfield id="MIRQ27" width="1" begin="27" end="27" resetval="0" description="Interrupt Mask bit 27" range="" rwaccess="RW"/>
    <bitfield id="MIRQ26" width="1" begin="26" end="26" resetval="0" description="Interrupt Mask bit 26" range="" rwaccess="RW"/>
    <bitfield id="MIRQ25" width="1" begin="25" end="25" resetval="0" description="Interrupt Mask bit 25" range="" rwaccess="RW"/>
    <bitfield id="MIRQ24" width="1" begin="24" end="24" resetval="0" description="Interrupt Mask bit 24" range="" rwaccess="RW"/>
    <bitfield id="MIRQ23" width="1" begin="23" end="23" resetval="0" description="Interrupt Mask bit 23" range="" rwaccess="RW"/>
    <bitfield id="MIRQ22" width="1" begin="22" end="22" resetval="0" description="Interrupt Mask bit 22" range="" rwaccess="RW"/>
    <bitfield id="MIRQ21" width="1" begin="21" end="21" resetval="0" description="Interrupt Mask bit 21" range="" rwaccess="RW"/>
    <bitfield id="MIRQ20" width="1" begin="20" end="20" resetval="0" description="Interrupt Mask bit 20" range="" rwaccess="RW"/>
    <bitfield id="MIRQ19" width="1" begin="19" end="19" resetval="0" description="Interrupt Mask bit 19" range="" rwaccess="RW"/>
    <bitfield id="MIRQ18" width="1" begin="18" end="18" resetval="0" description="Interrupt Mask bit 18" range="" rwaccess="RW"/>
    <bitfield id="MIRQ17" width="1" begin="17" end="17" resetval="0" description="Interrupt Mask bit 17" range="" rwaccess="RW"/>
    <bitfield id="MIRQ16" width="1" begin="16" end="16" resetval="0" description="Interrupt Mask bit 16" range="" rwaccess="RW"/>
    <bitfield id="MIRQ15" width="1" begin="15" end="15" resetval="0" description="Interrupt Mask bit 15" range="" rwaccess="RW"/>
    <bitfield id="MIRQ14" width="1" begin="14" end="14" resetval="0" description="Interrupt Mask bit 14" range="" rwaccess="RW"/>
    <bitfield id="MIRQ13" width="1" begin="13" end="13" resetval="0" description="Interrupt Mask bit 13" range="" rwaccess="RW"/>
    <bitfield id="MIRQ12" width="1" begin="12" end="12" resetval="0" description="Interrupt Mask bit 12" range="" rwaccess="RW"/>
    <bitfield id="MIRQ11" width="1" begin="11" end="11" resetval="0" description="Interrupt Mask bit 11" range="" rwaccess="RW"/>
    <bitfield id="MIRQ10" width="1" begin="10" end="10" resetval="0" description="Interrupt Mask bit 10" range="" rwaccess="RW"/>
    <bitfield id="MIRQ9" width="1" begin="9" end="9" resetval="0" description="Interrupt Mask bit 9" range="" rwaccess="RW"/>
    <bitfield id="MIRQ8" width="1" begin="8" end="8" resetval="0" description="Interrupt Mask bit 8" range="" rwaccess="RW"/>
    <bitfield id="MIRQ7" width="1" begin="7" end="7" resetval="0" description="Interrupt Mask bit 7" range="" rwaccess="RW"/>
    <bitfield id="MIRQ6" width="1" begin="6" end="6" resetval="0" description="Interrupt Mask bit 6" range="" rwaccess="RW"/>
    <bitfield id="MIRQ5" width="1" begin="5" end="5" resetval="0" description="Interrupt Mask bit 5" range="" rwaccess="RW"/>
    <bitfield id="MIRQ4" width="1" begin="4" end="4" resetval="0" description="Interrupt Mask bit 4" range="" rwaccess="RW"/>
    <bitfield id="MIRQ3" width="1" begin="3" end="3" resetval="0" description="Interrupt Mask bit 3" range="" rwaccess="RW"/>
    <bitfield id="MIRQ2" width="1" begin="2" end="2" resetval="0" description="Interrupt Mask bit 2" range="" rwaccess="RW"/>
    <bitfield id="MIRQ1" width="1" begin="1" end="1" resetval="0" description="Interrupt Mask bit 1" range="" rwaccess="RW"/>
    <bitfield id="MIRQ0" width="1" begin="0" end="0" resetval="0" description="Interrupt Mask bit 0" range="" rwaccess="RW"/>
  </register>
  <register id="WUGEN_MEVT1" acronym="WUGEN_MEVT1" offset="0x10" width="32" description="This register contains the interrupt mask (MSB) wake-up enable bit per interrupt request: 0x0: Interrupt is disabled; 0x1: Interrupt is enabled.">
    <bitfield id="MIRQ63" width="1" begin="31" end="31" resetval="0" description="Interrupt Mask bit 63" range="" rwaccess="RW"/>
    <bitfield id="MIRQ62" width="1" begin="30" end="30" resetval="0" description="Interrupt Mask bit 62" range="" rwaccess="RW"/>
    <bitfield id="MIRQ61" width="1" begin="29" end="29" resetval="0" description="Interrupt Mask bit 61" range="" rwaccess="RW"/>
    <bitfield id="MIRQ60" width="1" begin="28" end="28" resetval="0" description="Interrupt Mask bit 60" range="" rwaccess="RW"/>
    <bitfield id="MIRQ59" width="1" begin="27" end="27" resetval="0" description="Interrupt Mask bit 59" range="" rwaccess="RW"/>
    <bitfield id="MIRQ58" width="1" begin="26" end="26" resetval="0" description="Interrupt Mask bit 58" range="" rwaccess="RW"/>
    <bitfield id="MIRQ57" width="1" begin="25" end="25" resetval="0" description="Interrupt Mask bit 57" range="" rwaccess="RW"/>
    <bitfield id="MIRQ56" width="1" begin="24" end="24" resetval="0" description="Interrupt Mask bit 56" range="" rwaccess="RW"/>
    <bitfield id="MIRQ55" width="1" begin="23" end="23" resetval="0" description="Interrupt Mask bit 55" range="" rwaccess="RW"/>
    <bitfield id="MIRQ54" width="1" begin="22" end="22" resetval="0" description="Interrupt Mask bit 54" range="" rwaccess="RW"/>
    <bitfield id="MIRQ53" width="1" begin="21" end="21" resetval="0" description="Interrupt Mask bit 53" range="" rwaccess="RW"/>
    <bitfield id="MIRQ52" width="1" begin="20" end="20" resetval="0" description="Interrupt Mask bit 52" range="" rwaccess="RW"/>
    <bitfield id="MIRQ51" width="1" begin="19" end="19" resetval="0" description="Interrupt Mask bit 51" range="" rwaccess="RW"/>
    <bitfield id="MIRQ50" width="1" begin="18" end="18" resetval="0" description="Interrupt Mask bit 50" range="" rwaccess="RW"/>
    <bitfield id="MIRQ49" width="1" begin="17" end="17" resetval="0" description="Interrupt Mask bit 49" range="" rwaccess="RW"/>
    <bitfield id="MIRQ48" width="1" begin="16" end="16" resetval="0" description="Interrupt Mask bit 48" range="" rwaccess="RW"/>
    <bitfield id="MIRQ47" width="1" begin="15" end="15" resetval="0" description="Interrupt Mask bit 47" range="" rwaccess="RW"/>
    <bitfield id="MIRQ46" width="1" begin="14" end="14" resetval="0" description="Interrupt Mask bit 46" range="" rwaccess="RW"/>
    <bitfield id="MIRQ45" width="1" begin="13" end="13" resetval="0" description="Interrupt Mask bit 45" range="" rwaccess="RW"/>
    <bitfield id="MIRQ44" width="1" begin="12" end="12" resetval="0" description="Interrupt Mask bit 44" range="" rwaccess="RW"/>
    <bitfield id="MIRQ43" width="1" begin="11" end="11" resetval="0" description="Interrupt Mask bit 43" range="" rwaccess="RW"/>
    <bitfield id="MIRQ42" width="1" begin="10" end="10" resetval="0" description="Interrupt Mask bit 42" range="" rwaccess="RW"/>
    <bitfield id="MIRQ41" width="1" begin="9" end="9" resetval="0" description="Interrupt Mask bit 41" range="" rwaccess="RW"/>
    <bitfield id="MIRQ40" width="1" begin="8" end="8" resetval="0" description="Interrupt Mask bit 40" range="" rwaccess="RW"/>
    <bitfield id="MIRQ39" width="1" begin="7" end="7" resetval="0" description="Interrupt Mask bit 39" range="" rwaccess="RW"/>
    <bitfield id="MIRQ38" width="1" begin="6" end="6" resetval="0" description="Interrupt Mask bit 38" range="" rwaccess="RW"/>
    <bitfield id="MIRQ37" width="1" begin="5" end="5" resetval="0" description="Interrupt Mask bit 37" range="" rwaccess="RW"/>
    <bitfield id="MIRQ36" width="1" begin="4" end="4" resetval="0" description="Interrupt Mask bit 36" range="" rwaccess="RW"/>
    <bitfield id="MIRQ35" width="1" begin="3" end="3" resetval="0" description="Interrupt Mask bit 35" range="" rwaccess="RW"/>
    <bitfield id="MIRQ34" width="1" begin="2" end="2" resetval="0" description="Interrupt Mask bit 34" range="" rwaccess="RW"/>
    <bitfield id="MIRQ33" width="1" begin="1" end="1" resetval="0" description="Interrupt Mask bit 33" range="" rwaccess="RW"/>
    <bitfield id="MIRQ32" width="1" begin="0" end="0" resetval="0" description="Interrupt Mask bit 32" range="" rwaccess="RW"/>
  </register>
</module>
