
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036550                       # Number of seconds simulated
sim_ticks                                 36549882366                       # Number of ticks simulated
final_tick                               563516245551                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  56034                       # Simulator instruction rate (inst/s)
host_op_rate                                    70702                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 930205                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891208                       # Number of bytes of host memory used
host_seconds                                 39292.29                       # Real time elapsed on the host
sim_insts                                  2201703847                       # Number of instructions simulated
sim_ops                                    2778032527                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2525952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       680576                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3210240                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       912512                       # Number of bytes written to this memory
system.physmem.bytes_written::total            912512                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        19734                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5317                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 25080                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7129                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7129                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        49029                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     69109716                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        52531                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18620470                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                87831746                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        49029                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        52531                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             101560                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          24966209                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               24966209                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          24966209                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        49029                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     69109716                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        52531                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18620470                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              112797955                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                87649599                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31095876                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25270668                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2123828                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13047992                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12133828                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3281017                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89885                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31220014                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172503201                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31095876                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15414845                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37934822                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11405631                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6775470                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15287828                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       910828                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     85164588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.502202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.302554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47229766     55.46%     55.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3336431      3.92%     59.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2687830      3.16%     62.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6549163      7.69%     70.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1767404      2.08%     72.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2282348      2.68%     74.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1654640      1.94%     76.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          925851      1.09%     78.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18731155     21.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     85164588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.354775                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.968100                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32658927                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6586021                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36479946                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       247337                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9192355                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5313493                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42263                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206229906                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        80688                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9192355                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35048391                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1433335                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1625152                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34281244                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3584109                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198961210                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        33146                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1485137                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1114069                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1687                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278588972                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928859183                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928859183                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107893423                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40914                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23086                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9824726                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18544219                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9448547                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       148352                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3166457                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188130281                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39397                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149457421                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       292025                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     65006840                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198482930                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6329                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     85164588                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.754924                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.885438                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29753023     34.94%     34.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18261300     21.44%     56.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12017165     14.11%     70.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8853792     10.40%     80.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7601616      8.93%     89.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3947454      4.64%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3376491      3.96%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       632241      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       721506      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85164588                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         875649     71.20%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             7      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177395     14.42%     85.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       176783     14.37%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124535035     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2127186      1.42%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14839917      9.93%     94.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7938749      5.31%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149457421                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.705169                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1229834                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008229                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    385601287                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253177159                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145649386                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150687255                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       560941                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7310251                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2859                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          642                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2422771                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9192355                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         564761                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        81103                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188169678                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       414359                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18544219                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9448547                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22863                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         72549                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          642                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1271880                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1192071                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2463951                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147078479                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13920088                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2378940                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21652670                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20748815                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7732582                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.678028                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145745501                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145649386                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94910607                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267964262                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.661723                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354191                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65360928                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2129017                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75972233                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.616504                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.137219                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29745789     39.15%     39.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20952765     27.58%     66.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8526209     11.22%     77.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4792946      6.31%     84.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3922079      5.16%     89.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1593584      2.10%     91.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1896198      2.50%     94.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       949314      1.25%     95.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3593349      4.73%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75972233                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3593349                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           260549247                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385539043                       # The number of ROB writes
system.switch_cpus0.timesIdled                  45910                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2485011                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.876496                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.876496                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.140907                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.140907                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661666262                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201322260                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190297948                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                87649599                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32286500                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26321248                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2155091                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13712594                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12629787                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3483311                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95649                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     32302532                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             177320656                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32286500                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16113098                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             39401636                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11451164                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5371634                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15949322                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1047837                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     86345295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.545015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46943659     54.37%     54.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2606765      3.02%     57.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4880305      5.65%     63.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4855270      5.62%     68.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3011382      3.49%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2401199      2.78%     74.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1501614      1.74%     76.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1405166      1.63%     78.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18739935     21.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     86345295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368359                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.023063                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33683726                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5311134                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         37848944                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       232237                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9269250                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5463176                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     212746062                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1376                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9269250                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36129785                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1025914                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       938389                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35588292                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3393661                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     205125666                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1413417                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1037547                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    288048447                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    956944978                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    956944978                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    178247756                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       109800664                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36572                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17552                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9436607                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18975101                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9685562                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       121395                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3345540                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         193431830                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35104                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        154106998                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       302903                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     65364346                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    199982143                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     86345295                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784776                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897126                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29445806     34.10%     34.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18812149     21.79%     55.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12443842     14.41%     70.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8139183      9.43%     79.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8579750      9.94%     89.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4143569      4.80%     94.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3274749      3.79%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       745699      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       760548      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     86345295                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         960097     72.56%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        181768     13.74%     86.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       181348     13.71%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    128900551     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2070081      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17552      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14912096      9.68%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8206718      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     154106998                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.758217                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1323213                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008586                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    396185407                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    258831624                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    150583666                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     155430211                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       479645                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7354827                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2087                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          344                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2324127                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9269250                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         524392                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        91859                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    193466934                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       387128                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18975101                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9685562                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17552                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71963                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          344                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1350912                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1194968                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2545880                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    152070197                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14228174                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2036801                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22240210                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21563159                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8012036                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.734979                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             150631260                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            150583666                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         95973722                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        275415603                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.718019                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348469                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103811184                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    127822676                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     65644791                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35104                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2181176                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     77076045                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.658397                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150170                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29099304     37.75%     37.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21659236     28.10%     65.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9002653     11.68%     77.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4486609      5.82%     83.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4473931      5.80%     89.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1810494      2.35%     91.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1814391      2.35%     93.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       971649      1.26%     95.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3757778      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     77076045                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103811184                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     127822676                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18981709                       # Number of memory references committed
system.switch_cpus1.commit.loads             11620274                       # Number of loads committed
system.switch_cpus1.commit.membars              17552                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18449944                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        115158492                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2636457                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3757778                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           266785734                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          396210141                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32837                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1304304                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103811184                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            127822676                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103811184                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.844317                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.844317                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.184389                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.184389                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       683127570                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      209185446                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      195441248                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35104                       # number of misc regfile writes
system.l20.replacements                         19749                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          737578                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27941                       # Sample count of references to valid blocks.
system.l20.avg_refs                         26.397695                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          204.650744                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.392461                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3494.152338                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4484.804457                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.024982                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001024                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.426532                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.547461                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        52796                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  52796                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19728                       # number of Writeback hits
system.l20.Writeback_hits::total                19728                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        52796                       # number of demand (read+write) hits
system.l20.demand_hits::total                   52796                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        52796                       # number of overall hits
system.l20.overall_hits::total                  52796                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        19734                       # number of ReadReq misses
system.l20.ReadReq_misses::total                19748                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        19734                       # number of demand (read+write) misses
system.l20.demand_misses::total                 19748                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        19734                       # number of overall misses
system.l20.overall_misses::total                19748                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1342841                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1906663829                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1908006670                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1342841                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1906663829                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1908006670                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1342841                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1906663829                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1908006670                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72530                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72544                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19728                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19728                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72530                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72544                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72530                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72544                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.272081                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.272221                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.272081                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.272221                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.272081                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.272221                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 95917.214286                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 96618.213692                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 96617.716731                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 95917.214286                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 96618.213692                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 96617.716731                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 95917.214286                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 96618.213692                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 96617.716731                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3590                       # number of writebacks
system.l20.writebacks::total                     3590                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        19734                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           19748                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        19734                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            19748                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        19734                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           19748                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1239412                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1759313782                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1760553194                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1239412                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1759313782                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1760553194                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1239412                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1759313782                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1760553194                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.272081                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.272221                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.272081                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.272221                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.272081                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.272221                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 88529.428571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89151.402757                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 89150.961819                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 88529.428571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 89151.402757                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 89150.961819                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 88529.428571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 89151.402757                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 89150.961819                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          5333                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          359493                       # Total number of references to valid blocks.
system.l21.sampled_refs                         13525                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.579889                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          268.029552                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.902910                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2543.402744                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5367.664794                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.032718                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001575                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.310474                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.655233                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        34914                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  34914                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10635                       # number of Writeback hits
system.l21.Writeback_hits::total                10635                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        34914                       # number of demand (read+write) hits
system.l21.demand_hits::total                   34914                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        34914                       # number of overall hits
system.l21.overall_hits::total                  34914                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         5317                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 5332                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         5317                       # number of demand (read+write) misses
system.l21.demand_misses::total                  5332                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         5317                       # number of overall misses
system.l21.overall_misses::total                 5332                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1011897                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    519834786                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      520846683                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1011897                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    519834786                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       520846683                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1011897                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    519834786                       # number of overall miss cycles
system.l21.overall_miss_latency::total      520846683                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        40231                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              40246                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10635                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10635                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        40231                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               40246                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        40231                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              40246                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.132162                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.132485                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.132162                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.132485                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.132162                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.132485                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 67459.800000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 97768.438217                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 97683.173856                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 67459.800000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 97768.438217                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 97683.173856                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 67459.800000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 97768.438217                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 97683.173856                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3539                       # number of writebacks
system.l21.writebacks::total                     3539                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         5317                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            5332                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         5317                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             5332                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         5317                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            5332                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst       894676                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    478691885                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    479586561                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst       894676                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    478691885                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    479586561                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst       894676                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    478691885                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    479586561                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.132162                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.132485                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.132162                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.132485                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.132162                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.132485                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 59645.066667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90030.446680                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 89944.966429                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 59645.066667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 90030.446680                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 89944.966429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 59645.066667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 90030.446680                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 89944.966429                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995293                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015295428                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042847.943662                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995293                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022428                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796467                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15287811                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15287811                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15287811                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15287811                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15287811                       # number of overall hits
system.cpu0.icache.overall_hits::total       15287811                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1608616                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1608616                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1608616                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1608616                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1608616                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1608616                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15287828                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15287828                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15287828                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15287828                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15287828                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15287828                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 94624.470588                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 94624.470588                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 94624.470588                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 94624.470588                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 94624.470588                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 94624.470588                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1356841                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1356841                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1356841                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1356841                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1356841                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1356841                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 96917.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 96917.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 96917.214286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 96917.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 96917.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 96917.214286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72530                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180567077                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72786                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2480.794068                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.513475                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.486525                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900443                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099557                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10574855                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10574855                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22499                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22499                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17567560                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17567560                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17567560                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17567560                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       154689                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       154689                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       154689                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        154689                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       154689                       # number of overall misses
system.cpu0.dcache.overall_misses::total       154689                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   7108239409                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7108239409                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   7108239409                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7108239409                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   7108239409                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7108239409                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10729544                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10729544                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22499                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22499                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17722249                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17722249                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17722249                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17722249                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014417                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014417                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008729                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008729                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008729                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008729                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 45951.809172                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45951.809172                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 45951.809172                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45951.809172                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 45951.809172                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45951.809172                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19728                       # number of writebacks
system.cpu0.dcache.writebacks::total            19728                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        82159                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        82159                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        82159                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        82159                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        82159                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        82159                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72530                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72530                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72530                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72530                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72530                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72530                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2327831056                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2327831056                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2327831056                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2327831056                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2327831056                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2327831056                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006760                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006760                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004093                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004093                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004093                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004093                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 32094.733986                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 32094.733986                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 32094.733986                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 32094.733986                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 32094.733986                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 32094.733986                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.997333                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013849612                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2185020.715517                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997333                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743585                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15949303                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15949303                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15949303                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15949303                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15949303                       # number of overall hits
system.cpu1.icache.overall_hits::total       15949303                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1281309                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1281309                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1281309                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1281309                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1281309                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1281309                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15949322                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15949322                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15949322                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15949322                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15949322                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15949322                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 67437.315789                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 67437.315789                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 67437.315789                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 67437.315789                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 67437.315789                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 67437.315789                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1026897                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1026897                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1026897                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1026897                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1026897                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1026897                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 68459.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68459.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 68459.800000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68459.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 68459.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68459.800000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 40231                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169548825                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40487                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4187.734952                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.794868                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.205132                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905449                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094551                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10859128                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10859128                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7326895                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7326895                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17552                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17552                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17552                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17552                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18186023                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18186023                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18186023                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18186023                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       103960                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       103960                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       103960                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        103960                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       103960                       # number of overall misses
system.cpu1.dcache.overall_misses::total       103960                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4150494167                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4150494167                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4150494167                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4150494167                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4150494167                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4150494167                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10963088                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10963088                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7326895                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7326895                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17552                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17552                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17552                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17552                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18289983                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18289983                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18289983                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18289983                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009483                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009483                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005684                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005684                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005684                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005684                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 39923.953126                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 39923.953126                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 39923.953126                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 39923.953126                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 39923.953126                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 39923.953126                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10635                       # number of writebacks
system.cpu1.dcache.writebacks::total            10635                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        63729                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        63729                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        63729                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        63729                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        63729                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        63729                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        40231                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        40231                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        40231                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40231                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        40231                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        40231                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    749588732                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    749588732                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    749588732                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    749588732                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    749588732                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    749588732                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003670                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003670                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002200                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002200                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002200                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002200                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18632.117820                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18632.117820                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18632.117820                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18632.117820                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18632.117820                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18632.117820                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
