// Seed: 1702539420
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  output id_5;
  output id_4;
  output id_3;
  input id_2;
  inout id_1;
  logic id_6, id_7, id_8;
  logic id_9;
  always @(posedge 1) id_1 = id_8;
  type_16(
      .id_0(1)
  );
  assign id_8 = id_2 & 1;
  type_0 id_10 (
      1'b0,
      id_3,
      1,
      id_6,
      id_7 === id_3 ^ id_5 * 1,
      1,
      1 - id_3,
      1,
      1
  );
  logic id_11, id_12, id_13;
endmodule
