
*** Running vivado
    with args -log piano.rdi -applog -m64 -messageDb vivado.pb -mode batch -source piano.tcl -notrace


****** Vivado v2013.4 (64-bit)
  **** SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from /opt/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source piano.tcl -notrace
INFO: [Project 1-11] Changing the constrs_type of fileset 'constrs_1' to 'XDC'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.4/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/andrew/Documents/xilinx_projects/lab4/lab4.srcs/constrs_1/new/piano.xdc]
Finished Parsing XDC File [/home/andrew/Documents/xilinx_projects/lab4/lab4.srcs/constrs_1/new/piano.xdc]
Parsing XDC File [/home/andrew/Documents/xilinx_projects/lab4/lab4.runs/impl_1/.Xil/Vivado-1867-andrew-dv4t/dcp/piano.xdc]
Finished Parsing XDC File [/home/andrew/Documents/xilinx_projects/lab4/lab4.runs/impl_1/.Xil/Vivado-1867-andrew-dv4t/dcp/piano.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1370.898 ; gain = 640.668
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1374.910 ; gain = 4.012

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 164464fe7

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1406.926 ; gain = 32.016

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 16 cells.
Phase 2 Constant Propagation | Checksum: 1b5ce4d64

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1406.926 ; gain = 32.016

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 28 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 1f05ecff8

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1406.926 ; gain = 32.016
Ending Logic Optimization Task | Checksum: 1f05ecff8

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1406.926 ; gain = 32.016
Implement Debug Cores | Checksum: 164464fe7
Logic Optimization | Checksum: 164464fe7

Starting Power Optimization Task
Ending Power Optimization Task | Checksum: 1f05ecff8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1406.926 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1407.926 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1412.930 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1412.930 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: f991380e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1412.930 ; gain = 0.004

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: f991380e

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1412.930 ; gain = 0.004

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: f991380e

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1412.930 ; gain = 0.004

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 1b75699a3

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1412.930 ; gain = 0.004

Phase 1.1.5 Implementation Feasibility check
Phase 1.1.5 Implementation Feasibility check | Checksum: 1b75699a3

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1412.930 ; gain = 0.004

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 1b75699a3

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1412.930 ; gain = 0.004

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a6f9653c

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.78 . Memory (MB): peak = 1438.938 ; gain = 26.012

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 28281f956

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:01 . Memory (MB): peak = 1439.938 ; gain = 27.012
Phase 1.1.8.1 Place Init Design | Checksum: 29e71f813

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:01 . Memory (MB): peak = 1439.938 ; gain = 27.012
Phase 1.1.8 Build Placer Netlist Model | Checksum: 29e71f813

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:01 . Memory (MB): peak = 1439.938 ; gain = 27.012

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 29e71f813

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:01 . Memory (MB): peak = 1439.938 ; gain = 27.012
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 29e71f813

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:01 . Memory (MB): peak = 1439.938 ; gain = 27.012
Phase 1.1 Placer Initialization Core | Checksum: 29e71f813

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:01 . Memory (MB): peak = 1439.938 ; gain = 27.012
Phase 1 Placer Initialization | Checksum: 29e71f813

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:01 . Memory (MB): peak = 1439.938 ; gain = 27.012

Phase 2 Global Placement

Phase 2.1 Run Budgeter
Phase 2.1 Run Budgeter | Checksum: 2a6e7a40e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1446.938 ; gain = 34.012
Phase 2 Global Placement | Checksum: 20d657b96

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1454.941 ; gain = 42.016

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20d657b96

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1454.941 ; gain = 42.016

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cbcfc09e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1454.941 ; gain = 42.016

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ee267f27

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1454.941 ; gain = 42.016

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 28ef622a5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1454.941 ; gain = 42.016

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 1e9aa6788

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1478.324 ; gain = 65.398

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e9aa6788

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1478.324 ; gain = 65.398
Phase 3 Detail Placement | Checksum: 1e9aa6788

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1478.324 ; gain = 65.398

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 21ae009ce

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1478.324 ; gain = 65.398

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 29a64d1ac

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1486.332 ; gain = 73.406
Phase 4.2 Post Placement Optimization | Checksum: 29a64d1ac

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1486.332 ; gain = 73.406

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 29a64d1ac

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1486.332 ; gain = 73.406

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 29a64d1ac

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1486.332 ; gain = 73.406

Phase 4.4.2 updateTiming final
Phase 4.4.2 updateTiming final | Checksum: 27e96c0b5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1486.332 ; gain = 73.406

Phase 4.4.3 Dump Critical Paths 
Phase 4.4.3 Dump Critical Paths  | Checksum: 27e96c0b5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1486.332 ; gain = 73.406

Phase 4.4.4 Restore STA
Phase 4.4.4 Restore STA | Checksum: 27e96c0b5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1486.332 ; gain = 73.406

Phase 4.4.5 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=4.841  | TNS=0.000  |

Phase 4.4.5 Print Final WNS | Checksum: 27e96c0b5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1486.332 ; gain = 73.406
Phase 4.4 Placer Reporting | Checksum: 27e96c0b5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1486.332 ; gain = 73.406

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1ab63650b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1486.332 ; gain = 73.406
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ab63650b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1486.332 ; gain = 73.406
Ending Placer Task | Checksum: 124a65039

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1486.332 ; gain = 73.406
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0.23 secs 

report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1488.348 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0.12 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1488.352 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: 124a65039

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1634.113 ; gain = 127.766
Phase 1 Build RT Design | Checksum: 1488788c8

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1634.113 ; gain = 127.766

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1488788c8

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1634.117 ; gain = 127.770

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: 1488788c8

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1648.379 ; gain = 142.031

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: 1091b6c62

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 1648.379 ; gain = 142.031

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: 1091b6c62

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 1648.379 ; gain = 142.031

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: 1091b6c62

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 1648.379 ; gain = 142.031
Phase 2.5.1 Update timing with NCN CRPR | Checksum: 1091b6c62

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 1648.379 ; gain = 142.031
Phase 2.5 Update Timing | Checksum: 1091b6c62

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 1648.379 ; gain = 142.031
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.86   | TNS=0      | WHS=-0.05  | THS=-0.068 |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: 1091b6c62

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 1648.379 ; gain = 142.031
Phase 2 Router Initialization | Checksum: 1091b6c62

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 1648.379 ; gain = 142.031

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1367efc2e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1648.379 ; gain = 142.031

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: 737d3790

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1648.379 ; gain = 142.031

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: 737d3790

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1648.379 ; gain = 142.031
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.97   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 737d3790

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1648.379 ; gain = 142.031
Phase 4.1 Global Iteration 0 | Checksum: 737d3790

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1648.379 ; gain = 142.031
Phase 4 Rip-up And Reroute | Checksum: 737d3790

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1648.379 ; gain = 142.031

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 737d3790

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1648.379 ; gain = 142.031
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.06   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 737d3790

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1648.379 ; gain = 142.031

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 737d3790

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1648.379 ; gain = 142.031
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.06   | TNS=0      | WHS=0.21   | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: 737d3790

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1648.379 ; gain = 142.031
Phase 6 Post Hold Fix | Checksum: 737d3790

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1648.379 ; gain = 142.031

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0132741 %
  Global Horizontal Routing Utilization  = 0.0142086 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 737d3790

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1650.379 ; gain = 144.031

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 8020dbcb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 1650.379 ; gain = 144.031

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=4.064  | TNS=0.000  | WHS=0.228  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: 8020dbcb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 1650.379 ; gain = 144.031
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 8020dbcb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 1650.379 ; gain = 144.031

Routing Is Done.

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 1650.488 ; gain = 144.141
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 1650.488 ; gain = 162.137
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/andrew/Documents/xilinx_projects/lab4/lab4.runs/impl_1/piano_drc_routed.rpt.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1658.391 ; gain = 0.000
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./piano.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
sh: 1: Syntax error: Bad fd number
sh: 1: Syntax error: Bad fd number
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1883.773 ; gain = 225.383
INFO: [Common 17-206] Exiting Vivado at Wed Mar 12 18:13:54 2014...
