# è¿›åº¦è®°å½•

## 2022.9.8 

å¼€å§‹

# HDLBits

## Getting Started

### [Getting Started](https://hdlbits.01xz.net/wiki/step_one)

### [Output Zero](https://hdlbits.01xz.net/wiki/zero)

è¾“å‡º0ï¼›

```verilog
//HDLBits uses Verilog-2001 ANSI-style port declaration syntax because it's easier to read and reduces typos. You may use the older Verilog-1995 syntax if you wish. For example, the two module declarations below are acceptable and equivalent
module top_module(zero);// Module body starts after semicolon
    output zero;
	wire zero;
    always
    begin
    	zero=1'b0;
    end
endmodule

æˆ–è€…
module top_module(
    output zero
);// Module body starts after semicolon

    assign zero = 0;

endmodule
```

æ€»ç»“ï¼š

- èµ‹å€¼è¯­å¥ï¼šè¿ç»­èµ‹å€¼ï¼ˆæœ‰assignï¼‰ï¼Œè¿‡ç¨‹èµ‹å€¼ï¼ˆæ— assignï¼‰
- è¿‡ç¨‹èµ‹å€¼å¿…é¡»è¦åœ¨è¿‡ç¨‹è¯­å¥å—ä¸­ï¼Œè¿‡ç¨‹è¯­å¥å—å°±ä¸¤ç§ï¼šinitialã€alwaysã€‚è¿ç»­èµ‹å€¼è¯­å¥ä¸èƒ½å‡ºç°åœ¨è¿‡ç¨‹å¿«ä¸­ï¼ˆinitial/alwaysï¼‰



## Verilog Language

### Basics

#### [Simple wire](https://hdlbits.01xz.net/wiki/wire)

```verilog
module top_module(  in,  out );
    input in;
    output out;
    wire out;
    wire in;
    assign out =in;

endmodule

//æˆ–è€…

module top_module( input in, output out );
	
	assign out = in;
	// Note that wires are directional, so "assign in = out" is not equivalent.
	
endmodule

```

module top_module( input in, output out );	é»˜è®¤inå’Œoutæ˜¯wireç±»å‹çš„ã€‚

#### [Four wires](https://hdlbits.01xz.net/wiki/wire4)

```verilog
module top_module( 
    input a,b,c,
    output w,x,y,z );
    assign w=a;
    assign x=b;
    assign y=b;
    assign z=c;

endmodule
```

#### [Inverter](https://hdlbits.01xz.net/wiki/notgate)

```verilog
module top_module( input in, output out );
    assign out =~in;

endmodule

```

Verilogä¸­æœ‰ä¸¤ç§å–åï¼Œé€»è¾‘å–å ! å’ŒæŒ‰ä½å–å ~ ï¼Œå‰è€…åªèƒ½ç”¨äºä¸€ä½çš„ä¿¡å·ï¼Œå³!1=0, !0=1ï¼Œåœ¨ç”µè·¯ä¸­å¯¹åº”ä¸€ä¸ªåç›¸å™¨ï¼›åè€…è¿˜å¯ç”¨äºå¤šä½å®½çš„ä¿¡å·ï¼Œå¦‚~101=010ã€‚

#### [AND gate](https://hdlbits.01xz.net/wiki/andgate)

```verilog
module top_module( 
    input a, 
    input b, 
    output out );
    assign out = a&b;

endmodule
```



#### [NOR gate](https://hdlbits.01xz.net/wiki/norgate)

![image-20220909233124788](Verilogåˆ·é¢˜.assets/image-20220909233124788.png)

æˆ–éé—¨

```verilog
module top_module( 
    input a, 
    input b, 
    output out );
    assign out=~(a|b);

endmodule
```

#### [XNOR gate](https://hdlbits.01xz.net/wiki/xnorgate)

```verilog
module top_module( 
    input a, 
    input b, 
    output out );
    assign out =~(a^b);

endmodule
```

#### [Declaring wires](https://hdlbits.01xz.net/wiki/wire_decl)

![image-20220912200130840](Verilogåˆ·é¢˜.assets/image-20220912200130840.png)

```verilog
module top_module(
    input a,
    input b,
    input c,
    input d,
    output out,
    output out_n   ); 
    
    wire leftUp;
    wire leftDown;
    assign leftUp=a&b;
	assign leftDown=c&d;
	assign out=leftDown|leftUp;
	assign out_n=!out;
	

endmodule
```

#### [7458 chip](https://hdlbits.01xz.net/wiki/7458)

```verilog
module top_module ( 
    input p1a, p1b, p1c, p1d, p1e, p1f,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

	assign p2y=(p2a&p2b)|(p2c&p2d);
	assign p1y=(p1a&p1b&p1c)|(p1d&p1e&p1f);

endmodule
```



### Vectors

Verilogä¸­çš„å‘é‡é€šè¿‡å®šä¹‰ä¸€ä¸ªåç§°å°†ç›¸å…³çš„**åŒç±»å‹ä¿¡å·è¿›è¡Œåˆ†ç»„**ï¼Œä½¿å¾—å®ƒä»¬æ›´æ˜“è¢«è°ƒç”¨æˆ–æ“ä½œã€‚å£°æ˜å‘é‡æ—¶ï¼Œéœ€å°†ç»´æ•°ï¼ˆå‘é‡ç”±ä¿¡å·ç»„æˆï¼Œæ‰€ä»¥ä¹Ÿå¯ç§°ä½å®½ï¼‰æ”¾åœ¨å‘é‡åä¹‹å‰ï¼Œä¸”ä¸€èˆ¬ä»¥ **[n-1:0]** çš„æ ¼å¼æ¥å£°æ˜**n**ç»´ï¼ˆä½ï¼‰çš„å‘é‡ï¼Œè¿™ä¸Cè¯­è¨€çš„æ•°ç»„ä¸åŒã€‚åœ¨éƒ¨åˆ†é€‰æ‹©å‘é‡ä¸­çš„bitæ—¶ï¼Œåˆ™å°†ä½å®½æ”¾äºå‘é‡åä¹‹åã€‚

#### [Vectors](https://hdlbits.01xz.net/wiki/vector0)

```verilog
module Vector0( 
    input wire [2:0] vec,
    output wire [2:0] outv,
    output wire o2,
    output wire o1,
    output wire o0  ); // Module body starts after module declaration
	
	assign outv=vec;
	assign o2=vec[2];
	assign o1=vec[1];
	assign o0=vec[0];

endmodule
```



#### [Vectors in more detail](https://hdlbits.01xz.net/wiki/vector1)

```verilog
module Vector1(
    input wire [15:0] in,
    output wire [7:0] out_hi,
    output wire [7:0] out_lo );
	
	assign out_lo=in[7:0];
	assign out_hi=in[15:8];
endmodule
```



#### [Vector part select](https://hdlbits.01xz.net/wiki/vector2)

**Practice:** Build a circuit that will reverse the byte ordering of the word: 

AaaaaaaaBbbbbbbbCcccccccDddddddd â†’ DdddddddCcccccccBbbbbbbbAaaaaaaa

```verilog
module Vector2(
    input [31:0] in,
    output [31:0] out );//
	
    assign out[31:24] = in[ 7: 0];
    assign out[23:16] = in[15: 8];
    assign out[15: 8] = in[23:16];
    assign out[ 7: 0] = in[31:24];
endmodule
```

å½“éœ€è¦æ”¹å˜ç«¯åºæ—¶ï¼Œé€šå¸¸ä¼šä½¿ç”¨æ­¤æ“ä½œï¼ˆæ¯”å¦‚ x86 ä½“ç³»æŒ‰å°ç«¯å­˜å‚¨æ•°æ®ï¼Œè€ŒInternetåè®®ä¸­å‡ä½¿ç”¨å¤§ç«¯ï¼Œåœ¨ä¸¤è€…é—´è¿›è¡Œæ•°æ®äº¤æ¢å‰ï¼Œå‡è¦è¿›è¡Œå¤§å°ç«¯è½¬æ¢ï¼‰ã€‚å¤§å°ç«¯åœ¨ä¸Šä¸€èŠ‚æåˆ°è¿‡ï¼Œæœ‰å…´è¶£çš„ç«¥é‹å¯ä»¥çœ‹è®¡ç®—æœºç»„æˆä¹‹ç±»çš„ä¹¦ç±ã€‚

#### [Bitwise operators](https://hdlbits.01xz.net/wiki/vectorgates)

![image-20220912212737019](Verilogåˆ·é¢˜.assets/image-20220912212737019.png)

```
module Vectorgates(
    input [2:0] a,
    input [2:0] b,
    output [2:0] out_or_bitwise,
    output out_or_logical,
    output [5:0] out_not
    );
	
	assign	out_or_bitwise=a|b;
	assign	out_or_logical=a||b;
	assign	out_not=~{b,a};
endmodule

```

ï¼ é€»è¾‘å

~ ä½å

#### [Four-input gates](https://hdlbits.01xz.net/wiki/gates4)

```verilog
module Gates4(
    input [3:0] in,
    output out_and,
    output out_or,
    output out_xor
    );
	
	assign out_and = & in;
	assign out_or  = | in;
	assign out_xor = ^ in;
endmodule
```

#### [Vector concatenation operator](https://hdlbits.01xz.net/wiki/vector3)

![image-20220912215803993](Verilogåˆ·é¢˜.assets/image-20220912215803993.png)

```verilog
module Vector3(
    input [4:0] a, b, c, d, e, f,
    output [7:0] w, x, y, z );//
	
	assign w={a,b[4:2]};
	assign x={b[1:0],c,d[4]};
	assign y={d[3:0],e[4:1]};
	assign z={e[0],f,2'b11};
endmodule

æˆ–è€…
module top_module (
    input [4:0] a, b, c, d, e, f,
    output [7:0] w, x, y, z );

    assign {w,x,y,z} = {a,b,c,d,e,f,2'b11};

endmodule
```



#### [Vector reversal 1](https://hdlbits.01xz.net/wiki/vectorr)

```
module Vectorr(
    input [7:0] in,
    output [7:0] out
    );
	assign out = {in[0],in[1],in[2],in[3],in[4],in[5],in[6],in[7]};
endmodule

```



#### [Replication operator](https://hdlbits.01xz.net/wiki/vector4)

```
module top_module (
    input [7:0] in,
    output [31:0] out );//

    // assign out = { replicate-sign-bit , the-input };
    assign out = {{24{in[7]}},in};
endmodule
```

{}å¤åˆ¶åŠŸèƒ½æ—¶æœ€å¤–å±‚çš„é‚£ä¸ªå¤§æ‹¬å·{}æ˜¯ä¸èƒ½çœç•¥çš„ï¼é‡Œå¤–ä¸¤å±‚å¤§æ‹¬å·æ˜¯è¯­æ³•çš„å¿…é¡»è¦æ±‚ï¼

#### [More replication](https://hdlbits.01xz.net/wiki/vector5)

```verilog
module top_module (
    input a, b, c, d, e,
    output [24:0] out );//
	assign out = ~{{5{a}},{5{b}},{5{c}},{5{d}},{5{e}}} ^ {5{a,b,c,d,e}};
    // The output is XNOR of two vectors created by 
    // concatenating and replicating the five inputs.
    // assign out = ~{ ... } ^ { ... };

endmodule
```



### Modules: Hierarchy

æ¨¡å—çš„**å±‚æ¬¡åŒ–ç»“æ„**é€šè¿‡åœ¨ä¸€ä¸ªæ¨¡å—ä¸­ä¾‹åŒ–å¦ä¸€ä¸ªæ¨¡å—æ¥å®ç°ï¼Œåªè¦è¿™äº›æ¨¡å—éƒ½å¤„äºä¸€ä¸ªprojectï¼ˆé¡¹ç›®ï¼‰ä¸­ï¼Œç¼–è¯‘å™¨å°±

#### [Modules](https://hdlbits.01xz.net/wiki/module)

![image-20220913205655673](Verilogåˆ·é¢˜.assets/image-20220913205655673.png)

```verilog
module top_module ( input a, input b, output out );
 mod_a instance2 ( .in1(a), .in2(b), .out(out));
endmodule
```



#### [Connecting ports by position](https://hdlbits.01xz.net/wiki/module_pos)

#### [Connecting ports by name](https://hdlbits.01xz.net/wiki/module_name)

#### [Three modules](https://hdlbits.01xz.net/wiki/module_shift)

![image-20220913210528990](Verilogåˆ·é¢˜.assets/image-20220913210528990.png)

```verilog
module top_module ( input clk, input d, output q );
	wire q1;
    wire q2;

    my_dff Dff1(.clk(clk),
                .d(d),
                .q(q1));
    my_dff Dff2(.clk(clk),
                .d(q1),
                .q(q2));
    my_dff Dff3(.clk(clk),
                .d(q2),
                .q(q));
endmodule
```

#### [Modules and vectors](https://hdlbits.01xz.net/wiki/module_shift8)

![image-20220913212329894](Verilogåˆ·é¢˜.assets/image-20220913212329894.png)

```verilog
module top_module ( 
    input clk, 
    input [7:0] d, 
    input [1:0] sel, 
    output [7:0] q 
);
    wire [7:0]q1,q2,q3;

    my_dff8 dff1( .clk(clk), .d(d), .q(q1));
    my_dff8 dff2( .clk(clk), .d(q1), .q(q2));
    my_dff8 dff3( .clk(clk), .d(q2), .q(q3));
    
    always@(*)
        case(sel)
            2'b00:q=d;
            2'b01:q=q1;
            2'b10:q=q2;
            2'b11:q=q3;
        endcase
endmodule
```



#### [Adder 1](https://hdlbits.01xz.net/wiki/module_add)

#### [Adder 2](https://hdlbits.01xz.net/wiki/module_fadd)

![image-20220913214433152](Verilogåˆ·é¢˜.assets/image-20220913214433152.png)

```verilog
module top_module (
    input [31:0] a,
    input [31:0] b,
    output [31:0] sum
);//
    wire add16_1_out;
    add16 add16_1(.cin(0),.a(a[15:0]),.b(b[15:0]),.cout(add16_1_out),.sum(sum[15:0]));
    add16 add16_2(.cin(add16_1_out),.a(a[31:16]),.b(b[31:16]),.sum(sum[31:16]));
endmodule

module add1 ( input a, input b, input cin,   output sum, output cout );
    assign sum=a^b^cin;
    assign cout=(a&b)|(a&cin)|(b&cin);

// Full adder module here

endmodule
```



#### [Carry-select adder](https://hdlbits.01xz.net/wiki/module_cseladd)

å‰ä¸¤é¢˜å®ç°çš„æ˜¯**è¡Œæ³¢è¿›ä½åŠ æ³•å™¨**ï¼ˆä¹Ÿç§°**ä¸²è¡Œè¿›ä½**æˆ–**é€ä½è¿›ä½åŠ æ³•å™¨**ï¼‰ï¼Œè¿™ç±»åŠ æ³•å™¨çš„ç¼ºç‚¹æ˜¯è¾ƒé«˜ä½çš„ç›¸åŠ ç»“æœå¿…é¡»ç­‰åˆ°ä½ä¸€ä½çš„è¿›ä½äº§ç”Ÿä¹‹åæ‰èƒ½å¼€å§‹è®¡ç®—ï¼Œè¿™ä½¿å¾—åŠ æ³•å™¨çš„è®¡ç®—å»¶è¿Ÿå˜å¤§ã€‚**é€‰æ‹©è¿›ä½**æ˜¯ä¸€ç§æ”¹è¿›æ–¹æ³•ï¼Œå¦‚å›¾æ‰€ç¤ºï¼Œç¬¬ä¸€çº§åŠ æ³•å™¨ä¸ä¹‹å‰ç›¸åŒï¼Œä½†ç¬¬äºŒçº§åŠ æ³•å™¨æœ‰ä¸¤ä¸ªï¼Œä¸€ä¸ªå‡è®¾è¿›ä½ä¸º0ï¼Œå¦ä¸€ä¸ªå‡è®¾è¿›ä½ä¸º1ï¼Œç„¶åç”¨2é€‰1å¤šè·¯é€‰æ‹©å™¨æ¥é€‰æ‹©å“ªä¸ªæ˜¯æ­£ç¡®çš„ã€‚

![image-20220913214639495](Verilogåˆ·é¢˜.assets/image-20220913214639495.png)

```verilog
module top_module(
    input [31:0] a,
    input [31:0] b,
    output [31:0] sum
);
	wire sel;
    wire [31:16]sum0, sum1;

    add16 add1 (.a(a[15:0]), .b(b[15:0]), .cin(1'b0), .sum(sum[15:0]), .cout(sel));
    add16 add21 (.a(a[31:16]), .b(b[31:16]), .cin(1'b0), .sum(sum0), .cout());
    add16 add22 (.a(a[31:16]), .b(b[31:16]), .cin(1'b1), .sum(sum1), .cout());

    assign sum[31:16] = sel?sum1:sum0;	//è¿™æ˜¯æ¡ä»¶æ“ä½œç¬¦ï¼Œæ•ˆæœä¸caseè¯­å¥ä¸€æ ·

endmodule
```



#### [Adder-subtractor](https://hdlbits.01xz.net/wiki/module_addsub)

![image-20220914223252952](Verilogåˆ·é¢˜.assets/image-20220914223252952.png)

- ä¸€ä¸ªæ•°å–åï¼ˆåŒ…æ‹¬ç¬¦å·ä½ï¼‰å†åŠ 1å°±æ˜¯åœ¨æ±‚å®ƒçš„ç›¸åæ•°ï¼Œå³ a - b = a + (-b) = a + (~b + 1)ï¼Œè¦æ³¨æ„çš„æ˜¯ï¼Œè¿™æ˜¯è¡¥ç è¿ç®—ï¼Œè€Œä¸æ˜¯åŸç ã€‚
- ä¸€ä¸ªäºŒè¿›åˆ¶æ•°ä¸0å¼‚æˆ–å°±æ˜¯å®ƒæœ¬èº«ï¼Œä¸1å¼‚æˆ–å°±æ˜¯å–åï¼Œå°†bä¸subå¼‚æˆ–ï¼Œå¹¶å°†subè¿åˆ°è¿›ä½ä¸Šï¼Œè¿™æ ·å°±å®ç°äº†é€šè¿‡subæ¥æ§åˆ¶æ˜¯å¦å¯¹bå–åä»¥åŠåŠ 1ã€‚

```verilog
module top_module(
    input [31:0] a,
    input [31:0] b,
    input sub,
    output [31:0] sum
);
    wire [31:0] subXorB;
    wire add16FstCout;
    assign subXorB = b^{32{sub}};
    add16 add16Fst(.cin(sub),.a(a[15:0]),.b(subXorB[15:0]),.sum(sum[15:0]),.cout(add16FstCout));
    add16 add16Sec(.cin(add16FstCout),.a(a[31:16]),.b(subXorB[31:16]),.sum(sum[31:16]));
endmodule
```



### Procedures

Procedures include **always**, initial, task, and function blocks. Procedures allow sequential statements (which cannot be used outside of a procedure) to be used to describe the behaviour of a circuit.

#### [Always blocks (combinational)](https://hdlbits.01xz.net/wiki/alwaysblock1)

**å¯¹äºç»„åˆalwayså—ï¼Œæ•æ„Ÿåˆ—è¡¨æ€»æ˜¯ä½¿ç”¨(\*)ã€‚**å› ä¸ºæ˜ç¡®åœ°åˆ—å‡ºä¿¡å·å®¹æ˜“å‡ºé”™ï¼ˆæ¯”å¦‚æ¼æ‰ä¸€ä¸ªï¼‰ï¼Œå¹¶ä¸”è¿™ç±»é”™è¯¯åœ¨ç¡¬ä»¶ç»¼åˆæ—¶ä¼šè¢«å¿½ç•¥ï¼šå¦‚æœä½ æ˜ç¡®åœ°åˆ—å‡ºäº†æ•æ„Ÿåˆ—è¡¨ä½†æ¼äº†ä¸€ä¸ªä¿¡å·ï¼Œç»¼åˆå‡ºæ¥çš„ç¡¬ä»¶ç”µè·¯ä»ä¸ä½¿ç”¨(*)æ—¶ä¸€æ ·ã€‚ä½†åœ¨ä»¿çœŸæ—¶ï¼Œä»¿çœŸå™¨ä¼šæŒ‰æ¼äº†ä¸€ä¸ªä¿¡å·çš„æƒ…å†µè·‘ä»¿çœŸï¼Œè¿™ä¼šå¯¼è‡´ä»¿çœŸç»“æœä¸åŸç¡¬ä»¶ä¸åŒ¹é…ã€‚ï¼ˆåœ¨SystemVerilogä¸­ï¼Œä½¿ç”¨always_combã€‚ï¼‰

```verilog
module top_module(
    input a, 
    input b,
    output wire out_assign,
    output reg out_alwaysblock
);
    assign out_assign=a&b;
    always@(*) out_alwaysblock=a&b;

endmodule
```

è™½ç„¶alwaysç­‰è¿‡ç¨‹å—æä¾›äº†ä¸€ç§é«˜æ•ˆæè¿°ç”µè·¯çš„æ–¹å¼ï¼Œä½†æ˜¯è¿™ç§æ–¹å¼ä¹Ÿæœ‰ç¼ºç‚¹ã€‚æ¯”å¦‚ä½ ç”¨if-elseå’Œforå¾ªç¯åµŒå¥—å†™äº†ä¸€ä¸ªå¤æ‚çš„ç”µè·¯ï¼Œåé¢å®é™…ç»¼åˆå‡ºæ¥çš„ç”µè·¯ç»“æ„å¯èƒ½ä¼šè®©ä½ å¾ˆæƒŠ(beng)è®¶(kui)ã€‚è¿™å°±æ˜¯ç”¨é«˜çº§è¯­æ³•è¿›è¡Œè¡Œä¸ºçº§æè¿°çš„ç¼ºé™·ï¼Œå®ƒè®©ä½ å¾ˆéš¾æŠŠæ§ç”µè·¯ç»“æ„çš„ç»†èŠ‚ï¼Œå…¨é EDAå·¥å…·å»ç»¼åˆï¼Œè€Œassignå’Œé€»è¾‘é—¨ç­‰â€œä½çº§â€æè¿°æ–¹å¼å°±èƒ½æœ‰æ•ˆé¿å…è¿™ä¸ªç¼ºé™·ã€‚å¦å¤–ï¼Œè¿˜æœ‰è½¯ç¡¬ä»¶ç¼–ç¨‹æ€ç»´ä¹‹ç±»çš„å·®åˆ«å°±ä¸ç»†è¯´äº†ï¼Œæ€»ä¹‹å¯¹äºåˆå­¦è€…æ¥è¯´ï¼Œè¦è®°ä½ä¸€ç‚¹ï¼Œforå¾ªç¯ä¹‹ç±»çš„è¦æ…ç”¨ï¼ˆå¾ªç¯è™½å¥½ï¼Œå¯ä¸è¦è´ªæ¯å™¢ğŸ¤­ï¼‰ã€‚

#### [Always blocks (clocked)](https://hdlbits.01xz.net/wiki/alwaysblock2)

![image-20220916220247195](Verilogåˆ·é¢˜.assets/image-20220916220247195.png)

```verilog
module Alwaysblock2(
    input clk,
    input a,
    input b,
    output wire out_assign,
    output reg out_always_comb,
    output reg out_always_ff ,
	output reg out_always_ffNoZu 
    );
	
	always@(posedge clk)
		out_always_ff<=a^b;
	always@(posedge clk)
		out_always_ffNoZu=a^b;		
	always@(*)
		out_always_comb=a^b;
	assign out_assign=a^b;

endmodule
```

![image-20220916220937454](Verilogåˆ·é¢˜.assets/image-20220916220937454.png)

å‡ ç§æ–¹å¼çš„æ¯”è¾ƒï¼Œä½¿ç”¨ä¸Šå‡æ²¿åï¼Œä¼šå¼•å…¥å¯„å­˜å™¨ã€‚é˜»å¡éé˜»å¡éƒ½æ˜¯ä¸€æ ·çš„ç»¼åˆç»“æœã€‚

#### [If statement](https://hdlbits.01xz.net/wiki/always_if)

![image-20220917170111706](Verilogåˆ·é¢˜.assets/image-20220917170111706.png)



```verilog
// synthesis verilog_input_version verilog_2001
module top_module(
    input a,
    input b,
    input sel_b1,
    input sel_b2,
    output wire out_assign,
    output reg out_always   ); 
    
    assign out_assign=(sel_b1&sel_b2)? b:a;
    always@(*)
        begin
        if (sel_b1&sel_b2) begin
            out_always = b;
        end
        else begin
            out_always=a;
        end
        end
endmodule
```

#### [If statement latches](https://hdlbits.01xz.net/wiki/always_if2)

```verilog
module top_module (
	input      cpu_overheated,
	output reg shut_off_computer,
	input      arrived,
	input      gas_tank_empty,
	output reg keep_driving
);
	always @(*) begin
		if (cpu_overheated)
			shut_off_computer = 1;
		else
			shut_off_computer = 0;
	end

	always @(*) begin
		if (~arrived)
			keep_driving = ~gas_tank_empty;
		else
			keep_driving = ~arrived;
	end

endmodule
```

#### [Case statement](https://hdlbits.01xz.net/wiki/always_case)

å†™ä¸€ä¸ª6-to-1çš„æ•°æ®é€‰æ‹©å™¨ï¼Œæ ¹æ®é€‰æ‹©ä¿¡å·selçš„å€¼æ¥é€‰æ‹©ç›¸å¯¹åº”çš„æ•°æ®è¾“å…¥ï¼Œå¦åˆ™è¾“å‡º0ã€‚

```verilog
module top_module ( 
    input [2:0] sel, 
    input [3:0] data0,
    input [3:0] data1,
    input [3:0] data2,
    input [3:0] data3,
    input [3:0] data4,
    input [3:0] data5,
    output reg [3:0] out   );//

    always@(*) begin  // This is a combinational circuit
        case(sel)
            3'b000:out=data0;
            3'b001:out=data1;
            3'b010:out=data2;
            3'b011:out=data3;
            3'b100:out=data4;
            3'b101:out=data5;
            default out=4'b0000;
        endcase
    end

endmodule

//caseä¸­æ¢æˆä¸‹é¢çš„ä¹Ÿæ˜¯å¯ä»¥çš„
            3'd0: out = data0;
            3'd1: out = data1;
            3'd2: out = data2;
            3'd3: out = data3;
            3'd4: out = data4;
            3'd5: out = data5;
```



#### [Priority encoder](https://hdlbits.01xz.net/wiki/always_case2)

ä¼˜å…ˆç¼–ç å™¨æ˜¯ä¸€ç§ç»„åˆç”µè·¯ï¼Œå½“ç»™å®šä¸€ä¸ªè¾“å…¥ä½å‘é‡æ—¶ï¼Œè¾“å‡ºè¯¥å‘é‡ä»å³å¾€å·¦æ•°ï¼ˆä»ä½ä½åˆ°é«˜ä½ï¼‰ç¬¬ä¸€ä¸ª1çš„ä½ç½®ã€‚ä¾‹å¦‚ï¼Œè¾“å…¥8'b100**1**0000æ—¶ï¼Œ8ä½ä¼˜å…ˆçº§ç¼–ç å™¨å°†è¾“å‡º3'd4ï¼Œå› ä¸ºä½[4]æ˜¯ä»ä½åˆ°é«˜ç¬¬ä¸€ä¸ªä¸º1çš„ä½ã€‚ï¼ˆæ³¨ï¼šä»å³åˆ°å·¦ï¼Œæœ€ä½çš„é‚£ä½æ˜¯ç¬¬0ä½ã€‚ï¼‰

```verilog
module top_module (
	input [3:0] in,
	output reg [1:0] pos
);
	always@(*) begin
		case(in)	// ç”¨åå…­è¿›åˆ¶å¯ä»¥å°‘æ‰“ä¸€äº›å­—ï¼Œç”¨äºŒè¿›åˆ¶æ›´ç›´è§‚ï¼Œå„æœ‰ä¼˜åŠ£
			4'b0000: pos = 2'b00;
			4'b0001: pos = 2'b00;
			4'b0010: pos = 2'b01;
			4'b0011: pos = 2'b00;
			4'b0100: pos = 2'b10;
			4'b0101: pos = 2'b00;
			4'b0110: pos = 2'b01;
			4'b0111: pos = 2'b00;
			4'b1000: pos = 2'b11;
			4'b1001: pos = 2'b00;
			4'b1010: pos = 2'b01;
			4'b1011: pos = 2'b00;
			4'b1100: pos = 2'b10;
			4'b1101: pos = 2'b00;
			4'b1110: pos = 2'b01;
			4'b1111: pos = 2'b00;
			default: pos = 2'b00;	// è¿™ä¸ªä¾‹å­ä¸­ï¼Œ16ç§æƒ…å†µéƒ½éå†äº†ï¼Œæ­¤é¡¹å¯çœç•¥
		endcase
	end
endmodule


```



#### [Priority encoder with casez](https://hdlbits.01xz.net/wiki/always_casez)

å¦‚æœæŒ‰ä¸Šä¸€é¢˜çš„æ–¹å¼æ¥å†™ä¸€ä¸ª8ä½è¾“å…¥çš„ä¼˜å…ˆç¼–ç å™¨çš„è¯ï¼Œcaseè¯­å¥ä¸­å°†æœ‰256ä¸ªcaseé¡¹ã€‚å¦‚æœcaseè¯­å¥ä¸­çš„caseé¡¹ä¸æŸäº›è¾“å…¥æ— å…³ï¼Œå°±å¯ä»¥å‡å°‘åˆ—å‡ºçš„caseé¡¹ï¼ˆåœ¨æœ¬é¢˜ä¸­å‡å°‘åˆ°9ä¸ªï¼‰ã€‚è¿™å°±æ˜¯casezçš„ç”¨é€”ï¼šå®ƒåœ¨æ¯”è¾ƒä¸­å°†å…·æœ‰å€¼zçš„ä½è§†ä¸ºæ— å…³é¡¹ã€‚å…·ä½“å¯å‚è€ƒä¸‹é¢å¯¹ä¸Šä¸€é¢˜çš„casezå†™æ³•ï¼š

```verilog
module top_module (
    input [7:0] in,
    output reg [2:0] pos );
    always@(*) begin
        casez(in)
            8'bzzzz_zzz1:pos=3'b000;
            8'bzzzz_zz1z:pos=3'b001;
            8'bzzzz_z1zz:pos=3'b010;
            8'bzzzz_1zzz:pos=3'b011;
            8'bzzz1_zzzz:pos=3'b100;
            8'bzz1z_zzzz:pos=3'b101;
            8'bz1zz_zzzz:pos=3'b110;
            8'b1zzz_zzzz:pos=3'b111;
            default pos=3'b000;
        endcase
    end
endmodule
```

**casezæ˜¯æœ‰ä¼˜å…ˆçº§çš„**ï¼æ¯”å¦‚åœ¨ä¸Šé¢çš„ä¾‹å­ä¸­ï¼Œ4'b1111èƒ½åŒ¹é…4'bzzz1ã€4'bzz1zã€4'bz1zzã€4'b1zzzå››é¡¹ä¸­çš„ä»»ä¸€é¡¹ï¼Œä½†æ˜¯ä¸ºä»€ä¹ˆæœ€ç»ˆoutè¾“å‡º0ï¼Œå› ä¸º4'bzzz1å†™åœ¨æœ€å‰é¢ï¼ˆç¬¬ä¸€ä¸ªcaseé¡¹ï¼‰ï¼Œæ‰€ä»¥å®ƒçš„ä¼˜å…ˆçº§æœ€é«˜ï¼Œ4'b1111æŒ‰out=0è¾“å‡ºã€‚å¦‚æœæŠŠå››ä¸ªcaseé¡¹æ”¹å†™æˆ4'bzzz1ã€4'bzz10ã€4'bz100ã€4'b1000ï¼Œé‚£4'b1111åªèƒ½åŒ¹é…4'bzzz1ï¼Œæ‰€ä»¥ä¸ç®¡æŠŠ4'bzzz1æ”¾ç¬¬å‡ ä¸ªï¼Œ4'b1111éƒ½ä¼šæŒ‰4'bzzz1è¿™ä¸€é¡¹çš„out=0æ¥è¾“å‡ºã€‚

#### [Avoiding latches](https://hdlbits.01xz.net/wiki/always_nolatches)

ä¸ºé¿å…ç”Ÿæˆä¸å¿…è¦çš„é”å­˜å™¨ï¼Œå¿…é¡»åœ¨æ‰€æœ‰å¯èƒ½çš„æƒ…å†µä¸‹ä¸ºæ‰€æœ‰çš„è¾“å‡ºèµ‹å€¼ï¼ˆå‚è§31.If statement latchesï¼‰ã€‚è¿™å¯èƒ½æ¶‰åŠè®¸å¤šä¸å¿…è¦çš„è¾“å…¥ï¼Œä¼šå¤šæ‰“å¾ˆå¤šå­—ã€‚ **ä¸€ä¸ªç®€å•çš„è§£å†³æ–¹æ³•æ˜¯åœ¨caseè¯­å¥ä¹‹å‰ä¸ºè¾“å‡ºèµ‹ä¸€ä¸ªâ€œé»˜è®¤å€¼â€**ï¼š

```verilog
always @(*) begin
    up = 1'b0; down = 1'b0; left = 1'b0; right = 1'b0;
    case (scancode)
        ... // Set to 1 as necessary.
    endcase
end
```

```verilog
module top_module (
    input [15:0] scancode,
    output reg left,
    output reg down,
    output reg right,
    output reg up  );

    always @(*) begin
        left=1'b0; down=1'b0; right=1'b0; up=1'b0;
        case(scancode)
            16'he06b: left = 1'b1;
            16'he072: down = 1'b1;
            16'he074: right = 1'b1;
            16'he075: up = 1'b1;
        endcase
    end

endmodule
```



### More Verilog Features

- [Conditional ternary operator](https://hdlbits.01xz.net/wiki/conditional)
- [Reduction operators](https://hdlbits.01xz.net/wiki/reduction)
- [Reduction: Even wider gates](https://hdlbits.01xz.net/wiki/gates100)
- [Combinational for-loop: Vector reversal 2](https://hdlbits.01xz.net/wiki/vector100r)
- [Combinational for-loop: 255-bit population count](https://hdlbits.01xz.net/wiki/popcount255)
- [Generate for-loop: 100-bit binary adder 2](https://hdlbits.01xz.net/wiki/adder100i)

```verilog
module top_module( 
    input [99:0] a, b,
    input cin,
    output [99:0] cout,
    output [99:0] sum );
	genvar i;
    generate
        for(i=0;i<100;i++) begin:adder //adderæ˜¯å¾ªç¯ç”Ÿæˆè¯­å¥çš„å
            if(i==0)
                assign{cout[0],sum[0]}=a[0]+b[0]+cin;
            else
                assign{cout[i],sum[i]}=a[i]+b[i]+cout[i-1];
        end           
    endgenerate
endmodule

```

forå¾ªç¯ï¼Œå¦‚æœå¾ªç¯èŒƒå›´æ˜¯å¸¸é‡ï¼Œå¯ç»¼åˆã€‚æ•°ç»„å¯ç»¼åˆã€‚ ä½†æµ®ç‚¹ç±»å‹ä¸å¯ç»¼åˆã€‚ä¹˜é™¤æ³•ï¼Œç‰¹åˆ«æ˜¯é™¤æ³•ä¸€èˆ¬ä¹Ÿä¸æ¨èä½¿ç”¨ï¼Œå³ä½¿å¯ç»¼åˆï¼Œé€»è¾‘çº§æ•°ä¹Ÿæ˜¯éå¸¸å¤§çš„ã€‚ å¦‚æœæŠŠä¸Šé¢çš„ä»£ç æ”¾åœ¨ä¸€æ‹ä¹‹å†…å®Œæˆï¼Œææ€•å¾—åˆ°é¢‘ç‡ä¼šéå¸¸ä½ã€‚

https://bbs.eetop.cn/thread-597259-1-1.html

- [Generate for-loop: 100-digit BCD adder](https://hdlbits.01xz.net/wiki/bcdadd100)

## Circuits

### Combinational Logic

#### Basic Gates

- [Wire](https://hdlbits.01xz.net/wiki/exams/m2014_q4h)
- [GND](https://hdlbits.01xz.net/wiki/exams/m2014_q4i)
- [NOR](https://hdlbits.01xz.net/wiki/exams/m2014_q4e)
- [Another gate](https://hdlbits.01xz.net/wiki/exams/m2014_q4f)
- [Two gates](https://hdlbits.01xz.net/wiki/exams/m2014_q4g)
- [More logic gates](https://hdlbits.01xz.net/wiki/gates)
- [7420 chip](https://hdlbits.01xz.net/wiki/7420)
- [Truth tables](https://hdlbits.01xz.net/wiki/truthtable1)

![image-20220917210827234](Verilogåˆ·é¢˜.assets/image-20220917210827234.png)

çœŸå€¼è¡¨çš„å†™æ³•ä¹‹ä¸€ï¼Œä½¿ç”¨ä¹˜ç§¯æˆ–

```verilog
module top_module( 
    input x3,
    input x2,
    input x1,  // three inputs
    output f   // one output
);
    assign f= ((~x3)&x2&(~x1))|((~x3)&x2&x1)|(x3&(~x2)&x1)|(x3&x2&x1);
endmodule
```

- [Two-bit equality](https://hdlbits.01xz.net/wiki/mt2015_eq2)
- [Simple circuit A](https://hdlbits.01xz.net/wiki/mt2015_q4a)
- [Simple circuit B](https://hdlbits.01xz.net/wiki/mt2015_q4b)
- [Combine circuits A and B](https://hdlbits.01xz.net/wiki/mt2015_q4)
- [Ring or vibrate?](https://hdlbits.01xz.net/wiki/ringer)

è®¾è®¡ä¸€ç§ç”µè·¯æ¥æ§åˆ¶æ‰‹æœºçš„é“ƒå£°å’ŒæŒ¯åŠ¨é©¬è¾¾ã€‚å½“æœ‰æ¥ç”µè¾“å…¥ä¿¡å·æ—¶(input ring)ï¼Œç”µè·¯å¿…é¡»æ‰“å¼€é“ƒå£°(output ringer= 1)æˆ–ç”µæœº(output motor= 1)ï¼Œä½†ä¸èƒ½åŒæ—¶æ‰“å¼€ã€‚å¦‚æœæ‰‹æœºå¤„äºæŒ¯åŠ¨æ¨¡å¼(input vibrate_mode = 1)ï¼Œæ‰“å¼€ç”µæœºã€‚å¦åˆ™æ‰“å¼€é“ƒå£°ã€‚

![image-20220917212820517](Verilogåˆ·é¢˜.assets/image-20220917212820517.png)

```verilog
module top_module (
    input ring,
    input vibrate_mode,
    output ringer,       // Make sound
    output motor         // Vibrate
);
    assign ringer = (!vibrate_mode)&ring;
    assign motor = (vibrate_mode)&ring;
endmodule

```

- [Thermostat](https://hdlbits.01xz.net/wiki/thermostat)
- [3-bit population count](https://hdlbits.01xz.net/wiki/popcount3)

æ•°ä¸€ä¸‹è¾“å…¥å˜é‡ä¸­æœ‰å‡ ä¸ªä¸€

```verilog
module Popcount3(
    input [2:0] in,
    output reg [1:0] out_for,
	output [1:0] out_assign	
    );
	
	assign out_assign=in[0]+in[1]+in[2];
	
	integer i;
	always@(*) begin
		out_for = 2'b0;
		for(i=0;i<3;i=i+1) begin
			out_for = 	out_for+in[i];
		end
	end
endmodule
```

è¯•äº†ä¸‹ï¼Œåœ¨è¿™ä¸ªä»£ç ä¸­assignå’Œforå¾ªç¯çš„RTLå›¾æ˜¯ä¸€è‡´çš„ã€‚

![image-20220917214402732](Verilogåˆ·é¢˜.assets/image-20220917214402732.png)

- [Gates and vectors](https://hdlbits.01xz.net/wiki/gatesv)

```verilog
//solution 1
module top_module( 
    input [3:0] in,
    output [2:0] out_both,
    output [3:1] out_any,
    output [3:0] out_different );

    assign out_both = {&in[3:2],&in[2:1],&in[1:0]};
    assign out_any = {|in[3:2],|in[2:1],|in[1:0]};
    assign out_different = {in[0]^in[3],^in[3:2],^in[2:1],^in[1:0]};
    
endmodule

//solution 2
module top_module (
	input [3:0] in,
	output [2:0] out_both,
	output [3:1] out_any,
	output [3:0] out_different
);

	// Use bitwise operators and part-select to do the entire calculation in one line of code
	// in[3:1] is this vector:   					 in[3]  in[2]  in[1]
	// in[2:0] is this vector:   					 in[2]  in[1]  in[0]
	// Bitwise-OR produces a 3 bit vector.			   |      |      |
	// Assign this 3-bit result to out_any[3:1]:	o_a[3] o_a[2] o_a[1]

	// Thus, each output bit is the OR of the input bit and its neighbour to the right:
	// e.g., out_any[1] = in[1] | in[0];	
	// Notice how this works even for long vectors.
	assign out_any = in[3:1] | in[2:0];

	assign out_both = in[2:0] & in[3:1];
	
	// XOR 'in' with a vector that is 'in' rotated to the right by 1 position: {in[0], in[3:1]}
	// The rotation is accomplished by using part selects[] and the concatenation operator{}.
	assign out_different = in ^ {in[0], in[3:1]};
	
endmodule
```

æˆ–è€…forå¾ªç¯

```verilog
module Gatesv(
    input [3:0] in,
    output [2:0] out_both,
    output [3:1] out_any,
    output [3:0] out_different,
	output reg [2:0] out_both_for,
    output reg [3:1] out_any_for,
    output reg [3:0] out_different_for
    );
	
    //assign out_both={in[3]&in[2],in[2]&in[1],in[1]&in[0]}; //ä½¿ç”¨ä¸Šé¢çš„ä»£ç è§„çº¦å’Œè¿™ä¸ªæ˜¯ä¸ä¸€æ ·çš„ï¼Œè§„çº¦æœ‰ä¸“é—¨çš„RTLé›†æˆã€‚
	//assign out_any={in[3]|in[2],in[2]|in[1],in[1]|in[0]};
	//assign out_different={in[3]^in[0],in[2]^in[3],in[1]^in[2],in[0]^in[1]};
	
    
	integer i;
    always @(*) begin
        for(i=0;i<3;i=i+1) begin
            out_both_for[i] = in[i] & in[i+1];
            out_any_for[i+1] = in[i+1] | in[i];
            out_different_for[i] = in[i] ^ in[i+1];
        end
        out_different_for[3] = in[0] ^ in[3];
    end
    

endmodule
```

ç»¼åˆå‡ºæ¥æ˜¯ä¸€æ ·çš„

![image-20220917220513210](Verilogåˆ·é¢˜.assets/image-20220917220513210.png)



- [Even longer vectors](https://hdlbits.01xz.net/wiki/gatesv100)

å½“ä½æ•°å¾ˆå¤šæ—¶ï¼Œç›´æ¥ä»1-99ä¸€ä¸ªä¸€ä¸ªèµ‹å€¼å°±å¾ˆæ…¢äº†ã€‚

ä½†æ˜¯ä¹Ÿä¸æ˜¯å¿…é¡»è¦ç”¨forï¼Œå¦‚ä¸‹é¢çš„æ–¹å¼å°±æ˜¯ä¸€ç§å¯é€‰çš„æ›¿æ¢æ–¹æ³•ã€‚

**è§„å¾‹ï¼šæ¶‰åŠåˆ°é”™ä½è¿ç®—å°±è¦è€ƒè™‘åˆ°ä¸€æ¬¡æ€§å¤šä½é”™ä½èµ‹å€¼ã€‚**

```verilog
module top_module( 
    input [99:0] in,
    output [98:0] out_both,
    output [99:1] out_any,
    output [99:0] out_different );

    assign out_any = in[99:1] | in[98:0];
    assign out_both = in[98:0] & in[99:1];
    assign out_different = in ^ {in[0], in[99:1]};
    
endmodule
```

![image-20220917224817564](Verilogåˆ·é¢˜.assets/image-20220917224817564.png)



#### Multiplexers

- [2-to-1 multiplexer](https://hdlbits.01xz.net/wiki/mux2to1)
- [2-to-1 bus multiplexer](https://hdlbits.01xz.net/wiki/mux2to1v)
- [9-to-1 multiplexer](https://hdlbits.01xz.net/wiki/mux9to1v)

Create a 16-bit wide, 9-to-1 multiplexer. sel=0 chooses a, sel=1 chooses b, etc. For the unused cases (sel=9 to 15), set all output bits to '1'.

```verilog
module Mux9to1v(
    input [15:0] a, b, c, d, e, f, g, h, i,
    input [3:0] sel,
    output reg [15:0] out
    );
	
	always@(*) begin
		case(sel) 
            4'd0: out = a;//ç”¨åè¿›åˆ¶ï¼Œ4ä¸ªæ¯”ç‰¹æ•°ä¸å˜
            4'd1: out = b;
            4'd2: out = c;
            4'd3: out = d;
            4'd4: out = e;
            4'd5: out = f;
            4'd6: out = g;
            4'd7: out = h;
            4'd8: out = i;
			default:out=16'b1111_1111_1111_1111;
		endcase
	end
	
	
	
endmodule
```

![image-20220918145532952](Verilogåˆ·é¢˜.assets/image-20220918145532952.png)



- [256-to-1 multiplexer](https://hdlbits.01xz.net/wiki/mux256to1)

Create a 1-bit wide, 256-to-1 multiplexer. The 256 inputs are all packed into a single 256-bit input vector. sel=0 should select `in[0]`, sel=1 selects bits `in[1]`, sel=2 selects bits `in[2]`, etc.

```verilog
module Mux256to1(
    input [255:0] in,
    input [7:0] sel,
    output out
    );
	
	assign out = in[sel];
endmodule
```

![image-20220918150525116](Verilogåˆ·é¢˜.assets/image-20220918150525116.png)

forå¾ªç¯ä¸­ä½¿ç”¨å˜é‡ç»¼åˆä¼šå‡ºé—®é¢˜ï¼Œä½†æ˜¯åœ¨å…¶ä»–è¯­å¥ä¸­ä½¿ç”¨å˜é‡åº”è¯¥æ²¡é—®é¢˜ï¼Ÿç•™ä¸ªå¿ƒçœ¼

- [256-to-1 4-bit multiplexer](https://hdlbits.01xz.net/wiki/mux256to1v)

åˆ›å»º 4 ä½å®½ã€256 æ¯” 1 å¤šè·¯å¤ç”¨å™¨ã€‚256 ä¸ª 4 ä½è¾“å…¥å…¨éƒ¨æ‰“åŒ…åˆ°å•ä¸ª 1024 ä½è¾“å…¥çŸ¢é‡ä¸­ã€‚sel=0 åº”è¯¥é€‰æ‹©[3ï¼š0]ä¸­çš„ä½ï¼Œsel=1 é€‰æ‹©[7ï¼š4]ä¸­çš„ä½ï¼Œsel=2 é€‰æ‹©[11ï¼š8] ä¸­çš„ä½

å¤§ç™½è¯ï¼šå››ä¸ªå››ä¸ªå–ï¼Œ0123ï¼Œ4567ï¼Œ891011è¿™æ ·å­

```verilog
module top_module (
	input [1023:0] in,
	input [7:0] sel,
	output [3:0] out
);

	assign out = {in[sel*4+3], in[sel*4+2], in[sel*4+1], in[sel*4+0]};//combine all bits

endmodule
```



#### Arithmetic Circuits

- [Half adder](https://hdlbits.01xz.net/wiki/hadd)

åŠåŠ å™¨ï¼Œå¯ä»¥ç”¨çœŸå€¼è¡¨å†™ï¼Œä¹Ÿå¯ä»¥æè¿°é€»è¾‘ã€‚

æ³¨æ„è¿æ¥è¿ç®—ç¬¦çš„ä½¿ç”¨ã€‚

```verilog
module Hadd(
    input a, b,
    output cout, sum
    );
	
	assign {cout,sum}= a+b;
endmodule

//çœŸå€¼è¡¨
module top_module( 
    input a, b,
    output cout, sum 
);
    assign cout = a & b;
    assign sum = a ^ b;
endmodule

```

ä½¿ç”¨é€»è¾‘æè¿°çš„RTLç”µè·¯å¦‚ä¸‹å›¾ï¼š

![image-20220918152036079](Verilogåˆ·é¢˜.assets/image-20220918152036079.png)



- [Full adder](https://hdlbits.01xz.net/wiki/fadd)

å…¨åŠ å™¨

```verilog
module top_module( 
    input a, b, cin,
    output cout, sum );

    assign {cout,sum} = a + b + cin;
    
endmodule

//çœŸå€¼è¡¨
module top_module( 
    input a, b, cin,
    output cout, sum 
);
    assign cout = ((~a)&b&cin) | ((~b)&a&cin)|((~cin)&b&a)|(a&b&cin);
    assign sum = ((~a)&(~b)&cin)  | ((~a)&b&(~cin)) | ((~b)&a&(~cin))|(b&a&cin);

endmodule

```



- [3-bit binary adder](https://hdlbits.01xz.net/wiki/adder3)

Now that you know how to build a [full adder](https://hdlbits.01xz.net/wiki/Fadd), make 3 instances of it to create a 3-bit binary ripple-carry adder. The adder adds two 3-bit numbers and a carry-in to produce a 3-bit sum and carry out. To encourage you to actually instantiate full adders, also output the carry-out from *each* full adder in the ripple-carry adder. cout[2] is the final carry-out from the last full adder, and is the carry-out you usually see.

è¡Œæ³¢è¿›ä½åŠ æ³•å™¨ï¼šæ¯ä¸ªå…¨åŠ å™¨çš„è¾“å‡ºè¿›ä½coutä½œä¸ºä¸‹ä¸€ä¸ªå…¨åŠ å™¨çš„è¾“å…¥è¿›ä½cin

~~~verilog
module Adder3(
    input [2:0] a, b,
    input cin,
    output [2:0] cout,
    output [2:0] sum
    );
	
	assign {cout[0],sum[0]} = a[0] + b[0] +cin;
    assign {cout[1],sum[1]} = a[1] + b[1] +cout[0];
    assign {cout[2],sum[2]} = a[2] + b[2] +cout[1];
endmodule


//æˆ–è€…å±‚æ¬¡åŒ–
```verilog
module top_module( 
    input [2:0] a, b,
    input cin,
    output [2:0] cout,
    output [2:0] sum );

    full_adder adder1(a[0],b[0],cin,cout[0],sum[0]);
    full_adder adder2(a[1],b[1],cout[0],cout[1],sum[1]);
    full_adder adder3(a[2],b[2],cout[1],cout[2],sum[2]);
    
endmodule

//submodule
module full_adder(
    input a, b, cin,
    output cout, sum );

    assign {cout,sum} = a + b + cin;
    
endmodule
```
~~~

![image-20220918153250010](Verilogåˆ·é¢˜.assets/image-20220918153250010.png)

- [Adder](https://hdlbits.01xz.net/wiki/exams/m2014_q4j)
- [Signed addition overflow](https://hdlbits.01xz.net/wiki/exams/ece241_2014_q1c)

å‡è®¾æ‚¨æœ‰ä¸¤ä¸ª 8 ä½ 2 çš„è¡¥ç æ•°ï¼Œa[7ï¼š0] å’Œ b[7ï¼š0]ã€‚è¿™äº›æ•°å­—ç›¸åŠ ä»¥äº§ç”Ÿs[7ï¼š0]ã€‚è¿˜è¦è®¡ç®—æ˜¯å¦å‘ç”Ÿäº†æº¢å‡ºã€‚

å¦‚ä½•åˆ¤æ–­è®¡ç®—æ˜¯å¦æº¢å‡ºï¼š

å½“ä¸¤ä¸ªæ­£æ•°ç›¸åŠ äº§ç”Ÿä¸€ä¸ªè´Ÿç»“æœï¼Œæˆ–ä¸¤ä¸ªè´Ÿæ•°ç›¸åŠ äº§ç”Ÿä¸€ä¸ªæ­£ç»“æœæ—¶ï¼Œä¼šå‘ç”Ÿç¬¦å·æº¢å‡ºç°è±¡ã€‚

å› æ­¤å¯ä»¥é€šè¿‡æ¯”è¾ƒè¾“å…¥å’Œè¾“å‡ºæ•°å­—çš„ç¬¦å·æ¥è®¡ç®—æº¢å‡ºï¼Œå¦‚æœè¾“å…¥å’Œè¾“å‡ºæ•°å­—çš„ç¬¦å·ç›¸åï¼Œåˆ™æº¢å‡ºã€‚

æ€»ç»“ï¼šé™¤äº†ä¸Šé¢çš„åˆ†æï¼Œè¿™é¢˜è¦æ˜¯å…ˆç”»æ³¢å½¢å›¾å°±æœ‰æ€è·¯å¤„ç†æº¢å‡ºçš„æƒ…å†µäº†ã€‚

```verilog
module ece241_2014_q1c(
    input [7:0] a,
    input [7:0] b,
    output [7:0] s,
    output overflow
    );

	assign s=a+b;
	assign overflow = (a[7]&b[7]&(~s[7])) | ((~a[7])&(~b[7])&(s[7]));
endmodule
```

![image-20220918161704705](Verilogåˆ·é¢˜.assets/image-20220918161704705.png)

- [100-bit binary adder](https://hdlbits.01xz.net/wiki/adder100)
- [4-digit BCD adder](https://hdlbits.01xz.net/wiki/bcdadd4)

#### Karnaugh Map to Circuit

- [3-variable](https://hdlbits.01xz.net/wiki/kmap1)
- [4-variable](https://hdlbits.01xz.net/wiki/kmap2)

![image-20220918173813036](Verilogåˆ·é¢˜.assets/image-20220918173813036.png)

```verilog
module top_module(
    input a,
    input b,
    input c,
    input d,
    output out  ); 

    // assign out = ~a&~d | ~b&~c | ~a&b&c | a&c&d ; // sum-of-products
    assign out = (~a|~b|c) & (~b|c|~d) & (~a|~c|d) & (a|b|~c|~d); // product-of-sums
    
endmodule
```

- [4-variable](https://hdlbits.01xz.net/wiki/kmap3)

![image-20220918173914172](Verilogåˆ·é¢˜.assets/image-20220918173914172.png)

dæ˜¯æ— å…³é¡¹ï¼Œå¯ä»¥æ˜¯0ä¹Ÿå¯ä»¥æ˜¯1

```verilog
module top_module(
    input a,
    input b,
    input c,
    input d,
    output out  ); 

    assign out = a | ~b&c ; // sum-of-products
    // assign out = (a|~b) & (a|c) ; //product-of-sums
    
endmodule
```



- [4-variable](https://hdlbits.01xz.net/wiki/kmap4)
- [Minimum SOP and POS](https://hdlbits.01xz.net/wiki/exams/ece241_2013_q2)

å…·æœ‰å››ä¸ªè¾“å…¥ï¼ˆaã€bã€cã€dï¼‰çš„å•è¾“å‡ºæ•°å­—ç³»ç»Ÿåœ¨è¾“å…¥ä¸º2ã€7æˆ–15æ—¶è¾“å‡º1ï¼Œåœ¨è¾“å…¥0ã€1ã€4ã€5ã€6ã€9ã€10ã€13æˆ–14æ—¶è¾“å‡º0ã€‚è¾“å…¥3ã€8ã€11å’Œ12ä¸ºä¸å¯èƒ½çš„è¾“å…¥ã€‚ä¾‹å¦‚ï¼Œè¾“å…¥7åˆ™è¾“å‡ºaã€bã€cã€då¯¹åº”ä¸º0,1,1,1çš„ã€‚

![image-20220918175713000](Verilogåˆ·é¢˜.assets/image-20220918175713000.png)

å¯¹äºä¸å¯èƒ½çš„è¾“å…¥ï¼Œå¯ä»¥å¤„ç†ä¸ºdã€‚é‡åˆ°ç”»è¿‡åœˆçš„åŒ…å«dçš„1æ—¶ï¼Œä¸€å®šè¾“å‡º1ï¼›

```verilog
module top_module (
    input a,
    input b,
    input c,
    input d,
    output out_sop,
    output out_pos
);
    assign out_pos = (~a & ~b & c) | (b & c & d) | (a & c & d);
	assign out_sop = c & (~a | d) & (~b | d);
endmodule
```

![image-20220918175740245](Verilogåˆ·é¢˜.assets/image-20220918175740245.png)



- [Karnaugh map](https://hdlbits.01xz.net/wiki/exams/m2014_q3)
- [Karnaugh map](https://hdlbits.01xz.net/wiki/exams/2012_q1g)

![image-20220918185320579](Verilogåˆ·é¢˜.assets/image-20220918185320579.png)

```verilog
module top_module (
    input [4:1] x,
    output f
); 
    assign f=(x[2]&x[3]&x[4])|((!x[2])&(!x[4]))|(x[3]&(!x[1]));
endmodule
```

- [K-map implemented with a multiplexer](https://hdlbits.01xz.net/wiki/exams/ece241_2014_q3)

### Sequential Logic

#### Latches and Flip-Flops

- [D flip-flop](https://hdlbits.01xz.net/wiki/dff)

Dè§¦å‘å™¨

```verilog
module Dff(
    input clk,    // Clocks are used in sequential circuits
    input d,
    output reg q 
    );
	
	always@(posedge clk) begin
		q=d;
	end
	
	
endmodule
```

![image-20220918202153179](Verilogåˆ·é¢˜.assets/image-20220918202153179.png)

- [D flip-flops](https://hdlbits.01xz.net/wiki/dff8)
- [DFF with reset](https://hdlbits.01xz.net/wiki/dff8r)

æœ‰å¯¹åº”çš„resetDè§¦å‘å™¨çš„

```verilog
module Dff8r(
    input clk,
    input reset,            // Synchronous reset
    input [7:0] d,
    output reg [7:0] q
    );
	
	always@(posedge clk) begin
		if(reset) begin
			q<=8'd0;
		end
		else begin
			q<=d;
		end
		
	end
	
endmodule

```

![image-20220918203051079](Verilogåˆ·é¢˜.assets/image-20220918203051079.png)

- [DFF with reset value](https://hdlbits.01xz.net/wiki/dff8p)
- [DFF with asynchronous reset](https://hdlbits.01xz.net/wiki/dff8ar)
- [DFF with byte enable](https://hdlbits.01xz.net/wiki/dff16e)

åˆ›å»ºä¸€ä¸ª16Dè§¦å‘å™¨ï¼Œå…¶ä¸­å­—èŠ‚ä½¿èƒ½ä¿¡å·byteenaæ§åˆ¶å½“å‰æ—¶é’Ÿå‘¨æœŸä¸­16ä¸ªå¯„å­˜å™¨ä¸­å“ªä¸ªå­—èŠ‚éœ€è¢«ä¿®æ”¹ã€‚byteena[1]æ§åˆ¶é«˜å­—èŠ‚d[15:8]ï¼Œè€Œbyteena[0]æ§åˆ¶ä½å­—èŠ‚d[7:0]ã€‚

resetnæ˜¯ä¸€ä¸ª**åŒæ­¥ï¼Œä½å¤ä½**ä¿¡å·ã€‚

æ‰€æœ‰çš„Dè§¦å‘å™¨ç”±clkçš„**ä¸Šå‡æ²¿è§¦å‘**

```verilog
module top_module (
    input clk,
    input resetn,
    input [1:0] byteena,
    input [15:0] d,
    output [15:0] q
);
	always@(posedge clk) begin
		if(resetn==1'b0) begin
			q<=16'd0;
		end
		else begin
			if(byteena[0]==1'b1) begin
				q[7:0]<=d[7:0];
			end
			else begin
				q[7:0]<=q[7:0];
			end
			if(byteena[1]==1'b1) begin
				q[15:8]<=d[15:8];
			end
			else begin
                q[15:8]<=q[15:8];
			end
			
		end
		
	end
endmodule

//æˆ–è€…çœç•¥elseä¹Ÿå¯
//ç»„åˆé€»è¾‘ä¸­å­˜åœ¨latchæ‰€ä»¥ä¸èƒ½çœç•¥ä½†æ˜¯åœ¨æ—¶åºé€»è¾‘ä¸­å­˜åœ¨latchå¯èƒ½æ˜¯åŠŸèƒ½æ‰€éœ€çš„ã€‚
module top_module (
    input clk,
    input resetn,
    input [1:0] byteena,
    input [15:0] d,
    output [15:0] q
);
    always@(posedge clk)begin
        if(~resetn)
            q <= 16'd0;
        else
            begin
            if(byteena[0])
                q[7:0] <= d[7:0];
        	if(byteena[1])
            	q[15:8] <= d[15:8];
            end
    end

endmodule
```

![image-20220918213547016](Verilogåˆ·é¢˜.assets/image-20220918213547016.png)

æ³¨æ„æ­¤å¤„RTLå›¾ï¼Œç”»äº†4ä¸ªï¼Œåªè¡¨ç¤ºæ˜¯å¤šä¸ªå åŠ å¹¶ä¸è¡¨ç¤ºç”¨äº†4ä¸ªã€‚å®é™…ä¸Šè¦ç”¨16ä¸ªã€‚

- [D Latch](https://hdlbits.01xz.net/wiki/exams/m2014_q4a)
- [DFF](https://hdlbits.01xz.net/wiki/exams/m2014_q4b)
- [DFF](https://hdlbits.01xz.net/wiki/exams/m2014_q4c)
- [DFF+gate](https://hdlbits.01xz.net/wiki/exams/m2014_q4d)
- [Mux and DFF](https://hdlbits.01xz.net/wiki/mt2015_muxdff)
- [Mux and DFF](https://hdlbits.01xz.net/wiki/exams/2014_q4a)
- [DFFs and gates](https://hdlbits.01xz.net/wiki/exams/ece241_2014_q4)

![image-20220918215359465](Verilogåˆ·é¢˜.assets/image-20220918215359465.png)

é”™è¯¯ä»£ç å¦‚ä¸‹ï¼Œå®é™…ä¸Šå¼•å…¥äº†äºŒçº§å»¶è¿Ÿã€‚

```verilog
module m2014_q4d(
    input clk,
    input in, 
    output reg out
    );
	reg temp_XOr;  
	always@(posedge clk) begin
		temp_XOr<=in^out;
		out<=temp_XOr;
	end
    //å‡è®¾in^outåˆ†åˆ«ä¸º1ï¼Œ2ï¼Œ3ï¼Œ4ï¼Œ5ï¼Œ6
    //å‡è®¾ ç¬¬ä¸€ä¸ªä¸Šå‡æ²¿åˆ°æ¥æ—¶out=1ï¼Œtemp_XOr=2ï¼Œin^out=3ï¼ˆalwaysæ‰€æœ‰å¾ªç¯ç»“æŸåå®Œæˆèµ‹å€¼ï¼Œæ­¤æ—¶temp_XOr=3.out=2ï¼‰
    //ç¬¬äºŒä¸ªä¸Šå‡æ²¿åˆ°æ¥æ—¶ï¼Œout=2,temp_XOr=3,in^out=4
    //ç¬¬ä¸‰ä¸ªä¸Šå‡æ²¿åˆ°æ¥æ—¶ï¼Œout=3,temp_XOr=4,in^out=5
	//ä¸­é—´éš”äº†ä¸¤å±‚ã€‚
    //æ˜å¤©å†™ä¸ªtestbenchçœ‹ä¸‹
endmodule

```

![image-20220918225142162](Verilogåˆ·é¢˜.assets/image-20220918225142162.png)

æ­£ç¡®ä»£ç å¦‚ä¸‹

```verilog
module m2014_q4d(
    input clk,
    input in, 
    output reg out
    );
    always @(posedge clk) begin
        out <= (in ^ out);
    end
endmodule
```

![image-20220918225340349](Verilogåˆ·é¢˜.assets/image-20220918225340349.png)



- [Create circuit from truth table](https://hdlbits.01xz.net/wiki/exams/ece241_2013_q7)
- [Detect an edge](https://hdlbits.01xz.net/wiki/edgedetect)
- [Detect both edges](https://hdlbits.01xz.net/wiki/edgedetect2)
- [Edge capture register](https://hdlbits.01xz.net/wiki/edgecapture)
- [Dual-edge triggered flip-flop](https://hdlbits.01xz.net/wiki/dualedge)

#### Counters

- [Four-bit binary counter](https://hdlbits.01xz.net/wiki/count15)
- [Decade counter](https://hdlbits.01xz.net/wiki/count10)
- [Decade counter again](https://hdlbits.01xz.net/wiki/count1to10)
- [Slow decade counter](https://hdlbits.01xz.net/wiki/countslow)
- [Counter 1-12](https://hdlbits.01xz.net/wiki/exams/ece241_2014_q7a)
- [Counter 1000](https://hdlbits.01xz.net/wiki/exams/ece241_2014_q7b)
- [4-digit decimal counter](https://hdlbits.01xz.net/wiki/countbcd)
- [12-hour clock](https://hdlbits.01xz.net/wiki/count_clock)

#### Shift Registers

- [4-bit shift register](https://hdlbits.01xz.net/wiki/shift4)
- [Left/right rotator](https://hdlbits.01xz.net/wiki/rotate100)
- [Left/right arithmetic shift by 1 or 8](https://hdlbits.01xz.net/wiki/shift18)
- [5-bit LFSR](https://hdlbits.01xz.net/wiki/lfsr5)
- [3-bit LFSR](https://hdlbits.01xz.net/wiki/mt2015_lfsr)
- [32-bit LFSR](https://hdlbits.01xz.net/wiki/lfsr32)
- [Shift register](https://hdlbits.01xz.net/wiki/exams/m2014_q4k)
- [Shift register](https://hdlbits.01xz.net/wiki/exams/2014_q4b)
- [3-input LUT](https://hdlbits.01xz.net/wiki/exams/ece241_2013_q12)

#### More Circuits

- Cellular automata
  - [Rule 90](https://hdlbits.01xz.net/wiki/rule90)
  - [Rule 110](https://hdlbits.01xz.net/wiki/rule110)
  - [Conway's Game of Life 16x16](https://hdlbits.01xz.net/wiki/conwaylife)

#### Finite State Machines

- [Simple FSM 1 (asynchronous reset)](https://hdlbits.01xz.net/wiki/fsm1)
- [Simple FSM 1 (synchronous reset)](https://hdlbits.01xz.net/wiki/fsm1s)
- [Simple FSM 2 (asynchronous reset)](https://hdlbits.01xz.net/wiki/fsm2)
- [Simple FSM 2 (synchronous reset)](https://hdlbits.01xz.net/wiki/fsm2s)
- [Simple state transitions 3](https://hdlbits.01xz.net/wiki/fsm3comb)
- [Simple one-hot state transitions 3](https://hdlbits.01xz.net/wiki/fsm3onehot)
- [Simple FSM 3 (asynchronous reset)](https://hdlbits.01xz.net/wiki/fsm3)
- [Simple FSM 3 (synchronous reset)](https://hdlbits.01xz.net/wiki/fsm3s)
- [Design a Moore FSM](https://hdlbits.01xz.net/wiki/exams/ece241_2013_q4)
- [Lemmings 1](https://hdlbits.01xz.net/wiki/lemmings1)
- [Lemmings 2](https://hdlbits.01xz.net/wiki/lemmings2)
- [Lemmings 3](https://hdlbits.01xz.net/wiki/lemmings3)
- [Lemmings 4](https://hdlbits.01xz.net/wiki/lemmings4)
- [One-hot FSM](https://hdlbits.01xz.net/wiki/fsm_onehot)
- [PS/2 packet parser](https://hdlbits.01xz.net/wiki/fsm_ps2)
- [PS/2 packet parser and datapath](https://hdlbits.01xz.net/wiki/fsm_ps2data)
- [Serial receiver](https://hdlbits.01xz.net/wiki/fsm_serial)
- [Serial receiver and datapath](https://hdlbits.01xz.net/wiki/fsm_serialdata)
- [Serial receiver with parity checking](https://hdlbits.01xz.net/wiki/fsm_serialdp)
- [Sequence recognition](https://hdlbits.01xz.net/wiki/fsm_hdlc)

- [Q8: Design a Mealy FSM](https://hdlbits.01xz.net/wiki/exams/ece241_2013_q8)
- [Q5a: Serial two's complementer (Moore FSM)](https://hdlbits.01xz.net/wiki/exams/ece241_2014_q5a)
- [Q5b: Serial two's complementer (Mealy FSM)](https://hdlbits.01xz.net/wiki/exams/ece241_2014_q5b)
- [Q3a: FSM](https://hdlbits.01xz.net/wiki/exams/2014_q3fsm)
- [Q3b: FSM](https://hdlbits.01xz.net/wiki/exams/2014_q3bfsm)
- [Q3c: FSM logic](https://hdlbits.01xz.net/wiki/exams/2014_q3c)
- [Q6b: FSM next-state logic](https://hdlbits.01xz.net/wiki/exams/m2014_q6b)
- [Q6c: FSM one-hot next-state logic](https://hdlbits.01xz.net/wiki/exams/m2014_q6c)
- [Q6: FSM](https://hdlbits.01xz.net/wiki/exams/m2014_q6)
- [Q2a: FSM](https://hdlbits.01xz.net/wiki/exams/2012_q2fsm)
- [Q2b: One-hot FSM equations](https://hdlbits.01xz.net/wiki/exams/2012_q2b)
- [Q2a: FSM](https://hdlbits.01xz.net/wiki/exams/2013_q2afsm)
- [Q2b: Another FSM](https://hdlbits.01xz.net/wiki/exams/2013_q2bfsm)

### Building Larger Circuits

- [Counter with period 1000](https://hdlbits.01xz.net/wiki/exams/review2015_count1k)

- [4-bit shift register and down counter](https://hdlbits.01xz.net/wiki/exams/review2015_shiftcount)
- [FSM: Sequence 1101 recognizer](https://hdlbits.01xz.net/wiki/exams/review2015_fsmseq)
- [FSM: Enable shift register](https://hdlbits.01xz.net/wiki/exams/review2015_fsmshift)
- [FSM: The complete FSM](https://hdlbits.01xz.net/wiki/exams/review2015_fsm)
- [The complete timer](https://hdlbits.01xz.net/wiki/exams/review2015_fancytimer)
- [FSM: One-hot logic equations](https://hdlbits.01xz.net/wiki/exams/review2015_fsmonehot)

## Verification: Reading Simulations

### Finding bugs in code

- [Mux](https://hdlbits.01xz.net/wiki/bugs_mux2)
- [NAND](https://hdlbits.01xz.net/wiki/bugs_nand3)
- [Mux](https://hdlbits.01xz.net/wiki/bugs_mux4)
- [Add/sub](https://hdlbits.01xz.net/wiki/bugs_addsubz)
- [Case statement](https://hdlbits.01xz.net/wiki/bugs_case)

### Build a circuit from a simulation waveform

- [Combinational circuit 1](https://hdlbits.01xz.net/wiki/sim/circuit1)
- [Combinational circuit 2](https://hdlbits.01xz.net/wiki/sim/circuit2)
- [Combinational circuit 3](https://hdlbits.01xz.net/wiki/sim/circuit3)
- [Combinational circuit 4](https://hdlbits.01xz.net/wiki/sim/circuit4)
- [Combinational circuit 5](https://hdlbits.01xz.net/wiki/sim/circuit5)
- [Combinational circuit 6](https://hdlbits.01xz.net/wiki/sim/circuit6)
- [Sequential circuit 7](https://hdlbits.01xz.net/wiki/sim/circuit7)
- [Sequential circuit 8](https://hdlbits.01xz.net/wiki/sim/circuit8)
- [Sequential circuit 9](https://hdlbits.01xz.net/wiki/sim/circuit9)
- [Sequential circuit 10](https://hdlbits.01xz.net/wiki/sim/circuit10)

## Verification: Writing Testbenches

- [Clock](https://hdlbits.01xz.net/wiki/tb/clock)
- [Testbench1](https://hdlbits.01xz.net/wiki/tb/tb1)
- [AND gate](https://hdlbits.01xz.net/wiki/tb/and)
- [Testbench2](https://hdlbits.01xz.net/wiki/tb/tb2)
- [T flip-flop](https://hdlbits.01xz.net/wiki/tb/tff)