// Seed: 3011809889
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  for (id_4 = id_2; 1; id_1 = id_2) begin : LABEL_0
    id_5(
        1 == 1'b0
    );
  end
  module_2 modCall_1 (id_4);
endmodule
module module_1 (
    input tri1 id_0
);
  wand id_2 = {1'h0{id_0}} == id_0;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2
  );
  wire id_4;
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  wire id_2;
  assign module_0.id_2 = 0;
endmodule
