vendor_name = ModelSim
source_file = 1, D:/verilog_project/Tflip_flop/Tflip_flop.v
source_file = 1, D:/verilog_project/Tflip_flop/Waveform.vwf
source_file = 1, D:/verilog_project/Tflip_flop/db/Tflip_flop.cbx.xml
design_name = Tflip_flop
instance = comp, \CP~I , CP, Tflip_flop, 1
instance = comp, \T~I , T, Tflip_flop, 1
instance = comp, \Q~reg0 , Q~reg0, Tflip_flop, 1
instance = comp, \Q~I , Q, Tflip_flop, 1
