#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Feb 27 18:49:59 2025
# Process ID         : 1620
# Current directory  : C:/Users/J202-FPGA/Desktop/FPGAProj/mux_2
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent1860 C:\Users\J202-FPGA\Desktop\FPGAProj\mux_2\mux_2.xpr
# Log file           : C:/Users/J202-FPGA/Desktop/FPGAProj/mux_2/vivado.log
# Journal file       : C:/Users/J202-FPGA/Desktop/FPGAProj/mux_2\vivado.jou
# Running On         : DESKTOP-MCR5VBE
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 5 5600G with Radeon Graphics         
# CPU Frequency      : 3893 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16486 MB
# Swap memory        : 3087 MB
# Total Virtual      : 19573 MB
# Available Virtual  : 13841 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/J202-FPGA/Desktop/FPGAProj/mux_2/mux_2.xpr
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list a]]
set_property IOSTANDARD LVCMOS25 [get_ports [list b]]
set_property IOSTANDARD LVCMOS33 [get_ports [list b]]
set_property IOSTANDARD LVCMOS33 [get_ports [list out]]
set_property IOSTANDARD LVCMOS33 [get_ports [list sel]]
place_ports out N20
place_ports a R16
place_ports sel T20
place_ports b P15
file mkdir C:/Users/J202-FPGA/Desktop/FPGAProj/mux_2/mux_2.srcs/constrs_1/new
close [ open C:/Users/J202-FPGA/Desktop/FPGAProj/mux_2/mux_2.srcs/constrs_1/new/mux_2.xdc w ]
add_files -fileset constrs_1 C:/Users/J202-FPGA/Desktop/FPGAProj/mux_2/mux_2.srcs/constrs_1/new/mux_2.xdc
set_property target_constrs_file C:/Users/J202-FPGA/Desktop/FPGAProj/mux_2/mux_2.srcs/constrs_1/new/mux_2.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/J202-FPGA/Desktop/FPGAProj/mux_2/mux_2.runs/impl_1/mux2.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/J202-FPGA/Desktop/FPGAProj/mux_2/mux_2.runs/impl_1/mux2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/J202-FPGA/Desktop/FPGAProj/mux_2/mux_2.runs/impl_1/mux2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_project
open_project C:/Users/J202-FPGA/Desktop/FPGAProj/decoder_3_8/decoder_3_8.xpr
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_project
create_project decoder_2_4 C:/Users/J202-FPGA/Desktop/FPGAProj/decoder_2_4 -part xc7a100tfgg484-2
file mkdir C:/Users/J202-FPGA/Desktop/FPGAProj/decoder_2_4/decoder_2_4.srcs/sources_1/new
close [ open C:/Users/J202-FPGA/Desktop/FPGAProj/decoder_2_4/decoder_2_4.srcs/sources_1/new/decoder_2_4.v w ]
add_files C:/Users/J202-FPGA/Desktop/FPGAProj/decoder_2_4/decoder_2_4.srcs/sources_1/new/decoder_2_4.v
update_compile_order -fileset sources_1
file mkdir C:/Users/J202-FPGA/Desktop/FPGAProj/decoder_2_4/decoder_2_4.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/J202-FPGA/Desktop/FPGAProj/decoder_2_4/decoder_2_4.srcs/sim_1/new/decoder_2_4_tb.v w ]
add_files -fileset sim_1 C:/Users/J202-FPGA/Desktop/FPGAProj/decoder_2_4/decoder_2_4.srcs/sim_1/new/decoder_2_4_tb.v
update_compile_order -fileset sim_1
synth_design -top decoder_2_4 -part xc7a100tfgg484-2 -lint 
launch_simulation
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files C:/Users/J202-FPGA/Desktop/FPGAProj/decoder_2_4/decoder_2_4.srcs/sim_1/new/decoder_2_4_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/J202-FPGA/Desktop/FPGAProj/decoder_2_4/decoder_2_4.srcs/sim_1/new/decoder_2_4_tb.v
remove_files  -fileset sim_1 C:/Users/J202-FPGA/Desktop/FPGAProj/decoder_2_4/decoder_2_4.srcs/sim_1/new/decoder_2_4_tb.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/J202-FPGA/Desktop/FPGAProj/decoder_2_4/decoder_2_4.srcs/sim_1/new/decoder_2_4_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
synth_design -top decoder_2_4 -part xc7a100tfgg484-2 -lint 
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_simulation
launch_simulation
source decoder_2_4_tb.tcl
close_sim
launch_simulation
source decoder_2_4_tb.tcl
open_hw_manager
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
reset_run synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {out[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {out[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {out[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {out[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list a]]
set_property IOSTANDARD LVCMOS33 [get_ports [list b]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {out[3]}]]
place_ports a R16
place_ports b P15
place_ports {out[3]} N20
place_ports {out[2]} M20
place_ports {out[1]} N22
place_ports {out[0]} M22
file mkdir C:/Users/J202-FPGA/Desktop/FPGAProj/decoder_2_4/decoder_2_4.srcs/constrs_1/new
close [ open C:/Users/J202-FPGA/Desktop/FPGAProj/decoder_2_4/decoder_2_4.srcs/constrs_1/new/decoder_2_4.xdc w ]
add_files -fileset constrs_1 C:/Users/J202-FPGA/Desktop/FPGAProj/decoder_2_4/decoder_2_4.srcs/constrs_1/new/decoder_2_4.xdc
set_property target_constrs_file C:/Users/J202-FPGA/Desktop/FPGAProj/decoder_2_4/decoder_2_4.srcs/constrs_1/new/decoder_2_4.xdc [current_fileset -constrset]
save_constraints -force
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/J202-FPGA/Desktop/FPGAProj/decoder_2_4/decoder_2_4.runs/impl_1/decoder_2_4.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/J202-FPGA/Desktop/FPGAProj/decoder_2_4/decoder_2_4.runs/impl_1/decoder_2_4.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_sim
close_project
open_project C:/Users/J202-FPGA/Desktop/FPGAProj/led_flash/led_flash.xpr
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
place_ports Clk W19
set_property IOSTANDARD LVCMOS33 [get_ports [list Clk]]
place_ports Reset_n R16
set_property IOSTANDARD LVCMOS33 [get_ports [list Reset_n]]
place_ports led N20
set_property IOSTANDARD LVCMOS33 [get_ports [list led]]
file mkdir C:/Users/J202-FPGA/Desktop/FPGAProj/led_flash/led_flash.srcs/constrs_1/new
close [ open C:/Users/J202-FPGA/Desktop/FPGAProj/led_flash/led_flash.srcs/constrs_1/new/led_flash.xdc w ]
add_files -fileset constrs_1 C:/Users/J202-FPGA/Desktop/FPGAProj/led_flash/led_flash.srcs/constrs_1/new/led_flash.xdc
set_property target_constrs_file C:/Users/J202-FPGA/Desktop/FPGAProj/led_flash/led_flash.srcs/constrs_1/new/led_flash.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/J202-FPGA/Desktop/FPGAProj/led_flash/led_flash.runs/impl_1/led_flash.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/J202-FPGA/Desktop/FPGAProj/led_flash/led_flash.runs/impl_1/led_flash.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_project
open_project C:/Users/J202-FPGA/Desktop/FPGAProj/led_run/led_run.xpr
update_compile_order -fileset sources_1
synth_design -top led_run -part xc7a100tfgg484-2 -lint 
launch_simulation
source led_run_tb.tcl
run all
synth_design -rtl -rtl_skip_mlo -name rtl_1
place_ports Clk W19
place_ports Reset_n Y18
place_ports {Led[1]} M22
place_ports {Led[2]} N22
place_ports {Led[3]} M20
place_ports {Led[4]} N20
set_property IOSTANDARD lvcmos33 [get_ports [list {Led[1]}]]
startgroup
set_property package_pin "" [get_ports [list  {Led[1]}]]
place_ports {Led[0]} M22
endgroup
startgroup
set_property package_pin "" [get_ports [list  {Led[2]}]]
place_ports {Led[1]} N22
endgroup
startgroup
set_property package_pin "" [get_ports [list  {Led[3]}]]
place_ports {Led[2]} M20
endgroup
startgroup
set_property package_pin "" [get_ports [list  {Led[4]}]]
place_ports {Led[3]} N20
endgroup
set_property IOSTANDARD v [get_ports [list {Led[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {Led[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {Led[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {Led[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Clk]]
set_property IOSTANDARD LVCMOS25 [get_ports [list Reset_n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Reset_n]]
file mkdir C:/Users/J202-FPGA/Desktop/FPGAProj/led_run/led_run.srcs/constrs_1/new
close [ open C:/Users/J202-FPGA/Desktop/FPGAProj/led_run/led_run.srcs/constrs_1/new/led_run.xdc w ]
add_files -fileset constrs_1 C:/Users/J202-FPGA/Desktop/FPGAProj/led_run/led_run.srcs/constrs_1/new/led_run.xdc
set_property target_constrs_file C:/Users/J202-FPGA/Desktop/FPGAProj/led_run/led_run.srcs/constrs_1/new/led_run.xdc [current_fileset -constrset]
save_constraints -force
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
place_ports {Led[7]} L20
place_ports {Led[6]} L19
place_ports {Led[5]} L21
place_ports {Led[4]} M21
set_property IOSTANDARD LVCMOS33 [get_ports [list {Led[4]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {Led[5]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {Led[6]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {Led[7]}]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/J202-FPGA/Desktop/FPGAProj/led_run/led_run.runs/impl_1/led_run.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reorder_files -fileset constrs_1 -before C:/Users/J202-FPGA/Desktop/FPGAProj/led_run/led_run.srcs/constrs_1/new/led_run.xdc C:/Users/J202-FPGA/Desktop/FPGAProj/led_run/led_run.srcs/constrs_1/new/led_run.xdc
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
create_hw_cfgmem -hw_device [lindex [get_hw_devices xc7a100t_0] 0] [lindex [get_cfgmem_parts {mt25ql128-spi-x1_x2_x4}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/J202-FPGA/Desktop/FPGAProj/led_run/led_run.runs/impl_1/led_run.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a100t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a100t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0];
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
endgroup
undo
disconnect_hw_server localhost:3121
close_sim
close_project
create_project half_adder C:/Users/J202-FPGA/Desktop/FPGAProj/half_adder -part xc7a100tfgg484-2
file mkdir C:/Users/J202-FPGA/Desktop/FPGAProj/half_adder/half_adder.srcs/sources_1/new
close [ open C:/Users/J202-FPGA/Desktop/FPGAProj/half_adder/half_adder.srcs/sources_1/new/half_adder.v w ]
add_files C:/Users/J202-FPGA/Desktop/FPGAProj/half_adder/half_adder.srcs/sources_1/new/half_adder.v
update_compile_order -fileset sources_1
file mkdir C:/Users/J202-FPGA/Desktop/FPGAProj/half_adder/half_adder.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/J202-FPGA/Desktop/FPGAProj/half_adder/half_adder.srcs/sim_1/new/half_adder_tb.v w ]
add_files -fileset sim_1 C:/Users/J202-FPGA/Desktop/FPGAProj/half_adder/half_adder.srcs/sim_1/new/half_adder_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source half_adder_tb.tcl
run all
close_sim
launch_simulation
source half_adder_tb.tcl
run all
close_sim
launch_simulation
source half_adder_tb.tcl
run all
synth_design -rtl -rtl_skip_mlo -name rtl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list count]]
set_property IOSTANDARD LVCMOS33 [get_ports [list in_1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list in_2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list sum]]
place_ports count N20
place_ports in_1 Y18
place_ports in_2 T20
place_ports sum M20
file mkdir C:/Users/J202-FPGA/Desktop/FPGAProj/half_adder/half_adder.srcs/constrs_1/new
close [ open C:/Users/J202-FPGA/Desktop/FPGAProj/half_adder/half_adder.srcs/constrs_1/new/half_adder.xdc w ]
add_files -fileset constrs_1 C:/Users/J202-FPGA/Desktop/FPGAProj/half_adder/half_adder.srcs/constrs_1/new/half_adder.xdc
set_property target_constrs_file C:/Users/J202-FPGA/Desktop/FPGAProj/half_adder/half_adder.srcs/constrs_1/new/half_adder.xdc [current_fileset -constrset]
save_constraints -force
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/J202-FPGA/Desktop/FPGAProj/half_adder/half_adder.runs/impl_1/half_adder.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_run impl_1
current_design rtl_1
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
create_hw_cfgmem -hw_device [lindex [get_hw_devices xc7a100t_0] 0] [lindex [get_cfgmem_parts {mt25ql128-spi-x1_x2_x4}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/J202-FPGA/Desktop/FPGAProj/half_adder/half_adder.runs/impl_1/half_adder.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a100t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a100t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0];
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
endgroup
disconnect_hw_server localhost:3121
close_sim
