test_fsel_1_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_2_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_2_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_3_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_3_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_4_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_4_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_5_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_5_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_6_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_6_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_7_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_7_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_8_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_8_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_9_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_9_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_10_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_10_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_11_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_11_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_12_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_12_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_13_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_13_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_14_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_14_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_15_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_15_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_16_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_16_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_17_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_17_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_18_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_18_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_19_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_19_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_20_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_20_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_21_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_21_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_22_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_22_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_23_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_23_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_24_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_24_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_25_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_25_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_26_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_26_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_27_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_27_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_28_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_28_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_29_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_29_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_30_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_30_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_31_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_31_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_32_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_32_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_33_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_33_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_34_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_34_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_35_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_35_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_36_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_36_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_37_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_37_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_38_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_38_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_39_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_39_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_40_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_40_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_41_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_41_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_42_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_42_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_43_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_43_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_44_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_44_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_45_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_45_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_46_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_46_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_47_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_47_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_48_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_48_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_49_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_49_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_50_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_50_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_51_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_51_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_52_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_52_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_53_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_53_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_54_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_54_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_55_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_55_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_56_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_56_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_57_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_57_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_58_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_58_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_59_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_59_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_60_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_60_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_61_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_61_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_62_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_62_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_63_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_63_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_64_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_64_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_65_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_65_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_66_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_66_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_67_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_67_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_68_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_68_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_69_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_69_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_70_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_70_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_71_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_71_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_72_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_72_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_73_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_73_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_74_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_74_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_75_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_75_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_76_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_76_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_77_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_77_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_78_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_78_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_79_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_79_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_80_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_80_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_81_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_81_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_82_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_82_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_83_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_83_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_84_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_84_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_85_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_85_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_86_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_86_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_87_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_87_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_88_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_88_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_89_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_89_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_90_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_90_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_91_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_91_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_92_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_92_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_93_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_93_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_94_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_94_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_95_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_95_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_96_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_96_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_97_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_97_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_98_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_98_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_99_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_99_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_100_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_100_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_101_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_101_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_102_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_102_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_103_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_103_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_104_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_104_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_105_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_105_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_106_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_106_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_107_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_107_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_108_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_108_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_109_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_109_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_110_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_110_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_111_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_111_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_112_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_112_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_113_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_113_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_114_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_114_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_115_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_115_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_116_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_116_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_117_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_117_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_118_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_118_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_119_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_119_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_120_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_120_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_121_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_121_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_122_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_122_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_123_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_123_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_124_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_124_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_125_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_125_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_126_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_126_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_127_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_127_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_128_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_128_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_129_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_129_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_130_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_130_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_131_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_131_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_132_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_132_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_133_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_133_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_134_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_134_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_135_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_135_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_136_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_136_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_137_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_137_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_138_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_138_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_139_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_139_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_140_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_140_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_141_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_141_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_142_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_142_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_143_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_143_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_144_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_144_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_145_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_145_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_146_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_146_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_147_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_147_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_148_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_148_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_149_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_149_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_150_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_150_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_151_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_151_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_152_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_152_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_153_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_153_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_154_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_154_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_155_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_155_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_156_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_156_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_157_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_157_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_158_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_158_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_159_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_159_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_160_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_160_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_161_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_161_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_162_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_162_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_163_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_163_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_164_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_164_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_165_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_165_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_166_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_166_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_167_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_167_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_168_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_168_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_169_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_169_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_170_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_170_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_171_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_171_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_172_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_172_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_173_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_173_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_174_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_174_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_175_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_175_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_176_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_176_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_177_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_177_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_178_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_178_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_179_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_179_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_180_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_180_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_181_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_181_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_182_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_182_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_183_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_183_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_184_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_184_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_185_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_185_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_186_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_186_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_187_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_187_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_188_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_188_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_189_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_189_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_190_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_190_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_191_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_191_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_192_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_192_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_193_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_193_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_194_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_194_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_195_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_195_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_196_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_196_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_197_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_197_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_198_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_198_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_199_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_199_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_200_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_200_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_201_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_201_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_202_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_202_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_203_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_203_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_204_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_204_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_205_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_205_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_206_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_206_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_207_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_207_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_208_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_208_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_209_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_209_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_210_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_210_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_211_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_211_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_212_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_212_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_213_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_213_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_214_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_214_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_215_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_215_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_216_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_216_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_217_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_217_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_218_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_218_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_219_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_219_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_220_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_220_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_221_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_221_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_222_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_222_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_223_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_223_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_224_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_224_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_225_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_225_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_226_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_226_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_227_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_227_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_228_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_228_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_229_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_229_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_230_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_230_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_231_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_231_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_232_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_232_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_233_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_233_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_234_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_234_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_235_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_235_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_236_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_236_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_237_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_237_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_238_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_238_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_239_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_239_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_240_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_240_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_241_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_241_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_242_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_242_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_243_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_243_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_244_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_244_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_245_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_245_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_246_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_246_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_247_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_247_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_248_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_248_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_249_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_249_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_250_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_250_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_251_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_251_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_252_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_252_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_253_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_253_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_254_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_254_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_255_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_255_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_256_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_256_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_257_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_257_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_258_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_258_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_259_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_259_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_260_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_260_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_261_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_261_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_262_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_262_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_263_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_263_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_264_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_264_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_265_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_265_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_266_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_266_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_267_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_267_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_268_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_268_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_269_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_269_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_270_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_270_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_271_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_271_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_272_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_272_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_273_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_273_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_274_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_274_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_275_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_275_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_276_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_276_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_277_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_277_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_278_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_278_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_279_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_279_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_280_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_280_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_281_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_281_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_282_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_282_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_283_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_283_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_284_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_284_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_285_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_285_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_286_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_286_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_287_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_287_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_288_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_288_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_289_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_289_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_290_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_290_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_291_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_291_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_292_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_292_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_293_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_293_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_294_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_294_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_295_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_295_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_296_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_296_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_297_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_297_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_298_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_298_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_299_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_299_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_300_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_300_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_301_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_301_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_302_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_302_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_303_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_303_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_304_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_304_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_305_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_305_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_306_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_306_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_307_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_307_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_308_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_308_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_309_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_309_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_310_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_310_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_311_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_311_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_312_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_312_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_313_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_313_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_314_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_314_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_315_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_315_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_316_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_316_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_317_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_317_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_318_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_318_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_319_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_319_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_320_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_320_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_321_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_321_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_322_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_322_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_323_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_323_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_324_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_324_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_325_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_325_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_326_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_326_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_327_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_327_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_328_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_328_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_329_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_329_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_330_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_330_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_331_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_331_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_332_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_332_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_333_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_333_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_334_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_334_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_335_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_335_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_336_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_336_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_337_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_337_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_338_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_338_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_339_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_339_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_340_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_340_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_341_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_341_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_342_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_342_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_343_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_343_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_344_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_344_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_345_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_345_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_346_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_346_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_347_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_347_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_348_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_348_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_349_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_349_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_350_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_350_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_351_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_351_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_352_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_352_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_353_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_353_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_354_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_354_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_355_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_355_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_356_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_356_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_357_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_357_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_358_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_358_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_359_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_359_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_360_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_360_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_361_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_361_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_362_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_362_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_363_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_363_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_364_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_364_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_365_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_365_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_366_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_366_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_367_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_367_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_368_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_368_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_369_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_369_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_370_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_370_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_371_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_371_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_372_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_372_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_373_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_373_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_374_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_374_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_375_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_375_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_376_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_376_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_377_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_377_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_378_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_378_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_379_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_379_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_380_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_380_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_381_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_381_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_382_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_382_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_383_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_383_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_384_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_384_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_385_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_385_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_386_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_386_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_387_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_387_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_388_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_388_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_389_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_389_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_390_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_390_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_391_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_391_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_392_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_392_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_393_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_393_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_394_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_394_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_395_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_395_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_396_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_396_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_397_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_397_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_398_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_398_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_399_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_399_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_400_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_400_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_401_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_401_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_402_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_402_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_403_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_403_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_404_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_404_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_405_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_405_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_406_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_406_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_407_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_407_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_408_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_408_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_409_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_409_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_410_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_410_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_411_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_411_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_412_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_412_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_413_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_413_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_414_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_414_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_415_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_415_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_416_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_416_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_417_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_417_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_418_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_418_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_419_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_419_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_420_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_420_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_421_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_421_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_422_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_422_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_423_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_423_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_424_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_424_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_425_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_425_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_426_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_426_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_427_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_427_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_428_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_428_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_429_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_429_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_430_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_430_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_431_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_431_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_432_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_432_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_433_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_433_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_434_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_434_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_435_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_435_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_436_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_436_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_437_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_437_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_438_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_438_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_439_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_439_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_440_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_440_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_441_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_441_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_442_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_442_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_443_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_443_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_444_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_444_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_445_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_445_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_446_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_446_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_447_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_447_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_448_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_448_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_449_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_449_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_450_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_450_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_451_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_451_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_452_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_452_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_453_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_453_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_454_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_454_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_455_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_455_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_456_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_456_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_457_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_457_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_458_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_458_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_459_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_459_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_460_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_460_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_461_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_461_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_462_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_462_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_463_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_463_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_464_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_464_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_465_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_465_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_466_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_466_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_467_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_467_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_468_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_468_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_469_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_469_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_470_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_470_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_471_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_471_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_472_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_472_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_473_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_473_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_474_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_474_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_475_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_475_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_476_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_476_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_477_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_477_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_478_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_478_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_479_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_479_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_480_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_480_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_481_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_481_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_482_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_482_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_483_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_483_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_484_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_484_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_485_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_485_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_486_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_486_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_487_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_487_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_488_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_488_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_489_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_489_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_490_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_490_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_491_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_491_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_492_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_492_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_493_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_493_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_494_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_494_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_495_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_495_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_496_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_496_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_497_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_497_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_498_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_498_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_499_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_499_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_500_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_500_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_501_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_501_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_502_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_502_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_503_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_503_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_504_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_504_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_505_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_505_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_506_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_506_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_507_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_507_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_508_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_508_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_509_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_509_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_510_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_510_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_511_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_511_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_512_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_512_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_513_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_513_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_514_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_514_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_515_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_515_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_516_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_516_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_517_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_517_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_518_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_518_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_519_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_519_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_520_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_520_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_521_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_521_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_522_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_522_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_523_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_523_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_524_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_524_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_525_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_525_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_526_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_526_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_527_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_527_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_528_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_528_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_529_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_529_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_530_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_530_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_531_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_531_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_532_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_532_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_533_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_533_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_534_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_534_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_535_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_535_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_536_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_536_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_537_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_537_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_538_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_538_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_539_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_539_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_540_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_540_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_541_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_541_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_542_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_542_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_543_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_543_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_544_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_544_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_545_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_545_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_546_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_546_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_547_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_547_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_548_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_548_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_549_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_549_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_550_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_550_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_551_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_551_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_552_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_552_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_553_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_553_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_554_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_554_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_555_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_555_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_556_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_556_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_557_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_557_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_558_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_558_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_559_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_559_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_560_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_560_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_561_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_561_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_562_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_562_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_563_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_563_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_564_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_564_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_565_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_565_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_566_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_566_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_567_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_567_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_568_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_568_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_569_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_569_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_570_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_570_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_571_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_571_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_572_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_572_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_573_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_573_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_574_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_574_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_575_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_575_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_576_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_576_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_577_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_577_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_578_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_578_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_579_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_579_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_580_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_580_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_581_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_581_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_582_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_582_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_583_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_583_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_584_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_584_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_585_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_585_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_586_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_586_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_587_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_587_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_588_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_588_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_589_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_589_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_590_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_590_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_591_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_591_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_592_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_592_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_593_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_593_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_594_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_594_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_595_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_595_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_596_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_596_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_597_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_597_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_598_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_598_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_599_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_599_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_600_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_600_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_601_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_601_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_602_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_602_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_603_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_603_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_604_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_604_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_605_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_605_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_606_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_606_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_607_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_607_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_608_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_608_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_609_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_609_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_610_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_610_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_611_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_611_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_612_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_612_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_613_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_613_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_614_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_614_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_615_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_615_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_616_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_616_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_617_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_617_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_618_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_618_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_619_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_619_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_620_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_620_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_621_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_621_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_622_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_622_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_623_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_623_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_624_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_624_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_625_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_625_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_626_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_626_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_627_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_627_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_628_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_628_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_629_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_629_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_630_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_630_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_631_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_631_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_632_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_632_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_633_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_633_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_634_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_634_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_635_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_635_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_636_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_636_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_637_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_637_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_638_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_638_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_639_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_639_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_640_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_640_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_641_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_641_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_642_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_642_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_643_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_643_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_644_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_644_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_645_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_645_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_646_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_646_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_647_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_647_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_648_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_648_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_649_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_649_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_650_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_650_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_651_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_651_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_652_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_652_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_653_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_653_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_654_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_654_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_655_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_655_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_656_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_656_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_657_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_657_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_658_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_658_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_659_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_659_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_660_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_660_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_661_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_661_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_662_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_662_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_663_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_663_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_664_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_664_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_665_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_665_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_666_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_666_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_667_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_667_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_668_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_668_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_669_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_669_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_670_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_670_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_671_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_671_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_672_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_672_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_673_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_673_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_674_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_674_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_675_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_675_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_676_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_676_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_677_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_677_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_678_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_678_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_679_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_679_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_680_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_680_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_681_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_681_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_682_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_682_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_683_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_683_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_684_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_684_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_685_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_685_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_686_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_686_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_687_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_687_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_688_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_688_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_689_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_689_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_690_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_690_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_691_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_691_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_692_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_692_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_693_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_693_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_694_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_694_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_695_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_695_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_696_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_696_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_697_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_697_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_698_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_698_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_699_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_699_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_700_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_700_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_701_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_701_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_702_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_702_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_703_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_703_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_704_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_704_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_705_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_705_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_706_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_706_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_707_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_707_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_708_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_708_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_709_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_709_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_710_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_710_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_711_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_711_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_712_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_712_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_713_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_713_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_714_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_714_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_715_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_715_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_716_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_716_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_717_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_717_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_718_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_718_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_719_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_719_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_720_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_720_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_721_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_721_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_722_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_722_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_723_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_723_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_724_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_724_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_725_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_725_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_726_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_726_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_727_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_727_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_728_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_728_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_729_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_729_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_730_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_730_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_731_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_731_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_732_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_732_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_733_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_733_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_734_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_734_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_735_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_735_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_736_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_736_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_737_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_737_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_738_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_738_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_739_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_739_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_740_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_740_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_741_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_741_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_742_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_742_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_743_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_743_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_744_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_744_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_745_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_745_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_746_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_746_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_747_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_747_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_748_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_748_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_749_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_749_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_750_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_750_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_751_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_751_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_752_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_752_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_753_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_753_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_754_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_754_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_755_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_755_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_756_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_756_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_757_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_757_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_758_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_758_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_759_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_759_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_760_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_760_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_761_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_761_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_762_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_762_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_763_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_763_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_764_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_764_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_765_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_765_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_766_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_766_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_767_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_767_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_768_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_768_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_769_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_769_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_770_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_770_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_771_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_771_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_772_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_772_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_773_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_773_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_774_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_774_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_775_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_775_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_776_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_776_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_777_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_777_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_778_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_778_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_779_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_779_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_780_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_780_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_781_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_781_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_782_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_782_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_783_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_783_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_784_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_784_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_785_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_785_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_786_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_786_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_787_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_787_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_788_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_788_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_789_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_789_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_790_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_790_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_791_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_791_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_792_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_792_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_793_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_793_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_794_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_794_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_795_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_795_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_796_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_796_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_797_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_797_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_798_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_798_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_799_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_799_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_800_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_800_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_801_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_801_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_802_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_802_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_803_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_803_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_804_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_804_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_805_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_805_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_806_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_806_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_807_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_807_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_808_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_808_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_809_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_809_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_810_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_810_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_811_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_811_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_812_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_812_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_813_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_813_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_814_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_814_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_815_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_815_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_816_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_816_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_817_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_817_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_818_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_818_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_819_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_819_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_820_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_820_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_821_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_821_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_822_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_822_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_823_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_823_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_824_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_824_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_825_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_825_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_826_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_826_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_827_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_827_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_828_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_828_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_829_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_829_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_830_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_830_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_831_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_831_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_832_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_832_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_833_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_833_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_834_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_834_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_835_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_835_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_836_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_836_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_837_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_837_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_838_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_838_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_839_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_839_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_840_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_840_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_841_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_841_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_842_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_842_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_843_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_843_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_844_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_844_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_845_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_845_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_846_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_846_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_847_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_847_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_848_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_848_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_849_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_849_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_850_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_850_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_851_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_851_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_852_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_852_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_853_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_853_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_854_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_854_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_855_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_855_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_856_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_856_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_857_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_857_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_858_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_858_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_859_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_859_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_860_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_860_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_861_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_861_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_862_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_862_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_863_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_863_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_864_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_864_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_865_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_865_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_866_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_866_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_867_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_867_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_868_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_868_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_869_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_869_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_870_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_870_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_871_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_871_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_872_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_872_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_873_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_873_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_874_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_874_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_875_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_875_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_876_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_876_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_877_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_877_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_878_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_878_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_879_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_879_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_880_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_880_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_881_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_881_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_882_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_882_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_883_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_883_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_884_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_884_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_885_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_885_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_886_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_886_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_887_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_887_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_888_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_888_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_889_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_889_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_890_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_890_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_891_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_891_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_892_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_892_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_893_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_893_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_894_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_894_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_895_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_895_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_896_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_896_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_897_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_897_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_898_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_898_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_899_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_899_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_900_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_900_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_901_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_901_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_902_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_902_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_903_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_903_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_904_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_904_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_905_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_905_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_906_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_906_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_907_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_907_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_908_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_908_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_909_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_909_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_910_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_910_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_911_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_911_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_912_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_912_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_913_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_913_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_914_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_914_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_915_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_915_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_916_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_916_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_917_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_917_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_918_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_918_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_919_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_919_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_920_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_920_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_921_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_921_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_922_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_922_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_923_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_923_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_924_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_924_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_925_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_925_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_926_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_926_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_927_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_927_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_928_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_928_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_929_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_929_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_930_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_930_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_931_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_931_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_932_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_932_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_933_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_933_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_934_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_934_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_935_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_935_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_936_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_936_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_937_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_937_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_938_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_938_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_939_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_939_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_940_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_940_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_941_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_941_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_942_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_942_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_943_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_943_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_944_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_944_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_945_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_945_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_946_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_946_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_947_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_947_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_948_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_948_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_949_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_949_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_950_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_950_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_951_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_951_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_952_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_952_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_953_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_953_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_954_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_954_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_955_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_955_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_956_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_956_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_957_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_957_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_958_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_958_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_959_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_959_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_960_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_960_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_961_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_961_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_962_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_962_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_963_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_963_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_964_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_964_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_965_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_965_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_966_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_966_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_967_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_967_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_968_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_968_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_969_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_969_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_970_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_970_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_971_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_971_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_972_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_972_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_973_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_973_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_974_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_974_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_975_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_975_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_976_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_976_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_977_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_977_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_978_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_978_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_979_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_979_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_980_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_980_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_981_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_981_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_982_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_982_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_983_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_983_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_984_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_984_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_985_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_985_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_986_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_986_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_987_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_987_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_988_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_988_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_989_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_989_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_990_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_990_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_991_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_991_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_992_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_992_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_993_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_993_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_994_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_994_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_995_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_995_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_996_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_996_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_997_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_997_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_998_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_998_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_999_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_999_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1000_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1000_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1001_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1001_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1002_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1002_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1003_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1003_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1004_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1004_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1005_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1005_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1006_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1006_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1007_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1007_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1008_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1008_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1009_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1009_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1010_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1010_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1011_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1011_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1012_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1012_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1013_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1013_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1014_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1014_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1015_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1015_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1016_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1016_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1017_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1017_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1018_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1018_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1019_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1019_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1020_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1020_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1021_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1021_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1022_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1022_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1023_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1023_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1024_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1024_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1025_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1025_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1026_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1026_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1027_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1027_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1028_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1028_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1029_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1029_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1030_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1030_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1031_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1031_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1032_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1032_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1033_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1033_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1034_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1034_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1035_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1035_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1036_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1036_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1037_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1037_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1038_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1038_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1039_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1039_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1040_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1040_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1041_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1041_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1042_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1042_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1043_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1043_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1044_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1044_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1045_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1045_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1046_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1046_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1047_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1047_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1048_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1048_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1049_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1049_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1050_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1050_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1051_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1051_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1052_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1052_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1053_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1053_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1054_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1054_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1055_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1055_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1056_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1056_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1057_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1057_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1058_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1058_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1059_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1059_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1060_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1060_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1061_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1061_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1062_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1062_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1063_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1063_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1064_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1064_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1065_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1065_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1066_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1066_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1067_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1067_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1068_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1068_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1069_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1069_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1070_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1070_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1071_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1071_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1072_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1072_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1073_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1073_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1074_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1074_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1075_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1075_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1076_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1076_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1077_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1077_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1078_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1078_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1079_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1079_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1080_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1080_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1081_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1081_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1082_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1082_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1083_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1083_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1084_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1084_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1085_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1085_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1086_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1086_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1087_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1087_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1088_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1088_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1089_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1089_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1090_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1090_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1091_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1091_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1092_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1092_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1093_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1093_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1094_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1094_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1095_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1095_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1096_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1096_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1097_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1097_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1098_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1098_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1099_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1099_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1100_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1100_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1101_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1101_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1102_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1102_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1103_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1103_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1104_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1104_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1105_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1105_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1106_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1106_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1107_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1107_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1108_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1108_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1109_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1109_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1110_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1110_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1111_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1111_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1112_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1112_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1113_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1113_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1114_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1114_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1115_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1115_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1116_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1116_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1117_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1117_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1118_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1118_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1119_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1119_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1120_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1120_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1121_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1121_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1122_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1122_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1123_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1123_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1124_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1124_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1125_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1125_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1126_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1126_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1127_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1127_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1128_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1128_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1129_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1129_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1130_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1130_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1131_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1131_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1132_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1132_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1133_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1133_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1134_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1134_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1135_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1135_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1136_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1136_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1137_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1137_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1138_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1138_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1139_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1139_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1140_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1140_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1141_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1141_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1142_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1142_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1143_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1143_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1144_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1144_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1145_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1145_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1146_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1146_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1147_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1147_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1148_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1148_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1149_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1149_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1150_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1150_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1151_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1151_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1152_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1152_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1153_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1153_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1154_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1154_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1155_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1155_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1156_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1156_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1157_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1157_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1158_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1158_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1159_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1159_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1160_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1160_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1161_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1161_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1162_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1162_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1163_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1163_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1164_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1164_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1165_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1165_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1166_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1166_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1167_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1167_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1168_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1168_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1169_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1169_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1170_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1170_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1171_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1171_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1172_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1172_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1173_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1173_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1174_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1174_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1175_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1175_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1176_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1176_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1177_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1177_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1178_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1178_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1179_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1179_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1180_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1180_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1181_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1181_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1182_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1182_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1183_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1183_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1184_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1184_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1185_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1185_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1186_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1186_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1187_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1187_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1188_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1188_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1189_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1189_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1190_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1190_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1191_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1191_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1192_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1192_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1193_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1193_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1194_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1194_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1195_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1195_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1196_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1196_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1197_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1197_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1198_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1198_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1199_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1199_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1200_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1200_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1201_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1201_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1202_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1202_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1203_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1203_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1204_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1204_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1205_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1205_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1206_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1206_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1207_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1207_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1208_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1208_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1209_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1209_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1210_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1210_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1211_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1211_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1212_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1212_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1213_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1213_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1214_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1214_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1215_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1215_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1216_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1216_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1217_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1217_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1218_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1218_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1219_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1219_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1220_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1220_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1221_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1221_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1222_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1222_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1223_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1223_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1224_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1224_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1225_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1225_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1226_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1226_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1227_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1227_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1228_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1228_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1229_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1229_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1230_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1230_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1231_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1231_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1232_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1232_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1233_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1233_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1234_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1234_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1235_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1235_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1236_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1236_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1237_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1237_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1238_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1238_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1239_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1239_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1240_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1240_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1241_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1241_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1242_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1242_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1243_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1243_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1244_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1244_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1245_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1245_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1246_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1246_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1247_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1247_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1248_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1248_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1249_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1249_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1250_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1250_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1251_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1251_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1252_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1252_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1253_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1253_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1254_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1254_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1255_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1255_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1256_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1256_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1257_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1257_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1258_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1258_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1259_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1259_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1260_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1260_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1261_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1261_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1262_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1262_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1263_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1263_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1264_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1264_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1265_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1265_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1266_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1266_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1267_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1267_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1268_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1268_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1269_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1269_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1270_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1270_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1271_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1271_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1272_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1272_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1273_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1273_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1274_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1274_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1275_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1275_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1276_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1276_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1277_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1277_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1278_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1278_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1279_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1279_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1280_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1280_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1281_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1281_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1282_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1282_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1283_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1283_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1284_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1284_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1285_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1285_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1286_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1286_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1287_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1287_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1288_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1288_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1289_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1289_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1290_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1290_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1291_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1291_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1292_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1292_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1293_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1293_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1294_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1294_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1295_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1295_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1296_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1296_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1297_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1297_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1298_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1298_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1299_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1299_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1300_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1300_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1301_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1301_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1302_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1302_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1303_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1303_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1304_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1304_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1305_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1305_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1306_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1306_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1307_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1307_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1308_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1308_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1309_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1309_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1310_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1310_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1311_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1311_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1312_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1312_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1313_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1313_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1314_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1314_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1315_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1315_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1316_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1316_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1317_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1317_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1318_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1318_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1319_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1319_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1320_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1320_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1321_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1321_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1322_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1322_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1323_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1323_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1324_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1324_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1325_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1325_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1326_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1326_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1327_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1327_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1328_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1328_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1329_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1329_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1330_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1330_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1331_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1331_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1332_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1332_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1333_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1333_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1334_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1334_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1335_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1335_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1336_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1336_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1337_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1337_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1338_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1338_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1339_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1339_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1340_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1340_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1341_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1341_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1342_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1342_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1343_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1343_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1344_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1344_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1345_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1345_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1346_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1346_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1347_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1347_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1348_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1348_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1349_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1349_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1350_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1350_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1351_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1351_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1352_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1352_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1353_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1353_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1354_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1354_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1355_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1355_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1356_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1356_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1357_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1357_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1358_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1358_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1359_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1359_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1360_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1360_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1361_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1361_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1362_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1362_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1363_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1363_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1364_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1364_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1365_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1365_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1366_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1366_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1367_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1367_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1368_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1368_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1369_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1369_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1370_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1370_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1371_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1371_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1372_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1372_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1373_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1373_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1374_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1374_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1375_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1375_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1376_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1376_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1377_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1377_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1378_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1378_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1379_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1379_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1380_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1380_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1381_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1381_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1382_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1382_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1383_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1383_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1384_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1384_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1385_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1385_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1386_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1386_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1387_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1387_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1388_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1388_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1389_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1389_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1390_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1390_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1391_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1391_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1392_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1392_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1393_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1393_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1394_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1394_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1395_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1395_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1396_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1396_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1397_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1397_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1398_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1398_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1399_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1399_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1400_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1400_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1401_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1401_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1402_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1402_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1403_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1403_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1404_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1404_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1405_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1405_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1406_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1406_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1407_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1407_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1408_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1408_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1409_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1409_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1410_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1410_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1411_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1411_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1412_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1412_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1413_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1413_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1414_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1414_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1415_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1415_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1416_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1416_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1417_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1417_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1418_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1418_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1419_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1419_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1420_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1420_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1421_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1421_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1422_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1422_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1423_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1423_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1424_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1424_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1425_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1425_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1426_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1426_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1427_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1427_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1428_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1428_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1429_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1429_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1430_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1430_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1431_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1431_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1432_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1432_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1433_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1433_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1434_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1434_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1435_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1435_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1436_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1436_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1437_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1437_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1438_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1438_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1439_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1439_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1440_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1440_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1441_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1441_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1442_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1442_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1443_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1443_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1444_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1444_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1445_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1445_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1446_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1446_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1447_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1447_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1448_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1448_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1449_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1449_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1450_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1450_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1451_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1451_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1452_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1452_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1453_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1453_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1454_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1454_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1455_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1455_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1456_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1456_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1457_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1457_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1458_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1458_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1459_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1459_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1460_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1460_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1461_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1461_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1462_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1462_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1463_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1463_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1464_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1464_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1465_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1465_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1466_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1466_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1467_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1467_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1468_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1468_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1469_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1469_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1470_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1470_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1471_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1471_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1472_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1472_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1473_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1473_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1474_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1474_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1475_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1475_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1476_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1476_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1477_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1477_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1478_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1478_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1479_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1479_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1480_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1480_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1481_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1481_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1482_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1482_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1483_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1483_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1484_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1484_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1485_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1485_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1486_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1486_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1487_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1487_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1488_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1488_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1489_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1489_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1490_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1490_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1491_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1491_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1492_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1492_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1493_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1493_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1494_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1494_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1495_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1495_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1496_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1496_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1497_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1497_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1498_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1498_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1499_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1499_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1500_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1500_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1501_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1501_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1502_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1502_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1503_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1503_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1504_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1504_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1505_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1505_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1506_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1506_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1507_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1507_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1508_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1508_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1509_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1509_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1510_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1510_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1511_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1511_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1512_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1512_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1513_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1513_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1514_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1514_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1515_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1515_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1516_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1516_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1517_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1517_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1518_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1518_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1519_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1519_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1520_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1520_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1521_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1521_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1522_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1522_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1523_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1523_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1524_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1524_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1525_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1525_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1526_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1526_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1527_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1527_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1528_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1528_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1529_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1529_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1530_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1530_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1531_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1531_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1532_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1532_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1533_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1533_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1534_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1534_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1535_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1535_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1536_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1536_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1537_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1537_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1538_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1538_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1539_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1539_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1540_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1540_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1541_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1541_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1542_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1542_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1543_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1543_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1544_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1544_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1545_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1545_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1546_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1546_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1547_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1547_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1548_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1548_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1549_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1549_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1550_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1550_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1551_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1551_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1552_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1552_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1553_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1553_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1554_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1554_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1555_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1555_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1556_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1556_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1557_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1557_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1558_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1558_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1559_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1559_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1560_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1560_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1561_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1561_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1562_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1562_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1563_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1563_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1564_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1564_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1565_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1565_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1566_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1566_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1567_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1567_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1568_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1568_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1569_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1569_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1570_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1570_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1571_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1571_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1572_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1572_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1573_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1573_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1574_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1574_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1575_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1575_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1576_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1576_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1577_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1577_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1578_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1578_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1579_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1579_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1580_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1580_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1581_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1581_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1582_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1582_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1583_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1583_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1584_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1584_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1585_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1585_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1586_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1586_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1587_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1587_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1588_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1588_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1589_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1589_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1590_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1590_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1591_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1591_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1592_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1592_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1593_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1593_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1594_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1594_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1595_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1595_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1596_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1596_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1597_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1597_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1598_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1598_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1599_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1599_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1600_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1600_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1601_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1601_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1602_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1602_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1603_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1603_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1604_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1604_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1605_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1605_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1606_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1606_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1607_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1607_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1608_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1608_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1609_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1609_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1610_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1610_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1611_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1611_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1612_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1612_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1613_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1613_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1614_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1614_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1615_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1615_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1616_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1616_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1617_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1617_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1618_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1618_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1619_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1619_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1620_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1620_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1621_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1621_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1622_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1622_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1623_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1623_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1624_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1624_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1625_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1625_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1626_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1626_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1627_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1627_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1628_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1628_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1629_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1629_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1630_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1630_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1631_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1631_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1632_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1632_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1633_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1633_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1634_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1634_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1635_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1635_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1636_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1636_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1637_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1637_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1638_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1638_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1639_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1639_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1640_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1640_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1641_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1641_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1642_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1642_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1643_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1643_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1644_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1644_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1645_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1645_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1646_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1646_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1647_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1647_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1648_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1648_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1649_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1649_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1650_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1650_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1651_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1651_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1652_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1652_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1653_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1653_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1654_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1654_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1655_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1655_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1656_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1656_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1657_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1657_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1658_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1658_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1659_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1659_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1660_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1660_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1661_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1661_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1662_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1662_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1663_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1663_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1664_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1664_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1665_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1665_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1666_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1666_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1667_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1667_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1668_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1668_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1669_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1669_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1670_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1670_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1671_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1671_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1672_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1672_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1673_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1673_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1674_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1674_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1675_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1675_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1676_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1676_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1677_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1677_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1678_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1678_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1679_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1679_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1680_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1680_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1681_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1681_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1682_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1682_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1683_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1683_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1684_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1684_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1685_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1685_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1686_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1686_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1687_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1687_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1688_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1688_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1689_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1689_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1690_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1690_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1691_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1691_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1692_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1692_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1693_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1693_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1694_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1694_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1695_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1695_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1696_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1696_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1697_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1697_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1698_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1698_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1699_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1699_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1700_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1700_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1701_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1701_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1702_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1702_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1703_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1703_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1704_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1704_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1705_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1705_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1706_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1706_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1707_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1707_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1708_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1708_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1709_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1709_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1710_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1710_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1711_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1711_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1712_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1712_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1713_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1713_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1714_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1714_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1715_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1715_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1716_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1716_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1717_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fsel_1717_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1718_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fsel_1718_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1719_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001

test_fsel_1719_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x0000000000000001
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1720_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF

test_fsel_1720_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1721_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fsel_1721_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1722_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fsel_1722_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1723_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fsel_1723_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1724_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000

test_fsel_1724_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41DFFFFFFFC00000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1725_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fsel_1725_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1726_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fsel_1726_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1727_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fsel_1727_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fsel_1728_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000

test_fsel_1728_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fsel. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF4000000000000
  #_ REGISTER_OUT cr 0x00000000

