{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1768242514128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1768242514130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 13 02:28:34 2026 " "Processing started: Tue Jan 13 02:28:34 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1768242514130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768242514130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AES_UART -c AES_UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off AES_UART -c AES_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768242514130 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1768242514439 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1768242514439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repository/aes_uart_ipcore/aes_uart/uart/rtl/uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/uart/rtl/uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../AES_UART/uart/rtl/uart_tx.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_tx.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768242519590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repository/aes_uart_ipcore/aes_uart/uart/rtl/uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/uart/rtl/uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../AES_UART/uart/rtl/uart_rx.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_rx.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768242519599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repository/aes_uart_ipcore/aes_uart/uart/rtl/uart_brg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/uart/rtl/uart_brg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_brg " "Found entity 1: uart_brg" {  } { { "../AES_UART/uart/rtl/uart_brg.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_brg.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768242519606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repository/aes_uart_ipcore/aes_uart/uart/rtl/uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/uart/rtl/uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../AES_UART/uart/rtl/uart.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768242519607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repository/aes_uart_ipcore/aes_uart/port/taxi_axis_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/port/taxi_axis_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 taxi_axis_if " "Found entity 1: taxi_axis_if" {  } { { "../AES_UART/port/taxi_axis_if.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/taxi_axis_if.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768242519614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repository/aes_uart_ipcore/aes_uart/port/taxi_axil_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/port/taxi_axil_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 taxi_axil_if " "Found entity 1: taxi_axil_if" {  } { { "../AES_UART/port/taxi_axil_if.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/taxi_axil_if.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768242519615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repository/aes_uart_ipcore/aes_uart/port/axis_mux.sv 2 2 " "Found 2 design units, including 2 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/port/axis_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 axis_mux_2to1 " "Found entity 1: axis_mux_2to1" {  } { { "../AES_UART/port/axis_mux.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519616 ""} { "Info" "ISGN_ENTITY_NAME" "2 axis_demux_1to2 " "Found entity 2: axis_demux_1to2" {  } { { "../AES_UART/port/axis_mux.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768242519616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repository/aes_uart_ipcore/aes_uart/fifo/rtl/fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/fifo/rtl/fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../AES_UART/fifo/rtl/fifo.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/fifo/rtl/fifo.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768242519617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repository/aes_uart_ipcore/aes_uart/axilregs/rtl/axilregs_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/axilregs/rtl/axilregs_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 axilregs_pkg (SystemVerilog) " "Found design unit 1: axilregs_pkg (SystemVerilog)" {  } { { "../AES_UART/axilregs/rtl/axilregs_pkg.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axilregs_pkg.sv" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768242519623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repository/aes_uart_ipcore/aes_uart/axilregs/rtl/axil_regs.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/axilregs/rtl/axil_regs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 axil_regs " "Found entity 1: axil_regs" {  } { { "../AES_UART/axilregs/rtl/axil_regs.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axil_regs.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768242519625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/invcipher/invsubbytes.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/invcipher/invsubbytes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InvSubBytes " "Found entity 1: InvSubBytes" {  } { { "../AES_UART/aescore/rtl/invcipher/InvSubBytes.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSubBytes.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768242519631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/invcipher/invshiftrows.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/invcipher/invshiftrows.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InvShiftRows " "Found entity 1: InvShiftRows" {  } { { "../AES_UART/aescore/rtl/invcipher/InvShiftRows.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvShiftRows.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768242519638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/invcipher/invsbox.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/invcipher/invsbox.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InvSBox " "Found entity 1: InvSBox" {  } { { "../AES_UART/aescore/rtl/invcipher/InvSBox.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768242519645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/invcipher/invmixcolumns.sv 2 2 " "Found 2 design units, including 2 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/invcipher/invmixcolumns.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InvMixColumns " "Found entity 1: InvMixColumns" {  } { { "../AES_UART/aescore/rtl/invcipher/InvMixColumns.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvMixColumns.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519655 ""} { "Info" "ISGN_ENTITY_NAME" "2 InvMixColumn " "Found entity 2: InvMixColumn" {  } { { "../AES_UART/aescore/rtl/invcipher/InvMixColumns.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvMixColumns.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768242519655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/invcipher/invaesround.sv 3 3 " "Found 3 design units, including 3 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/invcipher/invaesround.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InvRoundFirst " "Found entity 1: InvRoundFirst" {  } { { "../AES_UART/aescore/rtl/invcipher/InvAESRound.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvAESRound.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519662 ""} { "Info" "ISGN_ENTITY_NAME" "2 InvRoundGeneral " "Found entity 2: InvRoundGeneral" {  } { { "../AES_UART/aescore/rtl/invcipher/InvAESRound.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvAESRound.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519662 ""} { "Info" "ISGN_ENTITY_NAME" "3 InvRoundEnd " "Found entity 3: InvRoundEnd" {  } { { "../AES_UART/aescore/rtl/invcipher/InvAESRound.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvAESRound.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768242519662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/invcipher/invaescipher.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/invcipher/invaescipher.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InvAESCipher " "Found entity 1: InvAESCipher" {  } { { "../AES_UART/aescore/rtl/invcipher/InvAESCipher.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvAESCipher.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768242519665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/common/xtimes.sv 9 9 " "Found 9 design units, including 9 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/common/xtimes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xTimes " "Found entity 1: xTimes" {  } { { "../AES_UART/aescore/rtl/common/xTimes.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/xTimes.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519676 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_xTimes " "Found entity 2: tb_xTimes" {  } { { "../AES_UART/aescore/rtl/common/xTimes.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/xTimes.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519676 ""} { "Info" "ISGN_ENTITY_NAME" "3 PMul_4 " "Found entity 3: PMul_4" {  } { { "../AES_UART/aescore/rtl/common/xTimes.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/xTimes.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519676 ""} { "Info" "ISGN_ENTITY_NAME" "4 PMul_8 " "Found entity 4: PMul_8" {  } { { "../AES_UART/aescore/rtl/common/xTimes.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/xTimes.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519676 ""} { "Info" "ISGN_ENTITY_NAME" "5 PMul_e " "Found entity 5: PMul_e" {  } { { "../AES_UART/aescore/rtl/common/xTimes.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/xTimes.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519676 ""} { "Info" "ISGN_ENTITY_NAME" "6 PMul_d " "Found entity 6: PMul_d" {  } { { "../AES_UART/aescore/rtl/common/xTimes.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/xTimes.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519676 ""} { "Info" "ISGN_ENTITY_NAME" "7 PMul_9 " "Found entity 7: PMul_9" {  } { { "../AES_UART/aescore/rtl/common/xTimes.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/xTimes.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519676 ""} { "Info" "ISGN_ENTITY_NAME" "8 PMul_b " "Found entity 8: PMul_b" {  } { { "../AES_UART/aescore/rtl/common/xTimes.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/xTimes.sv" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519676 ""} { "Info" "ISGN_ENTITY_NAME" "9 TbPMul4 " "Found entity 9: TbPMul4" {  } { { "../AES_UART/aescore/rtl/common/xTimes.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/xTimes.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768242519676 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/taxi_axis_if.sv D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/taxi_axis_if.sv " "File \"D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/taxi_axis_if.sv\" is a duplicate of already analyzed file \"D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/taxi_axis_if.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1768242519677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/common/taxi_axis_if.sv 0 0 " "Found 0 design units, including 0 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/common/taxi_axis_if.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768242519677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/common/sbox.sv 2 2 " "Found 2 design units, including 2 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/common/sbox.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TbSBox " "Found entity 1: TbSBox" {  } { { "../AES_UART/aescore/rtl/common/SBox.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519686 ""} { "Info" "ISGN_ENTITY_NAME" "2 SBox " "Found entity 2: SBox" {  } { { "../AES_UART/aescore/rtl/common/SBox.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768242519686 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "KeyExpander.sv(45) " "Verilog HDL information at KeyExpander.sv(45): always construct contains both blocking and non-blocking assignments" {  } { { "../AES_UART/aescore/rtl/common/KeyExpander.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/KeyExpander.sv" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1768242519695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/common/keyexpander.sv 4 4 " "Found 4 design units, including 4 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/common/keyexpander.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KeyExpander " "Found entity 1: KeyExpander" {  } { { "../AES_UART/aescore/rtl/common/KeyExpander.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/KeyExpander.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519696 ""} { "Info" "ISGN_ENTITY_NAME" "2 SubWord " "Found entity 2: SubWord" {  } { { "../AES_UART/aescore/rtl/common/KeyExpander.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/KeyExpander.sv" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519696 ""} { "Info" "ISGN_ENTITY_NAME" "3 RotWord " "Found entity 3: RotWord" {  } { { "../AES_UART/aescore/rtl/common/KeyExpander.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/KeyExpander.sv" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519696 ""} { "Info" "ISGN_ENTITY_NAME" "4 Rcon " "Found entity 4: Rcon" {  } { { "../AES_UART/aescore/rtl/common/KeyExpander.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/KeyExpander.sv" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768242519696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/common/addroundkey.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/common/addroundkey.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AddRoundKey " "Found entity 1: AddRoundKey" {  } { { "../AES_UART/aescore/rtl/common/AddRoundKey.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/AddRoundKey.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768242519696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/cipher/subbytes.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/cipher/subbytes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SubBytes " "Found entity 1: SubBytes" {  } { { "../AES_UART/aescore/rtl/cipher/SubBytes.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/SubBytes.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768242519703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/cipher/shiftrows.sv 2 2 " "Found 2 design units, including 2 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/cipher/shiftrows.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRows " "Found entity 1: ShiftRows" {  } { { "../AES_UART/aescore/rtl/cipher/ShiftRows.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/ShiftRows.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519710 ""} { "Info" "ISGN_ENTITY_NAME" "2 TbShiftRows " "Found entity 2: TbShiftRows" {  } { { "../AES_UART/aescore/rtl/cipher/ShiftRows.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/ShiftRows.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768242519710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/cipher/mixcolumns.sv 3 3 " "Found 3 design units, including 3 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/cipher/mixcolumns.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MixColumns " "Found entity 1: MixColumns" {  } { { "../AES_UART/aescore/rtl/cipher/MixColumns.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/MixColumns.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519717 ""} { "Info" "ISGN_ENTITY_NAME" "2 MixColumn " "Found entity 2: MixColumn" {  } { { "../AES_UART/aescore/rtl/cipher/MixColumns.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/MixColumns.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519717 ""} { "Info" "ISGN_ENTITY_NAME" "3 TbMixColumn " "Found entity 3: TbMixColumn" {  } { { "../AES_UART/aescore/rtl/cipher/MixColumns.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/MixColumns.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768242519717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/cipher/aesround.sv 4 4 " "Found 4 design units, including 4 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/cipher/aesround.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RoundFirst " "Found entity 1: RoundFirst" {  } { { "../AES_UART/aescore/rtl/cipher/AESRound.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESRound.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519725 ""} { "Info" "ISGN_ENTITY_NAME" "2 RoundGeneral " "Found entity 2: RoundGeneral" {  } { { "../AES_UART/aescore/rtl/cipher/AESRound.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESRound.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519725 ""} { "Info" "ISGN_ENTITY_NAME" "3 RoundEnd " "Found entity 3: RoundEnd" {  } { { "../AES_UART/aescore/rtl/cipher/AESRound.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESRound.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519725 ""} { "Info" "ISGN_ENTITY_NAME" "4 TbRound " "Found entity 4: TbRound" {  } { { "../AES_UART/aescore/rtl/cipher/AESRound.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESRound.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768242519725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/cipher/aescipher.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/aescore/rtl/cipher/aescipher.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AESCipher " "Found entity 1: AESCipher" {  } { { "../AES_UART/aescore/rtl/cipher/AESCipher.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESCipher.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768242519726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repository/aes_uart_ipcore/aes_uart/tb_aes_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/tb_aes_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_AES_UART " "Found entity 1: tb_AES_UART" {  } { { "../AES_UART/tb_AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/tb_AES_UART.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768242519734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github_repository/aes_uart_ipcore/aes_uart/aes_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github_repository/aes_uart_ipcore/aes_uart/aes_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AES_UART " "Found entity 1: AES_UART" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242519735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768242519735 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AES_UART " "Elaborating entity \"AES_UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1768242519771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "taxi_axis_if taxi_axis_if:fifo_tx_axis_if " "Elaborating entity \"taxi_axis_if\" for hierarchy \"taxi_axis_if:fifo_tx_axis_if\"" {  } { { "../AES_UART/AES_UART.sv" "fifo_tx_axis_if" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768242519815 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "taxi_axis_if " "Entity \"taxi_axis_if\" contains only dangling pins" {  } { { "../AES_UART/AES_UART.sv" "fifo_tx_axis_if" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 38 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1768242519815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "taxi_axis_if taxi_axis_if:epr_axis_if " "Elaborating entity \"taxi_axis_if\" for hierarchy \"taxi_axis_if:epr_axis_if\"" {  } { { "../AES_UART/AES_UART.sv" "epr_axis_if" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768242519819 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "taxi_axis_if " "Entity \"taxi_axis_if\" contains only dangling pins" {  } { { "../AES_UART/AES_UART.sv" "epr_axis_if" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 50 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1768242519820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axil_regs axil_regs:axil_regs_inst " "Elaborating entity \"axil_regs\" for hierarchy \"axil_regs:axil_regs_inst\"" {  } { { "../AES_UART/AES_UART.sv" "axil_regs_inst" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768242519822 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_tdr.tkeep\[0\] axil_regs.sv(31) " "Output port \"m_axis_tdr.tkeep\[0\]\" at axil_regs.sv(31) has no driver" {  } { { "../AES_UART/axilregs/rtl/axil_regs.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axil_regs.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768242519859 "|AES_UART|axil_regs:axil_regs_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_tdr.tstrb\[0\] axil_regs.sv(31) " "Output port \"m_axis_tdr.tstrb\[0\]\" at axil_regs.sv(31) has no driver" {  } { { "../AES_UART/axilregs/rtl/axil_regs.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axil_regs.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768242519859 "|AES_UART|axil_regs:axil_regs_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_tdr.tid axil_regs.sv(31) " "Output port \"m_axis_tdr.tid\" at axil_regs.sv(31) has no driver" {  } { { "../AES_UART/axilregs/rtl/axil_regs.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axil_regs.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768242519859 "|AES_UART|axil_regs:axil_regs_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_tdr.tdest axil_regs.sv(31) " "Output port \"m_axis_tdr.tdest\" at axil_regs.sv(31) has no driver" {  } { { "../AES_UART/axilregs/rtl/axil_regs.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axil_regs.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768242519859 "|AES_UART|axil_regs:axil_regs_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_tdr.tuser\[0\] axil_regs.sv(31) " "Output port \"m_axis_tdr.tuser\[0\]\" at axil_regs.sv(31) has no driver" {  } { { "../AES_UART/axilregs/rtl/axil_regs.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axil_regs.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768242519860 "|AES_UART|axil_regs:axil_regs_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_tdr.tlast axil_regs.sv(31) " "Output port \"m_axis_tdr.tlast\" at axil_regs.sv(31) has no driver" {  } { { "../AES_UART/axilregs/rtl/axil_regs.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axil_regs.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768242519860 "|AES_UART|axil_regs:axil_regs_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_epr.tkeep axil_regs.sv(32) " "Output port \"m_axis_epr.tkeep\" at axil_regs.sv(32) has no driver" {  } { { "../AES_UART/axilregs/rtl/axil_regs.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axil_regs.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768242519860 "|AES_UART|axil_regs:axil_regs_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_epr.tstrb axil_regs.sv(32) " "Output port \"m_axis_epr.tstrb\" at axil_regs.sv(32) has no driver" {  } { { "../AES_UART/axilregs/rtl/axil_regs.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axil_regs.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768242519860 "|AES_UART|axil_regs:axil_regs_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_epr.tid axil_regs.sv(32) " "Output port \"m_axis_epr.tid\" at axil_regs.sv(32) has no driver" {  } { { "../AES_UART/axilregs/rtl/axil_regs.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axil_regs.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768242519860 "|AES_UART|axil_regs:axil_regs_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_epr.tdest axil_regs.sv(32) " "Output port \"m_axis_epr.tdest\" at axil_regs.sv(32) has no driver" {  } { { "../AES_UART/axilregs/rtl/axil_regs.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axil_regs.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768242519860 "|AES_UART|axil_regs:axil_regs_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_epr.tuser\[0\] axil_regs.sv(32) " "Output port \"m_axis_epr.tuser\[0\]\" at axil_regs.sv(32) has no driver" {  } { { "../AES_UART/axilregs/rtl/axil_regs.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axil_regs.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768242519860 "|AES_UART|axil_regs:axil_regs_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_epr.tlast axil_regs.sv(32) " "Output port \"m_axis_epr.tlast\" at axil_regs.sv(32) has no driver" {  } { { "../AES_UART/axilregs/rtl/axil_regs.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/axilregs/rtl/axil_regs.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768242519860 "|AES_UART|axil_regs:axil_regs_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESCipher AESCipher:aes_cipher_inst " "Elaborating entity \"AESCipher\" for hierarchy \"AESCipher:aes_cipher_inst\"" {  } { { "../AES_UART/AES_UART.sv" "aes_cipher_inst" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768242519906 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AESCipher.sv(177) " "Verilog HDL assignment warning at AESCipher.sv(177): truncated value with size 32 to match size of target (4)" {  } { { "../AES_UART/aescore/rtl/cipher/AESCipher.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESCipher.sv" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768242519922 "|AES_UART|AESCipher:aes_cipher_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AESCipher.sv(203) " "Verilog HDL assignment warning at AESCipher.sv(203): truncated value with size 32 to match size of target (4)" {  } { { "../AES_UART/aescore/rtl/cipher/AESCipher.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESCipher.sv" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768242519923 "|AES_UART|AESCipher:aes_cipher_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyExpander AESCipher:aes_cipher_inst\|KeyExpander:U_KeyExp " "Elaborating entity \"KeyExpander\" for hierarchy \"AESCipher:aes_cipher_inst\|KeyExpander:U_KeyExp\"" {  } { { "../AES_UART/aescore/rtl/cipher/AESCipher.sv" "U_KeyExp" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESCipher.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768242520073 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 KeyExpander.sv(103) " "Verilog HDL assignment warning at KeyExpander.sv(103): truncated value with size 32 to match size of target (4)" {  } { { "../AES_UART/aescore/rtl/common/KeyExpander.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/KeyExpander.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768242520075 "|AES_UART|AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 KeyExpander.sv(118) " "Verilog HDL assignment warning at KeyExpander.sv(118): truncated value with size 32 to match size of target (6)" {  } { { "../AES_UART/aescore/rtl/common/KeyExpander.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/KeyExpander.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768242520076 "|AES_UART|AESCipher:aes_cipher_inst|KeyExpander:U_KeyExp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RotWord AESCipher:aes_cipher_inst\|KeyExpander:U_KeyExp\|RotWord:ROT " "Elaborating entity \"RotWord\" for hierarchy \"AESCipher:aes_cipher_inst\|KeyExpander:U_KeyExp\|RotWord:ROT\"" {  } { { "../AES_UART/aescore/rtl/common/KeyExpander.sv" "ROT" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/KeyExpander.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768242520107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubWord AESCipher:aes_cipher_inst\|KeyExpander:U_KeyExp\|SubWord:SUB " "Elaborating entity \"SubWord\" for hierarchy \"AESCipher:aes_cipher_inst\|KeyExpander:U_KeyExp\|SubWord:SUB\"" {  } { { "../AES_UART/aescore/rtl/common/KeyExpander.sv" "SUB" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/KeyExpander.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768242520110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SBox AESCipher:aes_cipher_inst\|KeyExpander:U_KeyExp\|SubWord:SUB\|SBox:UU0 " "Elaborating entity \"SBox\" for hierarchy \"AESCipher:aes_cipher_inst\|KeyExpander:U_KeyExp\|SubWord:SUB\|SBox:UU0\"" {  } { { "../AES_UART/aescore/rtl/common/KeyExpander.sv" "UU0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/KeyExpander.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768242520113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rcon AESCipher:aes_cipher_inst\|KeyExpander:U_KeyExp\|Rcon:RC " "Elaborating entity \"Rcon\" for hierarchy \"AESCipher:aes_cipher_inst\|KeyExpander:U_KeyExp\|Rcon:RC\"" {  } { { "../AES_UART/aescore/rtl/common/KeyExpander.sv" "RC" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/KeyExpander.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768242520121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RoundFirst AESCipher:aes_cipher_inst\|RoundFirst:UR0 " "Elaborating entity \"RoundFirst\" for hierarchy \"AESCipher:aes_cipher_inst\|RoundFirst:UR0\"" {  } { { "../AES_UART/aescore/rtl/cipher/AESCipher.sv" "UR0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESCipher.sv" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768242520123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddRoundKey AESCipher:aes_cipher_inst\|RoundFirst:UR0\|AddRoundKey:U0 " "Elaborating entity \"AddRoundKey\" for hierarchy \"AESCipher:aes_cipher_inst\|RoundFirst:UR0\|AddRoundKey:U0\"" {  } { { "../AES_UART/aescore/rtl/cipher/AESRound.sv" "U0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESRound.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768242520128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RoundGeneral AESCipher:aes_cipher_inst\|RoundGeneral:UR1 " "Elaborating entity \"RoundGeneral\" for hierarchy \"AESCipher:aes_cipher_inst\|RoundGeneral:UR1\"" {  } { { "../AES_UART/aescore/rtl/cipher/AESCipher.sv" "UR1" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESCipher.sv" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768242520133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubBytes AESCipher:aes_cipher_inst\|RoundGeneral:UR1\|SubBytes:U0 " "Elaborating entity \"SubBytes\" for hierarchy \"AESCipher:aes_cipher_inst\|RoundGeneral:UR1\|SubBytes:U0\"" {  } { { "../AES_UART/aescore/rtl/cipher/AESRound.sv" "U0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESRound.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768242520142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRows AESCipher:aes_cipher_inst\|RoundGeneral:UR1\|ShiftRows:U1 " "Elaborating entity \"ShiftRows\" for hierarchy \"AESCipher:aes_cipher_inst\|RoundGeneral:UR1\|ShiftRows:U1\"" {  } { { "../AES_UART/aescore/rtl/cipher/AESRound.sv" "U1" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESRound.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768242520153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MixColumns AESCipher:aes_cipher_inst\|RoundGeneral:UR1\|MixColumns:U2 " "Elaborating entity \"MixColumns\" for hierarchy \"AESCipher:aes_cipher_inst\|RoundGeneral:UR1\|MixColumns:U2\"" {  } { { "../AES_UART/aescore/rtl/cipher/AESRound.sv" "U2" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESRound.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768242520156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MixColumn AESCipher:aes_cipher_inst\|RoundGeneral:UR1\|MixColumns:U2\|MixColumn:U0 " "Elaborating entity \"MixColumn\" for hierarchy \"AESCipher:aes_cipher_inst\|RoundGeneral:UR1\|MixColumns:U2\|MixColumn:U0\"" {  } { { "../AES_UART/aescore/rtl/cipher/MixColumns.sv" "U0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/MixColumns.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768242520161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RoundEnd AESCipher:aes_cipher_inst\|RoundEnd:UR2 " "Elaborating entity \"RoundEnd\" for hierarchy \"AESCipher:aes_cipher_inst\|RoundEnd:UR2\"" {  } { { "../AES_UART/aescore/rtl/cipher/AESCipher.sv" "UR2" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/cipher/AESCipher.sv" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768242520165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvAESCipher InvAESCipher:inv_aes_cipher_inst " "Elaborating entity \"InvAESCipher\" for hierarchy \"InvAESCipher:inv_aes_cipher_inst\"" {  } { { "../AES_UART/AES_UART.sv" "inv_aes_cipher_inst" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768242520180 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 InvAESCipher.sv(173) " "Verilog HDL assignment warning at InvAESCipher.sv(173): truncated value with size 32 to match size of target (4)" {  } { { "../AES_UART/aescore/rtl/invcipher/InvAESCipher.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvAESCipher.sv" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768242520201 "|AES_UART|InvAESCipher:inv_aes_cipher_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 InvAESCipher.sv(186) " "Verilog HDL assignment warning at InvAESCipher.sv(186): truncated value with size 32 to match size of target (4)" {  } { { "../AES_UART/aescore/rtl/invcipher/InvAESCipher.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvAESCipher.sv" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768242520202 "|AES_UART|InvAESCipher:inv_aes_cipher_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 InvAESCipher.sv(195) " "Verilog HDL assignment warning at InvAESCipher.sv(195): truncated value with size 32 to match size of target (4)" {  } { { "../AES_UART/aescore/rtl/invcipher/InvAESCipher.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvAESCipher.sv" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768242520202 "|AES_UART|InvAESCipher:inv_aes_cipher_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvRoundFirst InvAESCipher:inv_aes_cipher_inst\|InvRoundFirst:UR0 " "Elaborating entity \"InvRoundFirst\" for hierarchy \"InvAESCipher:inv_aes_cipher_inst\|InvRoundFirst:UR0\"" {  } { { "../AES_UART/aescore/rtl/invcipher/InvAESCipher.sv" "UR0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvAESCipher.sv" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768242520398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvShiftRows InvAESCipher:inv_aes_cipher_inst\|InvRoundFirst:UR0\|InvShiftRows:U1 " "Elaborating entity \"InvShiftRows\" for hierarchy \"InvAESCipher:inv_aes_cipher_inst\|InvRoundFirst:UR0\|InvShiftRows:U1\"" {  } { { "../AES_UART/aescore/rtl/invcipher/InvAESRound.sv" "U1" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvAESRound.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768242520408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvSubBytes InvAESCipher:inv_aes_cipher_inst\|InvRoundFirst:UR0\|InvSubBytes:U2 " "Elaborating entity \"InvSubBytes\" for hierarchy \"InvAESCipher:inv_aes_cipher_inst\|InvRoundFirst:UR0\|InvSubBytes:U2\"" {  } { { "../AES_UART/aescore/rtl/invcipher/InvAESRound.sv" "U2" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvAESRound.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768242520411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvSBox InvAESCipher:inv_aes_cipher_inst\|InvRoundFirst:UR0\|InvSubBytes:U2\|InvSBox:U00 " "Elaborating entity \"InvSBox\" for hierarchy \"InvAESCipher:inv_aes_cipher_inst\|InvRoundFirst:UR0\|InvSubBytes:U2\|InvSBox:U00\"" {  } { { "../AES_UART/aescore/rtl/invcipher/InvSubBytes.sv" "U00" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSubBytes.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768242520416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvRoundGeneral InvAESCipher:inv_aes_cipher_inst\|InvRoundGeneral:UR1 " "Elaborating entity \"InvRoundGeneral\" for hierarchy \"InvAESCipher:inv_aes_cipher_inst\|InvRoundGeneral:UR1\"" {  } { { "../AES_UART/aescore/rtl/invcipher/InvAESCipher.sv" "UR1" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvAESCipher.sv" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768242520426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvMixColumns InvAESCipher:inv_aes_cipher_inst\|InvRoundGeneral:UR1\|InvMixColumns:U1 " "Elaborating entity \"InvMixColumns\" for hierarchy \"InvAESCipher:inv_aes_cipher_inst\|InvRoundGeneral:UR1\|InvMixColumns:U1\"" {  } { { "../AES_UART/aescore/rtl/invcipher/InvAESRound.sv" "U1" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvAESRound.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768242520436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvMixColumn InvAESCipher:inv_aes_cipher_inst\|InvRoundGeneral:UR1\|InvMixColumns:U1\|InvMixColumn:U0 " "Elaborating entity \"InvMixColumn\" for hierarchy \"InvAESCipher:inv_aes_cipher_inst\|InvRoundGeneral:UR1\|InvMixColumns:U1\|InvMixColumn:U0\"" {  } { { "../AES_UART/aescore/rtl/invcipher/InvMixColumns.sv" "U0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvMixColumns.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768242520441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvRoundEnd InvAESCipher:inv_aes_cipher_inst\|InvRoundEnd:UR2 " "Elaborating entity \"InvRoundEnd\" for hierarchy \"InvAESCipher:inv_aes_cipher_inst\|InvRoundEnd:UR2\"" {  } { { "../AES_UART/aescore/rtl/invcipher/InvAESCipher.sv" "UR2" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvAESCipher.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768242520456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_mux_2to1 axis_mux_2to1:axis_mux_tx_inst " "Elaborating entity \"axis_mux_2to1\" for hierarchy \"axis_mux_2to1:axis_mux_tx_inst\"" {  } { { "../AES_UART/AES_UART.sv" "axis_mux_tx_inst" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768242520462 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis.tkeep\[0\] axis_mux.sv(11) " "Output port \"m_axis.tkeep\[0\]\" at axis_mux.sv(11) has no driver" {  } { { "../AES_UART/port/axis_mux.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768242520463 "|AES_UART|axis_mux_2to1:axis_mux_tx_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis.tstrb\[0\] axis_mux.sv(11) " "Output port \"m_axis.tstrb\[0\]\" at axis_mux.sv(11) has no driver" {  } { { "../AES_UART/port/axis_mux.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768242520463 "|AES_UART|axis_mux_2to1:axis_mux_tx_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis.tid axis_mux.sv(11) " "Output port \"m_axis.tid\" at axis_mux.sv(11) has no driver" {  } { { "../AES_UART/port/axis_mux.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768242520463 "|AES_UART|axis_mux_2to1:axis_mux_tx_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis.tdest axis_mux.sv(11) " "Output port \"m_axis.tdest\" at axis_mux.sv(11) has no driver" {  } { { "../AES_UART/port/axis_mux.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768242520463 "|AES_UART|axis_mux_2to1:axis_mux_tx_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis.tuser\[0\] axis_mux.sv(11) " "Output port \"m_axis.tuser\[0\]\" at axis_mux.sv(11) has no driver" {  } { { "../AES_UART/port/axis_mux.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768242520463 "|AES_UART|axis_mux_2to1:axis_mux_tx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_demux_1to2 axis_demux_1to2:axis_demux_rx_inst " "Elaborating entity \"axis_demux_1to2\" for hierarchy \"axis_demux_1to2:axis_demux_rx_inst\"" {  } { { "../AES_UART/AES_UART.sv" "axis_demux_rx_inst" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768242520467 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m0_axis.tkeep\[0\] axis_mux.sv(43) " "Output port \"m0_axis.tkeep\[0\]\" at axis_mux.sv(43) has no driver" {  } { { "../AES_UART/port/axis_mux.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768242520468 "|AES_UART|axis_demux_1to2:axis_demux_rx_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m0_axis.tstrb\[0\] axis_mux.sv(43) " "Output port \"m0_axis.tstrb\[0\]\" at axis_mux.sv(43) has no driver" {  } { { "../AES_UART/port/axis_mux.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768242520468 "|AES_UART|axis_demux_1to2:axis_demux_rx_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m0_axis.tid axis_mux.sv(43) " "Output port \"m0_axis.tid\" at axis_mux.sv(43) has no driver" {  } { { "../AES_UART/port/axis_mux.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768242520468 "|AES_UART|axis_demux_1to2:axis_demux_rx_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m0_axis.tdest axis_mux.sv(43) " "Output port \"m0_axis.tdest\" at axis_mux.sv(43) has no driver" {  } { { "../AES_UART/port/axis_mux.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768242520468 "|AES_UART|axis_demux_1to2:axis_demux_rx_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m0_axis.tuser\[0\] axis_mux.sv(43) " "Output port \"m0_axis.tuser\[0\]\" at axis_mux.sv(43) has no driver" {  } { { "../AES_UART/port/axis_mux.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768242520468 "|AES_UART|axis_demux_1to2:axis_demux_rx_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m1_axis.tkeep\[0\] axis_mux.sv(45) " "Output port \"m1_axis.tkeep\[0\]\" at axis_mux.sv(45) has no driver" {  } { { "../AES_UART/port/axis_mux.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768242520468 "|AES_UART|axis_demux_1to2:axis_demux_rx_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m1_axis.tstrb\[0\] axis_mux.sv(45) " "Output port \"m1_axis.tstrb\[0\]\" at axis_mux.sv(45) has no driver" {  } { { "../AES_UART/port/axis_mux.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768242520468 "|AES_UART|axis_demux_1to2:axis_demux_rx_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m1_axis.tid axis_mux.sv(45) " "Output port \"m1_axis.tid\" at axis_mux.sv(45) has no driver" {  } { { "../AES_UART/port/axis_mux.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768242520468 "|AES_UART|axis_demux_1to2:axis_demux_rx_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m1_axis.tdest axis_mux.sv(45) " "Output port \"m1_axis.tdest\" at axis_mux.sv(45) has no driver" {  } { { "../AES_UART/port/axis_mux.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768242520468 "|AES_UART|axis_demux_1to2:axis_demux_rx_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m1_axis.tuser\[0\] axis_mux.sv(45) " "Output port \"m1_axis.tuser\[0\]\" at axis_mux.sv(45) has no driver" {  } { { "../AES_UART/port/axis_mux.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/port/axis_mux.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1768242520468 "|AES_UART|axis_demux_1to2:axis_demux_rx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:fifo_tx_inst " "Elaborating entity \"fifo\" for hierarchy \"fifo:fifo_tx_inst\"" {  } { { "../AES_UART/AES_UART.sv" "fifo_tx_inst" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768242520470 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifo.sv(85) " "Verilog HDL assignment warning at fifo.sv(85): truncated value with size 32 to match size of target (5)" {  } { { "../AES_UART/fifo/rtl/fifo.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/fifo/rtl/fifo.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768242520473 "|AES_UART|fifo:fifo_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifo.sv(106) " "Verilog HDL assignment warning at fifo.sv(106): truncated value with size 32 to match size of target (5)" {  } { { "../AES_UART/fifo/rtl/fifo.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/fifo/rtl/fifo.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768242520473 "|AES_UART|fifo:fifo_tx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:uart_inst " "Elaborating entity \"uart\" for hierarchy \"uart:uart_inst\"" {  } { { "../AES_UART/AES_UART.sv" "uart_inst" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768242520477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_brg uart:uart_inst\|uart_brg:uart_brg_inst " "Elaborating entity \"uart_brg\" for hierarchy \"uart:uart_inst\|uart_brg:uart_brg_inst\"" {  } { { "../AES_UART/uart/rtl/uart.sv" "uart_brg_inst" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768242520481 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uart_brg.sv(41) " "Verilog HDL assignment warning at uart_brg.sv(41): truncated value with size 32 to match size of target (12)" {  } { { "../AES_UART/uart/rtl/uart_brg.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_brg.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768242520481 "|AES_UART|uart:uart_inst|uart_brg:uart_brg_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uart_brg.sv(43) " "Verilog HDL assignment warning at uart_brg.sv(43): truncated value with size 32 to match size of target (12)" {  } { { "../AES_UART/uart/rtl/uart_brg.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_brg.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768242520482 "|AES_UART|uart:uart_inst|uart_brg:uart_brg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart:uart_inst\|uart_tx:uart_tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"uart:uart_inst\|uart_tx:uart_tx_inst\"" {  } { { "../AES_UART/uart/rtl/uart.sv" "uart_tx_inst" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768242520486 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.sv(81) " "Verilog HDL assignment warning at uart_tx.sv(81): truncated value with size 32 to match size of target (3)" {  } { { "../AES_UART/uart/rtl/uart_tx.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_tx.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768242520487 "|AES_UART|uart:uart_inst|uart_tx:uart_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.sv(117) " "Verilog HDL assignment warning at uart_tx.sv(117): truncated value with size 32 to match size of target (4)" {  } { { "../AES_UART/uart/rtl/uart_tx.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_tx.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768242520487 "|AES_UART|uart:uart_inst|uart_tx:uart_tx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart:uart_inst\|uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"uart:uart_inst\|uart_rx:uart_rx_inst\"" {  } { { "../AES_UART/uart/rtl/uart.sv" "uart_rx_inst" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768242520492 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(103) " "Verilog HDL assignment warning at uart_rx.sv(103): truncated value with size 32 to match size of target (4)" {  } { { "../AES_UART/uart/rtl/uart_rx.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_rx.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768242520493 "|AES_UART|uart:uart_inst|uart_rx:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_rx.sv(122) " "Verilog HDL assignment warning at uart_rx.sv(122): truncated value with size 32 to match size of target (8)" {  } { { "../AES_UART/uart/rtl/uart_rx.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_rx.sv" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768242520493 "|AES_UART|uart:uart_inst|uart_rx:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(136) " "Verilog HDL assignment warning at uart_rx.sv(136): truncated value with size 32 to match size of target (4)" {  } { { "../AES_UART/uart/rtl/uart_rx.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_rx.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768242520493 "|AES_UART|uart:uart_inst|uart_rx:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.sv(170) " "Verilog HDL assignment warning at uart_rx.sv(170): truncated value with size 32 to match size of target (3)" {  } { { "../AES_UART/uart/rtl/uart_rx.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/uart/rtl/uart_rx.sv" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768242520493 "|AES_UART|uart:uart_inst|uart_rx:uart_rx_inst"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "48 " "Found 48 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InvAESCipher:inv_aes_cipher_inst\|InvRoundGeneral:UR1\|InvSubBytes:U3\|InvSBox:U33\|Ram0 " "RAM logic \"InvAESCipher:inv_aes_cipher_inst\|InvRoundGeneral:UR1\|InvSubBytes:U3\|InvSBox:U33\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/invcipher/InvSBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InvAESCipher:inv_aes_cipher_inst\|InvRoundGeneral:UR1\|InvSubBytes:U3\|InvSBox:U23\|Ram0 " "RAM logic \"InvAESCipher:inv_aes_cipher_inst\|InvRoundGeneral:UR1\|InvSubBytes:U3\|InvSBox:U23\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/invcipher/InvSBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InvAESCipher:inv_aes_cipher_inst\|InvRoundGeneral:UR1\|InvSubBytes:U3\|InvSBox:U13\|Ram0 " "RAM logic \"InvAESCipher:inv_aes_cipher_inst\|InvRoundGeneral:UR1\|InvSubBytes:U3\|InvSBox:U13\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/invcipher/InvSBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InvAESCipher:inv_aes_cipher_inst\|InvRoundGeneral:UR1\|InvSubBytes:U3\|InvSBox:U03\|Ram0 " "RAM logic \"InvAESCipher:inv_aes_cipher_inst\|InvRoundGeneral:UR1\|InvSubBytes:U3\|InvSBox:U03\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/invcipher/InvSBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InvAESCipher:inv_aes_cipher_inst\|InvRoundGeneral:UR1\|InvSubBytes:U3\|InvSBox:U32\|Ram0 " "RAM logic \"InvAESCipher:inv_aes_cipher_inst\|InvRoundGeneral:UR1\|InvSubBytes:U3\|InvSBox:U32\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/invcipher/InvSBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InvAESCipher:inv_aes_cipher_inst\|InvRoundGeneral:UR1\|InvSubBytes:U3\|InvSBox:U22\|Ram0 " "RAM logic \"InvAESCipher:inv_aes_cipher_inst\|InvRoundGeneral:UR1\|InvSubBytes:U3\|InvSBox:U22\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/invcipher/InvSBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InvAESCipher:inv_aes_cipher_inst\|InvRoundGeneral:UR1\|InvSubBytes:U3\|InvSBox:U12\|Ram0 " "RAM logic \"InvAESCipher:inv_aes_cipher_inst\|InvRoundGeneral:UR1\|InvSubBytes:U3\|InvSBox:U12\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/invcipher/InvSBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InvAESCipher:inv_aes_cipher_inst\|InvRoundGeneral:UR1\|InvSubBytes:U3\|InvSBox:U02\|Ram0 " "RAM logic \"InvAESCipher:inv_aes_cipher_inst\|InvRoundGeneral:UR1\|InvSubBytes:U3\|InvSBox:U02\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/invcipher/InvSBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InvAESCipher:inv_aes_cipher_inst\|InvRoundGeneral:UR1\|InvSubBytes:U3\|InvSBox:U31\|Ram0 " "RAM logic \"InvAESCipher:inv_aes_cipher_inst\|InvRoundGeneral:UR1\|InvSubBytes:U3\|InvSBox:U31\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/invcipher/InvSBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InvAESCipher:inv_aes_cipher_inst\|InvRoundGeneral:UR1\|InvSubBytes:U3\|InvSBox:U21\|Ram0 " "RAM logic \"InvAESCipher:inv_aes_cipher_inst\|InvRoundGeneral:UR1\|InvSubBytes:U3\|InvSBox:U21\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/invcipher/InvSBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InvAESCipher:inv_aes_cipher_inst\|InvRoundGeneral:UR1\|InvSubBytes:U3\|InvSBox:U11\|Ram0 " "RAM logic \"InvAESCipher:inv_aes_cipher_inst\|InvRoundGeneral:UR1\|InvSubBytes:U3\|InvSBox:U11\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/invcipher/InvSBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InvAESCipher:inv_aes_cipher_inst\|InvRoundGeneral:UR1\|InvSubBytes:U3\|InvSBox:U01\|Ram0 " "RAM logic \"InvAESCipher:inv_aes_cipher_inst\|InvRoundGeneral:UR1\|InvSubBytes:U3\|InvSBox:U01\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/invcipher/InvSBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InvAESCipher:inv_aes_cipher_inst\|InvRoundGeneral:UR1\|InvSubBytes:U3\|InvSBox:U30\|Ram0 " "RAM logic \"InvAESCipher:inv_aes_cipher_inst\|InvRoundGeneral:UR1\|InvSubBytes:U3\|InvSBox:U30\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/invcipher/InvSBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InvAESCipher:inv_aes_cipher_inst\|InvRoundGeneral:UR1\|InvSubBytes:U3\|InvSBox:U20\|Ram0 " "RAM logic \"InvAESCipher:inv_aes_cipher_inst\|InvRoundGeneral:UR1\|InvSubBytes:U3\|InvSBox:U20\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/invcipher/InvSBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InvAESCipher:inv_aes_cipher_inst\|InvRoundGeneral:UR1\|InvSubBytes:U3\|InvSBox:U10\|Ram0 " "RAM logic \"InvAESCipher:inv_aes_cipher_inst\|InvRoundGeneral:UR1\|InvSubBytes:U3\|InvSBox:U10\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/invcipher/InvSBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InvAESCipher:inv_aes_cipher_inst\|InvRoundGeneral:UR1\|InvSubBytes:U3\|InvSBox:U00\|Ram0 " "RAM logic \"InvAESCipher:inv_aes_cipher_inst\|InvRoundGeneral:UR1\|InvSubBytes:U3\|InvSBox:U00\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/invcipher/InvSBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InvAESCipher:inv_aes_cipher_inst\|InvRoundFirst:UR0\|InvSubBytes:U2\|InvSBox:U33\|Ram0 " "RAM logic \"InvAESCipher:inv_aes_cipher_inst\|InvRoundFirst:UR0\|InvSubBytes:U2\|InvSBox:U33\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/invcipher/InvSBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InvAESCipher:inv_aes_cipher_inst\|InvRoundFirst:UR0\|InvSubBytes:U2\|InvSBox:U23\|Ram0 " "RAM logic \"InvAESCipher:inv_aes_cipher_inst\|InvRoundFirst:UR0\|InvSubBytes:U2\|InvSBox:U23\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/invcipher/InvSBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InvAESCipher:inv_aes_cipher_inst\|InvRoundFirst:UR0\|InvSubBytes:U2\|InvSBox:U13\|Ram0 " "RAM logic \"InvAESCipher:inv_aes_cipher_inst\|InvRoundFirst:UR0\|InvSubBytes:U2\|InvSBox:U13\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/invcipher/InvSBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InvAESCipher:inv_aes_cipher_inst\|InvRoundFirst:UR0\|InvSubBytes:U2\|InvSBox:U03\|Ram0 " "RAM logic \"InvAESCipher:inv_aes_cipher_inst\|InvRoundFirst:UR0\|InvSubBytes:U2\|InvSBox:U03\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/invcipher/InvSBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InvAESCipher:inv_aes_cipher_inst\|InvRoundFirst:UR0\|InvSubBytes:U2\|InvSBox:U32\|Ram0 " "RAM logic \"InvAESCipher:inv_aes_cipher_inst\|InvRoundFirst:UR0\|InvSubBytes:U2\|InvSBox:U32\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/invcipher/InvSBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InvAESCipher:inv_aes_cipher_inst\|InvRoundFirst:UR0\|InvSubBytes:U2\|InvSBox:U22\|Ram0 " "RAM logic \"InvAESCipher:inv_aes_cipher_inst\|InvRoundFirst:UR0\|InvSubBytes:U2\|InvSBox:U22\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/invcipher/InvSBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InvAESCipher:inv_aes_cipher_inst\|InvRoundFirst:UR0\|InvSubBytes:U2\|InvSBox:U12\|Ram0 " "RAM logic \"InvAESCipher:inv_aes_cipher_inst\|InvRoundFirst:UR0\|InvSubBytes:U2\|InvSBox:U12\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/invcipher/InvSBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InvAESCipher:inv_aes_cipher_inst\|InvRoundFirst:UR0\|InvSubBytes:U2\|InvSBox:U02\|Ram0 " "RAM logic \"InvAESCipher:inv_aes_cipher_inst\|InvRoundFirst:UR0\|InvSubBytes:U2\|InvSBox:U02\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/invcipher/InvSBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InvAESCipher:inv_aes_cipher_inst\|InvRoundFirst:UR0\|InvSubBytes:U2\|InvSBox:U31\|Ram0 " "RAM logic \"InvAESCipher:inv_aes_cipher_inst\|InvRoundFirst:UR0\|InvSubBytes:U2\|InvSBox:U31\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/invcipher/InvSBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InvAESCipher:inv_aes_cipher_inst\|InvRoundFirst:UR0\|InvSubBytes:U2\|InvSBox:U21\|Ram0 " "RAM logic \"InvAESCipher:inv_aes_cipher_inst\|InvRoundFirst:UR0\|InvSubBytes:U2\|InvSBox:U21\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/invcipher/InvSBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InvAESCipher:inv_aes_cipher_inst\|InvRoundFirst:UR0\|InvSubBytes:U2\|InvSBox:U11\|Ram0 " "RAM logic \"InvAESCipher:inv_aes_cipher_inst\|InvRoundFirst:UR0\|InvSubBytes:U2\|InvSBox:U11\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/invcipher/InvSBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InvAESCipher:inv_aes_cipher_inst\|InvRoundFirst:UR0\|InvSubBytes:U2\|InvSBox:U01\|Ram0 " "RAM logic \"InvAESCipher:inv_aes_cipher_inst\|InvRoundFirst:UR0\|InvSubBytes:U2\|InvSBox:U01\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/invcipher/InvSBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InvAESCipher:inv_aes_cipher_inst\|InvRoundFirst:UR0\|InvSubBytes:U2\|InvSBox:U30\|Ram0 " "RAM logic \"InvAESCipher:inv_aes_cipher_inst\|InvRoundFirst:UR0\|InvSubBytes:U2\|InvSBox:U30\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/invcipher/InvSBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InvAESCipher:inv_aes_cipher_inst\|InvRoundFirst:UR0\|InvSubBytes:U2\|InvSBox:U20\|Ram0 " "RAM logic \"InvAESCipher:inv_aes_cipher_inst\|InvRoundFirst:UR0\|InvSubBytes:U2\|InvSBox:U20\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/invcipher/InvSBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InvAESCipher:inv_aes_cipher_inst\|InvRoundFirst:UR0\|InvSubBytes:U2\|InvSBox:U10\|Ram0 " "RAM logic \"InvAESCipher:inv_aes_cipher_inst\|InvRoundFirst:UR0\|InvSubBytes:U2\|InvSBox:U10\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/invcipher/InvSBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InvAESCipher:inv_aes_cipher_inst\|InvRoundFirst:UR0\|InvSubBytes:U2\|InvSBox:U00\|Ram0 " "RAM logic \"InvAESCipher:inv_aes_cipher_inst\|InvRoundFirst:UR0\|InvSubBytes:U2\|InvSBox:U00\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/invcipher/InvSBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/invcipher/InvSBox.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InvAESCipher:inv_aes_cipher_inst\|KeyExpander:U_KeyExp\|SubWord:SUB2\|SBox:UU3\|Ram0 " "RAM logic \"InvAESCipher:inv_aes_cipher_inst\|KeyExpander:U_KeyExp\|SubWord:SUB2\|SBox:UU3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/common/SBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv" 28 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InvAESCipher:inv_aes_cipher_inst\|KeyExpander:U_KeyExp\|SubWord:SUB2\|SBox:UU2\|Ram0 " "RAM logic \"InvAESCipher:inv_aes_cipher_inst\|KeyExpander:U_KeyExp\|SubWord:SUB2\|SBox:UU2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/common/SBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv" 28 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InvAESCipher:inv_aes_cipher_inst\|KeyExpander:U_KeyExp\|SubWord:SUB2\|SBox:UU1\|Ram0 " "RAM logic \"InvAESCipher:inv_aes_cipher_inst\|KeyExpander:U_KeyExp\|SubWord:SUB2\|SBox:UU1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/common/SBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv" 28 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InvAESCipher:inv_aes_cipher_inst\|KeyExpander:U_KeyExp\|SubWord:SUB2\|SBox:UU0\|Ram0 " "RAM logic \"InvAESCipher:inv_aes_cipher_inst\|KeyExpander:U_KeyExp\|SubWord:SUB2\|SBox:UU0\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/common/SBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv" 28 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InvAESCipher:inv_aes_cipher_inst\|KeyExpander:U_KeyExp\|SubWord:SUB\|SBox:UU3\|Ram0 " "RAM logic \"InvAESCipher:inv_aes_cipher_inst\|KeyExpander:U_KeyExp\|SubWord:SUB\|SBox:UU3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/common/SBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv" 28 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InvAESCipher:inv_aes_cipher_inst\|KeyExpander:U_KeyExp\|SubWord:SUB\|SBox:UU2\|Ram0 " "RAM logic \"InvAESCipher:inv_aes_cipher_inst\|KeyExpander:U_KeyExp\|SubWord:SUB\|SBox:UU2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/common/SBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv" 28 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InvAESCipher:inv_aes_cipher_inst\|KeyExpander:U_KeyExp\|SubWord:SUB\|SBox:UU1\|Ram0 " "RAM logic \"InvAESCipher:inv_aes_cipher_inst\|KeyExpander:U_KeyExp\|SubWord:SUB\|SBox:UU1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/common/SBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv" 28 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InvAESCipher:inv_aes_cipher_inst\|KeyExpander:U_KeyExp\|SubWord:SUB\|SBox:UU0\|Ram0 " "RAM logic \"InvAESCipher:inv_aes_cipher_inst\|KeyExpander:U_KeyExp\|SubWord:SUB\|SBox:UU0\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/common/SBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv" 28 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AESCipher:aes_cipher_inst\|KeyExpander:U_KeyExp\|SubWord:SUB2\|SBox:UU3\|Ram0 " "RAM logic \"AESCipher:aes_cipher_inst\|KeyExpander:U_KeyExp\|SubWord:SUB2\|SBox:UU3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/common/SBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv" 28 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AESCipher:aes_cipher_inst\|KeyExpander:U_KeyExp\|SubWord:SUB2\|SBox:UU2\|Ram0 " "RAM logic \"AESCipher:aes_cipher_inst\|KeyExpander:U_KeyExp\|SubWord:SUB2\|SBox:UU2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/common/SBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv" 28 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AESCipher:aes_cipher_inst\|KeyExpander:U_KeyExp\|SubWord:SUB2\|SBox:UU1\|Ram0 " "RAM logic \"AESCipher:aes_cipher_inst\|KeyExpander:U_KeyExp\|SubWord:SUB2\|SBox:UU1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/common/SBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv" 28 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AESCipher:aes_cipher_inst\|KeyExpander:U_KeyExp\|SubWord:SUB2\|SBox:UU0\|Ram0 " "RAM logic \"AESCipher:aes_cipher_inst\|KeyExpander:U_KeyExp\|SubWord:SUB2\|SBox:UU0\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/common/SBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv" 28 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AESCipher:aes_cipher_inst\|KeyExpander:U_KeyExp\|SubWord:SUB\|SBox:UU3\|Ram0 " "RAM logic \"AESCipher:aes_cipher_inst\|KeyExpander:U_KeyExp\|SubWord:SUB\|SBox:UU3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/common/SBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv" 28 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AESCipher:aes_cipher_inst\|KeyExpander:U_KeyExp\|SubWord:SUB\|SBox:UU2\|Ram0 " "RAM logic \"AESCipher:aes_cipher_inst\|KeyExpander:U_KeyExp\|SubWord:SUB\|SBox:UU2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/common/SBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv" 28 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AESCipher:aes_cipher_inst\|KeyExpander:U_KeyExp\|SubWord:SUB\|SBox:UU1\|Ram0 " "RAM logic \"AESCipher:aes_cipher_inst\|KeyExpander:U_KeyExp\|SubWord:SUB\|SBox:UU1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/common/SBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv" 28 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AESCipher:aes_cipher_inst\|KeyExpander:U_KeyExp\|SubWord:SUB\|SBox:UU0\|Ram0 " "RAM logic \"AESCipher:aes_cipher_inst\|KeyExpander:U_KeyExp\|SubWord:SUB\|SBox:UU0\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../AES_UART/aescore/rtl/common/SBox.sv" "Ram0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/SBox.sv" 28 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1768242521692 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1768242521692 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTDPRAM_INFERRED" "fifo:fifo_rx_inst\|mem_rtl_0 " "Inferred altdpram megafunction from the following logic: \"fifo:fifo_rx_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768242524124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD 4 " "Parameter WIDTHAD set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768242524124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS 16 " "Parameter NUMWORDS set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768242524124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRADDRESS_REG INCLOCK " "Parameter WRADDRESS_REG set to INCLOCK" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768242524124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRADDRESS_ACLR OFF " "Parameter WRADDRESS_ACLR set to OFF" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768242524124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_REG INCLOCK " "Parameter WRCONTROL_REG set to INCLOCK" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768242524124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR OFF " "Parameter WRCONTROL_ACLR set to OFF" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768242524124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDADDRESS_REG OUTCLOCK " "Parameter RDADDRESS_REG set to OUTCLOCK" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768242524124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDADDRESS_ACLR OFF " "Parameter RDADDRESS_ACLR set to OFF" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768242524124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG UNREGISTERED " "Parameter RDCONTROL_REG set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768242524124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_ACLR OFF " "Parameter RDCONTROL_ACLR set to OFF" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768242524124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG INCLOCK " "Parameter INDATA_REG set to INCLOCK" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768242524124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR OFF " "Parameter INDATA_ACLR set to OFF" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768242524124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG UNREGISTERED " "Parameter OUTDATA_REG set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768242524124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR OFF " "Parameter OUTDATA_ACLR set to OFF" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768242524124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "LPM_FILE UNUSED " "Parameter LPM_FILE set to UNUSED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768242524124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE LUTRAM " "Parameter RAM_BLOCK_TYPE set to LUTRAM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768242524124 ""}  } {  } 0 276038 "Inferred altdpram megafunction from the following logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1768242524124 ""} { "Info" "IINFER_ALTDPRAM_INFERRED" "fifo:fifo_tx_inst\|mem_rtl_0 " "Inferred altdpram megafunction from the following logic: \"fifo:fifo_tx_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768242524124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD 4 " "Parameter WIDTHAD set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768242524124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS 16 " "Parameter NUMWORDS set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768242524124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRADDRESS_REG INCLOCK " "Parameter WRADDRESS_REG set to INCLOCK" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768242524124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRADDRESS_ACLR OFF " "Parameter WRADDRESS_ACLR set to OFF" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768242524124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_REG INCLOCK " "Parameter WRCONTROL_REG set to INCLOCK" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768242524124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR OFF " "Parameter WRCONTROL_ACLR set to OFF" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768242524124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDADDRESS_REG OUTCLOCK " "Parameter RDADDRESS_REG set to OUTCLOCK" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768242524124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDADDRESS_ACLR OFF " "Parameter RDADDRESS_ACLR set to OFF" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768242524124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG UNREGISTERED " "Parameter RDCONTROL_REG set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768242524124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_ACLR OFF " "Parameter RDCONTROL_ACLR set to OFF" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768242524124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG INCLOCK " "Parameter INDATA_REG set to INCLOCK" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768242524124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR OFF " "Parameter INDATA_ACLR set to OFF" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768242524124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG UNREGISTERED " "Parameter OUTDATA_REG set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768242524124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR OFF " "Parameter OUTDATA_ACLR set to OFF" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768242524124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "LPM_FILE UNUSED " "Parameter LPM_FILE set to UNUSED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768242524124 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE LUTRAM " "Parameter RAM_BLOCK_TYPE set to LUTRAM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1768242524124 ""}  } {  } 0 276038 "Inferred altdpram megafunction from the following logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1768242524124 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1768242524124 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "AESCipher:aes_cipher_inst\|KeyExpander:U_KeyExp\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"AESCipher:aes_cipher_inst\|KeyExpander:U_KeyExp\|Mod0\"" {  } { { "../AES_UART/aescore/rtl/common/KeyExpander.sv" "Mod0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/KeyExpander.sv" 104 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242524126 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "InvAESCipher:inv_aes_cipher_inst\|KeyExpander:U_KeyExp\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"InvAESCipher:inv_aes_cipher_inst\|KeyExpander:U_KeyExp\|Mod0\"" {  } { { "../AES_UART/aescore/rtl/common/KeyExpander.sv" "Mod0" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/KeyExpander.sv" 104 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242524126 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1768242524126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:fifo_rx_inst\|altdpram:mem_rtl_0 " "Elaborated megafunction instantiation \"fifo:fifo_rx_inst\|altdpram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768242524420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:fifo_rx_inst\|altdpram:mem_rtl_0 " "Instantiated megafunction \"fifo:fifo_rx_inst\|altdpram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768242524420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 4 " "Parameter \"WIDTHAD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768242524420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 16 " "Parameter \"NUMWORDS\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768242524420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRADDRESS_REG INCLOCK " "Parameter \"WRADDRESS_REG\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768242524420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRADDRESS_ACLR OFF " "Parameter \"WRADDRESS_ACLR\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768242524420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_REG INCLOCK " "Parameter \"WRCONTROL_REG\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768242524420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR OFF " "Parameter \"WRCONTROL_ACLR\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768242524420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDADDRESS_REG OUTCLOCK " "Parameter \"RDADDRESS_REG\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768242524420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDADDRESS_ACLR OFF " "Parameter \"RDADDRESS_ACLR\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768242524420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG UNREGISTERED " "Parameter \"RDCONTROL_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768242524420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR OFF " "Parameter \"RDCONTROL_ACLR\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768242524420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG INCLOCK " "Parameter \"INDATA_REG\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768242524420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR OFF " "Parameter \"INDATA_ACLR\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768242524420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG UNREGISTERED " "Parameter \"OUTDATA_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768242524420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR OFF " "Parameter \"OUTDATA_ACLR\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768242524420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE UNUSED " "Parameter \"LPM_FILE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768242524420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE LUTRAM " "Parameter \"RAM_BLOCK_TYPE\" = \"LUTRAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768242524420 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768242524420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_rlo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_rlo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_rlo1 " "Found entity 1: dpram_rlo1" {  } { { "db/dpram_rlo1.tdf" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/quartus_prj/db/dpram_rlo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242524477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768242524477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AESCipher:aes_cipher_inst\|KeyExpander:U_KeyExp\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"AESCipher:aes_cipher_inst\|KeyExpander:U_KeyExp\|lpm_divide:Mod0\"" {  } { { "../AES_UART/aescore/rtl/common/KeyExpander.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/KeyExpander.sv" 104 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768242524605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AESCipher:aes_cipher_inst\|KeyExpander:U_KeyExp\|lpm_divide:Mod0 " "Instantiated megafunction \"AESCipher:aes_cipher_inst\|KeyExpander:U_KeyExp\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768242524606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768242524606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768242524606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768242524606 ""}  } { { "../AES_UART/aescore/rtl/common/KeyExpander.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/aescore/rtl/common/KeyExpander.sv" 104 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768242524606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/quartus_prj/db/lpm_divide_82m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242524643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768242524643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/quartus_prj/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242524653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768242524653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/quartus_prj/db/alt_u_div_sse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768242524664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768242524664 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "wr_axil.buser\[0\] GND " "Pin \"wr_axil.buser\[0\]\" is stuck at GND" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768242527267 "|AES_UART|wr_axil.buser[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr_axil.bresp\[0\] GND " "Pin \"wr_axil.bresp\[0\]\" is stuck at GND" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768242527267 "|AES_UART|wr_axil.bresp[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr_axil.bresp\[1\] GND " "Pin \"wr_axil.bresp\[1\]\" is stuck at GND" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768242527267 "|AES_UART|wr_axil.bresp[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_axil.ruser\[0\] GND " "Pin \"rd_axil.ruser\[0\]\" is stuck at GND" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768242527267 "|AES_UART|rd_axil.ruser[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_axil.rresp\[0\] GND " "Pin \"rd_axil.rresp\[0\]\" is stuck at GND" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768242527267 "|AES_UART|rd_axil.rresp[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_axil.rresp\[1\] GND " "Pin \"rd_axil.rresp\[1\]\" is stuck at GND" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768242527267 "|AES_UART|rd_axil.rresp[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1768242527267 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1768242527524 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1768242531166 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub_Repository/aes_uart_ipcore/quartus_prj/output_files/AES_UART.map.smsg " "Generated suppressed messages file D:/GitHub_Repository/aes_uart_ipcore/quartus_prj/output_files/AES_UART.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768242531336 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1768242531678 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768242531678 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "61 " "Design contains 61 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_axil.aruser\[0\] " "No output dependent on input pin \"rd_axil.aruser\[0\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|rd_axil.aruser[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_axil.arprot\[0\] " "No output dependent on input pin \"rd_axil.arprot\[0\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|rd_axil.arprot[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_axil.arprot\[1\] " "No output dependent on input pin \"rd_axil.arprot\[1\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|rd_axil.arprot[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_axil.arprot\[2\] " "No output dependent on input pin \"rd_axil.arprot\[2\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|rd_axil.arprot[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_axil.araddr\[8\] " "No output dependent on input pin \"rd_axil.araddr\[8\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|rd_axil.araddr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_axil.araddr\[9\] " "No output dependent on input pin \"rd_axil.araddr\[9\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|rd_axil.araddr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_axil.araddr\[10\] " "No output dependent on input pin \"rd_axil.araddr\[10\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|rd_axil.araddr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_axil.araddr\[11\] " "No output dependent on input pin \"rd_axil.araddr\[11\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|rd_axil.araddr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_axil.araddr\[12\] " "No output dependent on input pin \"rd_axil.araddr\[12\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|rd_axil.araddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_axil.araddr\[13\] " "No output dependent on input pin \"rd_axil.araddr\[13\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|rd_axil.araddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_axil.araddr\[14\] " "No output dependent on input pin \"rd_axil.araddr\[14\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|rd_axil.araddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_axil.araddr\[15\] " "No output dependent on input pin \"rd_axil.araddr\[15\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|rd_axil.araddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_axil.araddr\[16\] " "No output dependent on input pin \"rd_axil.araddr\[16\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|rd_axil.araddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_axil.araddr\[17\] " "No output dependent on input pin \"rd_axil.araddr\[17\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|rd_axil.araddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_axil.araddr\[18\] " "No output dependent on input pin \"rd_axil.araddr\[18\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|rd_axil.araddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_axil.araddr\[19\] " "No output dependent on input pin \"rd_axil.araddr\[19\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|rd_axil.araddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_axil.araddr\[20\] " "No output dependent on input pin \"rd_axil.araddr\[20\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|rd_axil.araddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_axil.araddr\[21\] " "No output dependent on input pin \"rd_axil.araddr\[21\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|rd_axil.araddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_axil.araddr\[22\] " "No output dependent on input pin \"rd_axil.araddr\[22\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|rd_axil.araddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_axil.araddr\[23\] " "No output dependent on input pin \"rd_axil.araddr\[23\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|rd_axil.araddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_axil.araddr\[24\] " "No output dependent on input pin \"rd_axil.araddr\[24\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|rd_axil.araddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_axil.araddr\[25\] " "No output dependent on input pin \"rd_axil.araddr\[25\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|rd_axil.araddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_axil.araddr\[26\] " "No output dependent on input pin \"rd_axil.araddr\[26\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|rd_axil.araddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_axil.araddr\[27\] " "No output dependent on input pin \"rd_axil.araddr\[27\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|rd_axil.araddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_axil.araddr\[28\] " "No output dependent on input pin \"rd_axil.araddr\[28\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|rd_axil.araddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_axil.araddr\[29\] " "No output dependent on input pin \"rd_axil.araddr\[29\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|rd_axil.araddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_axil.araddr\[30\] " "No output dependent on input pin \"rd_axil.araddr\[30\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|rd_axil.araddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_axil.araddr\[31\] " "No output dependent on input pin \"rd_axil.araddr\[31\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|rd_axil.araddr[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_axil.wuser\[0\] " "No output dependent on input pin \"wr_axil.wuser\[0\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|wr_axil.wuser[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_axil.wstrb\[0\] " "No output dependent on input pin \"wr_axil.wstrb\[0\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|wr_axil.wstrb[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_axil.wstrb\[1\] " "No output dependent on input pin \"wr_axil.wstrb\[1\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|wr_axil.wstrb[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_axil.wstrb\[2\] " "No output dependent on input pin \"wr_axil.wstrb\[2\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|wr_axil.wstrb[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_axil.wstrb\[3\] " "No output dependent on input pin \"wr_axil.wstrb\[3\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|wr_axil.wstrb[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_axil.awuser\[0\] " "No output dependent on input pin \"wr_axil.awuser\[0\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|wr_axil.awuser[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_axil.awprot\[0\] " "No output dependent on input pin \"wr_axil.awprot\[0\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|wr_axil.awprot[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_axil.awprot\[1\] " "No output dependent on input pin \"wr_axil.awprot\[1\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|wr_axil.awprot[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_axil.awprot\[2\] " "No output dependent on input pin \"wr_axil.awprot\[2\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|wr_axil.awprot[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_axil.awaddr\[8\] " "No output dependent on input pin \"wr_axil.awaddr\[8\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|wr_axil.awaddr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_axil.awaddr\[9\] " "No output dependent on input pin \"wr_axil.awaddr\[9\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|wr_axil.awaddr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_axil.awaddr\[10\] " "No output dependent on input pin \"wr_axil.awaddr\[10\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|wr_axil.awaddr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_axil.awaddr\[11\] " "No output dependent on input pin \"wr_axil.awaddr\[11\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|wr_axil.awaddr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_axil.awaddr\[12\] " "No output dependent on input pin \"wr_axil.awaddr\[12\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|wr_axil.awaddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_axil.awaddr\[13\] " "No output dependent on input pin \"wr_axil.awaddr\[13\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|wr_axil.awaddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_axil.awaddr\[14\] " "No output dependent on input pin \"wr_axil.awaddr\[14\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|wr_axil.awaddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_axil.awaddr\[15\] " "No output dependent on input pin \"wr_axil.awaddr\[15\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|wr_axil.awaddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_axil.awaddr\[16\] " "No output dependent on input pin \"wr_axil.awaddr\[16\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|wr_axil.awaddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_axil.awaddr\[17\] " "No output dependent on input pin \"wr_axil.awaddr\[17\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|wr_axil.awaddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_axil.awaddr\[18\] " "No output dependent on input pin \"wr_axil.awaddr\[18\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|wr_axil.awaddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_axil.awaddr\[19\] " "No output dependent on input pin \"wr_axil.awaddr\[19\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|wr_axil.awaddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_axil.awaddr\[20\] " "No output dependent on input pin \"wr_axil.awaddr\[20\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|wr_axil.awaddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_axil.awaddr\[21\] " "No output dependent on input pin \"wr_axil.awaddr\[21\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|wr_axil.awaddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_axil.awaddr\[22\] " "No output dependent on input pin \"wr_axil.awaddr\[22\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|wr_axil.awaddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_axil.awaddr\[23\] " "No output dependent on input pin \"wr_axil.awaddr\[23\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|wr_axil.awaddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_axil.awaddr\[24\] " "No output dependent on input pin \"wr_axil.awaddr\[24\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|wr_axil.awaddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_axil.awaddr\[25\] " "No output dependent on input pin \"wr_axil.awaddr\[25\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|wr_axil.awaddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_axil.awaddr\[26\] " "No output dependent on input pin \"wr_axil.awaddr\[26\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|wr_axil.awaddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_axil.awaddr\[27\] " "No output dependent on input pin \"wr_axil.awaddr\[27\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|wr_axil.awaddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_axil.awaddr\[28\] " "No output dependent on input pin \"wr_axil.awaddr\[28\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|wr_axil.awaddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_axil.awaddr\[29\] " "No output dependent on input pin \"wr_axil.awaddr\[29\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|wr_axil.awaddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_axil.awaddr\[30\] " "No output dependent on input pin \"wr_axil.awaddr\[30\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|wr_axil.awaddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_axil.awaddr\[31\] " "No output dependent on input pin \"wr_axil.awaddr\[31\]\"" {  } { { "../AES_UART/AES_UART.sv" "" { Text "D:/GitHub_Repository/aes_uart_ipcore/AES_UART/AES_UART.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768242532156 "|AES_UART|wr_axil.awaddr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1768242532156 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13606 " "Implemented 13606 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "117 " "Implemented 117 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1768242532176 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1768242532176 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13429 " "Implemented 13429 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1768242532176 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1768242532176 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1768242532176 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 116 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 116 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5035 " "Peak virtual memory: 5035 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1768242532203 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 13 02:28:52 2026 " "Processing ended: Tue Jan 13 02:28:52 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1768242532203 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1768242532203 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1768242532203 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1768242532203 ""}
