{
  "summary": {
    "overall_coverage_percent": 98.64864864864864558,
    "total_bins_hit": 73,
    "total_bins": 74
  },
  "conditional_predicates": [
    {
      "name": "_cond_pred_UART_rx__I__local__I___T",
      "hit_true": true,
      "hit_false": true,
      "count_true": 302,
      "count_false": 9698,
      "total_updates": 10000,
      "true_percentage": 3.02,
      "false_percentage": 96.98,
      "bins_hit": 2,
      "bins_total": 2,
      "coverage_percent": 100.00
    },
    {
      "name": "_cond_pred_UART_rx__I__local__I___T_1",
      "hit_true": true,
      "hit_false": true,
      "count_true": 11,
      "count_false": 9989,
      "total_updates": 10000,
      "true_percentage": 0.11,
      "false_percentage": 99.89,
      "bins_hit": 2,
      "bins_total": 2,
      "coverage_percent": 100.00
    },
    {
      "name": "_cond_pred_UART_rx__I__local__I___T_10",
      "hit_true": true,
      "hit_false": true,
      "count_true": 966,
      "count_false": 9034,
      "total_updates": 10000,
      "true_percentage": 9.66,
      "false_percentage": 90.34,
      "bins_hit": 2,
      "bins_total": 2,
      "coverage_percent": 100.00
    },
    {
      "name": "_cond_pred_UART_rx__I__local__I___T_11",
      "hit_true": true,
      "hit_false": true,
      "count_true": 959,
      "count_false": 9041,
      "total_updates": 10000,
      "true_percentage": 9.59,
      "false_percentage": 90.41,
      "bins_hit": 2,
      "bins_total": 2,
      "coverage_percent": 100.00
    },
    {
      "name": "_cond_pred_UART_rx__I__local__I___T_2",
      "hit_true": true,
      "hit_false": true,
      "count_true": 630,
      "count_false": 9370,
      "total_updates": 10000,
      "true_percentage": 6.30,
      "false_percentage": 93.70,
      "bins_hit": 2,
      "bins_total": 2,
      "coverage_percent": 100.00
    },
    {
      "name": "_cond_pred_UART_rx__I__local__I___T_3",
      "hit_true": true,
      "hit_false": true,
      "count_true": 621,
      "count_false": 9379,
      "total_updates": 10000,
      "true_percentage": 6.21,
      "false_percentage": 93.79,
      "bins_hit": 2,
      "bins_total": 2,
      "coverage_percent": 100.00
    },
    {
      "name": "_cond_pred_UART_rx__I__local__I___T_4",
      "hit_true": true,
      "hit_false": true,
      "count_true": 8,
      "count_false": 9992,
      "total_updates": 10000,
      "true_percentage": 0.08,
      "false_percentage": 99.92,
      "bins_hit": 2,
      "bins_total": 2,
      "coverage_percent": 100.00
    },
    {
      "name": "_cond_pred_UART_rx__I__local__I___T_5",
      "hit_true": true,
      "hit_false": true,
      "count_true": 8102,
      "count_false": 1898,
      "total_updates": 10000,
      "true_percentage": 81.02,
      "false_percentage": 18.98,
      "bins_hit": 2,
      "bins_total": 2,
      "coverage_percent": 100.00
    },
    {
      "name": "_cond_pred_UART_rx__I__local__I___T_6",
      "hit_true": true,
      "hit_false": true,
      "count_true": 8044,
      "count_false": 1956,
      "total_updates": 10000,
      "true_percentage": 80.44,
      "false_percentage": 19.56,
      "bins_hit": 2,
      "bins_total": 2,
      "coverage_percent": 100.00
    },
    {
      "name": "_cond_pred_UART_rx__I__local__I___T_8",
      "hit_true": true,
      "hit_false": true,
      "count_true": 58,
      "count_false": 9942,
      "total_updates": 10000,
      "true_percentage": 0.58,
      "false_percentage": 99.42,
      "bins_hit": 2,
      "bins_total": 2,
      "coverage_percent": 100.00
    },
    {
      "name": "_cond_pred_UART_rx__I__local__I___T_9",
      "hit_true": true,
      "hit_false": true,
      "count_true": 7,
      "count_false": 9993,
      "total_updates": 10000,
      "true_percentage": 0.07,
      "false_percentage": 99.93,
      "bins_hit": 2,
      "bins_total": 2,
      "coverage_percent": 100.00
    }
  ],
  "mux_conditions": [
  ],
  "register_coverage": [
    {
      "name": "_reg_signals_UART_rx__I__local__I__bitCnterReg",
      "width": 4,
      "bins_hit": 8,
      "bins_total": 8,
      "coverage_percent": 100.00000000000000000,
      "bit_details": [
        {"bit": 0, "hit_zero": true, "hit_one": true, "count_zero": 5969, "count_one": 4031, "total_updates": 10000, "zero_percentage": 59.69, "one_percentage": 40.31, "covered": true, "status": "ZO"},
        {"bit": 1, "hit_zero": true, "hit_one": true, "count_zero": 6075, "count_one": 3925, "total_updates": 10000, "zero_percentage": 60.75, "one_percentage": 39.25, "covered": true, "status": "ZO"},
        {"bit": 2, "hit_zero": true, "hit_one": true, "count_zero": 6108, "count_one": 3892, "total_updates": 10000, "zero_percentage": 61.08, "one_percentage": 38.92, "covered": true, "status": "ZO"},
        {"bit": 3, "hit_zero": true, "hit_one": true, "count_zero": 9020, "count_one": 980, "total_updates": 10000, "zero_percentage": 90.20, "one_percentage": 9.80, "covered": true, "status": "ZO"}
      ]
    },
    {
      "name": "_reg_signals_UART_rx__I__local__I__clkCnterReg",
      "width": 9,
      "bins_hit": 17,
      "bins_total": 18,
      "coverage_percent": 94.44444444444444287,
      "bit_details": [
        {"bit": 0, "hit_zero": true, "hit_one": true, "count_zero": 5184, "count_one": 4816, "total_updates": 10000, "zero_percentage": 51.84, "one_percentage": 48.16, "covered": true, "status": "ZO"},
        {"bit": 1, "hit_zero": true, "hit_one": true, "count_zero": 5193, "count_one": 4807, "total_updates": 10000, "zero_percentage": 51.93, "one_percentage": 48.07, "covered": true, "status": "ZO"},
        {"bit": 2, "hit_zero": true, "hit_one": true, "count_zero": 5258, "count_one": 4742, "total_updates": 10000, "zero_percentage": 52.58, "one_percentage": 47.42, "covered": true, "status": "ZO"},
        {"bit": 3, "hit_zero": true, "hit_one": true, "count_zero": 5341, "count_one": 4659, "total_updates": 10000, "zero_percentage": 53.41, "one_percentage": 46.59, "covered": true, "status": "ZO"},
        {"bit": 4, "hit_zero": true, "hit_one": true, "count_zero": 5536, "count_one": 4464, "total_updates": 10000, "zero_percentage": 55.36, "one_percentage": 44.64, "covered": true, "status": "ZO"},
        {"bit": 5, "hit_zero": true, "hit_one": true, "count_zero": 5551, "count_one": 4449, "total_updates": 10000, "zero_percentage": 55.51, "one_percentage": 44.49, "covered": true, "status": "ZO"},
        {"bit": 6, "hit_zero": true, "hit_one": true, "count_zero": 5786, "count_one": 4214, "total_updates": 10000, "zero_percentage": 57.86, "one_percentage": 42.14, "covered": true, "status": "ZO"},
        {"bit": 7, "hit_zero": true, "hit_one": true, "count_zero": 9285, "count_one": 715, "total_updates": 10000, "zero_percentage": 92.85, "one_percentage": 7.15, "covered": true, "status": "ZO"},
        {"bit": 8, "hit_zero": true, "hit_one": false, "count_zero": 10000, "count_one": 0, "total_updates": 10000, "zero_percentage": 100.00, "one_percentage": 0.00, "covered": false, "status": "Z!", "missing": "MISSING_1"}
      ]
    },
    {
      "name": "_reg_signals_UART_rx__I__local__I__outDataReg_0",
      "width": 1,
      "bins_hit": 2,
      "bins_total": 2,
      "coverage_percent": 100.00000000000000000,
      "bit_details": [
        {"bit": 0, "hit_zero": true, "hit_one": true, "count_zero": 7140, "count_one": 2860, "total_updates": 10000, "zero_percentage": 71.40, "one_percentage": 28.60, "covered": true, "status": "ZO"}
      ]
    },
    {
      "name": "_reg_signals_UART_rx__I__local__I__outDataReg_1",
      "width": 1,
      "bins_hit": 2,
      "bins_total": 2,
      "coverage_percent": 100.00000000000000000,
      "bit_details": [
        {"bit": 0, "hit_zero": true, "hit_one": true, "count_zero": 7320, "count_one": 2680, "total_updates": 10000, "zero_percentage": 73.20, "one_percentage": 26.80, "covered": true, "status": "ZO"}
      ]
    },
    {
      "name": "_reg_signals_UART_rx__I__local__I__outDataReg_2",
      "width": 1,
      "bins_hit": 2,
      "bins_total": 2,
      "coverage_percent": 100.00000000000000000,
      "bit_details": [
        {"bit": 0, "hit_zero": true, "hit_one": true, "count_zero": 7386, "count_one": 2614, "total_updates": 10000, "zero_percentage": 73.86, "one_percentage": 26.14, "covered": true, "status": "ZO"}
      ]
    },
    {
      "name": "_reg_signals_UART_rx__I__local__I__outDataReg_3",
      "width": 1,
      "bins_hit": 2,
      "bins_total": 2,
      "coverage_percent": 100.00000000000000000,
      "bit_details": [
        {"bit": 0, "hit_zero": true, "hit_one": true, "count_zero": 1967, "count_one": 8033, "total_updates": 10000, "zero_percentage": 19.67, "one_percentage": 80.33, "covered": true, "status": "ZO"}
      ]
    },
    {
      "name": "_reg_signals_UART_rx__I__local__I__outDataReg_4",
      "width": 1,
      "bins_hit": 2,
      "bins_total": 2,
      "coverage_percent": 100.00000000000000000,
      "bit_details": [
        {"bit": 0, "hit_zero": true, "hit_one": true, "count_zero": 4658, "count_one": 5342, "total_updates": 10000, "zero_percentage": 46.58, "one_percentage": 53.42, "covered": true, "status": "ZO"}
      ]
    },
    {
      "name": "_reg_signals_UART_rx__I__local__I__outDataReg_5",
      "width": 1,
      "bins_hit": 2,
      "bins_total": 2,
      "coverage_percent": 100.00000000000000000,
      "bit_details": [
        {"bit": 0, "hit_zero": true, "hit_one": true, "count_zero": 6016, "count_one": 3984, "total_updates": 10000, "zero_percentage": 60.16, "one_percentage": 39.84, "covered": true, "status": "ZO"}
      ]
    },
    {
      "name": "_reg_signals_UART_rx__I__local__I__outDataReg_6",
      "width": 1,
      "bins_hit": 2,
      "bins_total": 2,
      "coverage_percent": 100.00000000000000000,
      "bit_details": [
        {"bit": 0, "hit_zero": true, "hit_one": true, "count_zero": 3120, "count_one": 6880, "total_updates": 10000, "zero_percentage": 31.20, "one_percentage": 68.80, "covered": true, "status": "ZO"}
      ]
    },
    {
      "name": "_reg_signals_UART_rx__I__local__I__outDataReg_7",
      "width": 1,
      "bins_hit": 2,
      "bins_total": 2,
      "coverage_percent": 100.00000000000000000,
      "bit_details": [
        {"bit": 0, "hit_zero": true, "hit_one": true, "count_zero": 2739, "count_one": 7261, "total_updates": 10000, "zero_percentage": 27.39, "one_percentage": 72.61, "covered": true, "status": "ZO"}
      ]
    },
    {
      "name": "_reg_signals_UART_rx__I__local__I__outRxDoneReg",
      "width": 1,
      "bins_hit": 2,
      "bins_total": 2,
      "coverage_percent": 100.00000000000000000,
      "bit_details": [
        {"bit": 0, "hit_zero": true, "hit_one": true, "count_zero": 9993, "count_one": 7, "total_updates": 10000, "zero_percentage": 99.93, "one_percentage": 0.07, "covered": true, "status": "ZO"}
      ]
    },
    {
      "name": "_reg_signals_UART_rx__I__local__I__serialDataReg",
      "width": 1,
      "bins_hit": 2,
      "bins_total": 2,
      "coverage_percent": 100.00000000000000000,
      "bit_details": [
        {"bit": 0, "hit_zero": true, "hit_one": true, "count_zero": 4982, "count_one": 5018, "total_updates": 10000, "zero_percentage": 49.82, "one_percentage": 50.18, "covered": true, "status": "ZO"}
      ]
    },
    {
      "name": "_reg_signals_UART_rx__I__local__I__serialDataReg_REG",
      "width": 1,
      "bins_hit": 2,
      "bins_total": 2,
      "coverage_percent": 100.00000000000000000,
      "bit_details": [
        {"bit": 0, "hit_zero": true, "hit_one": true, "count_zero": 4981, "count_one": 5019, "total_updates": 10000, "zero_percentage": 49.81, "one_percentage": 50.19, "covered": true, "status": "ZO"}
      ]
    },
    {
      "name": "_reg_signals_UART_rx__I__local__I__stateReg",
      "width": 2,
      "bins_hit": 4,
      "bins_total": 4,
      "coverage_percent": 100.00000000000000000,
      "bit_details": [
        {"bit": 0, "hit_zero": true, "hit_one": true, "count_zero": 8404, "count_one": 1596, "total_updates": 10000, "zero_percentage": 84.04, "one_percentage": 15.96, "covered": true, "status": "ZO"},
        {"bit": 1, "hit_zero": true, "hit_one": true, "count_zero": 932, "count_one": 9068, "total_updates": 10000, "zero_percentage": 9.32, "one_percentage": 90.68, "covered": true, "status": "ZO"}
      ]
    }
  ]
}
