{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1599262659616 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1599262659616 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1599262659694 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1599262659694 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1599262659775 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1599262659775 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1599262660420 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599262660421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 04 19:37:40 2020 " "Processing started: Fri Sep 04 19:37:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599262660421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262660421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SOC -c SOC " "Command: quartus_map --read_settings_files=on --write_settings_files=off SOC -c SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262660421 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1599262661306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/board/c5board/clock_50to100split.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/board/c5board/clock_50to100split.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_50to100split-SYN " "Found design unit 1: clock_50to100split-SYN" {  } { { "../../../Board/c5board/Clock_50to100Split.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/Clock_50to100Split.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673221 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_50to100Split " "Found entity 1: Clock_50to100Split" {  } { { "../../../Board/c5board/Clock_50to100Split.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/Clock_50to100Split.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262673221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/board/c5board/statusleds_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/board/c5board/statusleds_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 statusleds_pwm-rtl " "Found design unit 1: statusleds_pwm-rtl" {  } { { "../../../Board/c5board/statusleds_pwm.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/statusleds_pwm.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673224 ""} { "Info" "ISGN_ENTITY_NAME" "1 statusleds_pwm " "Found entity 1: statusleds_pwm" {  } { { "../../../Board/c5board/statusleds_pwm.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/statusleds_pwm.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262673224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/board/c5board/c5boardtoplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/board/c5board/c5boardtoplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C5BoardToplevel-RTL " "Found design unit 1: C5BoardToplevel-RTL" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673226 ""} { "Info" "ISGN_ENTITY_NAME" "1 C5BoardToplevel " "Found entity 1: C5BoardToplevel" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262673226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/peripherals/spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/peripherals/spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_interface-rtl " "Found design unit 1: spi_interface-rtl" {  } { { "../../../RTL/Peripherals/spi.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/spi.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673229 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_interface " "Found entity 1: spi_interface" {  } { { "../../../RTL/Peripherals/spi.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/spi.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262673229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/peripherals/peripheral_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/peripherals/peripheral_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 peripheral_controller-rtl " "Found design unit 1: peripheral_controller-rtl" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/peripheral_controller.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673233 ""} { "Info" "ISGN_ENTITY_NAME" "1 peripheral_controller " "Found entity 1: peripheral_controller" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/peripheral_controller.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262673233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/peripherals/io_ps2_com.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/peripherals/io_ps2_com.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 io_ps2_com-rtl " "Found design unit 1: io_ps2_com-rtl" {  } { { "../../../RTL/Peripherals/io_ps2_com.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/io_ps2_com.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673236 ""} { "Info" "ISGN_ENTITY_NAME" "1 io_ps2_com " "Found entity 1: io_ps2_com" {  } { { "../../../RTL/Peripherals/io_ps2_com.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/io_ps2_com.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262673236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/peripherals/interrupt_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/peripherals/interrupt_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interrupt_controller-rtl " "Found design unit 1: interrupt_controller-rtl" {  } { { "../../../RTL/Peripherals/interrupt_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/interrupt_controller.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673239 ""} { "Info" "ISGN_ENTITY_NAME" "1 interrupt_controller " "Found entity 1: interrupt_controller" {  } { { "../../../RTL/Peripherals/interrupt_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/interrupt_controller.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262673239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/charrom/charrom_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/charrom/charrom_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CharROM_ROM-arch " "Found design unit 1: CharROM_ROM-arch" {  } { { "../../../CharROM/CharROM_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/CharROM/CharROM_ROM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673243 ""} { "Info" "ISGN_ENTITY_NAME" "1 CharROM_ROM " "Found entity 1: CharROM_ROM" {  } { { "../../../CharROM/CharROM_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/CharROM/CharROM_ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262673243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/video/video_vga_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/video/video_vga_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_vga_master-rtl " "Found design unit 1: video_vga_master-rtl" {  } { { "../../../RTL/Video/video_vga_master.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/video_vga_master.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673246 ""} { "Info" "ISGN_ENTITY_NAME" "1 video_vga_master " "Found entity 1: video_vga_master" {  } { { "../../../RTL/Video/video_vga_master.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/video_vga_master.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262673246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/video/video_vga_dither.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/video/video_vga_dither.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_vga_dither-rtl " "Found design unit 1: video_vga_dither-rtl" {  } { { "../../../RTL/Video/video_vga_dither.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/video_vga_dither.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673249 ""} { "Info" "ISGN_ENTITY_NAME" "1 video_vga_dither " "Found entity 1: video_vga_dither" {  } { { "../../../RTL/Video/video_vga_dither.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/video_vga_dither.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262673249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/video/vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/video/vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-rtl " "Found design unit 1: vga_controller-rtl" {  } { { "../../../RTL/Video/vga_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/vga_controller.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673252 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../../../RTL/Video/vga_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/vga_controller.vhd" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262673252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/video/chargen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/video/chargen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 charactergenerator-rtl " "Found design unit 1: charactergenerator-rtl" {  } { { "../../../RTL/Video/chargen.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/chargen.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673256 ""} { "Info" "ISGN_ENTITY_NAME" "1 charactergenerator " "Found entity 1: charactergenerator" {  } { { "../../../RTL/Video/chargen.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/chargen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262673256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/memory/twowaycache.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/memory/twowaycache.v" { { "Info" "ISGN_ENTITY_NAME" "1 TwoWayCache " "Found entity 1: TwoWayCache" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262673259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/memory/sdram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/memory/sdram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram-rtl " "Found design unit 1: sdram-rtl" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673263 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262673263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/soc/rtl/toplevel_config.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/soc/rtl/toplevel_config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Toplevel_Config " "Found design unit 1: Toplevel_Config" {  } { { "../../RTL/Toplevel_Config.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/Toplevel_Config.vhd" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262673266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/soc/rtl/soc_virtualtoplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/soc/rtl/soc_virtualtoplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VirtualToplevel-rtl " "Found design unit 1: VirtualToplevel-rtl" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673270 ""} { "Info" "ISGN_ENTITY_NAME" "1 VirtualToplevel " "Found entity 1: VirtualToplevel" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262673270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/peripherals/simple_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/peripherals/simple_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_uart-rtl " "Found design unit 1: simple_uart-rtl" {  } { { "../../../RTL/Peripherals/simple_uart.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/simple_uart.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673272 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_uart " "Found entity 1: simple_uart" {  } { { "../../../RTL/Peripherals/simple_uart.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/simple_uart.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262673272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/cpu/tg68kdotc_kernel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/cpu/tg68kdotc_kernel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68KdotC_Kernel-logic " "Found design unit 1: TG68KdotC_Kernel-logic" {  } { { "../../../RTL/CPU/TG68KdotC_Kernel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68KdotC_Kernel.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673279 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG68KdotC_Kernel " "Found entity 1: TG68KdotC_Kernel" {  } { { "../../../RTL/CPU/TG68KdotC_Kernel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68KdotC_Kernel.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262673279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/cpu/tg68k_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/cpu/tg68k_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68K_Pack " "Found design unit 1: TG68K_Pack" {  } { { "../../../RTL/CPU/TG68K_Pack.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68K_Pack.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262673285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/cpu/tg68k_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/cpu/tg68k_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68K_ALU-logic " "Found design unit 1: TG68K_ALU-logic" {  } { { "../../../RTL/CPU/TG68K_ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68K_ALU.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673296 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG68K_ALU " "Found entity 1: TG68K_ALU" {  } { { "../../../RTL/CPU/TG68K_ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68K_ALU.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262673296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/peripherals/cascade_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/peripherals/cascade_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cascade_timer-rtl " "Found design unit 1: cascade_timer-rtl" {  } { { "../../../RTL/Peripherals/cascade_timer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/cascade_timer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673303 ""} { "Info" "ISGN_ENTITY_NAME" "1 cascade_timer " "Found entity 1: cascade_timer" {  } { { "../../../RTL/Peripherals/cascade_timer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/cascade_timer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262673303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/memory/dmacache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/memory/dmacache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmacache-rtl " "Found design unit 1: dmacache-rtl" {  } { { "../../../RTL/Memory/DMACache.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DMACache.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673311 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMACache " "Found entity 1: DMACache" {  } { { "../../../RTL/Memory/DMACache.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DMACache.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262673311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/memory/dualportram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/memory/dualportram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DualPortRAM-arch " "Found design unit 1: DualPortRAM-arch" {  } { { "../../../RTL/Memory/DualPortRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DualPortRAM.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673313 ""} { "Info" "ISGN_ENTITY_NAME" "1 DualPortRAM " "Found entity 1: DualPortRAM" {  } { { "../../../RTL/Memory/DualPortRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DualPortRAM.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262673313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/misc/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/misc/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-RTL " "Found design unit 1: debounce-RTL" {  } { { "../../../RTL/Misc/Debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Misc/Debounce.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673318 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../../../RTL/Misc/Debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Misc/Debounce.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262673318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/soc/firmware/sdbootstrap_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/soc/firmware/sdbootstrap_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdbootstrap_ROM-arch " "Found design unit 1: sdbootstrap_ROM-arch" {  } { { "../../Firmware/sdbootstrap_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/Firmware/sdbootstrap_ROM.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673333 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdbootstrap_ROM " "Found entity 1: sdbootstrap_ROM" {  } { { "../../Firmware/sdbootstrap_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/Firmware/sdbootstrap_ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262673333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/memory/dmacache_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/memory/dmacache_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMACache_pkg " "Found design unit 1: DMACache_pkg" {  } { { "../../../RTL/Memory/DMACache_pkg.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DMACache_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262673341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/soc/rtl/dmacache_config.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/soc/rtl/dmacache_config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMACache_config " "Found design unit 1: DMACache_config" {  } { { "../../RTL/DMACache_config.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/DMACache_config.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262673347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/memory/dmacacheram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/memory/dmacacheram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMACacheRAM-RTL " "Found design unit 1: DMACacheRAM-RTL" {  } { { "../../../RTL/Memory/DMACacheRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DMACacheRAM.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673352 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMACacheRAM " "Found entity 1: DMACacheRAM" {  } { { "../../../RTL/Memory/DMACacheRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DMACacheRAM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262673352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/misc/poweronreset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/misc/poweronreset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 poweronreset-rtl " "Found design unit 1: poweronreset-rtl" {  } { { "../../../RTL/Misc/poweronreset.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Misc/poweronreset.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673355 ""} { "Info" "ISGN_ENTITY_NAME" "1 poweronreset " "Found entity 1: poweronreset" {  } { { "../../../RTL/Misc/poweronreset.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Misc/poweronreset.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262673355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/sound/sound_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/sound/sound_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sound_controller-rtl " "Found design unit 1: sound_controller-rtl" {  } { { "../../../RTL/Sound/sound_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Sound/sound_controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673357 ""} { "Info" "ISGN_ENTITY_NAME" "1 sound_controller " "Found entity 1: sound_controller" {  } { { "../../../RTL/Sound/sound_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Sound/sound_controller.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262673357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/sound/sound_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/sound/sound_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sound_wrapper-rtl " "Found design unit 1: sound_wrapper-rtl" {  } { { "../../../RTL/Sound/sound_wrapper.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Sound/sound_wrapper.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673360 ""} { "Info" "ISGN_ENTITY_NAME" "1 sound_wrapper " "Found entity 1: sound_wrapper" {  } { { "../../../RTL/Sound/sound_wrapper.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Sound/sound_wrapper.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262673360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/misc/risingedge_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/misc/risingedge_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 risingedge_divider-behavioural " "Found design unit 1: risingedge_divider-behavioural" {  } { { "../../../RTL/Misc/risingedge_divider.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Misc/risingedge_divider.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673363 ""} { "Info" "ISGN_ENTITY_NAME" "1 risingedge_divider " "Found entity 1: risingedge_divider" {  } { { "../../../RTL/Misc/risingedge_divider.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Misc/risingedge_divider.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262673363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/sound/hybrid_pwm_sd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/sound/hybrid_pwm_sd.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_pwm_sd " "Found entity 1: hybrid_pwm_sd" {  } { { "../../../RTL/Sound/hybrid_pwm_sd.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Sound/hybrid_pwm_sd.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262673366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/misc/fifo_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/misc/fifo_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO_Counter-RTL " "Found design unit 1: FIFO_Counter-RTL" {  } { { "../../../RTL/Misc/FIFO_Counter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Misc/FIFO_Counter.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673368 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_Counter " "Found entity 1: FIFO_Counter" {  } { { "../../../RTL/Misc/FIFO_Counter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Misc/FIFO_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262673368 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "C5BoardToplevel " "Elaborating entity \"C5BoardToplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1599262673643 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_rts C5BoardToplevel.vhd(52) " "VHDL Signal Declaration warning at C5BoardToplevel.vhd(52): used explicit default value for signal \"n_rts\" because signal was never assigned a value" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599262673645 "|C5BoardToplevel"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sramAddress C5BoardToplevel.vhd(64) " "VHDL Signal Declaration warning at C5BoardToplevel.vhd(64): used explicit default value for signal \"sramAddress\" because signal was never assigned a value" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599262673645 "|C5BoardToplevel"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_sRamWE C5BoardToplevel.vhd(65) " "VHDL Signal Declaration warning at C5BoardToplevel.vhd(65): used explicit default value for signal \"n_sRamWE\" because signal was never assigned a value" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 65 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599262673645 "|C5BoardToplevel"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_sRamCS C5BoardToplevel.vhd(66) " "VHDL Signal Declaration warning at C5BoardToplevel.vhd(66): used explicit default value for signal \"n_sRamCS\" because signal was never assigned a value" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 66 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599262673645 "|C5BoardToplevel"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_sRamOE C5BoardToplevel.vhd(67) " "VHDL Signal Declaration warning at C5BoardToplevel.vhd(67): used explicit default value for signal \"n_sRamOE\" because signal was never assigned a value" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 67 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599262673645 "|C5BoardToplevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_pll2_locked C5BoardToplevel.vhd(82) " "VHDL Signal Declaration warning at C5BoardToplevel.vhd(82): used implicit default value for signal \"w_pll2_locked\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 82 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599262673645 "|C5BoardToplevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_debugvalue C5BoardToplevel.vhd(84) " "VHDL Signal Declaration warning at C5BoardToplevel.vhd(84): used implicit default value for signal \"w_debugvalue\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 84 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599262673645 "|C5BoardToplevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "w_power_led\[1..0\] C5BoardToplevel.vhd(96) " "Using initial value X (don't care) for net \"w_power_led\[1..0\]\" at C5BoardToplevel.vhd(96)" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 96 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262673649 "|C5BoardToplevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "w_disk_led\[1..0\] C5BoardToplevel.vhd(97) " "Using initial value X (don't care) for net \"w_disk_led\[1..0\]\" at C5BoardToplevel.vhd(97)" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 97 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262673649 "|C5BoardToplevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "w_net_led\[1..0\] C5BoardToplevel.vhd(98) " "Using initial value X (don't care) for net \"w_net_led\[1..0\]\" at C5BoardToplevel.vhd(98)" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 98 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262673649 "|C5BoardToplevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "w_odd_led\[1..0\] C5BoardToplevel.vhd(99) " "Using initial value X (don't care) for net \"w_odd_led\[1..0\]\" at C5BoardToplevel.vhd(99)" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 99 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262673649 "|C5BoardToplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_50to100Split Clock_50to100Split:mypll " "Elaborating entity \"Clock_50to100Split\" for hierarchy \"Clock_50to100Split:mypll\"" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "mypll" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262673708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Clock_50to100Split:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Clock_50to100Split:mypll\|altpll:altpll_component\"" {  } { { "../../../Board/c5board/Clock_50to100Split.vhd" "altpll_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/Clock_50to100Split.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262673764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock_50to100Split:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"Clock_50to100Split:mypll\|altpll:altpll_component\"" {  } { { "../../../Board/c5board/Clock_50to100Split.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/Clock_50to100Split.vhd" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262673766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock_50to100Split:mypll\|altpll:altpll_component " "Instantiated megafunction \"Clock_50to100Split:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -1000 " "Parameter \"clk1_phase_shift\" = \"-1000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Clock_50to100Split " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Clock_50to100Split\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262673766 ""}  } { { "../../../Board/c5board/Clock_50to100Split.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/Clock_50to100Split.vhd" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599262673766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_50to100split_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_50to100split_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_50to100Split_altpll " "Found entity 1: Clock_50to100Split_altpll" {  } { { "db/clock_50to100split_altpll.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/db/clock_50to100split_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262673827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262673827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_50to100Split_altpll Clock_50to100Split:mypll\|altpll:altpll_component\|Clock_50to100Split_altpll:auto_generated " "Elaborating entity \"Clock_50to100Split_altpll\" for hierarchy \"Clock_50to100Split:mypll\|altpll:altpll_component\|Clock_50to100Split_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262673827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "statusleds_pwm statusleds_pwm:myleds " "Elaborating entity \"statusleds_pwm\" for hierarchy \"statusleds_pwm:myleds\"" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "myleds" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262673833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "poweronreset poweronreset:myw_reset " "Elaborating entity \"poweronreset\" for hierarchy \"poweronreset:myw_reset\"" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "myw_reset" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262673835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce poweronreset:myw_reset\|debounce:mydb " "Elaborating entity \"debounce\" for hierarchy \"poweronreset:myw_reset\|debounce:mydb\"" {  } { { "../../../RTL/Misc/poweronreset.vhd" "mydb" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Misc/poweronreset.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262673837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce poweronreset:myw_reset\|debounce:mydb2 " "Elaborating entity \"debounce\" for hierarchy \"poweronreset:myw_reset\|debounce:mydb2\"" {  } { { "../../../RTL/Misc/poweronreset.vhd" "mydb2" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Misc/poweronreset.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262673839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_vga_dither video_vga_dither:mydither " "Elaborating entity \"video_vga_dither\" for hierarchy \"video_vga_dither:mydither\"" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "mydither" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262673842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VirtualToplevel VirtualToplevel:mytg68test " "Elaborating entity \"VirtualToplevel\" for hierarchy \"VirtualToplevel:mytg68test\"" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "mytg68test" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262673844 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vga_newframe SOC_VirtualToplevel.vhd(121) " "VHDL Signal Declaration warning at SOC_VirtualToplevel.vhd(121): used implicit default value for signal \"vga_newframe\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd" 121 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599262673848 "|C5BoardToplevel|VirtualToplevel:mytg68test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps2m_clk_db SOC_VirtualToplevel.vhd(189) " "Verilog HDL or VHDL warning at SOC_VirtualToplevel.vhd(189): object \"ps2m_clk_db\" assigned a value but never read" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599262673848 "|C5BoardToplevel|VirtualToplevel:mytg68test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps2k_clk_db SOC_VirtualToplevel.vhd(190) " "Verilog HDL or VHDL warning at SOC_VirtualToplevel.vhd(190): object \"ps2k_clk_db\" assigned a value but never read" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599262673848 "|C5BoardToplevel|VirtualToplevel:mytg68test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_fast SOC_VirtualToplevel.vhd(298) " "VHDL Process Statement warning at SOC_VirtualToplevel.vhd(298): signal \"clk_fast\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd" 298 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599262673848 "|C5BoardToplevel|VirtualToplevel:mytg68test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset SOC_VirtualToplevel.vhd(310) " "VHDL Process Statement warning at SOC_VirtualToplevel.vhd(310): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd" 310 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599262673848 "|C5BoardToplevel|VirtualToplevel:mytg68test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset SOC_VirtualToplevel.vhd(423) " "VHDL Process Statement warning at SOC_VirtualToplevel.vhd(423): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599262673848 "|C5BoardToplevel|VirtualToplevel:mytg68test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_fast SOC_VirtualToplevel.vhd(426) " "VHDL Process Statement warning at SOC_VirtualToplevel.vhd(426): signal \"clk_fast\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd" 426 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599262673848 "|C5BoardToplevel|VirtualToplevel:mytg68test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce VirtualToplevel:mytg68test\|debounce:ps2m_db " "Elaborating entity \"debounce\" for hierarchy \"VirtualToplevel:mytg68test\|debounce:ps2m_db\"" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "ps2m_db" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262673855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_controller VirtualToplevel:mytg68test\|interrupt_controller:myint " "Elaborating entity \"interrupt_controller\" for hierarchy \"VirtualToplevel:mytg68test\|interrupt_controller:myint\"" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "myint" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262673858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TG68KdotC_Kernel VirtualToplevel:mytg68test\|TG68KdotC_Kernel:myTG68 " "Elaborating entity \"TG68KdotC_Kernel\" for hierarchy \"VirtualToplevel:mytg68test\|TG68KdotC_Kernel:myTG68\"" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "myTG68" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262673860 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_write_mode TG68KdotC_Kernel.vhd(228) " "Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(228): object \"illegal_write_mode\" assigned a value but never read" {  } { { "../../../RTL/CPU/TG68KdotC_Kernel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68KdotC_Kernel.vhd" 228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599262673876 "|C5BoardToplevel|VirtualToplevel:mytg68test|TG68KdotC_Kernel:myTG68"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_read_mode TG68KdotC_Kernel.vhd(229) " "Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(229): object \"illegal_read_mode\" assigned a value but never read" {  } { { "../../../RTL/CPU/TG68KdotC_Kernel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68KdotC_Kernel.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599262673876 "|C5BoardToplevel|VirtualToplevel:mytg68test|TG68KdotC_Kernel:myTG68"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_byteaddr TG68KdotC_Kernel.vhd(230) " "Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(230): object \"illegal_byteaddr\" assigned a value but never read" {  } { { "../../../RTL/CPU/TG68KdotC_Kernel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68KdotC_Kernel.vhd" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599262673876 "|C5BoardToplevel|VirtualToplevel:mytg68test|TG68KdotC_Kernel:myTG68"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "byte TG68KdotC_Kernel.vhd(250) " "Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(250): object \"byte\" assigned a value but never read" {  } { { "../../../RTL/CPU/TG68KdotC_Kernel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68KdotC_Kernel.vhd" 250 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599262673876 "|C5BoardToplevel|VirtualToplevel:mytg68test|TG68KdotC_Kernel:myTG68"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TG68K_ALU VirtualToplevel:mytg68test\|TG68KdotC_Kernel:myTG68\|TG68K_ALU:ALU " "Elaborating entity \"TG68K_ALU\" for hierarchy \"VirtualToplevel:mytg68test\|TG68KdotC_Kernel:myTG68\|TG68K_ALU:ALU\"" {  } { { "../../../RTL/CPU/TG68KdotC_Kernel.vhd" "ALU" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68KdotC_Kernel.vhd" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262673878 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_QB TG68K_ALU.vhd(367) " "VHDL Process Statement warning at TG68K_ALU.vhd(367): signal \"reg_QB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/CPU/TG68K_ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68K_ALU.vhd" 367 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599262673885 "|C5BoardToplevel|VirtualToplevel:mytg68test|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_QB TG68K_ALU.vhd(369) " "VHDL Process Statement warning at TG68K_ALU.vhd(369): signal \"reg_QB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/CPU/TG68K_ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68K_ALU.vhd" 369 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599262673885 "|C5BoardToplevel|VirtualToplevel:mytg68test|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdbootstrap_ROM VirtualToplevel:mytg68test\|sdbootstrap_ROM:mybootrom " "Elaborating entity \"sdbootstrap_ROM\" for hierarchy \"VirtualToplevel:mytg68test\|sdbootstrap_ROM:mybootrom\"" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "mybootrom" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262673888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram VirtualToplevel:mytg68test\|sdram:mysdram " "Elaborating entity \"sdram\" for hierarchy \"VirtualToplevel:mytg68test\|sdram:mysdram\"" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "mysdram" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262673890 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cas_sd_cs sdram.vhd(80) " "Verilog HDL or VHDL warning at sdram.vhd(80): object \"cas_sd_cs\" assigned a value but never read" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599262673895 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cas_sd_ras sdram.vhd(81) " "Verilog HDL or VHDL warning at sdram.vhd(81): object \"cas_sd_ras\" assigned a value but never read" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599262673895 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cas_sd_cas sdram.vhd(82) " "Verilog HDL or VHDL warning at sdram.vhd(82): object \"cas_sd_cas\" assigned a value but never read" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599262673895 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cas_sd_we sdram.vhd(83) " "Verilog HDL or VHDL warning at sdram.vhd(83): object \"cas_sd_we\" assigned a value but never read" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599262673895 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdram_slot1_readwrite sdram.vhd(103) " "Verilog HDL or VHDL warning at sdram.vhd(103): object \"sdram_slot1_readwrite\" assigned a value but never read" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599262673895 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdram_slot2_readwrite sdram.vhd(105) " "Verilog HDL or VHDL warning at sdram.vhd(105): object \"sdram_slot2_readwrite\" assigned a value but never read" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599262673895 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "port1_dtack sdram.vhd(192) " "VHDL Process Statement warning at sdram.vhd(192): signal \"port1_dtack\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599262673895 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "writecache_dtack sdram.vhd(192) " "VHDL Process Statement warning at sdram.vhd(192): signal \"writecache_dtack\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599262673895 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "readcache_dtack sdram.vhd(192) " "VHDL Process Statement warning at sdram.vhd(192): signal \"readcache_dtack\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599262673895 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset sdram.vhd(215) " "VHDL Process Statement warning at sdram.vhd(215): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599262673895 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset sdram.vhd(396) " "VHDL Process Statement warning at sdram.vhd(396): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd" 396 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599262673895 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoWayCache VirtualToplevel:mytg68test\|sdram:mysdram\|TwoWayCache:mytwc " "Elaborating entity \"TwoWayCache\" for hierarchy \"VirtualToplevel:mytg68test\|sdram:mysdram\|TwoWayCache:mytwc\"" {  } { { "../../../RTL/Memory/sdram.vhd" "mytwc" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262673897 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 TwoWayCache.v(198) " "Verilog HDL assignment warning at TwoWayCache.v(198): truncated value with size 32 to match size of target (10)" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599262673898 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram|TwoWayCache:mytwc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 TwoWayCache.v(271) " "Verilog HDL assignment warning at TwoWayCache.v(271): truncated value with size 18 to match size of target (16)" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599262673898 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram|TwoWayCache:mytwc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 TwoWayCache.v(281) " "Verilog HDL assignment warning at TwoWayCache.v(281): truncated value with size 18 to match size of target (16)" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599262673898 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram|TwoWayCache:mytwc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TwoWayCache.v(350) " "Verilog HDL assignment warning at TwoWayCache.v(350): truncated value with size 32 to match size of target (3)" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599262673898 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram|TwoWayCache:mytwc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TwoWayCache.v(362) " "Verilog HDL assignment warning at TwoWayCache.v(362): truncated value with size 32 to match size of target (3)" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599262673898 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram|TwoWayCache:mytwc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TwoWayCache.v(373) " "Verilog HDL assignment warning at TwoWayCache.v(373): truncated value with size 32 to match size of target (3)" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599262673898 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram|TwoWayCache:mytwc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TwoWayCache.v(384) " "Verilog HDL assignment warning at TwoWayCache.v(384): truncated value with size 32 to match size of target (3)" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599262673898 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram|TwoWayCache:mytwc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TwoWayCache.v(395) " "Verilog HDL assignment warning at TwoWayCache.v(395): truncated value with size 32 to match size of target (3)" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599262673898 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram|TwoWayCache:mytwc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TwoWayCache.v(406) " "Verilog HDL assignment warning at TwoWayCache.v(406): truncated value with size 32 to match size of target (3)" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599262673898 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram|TwoWayCache:mytwc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TwoWayCache.v(417) " "Verilog HDL assignment warning at TwoWayCache.v(417): truncated value with size 32 to match size of target (3)" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599262673899 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram|TwoWayCache:mytwc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_to_sdram TwoWayCache.v(37) " "Output port \"data_to_sdram\" at TwoWayCache.v(37) has no driver" {  } { { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599262673899 "|C5BoardToplevel|VirtualToplevel:mytg68test|sdram:mysdram|TwoWayCache:mytwc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DualPortRAM VirtualToplevel:mytg68test\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:dataram " "Elaborating entity \"DualPortRAM\" for hierarchy \"VirtualToplevel:mytg68test\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:dataram\"" {  } { { "../../../RTL/Memory/TwoWayCache.v" "dataram" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262673900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DualPortRAM VirtualToplevel:mytg68test\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:tagram " "Elaborating entity \"DualPortRAM\" for hierarchy \"VirtualToplevel:mytg68test\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:tagram\"" {  } { { "../../../RTL/Memory/TwoWayCache.v" "tagram" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262673903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMACache VirtualToplevel:mytg68test\|DMACache:mydmacache " "Elaborating entity \"DMACache\" for hierarchy \"VirtualToplevel:mytg68test\|DMACache:mydmacache\"" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "mydmacache" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262673906 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internals DMACache.vhd(125) " "VHDL Process Statement warning at DMACache.vhd(125): signal \"internals\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Memory/DMACache.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DMACache.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599262673913 "|C5BoardToplevel|VirtualToplevel:mytg68test|DMACache:mydmacache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "activechannel DMACache.vhd(125) " "VHDL Process Statement warning at DMACache.vhd(125): signal \"activechannel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Memory/DMACache.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DMACache.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599262673913 "|C5BoardToplevel|VirtualToplevel:mytg68test|DMACache:mydmacache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internals DMACache.vhd(126) " "VHDL Process Statement warning at DMACache.vhd(126): signal \"internals\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Memory/DMACache.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DMACache.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599262673913 "|C5BoardToplevel|VirtualToplevel:mytg68test|DMACache:mydmacache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cache_wraddr_lsb DMACache.vhd(127) " "VHDL Process Statement warning at DMACache.vhd(127): signal \"cache_wraddr_lsb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Memory/DMACache.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DMACache.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599262673913 "|C5BoardToplevel|VirtualToplevel:mytg68test|DMACache:mydmacache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_Counter VirtualToplevel:mytg68test\|DMACache:mydmacache\|FIFO_Counter:\\FIFOCounters:0:myfifocounter " "Elaborating entity \"FIFO_Counter\" for hierarchy \"VirtualToplevel:mytg68test\|DMACache:mydmacache\|FIFO_Counter:\\FIFOCounters:0:myfifocounter\"" {  } { { "../../../RTL/Memory/DMACache.vhd" "\\FIFOCounters:0:myfifocounter" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DMACache.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262673915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMACacheRAM VirtualToplevel:mytg68test\|DMACache:mydmacache\|DMACacheRAM:myDMACacheRAM " "Elaborating entity \"DMACacheRAM\" for hierarchy \"VirtualToplevel:mytg68test\|DMACache:mydmacache\|DMACacheRAM:myDMACacheRAM\"" {  } { { "../../../RTL/Memory/DMACache.vhd" "myDMACacheRAM" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DMACache.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262673922 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdaddress DMACacheRAM.vhd(41) " "VHDL Process Statement warning at DMACacheRAM.vhd(41): signal \"rdaddress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Memory/DMACacheRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DMACacheRAM.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599262673924 "|C5BoardToplevel|VirtualToplevel:mytg68test|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller VirtualToplevel:mytg68test\|vga_controller:myvga " "Elaborating entity \"vga_controller\" for hierarchy \"VirtualToplevel:mytg68test\|vga_controller:myvga\"" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "myvga" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262673927 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vga_newframe vga_controller.vhd(132) " "Verilog HDL or VHDL warning at vga_controller.vhd(132): object \"vga_newframe\" assigned a value but never read" {  } { { "../../../RTL/Video/vga_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/vga_controller.vhd" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599262673932 "|C5BoardToplevel|VirtualToplevel:mytg68test|vga_controller:myvga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "chargen_overlay vga_controller.vhd(142) " "Verilog HDL or VHDL warning at vga_controller.vhd(142): object \"chargen_overlay\" assigned a value but never read" {  } { { "../../../RTL/Video/vga_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/vga_controller.vhd" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599262673932 "|C5BoardToplevel|VirtualToplevel:mytg68test|vga_controller:myvga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_req vga_controller.vhd(163) " "VHDL Process Statement warning at vga_controller.vhd(163): signal \"reg_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Video/vga_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/vga_controller.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599262673932 "|C5BoardToplevel|VirtualToplevel:mytg68test|vga_controller:myvga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "req_d vga_controller.vhd(163) " "VHDL Process Statement warning at vga_controller.vhd(163): signal \"req_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Video/vga_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/vga_controller.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599262673932 "|C5BoardToplevel|VirtualToplevel:mytg68test|vga_controller:myvga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_vga_master VirtualToplevel:mytg68test\|vga_controller:myvga\|video_vga_master:myVgaMaster " "Elaborating entity \"video_vga_master\" for hierarchy \"VirtualToplevel:mytg68test\|vga_controller:myvga\|video_vga_master:myVgaMaster\"" {  } { { "../../../RTL/Video/vga_controller.vhd" "myVgaMaster" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/vga_controller.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262673935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "charactergenerator VirtualToplevel:mytg68test\|vga_controller:myvga\|charactergenerator:mychargen " "Elaborating entity \"charactergenerator\" for hierarchy \"VirtualToplevel:mytg68test\|vga_controller:myvga\|charactergenerator:mychargen\"" {  } { { "../../../RTL/Video/vga_controller.vhd" "mychargen" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/vga_controller.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262673938 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "upd chargen.vhd(38) " "Verilog HDL or VHDL warning at chargen.vhd(38): object \"upd\" assigned a value but never read" {  } { { "../../../RTL/Video/chargen.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/chargen.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599262673939 "|C5BoardToplevel|VirtualToplevel:mytg68test|vga_controller:myvga|charactergenerator:mychargen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CharROM_ROM VirtualToplevel:mytg68test\|vga_controller:myvga\|charactergenerator:mychargen\|CharROM_ROM:mycharrom " "Elaborating entity \"CharROM_ROM\" for hierarchy \"VirtualToplevel:mytg68test\|vga_controller:myvga\|charactergenerator:mychargen\|CharROM_ROM:mycharrom\"" {  } { { "../../../RTL/Video/chargen.vhd" "mycharrom" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/chargen.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262673940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DualPortRAM VirtualToplevel:mytg68test\|vga_controller:myvga\|charactergenerator:mychargen\|DualPortRAM:mymessagerom " "Elaborating entity \"DualPortRAM\" for hierarchy \"VirtualToplevel:mytg68test\|vga_controller:myvga\|charactergenerator:mychargen\|DualPortRAM:mymessagerom\"" {  } { { "../../../RTL/Video/chargen.vhd" "mymessagerom" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/chargen.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262673942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "peripheral_controller VirtualToplevel:mytg68test\|peripheral_controller:myperipheral " "Elaborating entity \"peripheral_controller\" for hierarchy \"VirtualToplevel:mytg68test\|peripheral_controller:myperipheral\"" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "myperipheral" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262673947 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_req peripheral_controller.vhd(170) " "VHDL Process Statement warning at peripheral_controller.vhd(170): signal \"reg_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/peripheral_controller.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599262673950 "|C5BoardToplevel|VirtualToplevel:mytg68test|peripheral_controller:myperipheral"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "req_d peripheral_controller.vhd(170) " "VHDL Process Statement warning at peripheral_controller.vhd(170): signal \"req_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/peripheral_controller.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599262673950 "|C5BoardToplevel|VirtualToplevel:mytg68test|peripheral_controller:myperipheral"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_interface VirtualToplevel:mytg68test\|peripheral_controller:myperipheral\|spi_interface:myspi " "Elaborating entity \"spi_interface\" for hierarchy \"VirtualToplevel:mytg68test\|peripheral_controller:myperipheral\|spi_interface:myspi\"" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "myspi" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/peripheral_controller.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262673953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_uart VirtualToplevel:mytg68test\|peripheral_controller:myperipheral\|simple_uart:myuart " "Elaborating entity \"simple_uart\" for hierarchy \"VirtualToplevel:mytg68test\|peripheral_controller:myperipheral\|simple_uart:myuart\"" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "myuart" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/peripheral_controller.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262673955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cascade_timer VirtualToplevel:mytg68test\|peripheral_controller:myperipheral\|cascade_timer:mytimer " "Elaborating entity \"cascade_timer\" for hierarchy \"VirtualToplevel:mytg68test\|peripheral_controller:myperipheral\|cascade_timer:mytimer\"" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "mytimer" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/peripheral_controller.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262673958 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset cascade_timer.vhd(38) " "VHDL Process Statement warning at cascade_timer.vhd(38): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Peripherals/cascade_timer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/cascade_timer.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599262673962 "|C5BoardToplevel|VirtualToplevel:mytg68test|peripheral_controller:myperipheral|cascade_timer:mytimer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_ps2_com VirtualToplevel:mytg68test\|peripheral_controller:myperipheral\|io_ps2_com:mykeyboard " "Elaborating entity \"io_ps2_com\" for hierarchy \"VirtualToplevel:mytg68test\|peripheral_controller:myperipheral\|io_ps2_com:mykeyboard\"" {  } { { "../../../RTL/Peripherals/peripheral_controller.vhd" "mykeyboard" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/peripheral_controller.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262673963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound_wrapper VirtualToplevel:mytg68test\|sound_wrapper:myaudio " "Elaborating entity \"sound_wrapper\" for hierarchy \"VirtualToplevel:mytg68test\|sound_wrapper:myaudio\"" {  } { { "../../RTL/SOC_VirtualToplevel.vhd" "myaudio" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262673968 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_data_out sound_wrapper.vhd(20) " "VHDL Signal Declaration warning at sound_wrapper.vhd(20): used implicit default value for signal \"reg_data_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../RTL/Sound/sound_wrapper.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Sound/sound_wrapper.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599262673971 "|C5BoardToplevel|VirtualToplevel:mytg68test|sound_wrapper:myaudio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risingedge_divider VirtualToplevel:mytg68test\|sound_wrapper:myaudio\|risingedge_divider:myclkdiv " "Elaborating entity \"risingedge_divider\" for hierarchy \"VirtualToplevel:mytg68test\|sound_wrapper:myaudio\|risingedge_divider:myclkdiv\"" {  } { { "../../../RTL/Sound/sound_wrapper.vhd" "myclkdiv" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Sound/sound_wrapper.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262673979 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n risingedge_divider.vhd(27) " "VHDL Process Statement warning at risingedge_divider.vhd(27): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../RTL/Misc/risingedge_divider.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Misc/risingedge_divider.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599262673981 "|C5BoardToplevel|VirtualToplevel:mytg68test|sound_wrapper:myaudio|risingedge_divider:myclkdiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound_controller VirtualToplevel:mytg68test\|sound_wrapper:myaudio\|sound_controller:channel0 " "Elaborating entity \"sound_controller\" for hierarchy \"VirtualToplevel:mytg68test\|sound_wrapper:myaudio\|sound_controller:channel0\"" {  } { { "../../../RTL/Sound/sound_wrapper.vhd" "channel0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Sound/sound_wrapper.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262673984 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "audio_int sound_controller.vhd(35) " "VHDL Signal Declaration warning at sound_controller.vhd(35): used implicit default value for signal \"audio_int\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../RTL/Sound/sound_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Sound/sound_controller.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599262674003 "|C5BoardToplevel|VirtualToplevel:mytg68test|sound_wrapper:myaudio|sound_controller:channel0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hybrid_pwm_sd hybrid_pwm_sd:\\audio2:leftsd " "Elaborating entity \"hybrid_pwm_sd\" for hierarchy \"hybrid_pwm_sd:\\audio2:leftsd\"" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "\\audio2:leftsd" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262674066 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 hybrid_pwm_sd.v(31) " "Verilog HDL assignment warning at hybrid_pwm_sd.v(31): truncated value with size 32 to match size of target (5)" {  } { { "../../../RTL/Sound/hybrid_pwm_sd.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Sound/hybrid_pwm_sd.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599262674068 "|C5BoardToplevel|hybrid_pwm_sd:udio2:leftsd"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "VirtualToplevel:mytg68test\|DMACache:mydmacache\|DMACacheRAM:myDMACacheRAM\|ram_rtl_0 " "Inferred RAM node \"VirtualToplevel:mytg68test\|DMACache:mydmacache\|DMACacheRAM:myDMACacheRAM\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1599262676509 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "VirtualToplevel:mytg68test\|TG68KdotC_Kernel:myTG68\|regfile_rtl_0 " "Inferred RAM node \"VirtualToplevel:mytg68test\|TG68KdotC_Kernel:myTG68\|regfile_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1599262676510 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "VirtualToplevel:mytg68test\|TG68KdotC_Kernel:myTG68\|regfile " "RAM logic \"VirtualToplevel:mytg68test\|TG68KdotC_Kernel:myTG68\|regfile\" is uninferred due to asynchronous read logic" {  } { { "../../../RTL/CPU/TG68KdotC_Kernel.vhd" "regfile" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68KdotC_Kernel.vhd" 127 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1599262676510 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1599262676510 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VirtualToplevel:mytg68test\|vga_controller:myvga\|charactergenerator:mychargen\|DualPortRAM:mymessagerom\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VirtualToplevel:mytg68test\|vga_controller:myvga\|charactergenerator:mychargen\|DualPortRAM:mymessagerom\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VirtualToplevel:mytg68test\|vga_controller:myvga\|charactergenerator:mychargen\|CharROM_ROM:mycharrom\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VirtualToplevel:mytg68test\|vga_controller:myvga\|charactergenerator:mychargen\|CharROM_ROM:mycharrom\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SOC.ram0_CharROM_ROM_dc07042c.hdl.mif " "Parameter INIT_FILE set to db/SOC.ram0_CharROM_ROM_dc07042c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VirtualToplevel:mytg68test\|DMACache:mydmacache\|DMACacheRAM:myDMACacheRAM\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VirtualToplevel:mytg68test\|DMACache:mydmacache\|DMACacheRAM:myDMACacheRAM\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VirtualToplevel:mytg68test\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:tagram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VirtualToplevel:mytg68test\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:tagram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 18 " "Parameter WIDTH_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VirtualToplevel:mytg68test\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:dataram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VirtualToplevel:mytg68test\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:dataram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 18 " "Parameter WIDTH_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VirtualToplevel:mytg68test\|sdbootstrap_ROM:mybootrom\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VirtualToplevel:mytg68test\|sdbootstrap_ROM:mybootrom\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SOC.ram0_sdbootstrap_ROM_65f34fce.hdl.mif " "Parameter INIT_FILE set to db/SOC.ram0_sdbootstrap_ROM_65f34fce.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VirtualToplevel:mytg68test\|TG68KdotC_Kernel:myTG68\|regfile_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VirtualToplevel:mytg68test\|TG68KdotC_Kernel:myTG68\|regfile_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599262686001 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599262686001 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1599262686001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VirtualToplevel:mytg68test\|TG68KdotC_Kernel:myTG68\|altsyncram:regfile_rtl_0 " "Elaborated megafunction instantiation \"VirtualToplevel:mytg68test\|TG68KdotC_Kernel:myTG68\|altsyncram:regfile_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262686099 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VirtualToplevel:mytg68test\|TG68KdotC_Kernel:myTG68\|altsyncram:regfile_rtl_0 " "Instantiated megafunction \"VirtualToplevel:mytg68test\|TG68KdotC_Kernel:myTG68\|altsyncram:regfile_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686099 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599262686099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f2k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f2k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f2k1 " "Found entity 1: altsyncram_f2k1" {  } { { "db/altsyncram_f2k1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/db/altsyncram_f2k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262686165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262686165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VirtualToplevel:mytg68test\|vga_controller:myvga\|charactergenerator:mychargen\|DualPortRAM:mymessagerom\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"VirtualToplevel:mytg68test\|vga_controller:myvga\|charactergenerator:mychargen\|DualPortRAM:mymessagerom\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262686178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VirtualToplevel:mytg68test\|vga_controller:myvga\|charactergenerator:mychargen\|DualPortRAM:mymessagerom\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"VirtualToplevel:mytg68test\|vga_controller:myvga\|charactergenerator:mychargen\|DualPortRAM:mymessagerom\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686178 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599262686178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ebs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ebs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ebs1 " "Found entity 1: altsyncram_ebs1" {  } { { "db/altsyncram_ebs1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/db/altsyncram_ebs1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262686243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262686243 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VirtualToplevel:mytg68test\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:tagram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"VirtualToplevel:mytg68test\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:tagram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262686254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VirtualToplevel:mytg68test\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:tagram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"VirtualToplevel:mytg68test\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:tagram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 18 " "Parameter \"WIDTH_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 18 " "Parameter \"WIDTH_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686255 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599262686255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ets1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ets1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ets1 " "Found entity 1: altsyncram_ets1" {  } { { "db/altsyncram_ets1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/db/altsyncram_ets1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262686321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262686321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VirtualToplevel:mytg68test\|sdbootstrap_ROM:mybootrom\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"VirtualToplevel:mytg68test\|sdbootstrap_ROM:mybootrom\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262686332 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VirtualToplevel:mytg68test\|sdbootstrap_ROM:mybootrom\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"VirtualToplevel:mytg68test\|sdbootstrap_ROM:mybootrom\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SOC.ram0_sdbootstrap_ROM_65f34fce.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SOC.ram0_sdbootstrap_ROM_65f34fce.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686332 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599262686332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o422.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o422.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o422 " "Found entity 1: altsyncram_o422" {  } { { "db/altsyncram_o422.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/db/altsyncram_o422.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262686391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262686391 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VirtualToplevel:mytg68test\|DMACache:mydmacache\|DMACacheRAM:myDMACacheRAM\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"VirtualToplevel:mytg68test\|DMACache:mydmacache\|DMACacheRAM:myDMACacheRAM\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262686404 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VirtualToplevel:mytg68test\|DMACache:mydmacache\|DMACacheRAM:myDMACacheRAM\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"VirtualToplevel:mytg68test\|DMACache:mydmacache\|DMACacheRAM:myDMACacheRAM\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686404 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599262686404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v5k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v5k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v5k1 " "Found entity 1: altsyncram_v5k1" {  } { { "db/altsyncram_v5k1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/db/altsyncram_v5k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262686465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262686465 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VirtualToplevel:mytg68test\|vga_controller:myvga\|charactergenerator:mychargen\|CharROM_ROM:mycharrom\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"VirtualToplevel:mytg68test\|vga_controller:myvga\|charactergenerator:mychargen\|CharROM_ROM:mycharrom\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262686475 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VirtualToplevel:mytg68test\|vga_controller:myvga\|charactergenerator:mychargen\|CharROM_ROM:mycharrom\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"VirtualToplevel:mytg68test\|vga_controller:myvga\|charactergenerator:mychargen\|CharROM_ROM:mycharrom\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SOC.ram0_CharROM_ROM_dc07042c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SOC.ram0_CharROM_ROM_dc07042c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686476 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599262686476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e7d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e7d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e7d1 " "Found entity 1: altsyncram_e7d1" {  } { { "db/altsyncram_e7d1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/db/altsyncram_e7d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262686545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262686545 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VirtualToplevel:mytg68test\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:dataram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"VirtualToplevel:mytg68test\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:dataram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262686556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VirtualToplevel:mytg68test\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:dataram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"VirtualToplevel:mytg68test\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:dataram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 18 " "Parameter \"WIDTH_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 18 " "Parameter \"WIDTH_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599262686556 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599262686556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c3t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c3t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c3t1 " "Found entity 1: altsyncram_c3t1" {  } { { "db/altsyncram_c3t1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/db/altsyncram_c3t1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599262686619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262686619 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1599262686779 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sramData\[0\] " "bidirectional pin \"sramData\[0\]\" has no driver" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1599262690139 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sramData\[1\] " "bidirectional pin \"sramData\[1\]\" has no driver" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1599262690139 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sramData\[2\] " "bidirectional pin \"sramData\[2\]\" has no driver" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1599262690139 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sramData\[3\] " "bidirectional pin \"sramData\[3\]\" has no driver" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1599262690139 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sramData\[4\] " "bidirectional pin \"sramData\[4\]\" has no driver" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1599262690139 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sramData\[5\] " "bidirectional pin \"sramData\[5\]\" has no driver" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1599262690139 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sramData\[6\] " "bidirectional pin \"sramData\[6\]\" has no driver" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1599262690139 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sramData\[7\] " "bidirectional pin \"sramData\[7\]\" has no driver" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1599262690139 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 1 1599262690139 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[16\] GND " "Pin \"sramAddress\[16\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|sramAddress[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[17\] GND " "Pin \"sramAddress\[17\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|sramAddress[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[18\] GND " "Pin \"sramAddress\[18\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|sramAddress[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[19\] GND " "Pin \"sramAddress\[19\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|sramAddress[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sRamWE VCC " "Pin \"n_sRamWE\" is stuck at VCC" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|n_sRamWE"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sRamCS VCC " "Pin \"n_sRamCS\" is stuck at VCC" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|n_sRamCS"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] VCC " "Pin \"leds\[0\]\" is stuck at VCC" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] VCC " "Pin \"leds\[1\]\" is stuck at VCC" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] VCC " "Pin \"leds\[2\]\" is stuck at VCC" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] VCC " "Pin \"leds\[3\]\" is stuck at VCC" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sRamOE VCC " "Pin \"n_sRamOE\" is stuck at VCC" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|n_sRamOE"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_sdram_cke VCC " "Pin \"o_sdram_cke\" is stuck at VCC" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|o_sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_rts GND " "Pin \"n_rts\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|n_rts"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[15\] GND " "Pin \"IO_PIN\[15\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|IO_PIN[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[16\] GND " "Pin \"IO_PIN\[16\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|IO_PIN[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[17\] GND " "Pin \"IO_PIN\[17\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|IO_PIN[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[18\] GND " "Pin \"IO_PIN\[18\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|IO_PIN[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[19\] GND " "Pin \"IO_PIN\[19\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|IO_PIN[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[20\] GND " "Pin \"IO_PIN\[20\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|IO_PIN[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[21\] GND " "Pin \"IO_PIN\[21\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|IO_PIN[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[22\] GND " "Pin \"IO_PIN\[22\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|IO_PIN[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[23\] GND " "Pin \"IO_PIN\[23\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|IO_PIN[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[24\] GND " "Pin \"IO_PIN\[24\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|IO_PIN[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[25\] GND " "Pin \"IO_PIN\[25\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|IO_PIN[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[26\] GND " "Pin \"IO_PIN\[26\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|IO_PIN[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[27\] GND " "Pin \"IO_PIN\[27\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|IO_PIN[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[28\] GND " "Pin \"IO_PIN\[28\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|IO_PIN[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[29\] GND " "Pin \"IO_PIN\[29\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|IO_PIN[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[30\] GND " "Pin \"IO_PIN\[30\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|IO_PIN[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[31\] GND " "Pin \"IO_PIN\[31\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|IO_PIN[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[32\] GND " "Pin \"IO_PIN\[32\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|IO_PIN[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[33\] GND " "Pin \"IO_PIN\[33\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|IO_PIN[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[34\] GND " "Pin \"IO_PIN\[34\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|IO_PIN[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[35\] GND " "Pin \"IO_PIN\[35\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|IO_PIN[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[36\] GND " "Pin \"IO_PIN\[36\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|IO_PIN[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[37\] GND " "Pin \"IO_PIN\[37\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|IO_PIN[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[38\] GND " "Pin \"IO_PIN\[38\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|IO_PIN[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[39\] GND " "Pin \"IO_PIN\[39\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|IO_PIN[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[40\] GND " "Pin \"IO_PIN\[40\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|IO_PIN[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[41\] GND " "Pin \"IO_PIN\[41\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|IO_PIN[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[42\] GND " "Pin \"IO_PIN\[42\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|IO_PIN[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IO_PIN\[43\] VCC " "Pin \"IO_PIN\[43\]\" is stuck at VCC" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|IO_PIN[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[0\] GND " "Pin \"sramAddress\[0\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|sramAddress[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[1\] GND " "Pin \"sramAddress\[1\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|sramAddress[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[2\] GND " "Pin \"sramAddress\[2\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|sramAddress[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[3\] GND " "Pin \"sramAddress\[3\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|sramAddress[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[4\] GND " "Pin \"sramAddress\[4\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|sramAddress[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[5\] GND " "Pin \"sramAddress\[5\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|sramAddress[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[6\] GND " "Pin \"sramAddress\[6\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|sramAddress[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[7\] GND " "Pin \"sramAddress\[7\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|sramAddress[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[8\] GND " "Pin \"sramAddress\[8\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|sramAddress[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[9\] GND " "Pin \"sramAddress\[9\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|sramAddress[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[10\] GND " "Pin \"sramAddress\[10\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|sramAddress[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[11\] GND " "Pin \"sramAddress\[11\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|sramAddress[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[12\] GND " "Pin \"sramAddress\[12\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|sramAddress[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[13\] GND " "Pin \"sramAddress\[13\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|sramAddress[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[14\] GND " "Pin \"sramAddress\[14\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|sramAddress[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[15\] GND " "Pin \"sramAddress\[15\]\" is stuck at GND" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599262774833 "|C5BoardToplevel|sramAddress[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1599262774833 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1599262775353 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "IO_PIN\[46\] ps2k_clk " "Output pin \"IO_PIN\[46\]\" driven by bidirectional pin \"ps2k_clk\" cannot be tri-stated" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 60 -1 0 } } { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 39 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1599262775920 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "IO_PIN\[47\] ps2k_dat " "Output pin \"IO_PIN\[47\]\" driven by bidirectional pin \"ps2k_dat\" cannot be tri-stated" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 60 -1 0 } } { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 40 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1599262775920 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "255 " "255 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599262784881 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "VirtualToplevel:mytg68test\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:tagram\|altsyncram:ram_rtl_0\|altsyncram_ets1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"VirtualToplevel:mytg68test\|sdram:mysdram\|TwoWayCache:mytwc\|DualPortRAM:tagram\|altsyncram:ram_rtl_0\|altsyncram_ets1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_ets1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/db/altsyncram_ets1.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../RTL/Memory/TwoWayCache.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v" 110 0 0 } } { "../../../RTL/Memory/sdram.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd" 295 0 0 } } { "../../RTL/SOC_VirtualToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd" 451 0 0 } } { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 238 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262784914 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 3 0 0 " "Adding 7 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1599262785817 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599262785817 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Clock_50to100Split:mypll\|altpll:altpll_component\|Clock_50to100Split_altpll:auto_generated\|generic_pll2 " "RST port on the PLL is not properly connected on instance Clock_50to100Split:mypll\|altpll:altpll_component\|Clock_50to100Split_altpll:auto_generated\|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1599262786190 ""}  } { { "db/clock_50to100split_altpll.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/db/clock_50to100split_altpll.v" 79 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1599262786190 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Clock_50to100Split:mypll\|altpll:altpll_component\|Clock_50to100Split_altpll:auto_generated\|generic_pll3 " "RST port on the PLL is not properly connected on instance Clock_50to100Split:mypll\|altpll:altpll_component\|Clock_50to100Split_altpll:auto_generated\|generic_pll3. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1599262786201 ""}  } { { "db/clock_50to100split_altpll.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/db/clock_50to100split_altpll.v" 93 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1599262786201 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Clock_50to100Split:mypll\|altpll:altpll_component\|Clock_50to100Split_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance Clock_50to100Split:mypll\|altpll:altpll_component\|Clock_50to100Split_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1599262786214 ""}  } { { "db/clock_50to100split_altpll.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/db/clock_50to100split_altpll.v" 65 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1599262786214 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "n_cts " "No output dependent on input pin \"n_cts\"" {  } { { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599262786676 "|C5BoardToplevel|n_cts"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1599262786676 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7705 " "Implemented 7705 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1599262786700 ""} { "Info" "ICUT_CUT_TM_OPINS" "100 " "Implemented 100 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1599262786700 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "28 " "Implemented 28 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1599262786700 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7458 " "Implemented 7458 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1599262786700 ""} { "Info" "ICUT_CUT_TM_RAMS" "108 " "Implemented 108 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1599262786700 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1599262786700 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1599262786700 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1599262786700 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 141 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 141 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4973 " "Peak virtual memory: 4973 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599262786807 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 04 19:39:46 2020 " "Processing ended: Fri Sep 04 19:39:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599262786807 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:06 " "Elapsed time: 00:02:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599262786807 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:39 " "Total CPU time (on all processors): 00:02:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599262786807 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1599262786807 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1599262788516 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599262788517 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 04 19:39:47 2020 " "Processing started: Fri Sep 04 19:39:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599262788517 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1599262788517 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SOC -c SOC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SOC -c SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1599262788517 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1599262788714 ""}
{ "Info" "0" "" "Project  = SOC" {  } {  } 0 0 "Project  = SOC" 0 0 "Fitter" 0 0 1599262788715 ""}
{ "Info" "0" "" "Revision = SOC" {  } {  } 0 0 "Revision = SOC" 0 0 "Fitter" 0 0 1599262788715 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1599262789041 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SOC 5CEFA2F23I7 " "Selected device 5CEFA2F23I7 for design \"SOC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1599262789121 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1599262789173 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1599262789173 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Clock_50to100Split:mypll\|altpll:altpll_component\|Clock_50to100Split_altpll:auto_generated\|generic_pll2 " "RST port on the PLL is not properly connected on instance Clock_50to100Split:mypll\|altpll:altpll_component\|Clock_50to100Split_altpll:auto_generated\|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1599262789279 ""}  } { { "db/clock_50to100split_altpll.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/db/clock_50to100split_altpll.v" 79 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1599262789279 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK Clock_50to100Split:mypll\|altpll:altpll_component\|Clock_50to100Split_altpll:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"Clock_50to100Split:mypll\|altpll:altpll_component\|Clock_50to100Split_altpll:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1599262789304 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1599262789735 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1599262789763 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1599262790131 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1599262790259 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1599262795968 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "Clock_50to100Split:mypll\|altpll:altpll_component\|Clock_50to100Split_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL Clock_50to100Split:mypll\|altpll:altpll_component\|Clock_50to100Split_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1599262796250 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1599262796250 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Clock_50to100Split:mypll\|altpll:altpll_component\|Clock_50to100Split_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 1883 global CLKCTRL_G7 " "Clock_50to100Split:mypll\|altpll:altpll_component\|Clock_50to100Split_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 with 1883 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1599262796507 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Clock_50to100Split:mypll\|altpll:altpll_component\|Clock_50to100Split_altpll:auto_generated\|wire_generic_pll2_outclk~CLKENA0 1 global CLKCTRL_G5 " "Clock_50to100Split:mypll\|altpll:altpll_component\|Clock_50to100Split_altpll:auto_generated\|wire_generic_pll2_outclk~CLKENA0 with 1 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1599262796507 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Clock_50to100Split:mypll\|altpll:altpll_component\|Clock_50to100Split_altpll:auto_generated\|wire_generic_pll3_outclk~CLKENA0 2080 global CLKCTRL_G4 " "Clock_50to100Split:mypll\|altpll:altpll_component\|Clock_50to100Split_altpll:auto_generated\|wire_generic_pll3_outclk~CLKENA0 with 2080 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1599262796507 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1599262796507 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599262796508 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../Board/c5board/constraints.sdc " "Reading SDC File: '../../../Board/c5board/constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1599262798352 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1599262798393 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1599262798393 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase 324.00 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{mypll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase 324.00 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{mypll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1599262798393 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} \{mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} \{mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1599262798393 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1599262798393 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 49 mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\] pin " "Ignored filter at constraints.sdc(49): mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a pin" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599262798395 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 49 sdram1_clk port " "Ignored filter at constraints.sdc(49): sdram1_clk could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599262798395 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock constraints.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at constraints.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name sd1clk_pin -source \[get_pins \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] \[get_ports \{sdram1_clk\}\] " "create_generated_clock -name sd1clk_pin -source \[get_pins \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] \[get_ports \{sdram1_clk\}\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262798396 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 49 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798396 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock constraints.sdc 49 Argument -source is an empty collection " "Ignored create_generated_clock at constraints.sdc(49): Argument -source is an empty collection" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798396 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 50 mypll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] pin " "Ignored filter at constraints.sdc(50): mypll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a pin" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599262798396 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 50 sdram2_clk port " "Ignored filter at constraints.sdc(50): sdram2_clk could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599262798396 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock constraints.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at constraints.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name sd2clk_pin -source \[get_pins \{mypll2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] \[get_ports \{sdram2_clk\}\] " "create_generated_clock -name sd2clk_pin -source \[get_pins \{mypll2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] \[get_ports \{sdram2_clk\}\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262798397 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798397 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock constraints.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at constraints.sdc(50): Argument -source is an empty collection" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798397 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 51 mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\] pin " "Ignored filter at constraints.sdc(51): mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\] could not be matched with a pin" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599262798398 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock constraints.sdc 51 Argument -source is an empty collection " "Ignored create_generated_clock at constraints.sdc(51): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name sysclk_slow -source \[get_pins \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "create_generated_clock -name sysclk_slow -source \[get_pins \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262798398 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798398 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 52 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] pin " "Ignored filter at constraints.sdc(52): mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a pin" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599262798399 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock constraints.sdc 52 Argument -source is an empty collection " "Ignored create_generated_clock at constraints.sdc(52): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name sysclk_fast -source \[get_pins \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "create_generated_clock -name sysclk_fast -source \[get_pins \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262798399 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798399 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1599262798399 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 69 sd1_data* port " "Ignored filter at constraints.sdc(69): sd1_data* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599262798399 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 69 sd1clk_pin clock " "Ignored filter at constraints.sdc(69): sd1clk_pin could not be matched with a clock" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599262798400 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 69 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sd1clk_pin -max 5.8 \[get_ports sd1_data*\] " "set_input_delay -clock sd1clk_pin -max 5.8 \[get_ports sd1_data*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262798400 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798400 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 69 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(69): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798400 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 70 sd2_data* port " "Ignored filter at constraints.sdc(70): sd2_data* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599262798400 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 70 sd2clk_pin clock " "Ignored filter at constraints.sdc(70): sd2clk_pin could not be matched with a clock" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599262798401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 70 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sd2clk_pin -max 5.8 \[get_ports sd2_data*\] " "set_input_delay -clock sd2clk_pin -max 5.8 \[get_ports sd2_data*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262798401 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 70 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(70): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 71 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sd1clk_pin -min 3.2 \[get_ports sd1_data*\] " "set_input_delay -clock sd1clk_pin -min 3.2 \[get_ports sd1_data*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262798401 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 71 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(71): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 72 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sd2clk_pin -min 3.2 \[get_ports sd2_data*\] " "set_input_delay -clock sd2clk_pin -min 3.2 \[get_ports sd2_data*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262798401 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 72 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(72): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798401 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 74 sysclk_slow clock " "Ignored filter at constraints.sdc(74): sysclk_slow could not be matched with a clock" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599262798402 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 74 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(74): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sysclk_slow -min 0.5 \[get_ports sd_miso\] " "set_input_delay -clock sysclk_slow -min 0.5 \[get_ports sd_miso\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262798402 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798402 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 75 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(75): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sysclk_slow -max 1.0 \[get_ports sd_miso\] " "set_input_delay -clock sysclk_slow -max 1.0 \[get_ports sd_miso\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262798402 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798402 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 77 altera_reserved_* port " "Ignored filter at constraints.sdc(77): altera_reserved_* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599262798402 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 77 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sysclk_slow -min 0.5 \[get_ports altera_reserved_*\] " "set_input_delay -clock sysclk_slow -min 0.5 \[get_ports altera_reserved_*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262798403 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798403 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 77 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(77): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798403 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 78 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sysclk_slow -max 1.0 \[get_ports altera_reserved_*\] " "set_input_delay -clock sysclk_slow -max 1.0 \[get_ports altera_reserved_*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262798403 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798403 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 78 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(78): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798403 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 84 sd1* port " "Ignored filter at constraints.sdc(84): sd1* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599262798403 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sd1clk_pin -max 1.5 \[get_ports sd1*\] " "set_output_delay -clock sd1clk_pin -max 1.5 \[get_ports sd1*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262798403 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798403 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(84): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798404 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 85 sd2* port " "Ignored filter at constraints.sdc(85): sd2* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599262798404 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sd2clk_pin -max 1.5 \[get_ports sd2*\] " "set_output_delay -clock sd2clk_pin -max 1.5 \[get_ports sd2*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262798404 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798404 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(85): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798404 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 86 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(86): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sd1clk_pin -min -0.8 \[get_ports sd1*\] " "set_output_delay -clock sd1clk_pin -min -0.8 \[get_ports sd1*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262798404 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798404 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 86 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(86): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798404 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sd2clk_pin -min -0.8 \[get_ports sd2*\] " "set_output_delay -clock sd2clk_pin -min -0.8 \[get_ports sd2*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262798405 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798405 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(87): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798405 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(89): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_slow -min 0.5 \[get_ports sd_cs\] " "set_output_delay -clock sysclk_slow -min 0.5 \[get_ports sd_cs\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262798405 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798405 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 90 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(90): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_slow -min 0.5 \[get_ports sd_mosi\] " "set_output_delay -clock sysclk_slow -min 0.5 \[get_ports sd_mosi\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262798405 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798405 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 91 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(91): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_slow -min 0.5 \[get_ports sd_clk\] " "set_output_delay -clock sysclk_slow -min 0.5 \[get_ports sd_clk\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262798405 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798405 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 92 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(92): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_slow -max 1.0 \[get_ports sd_cs\] " "set_output_delay -clock sysclk_slow -max 1.0 \[get_ports sd_cs\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262798406 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 93 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(93): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_slow -max 1.0 \[get_ports sd_mosi\] " "set_output_delay -clock sysclk_slow -max 1.0 \[get_ports sd_mosi\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262798406 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(94): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_slow -max 1.0 \[get_ports sd_clk\] " "set_output_delay -clock sysclk_slow -max 1.0 \[get_ports sd_clk\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262798406 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798406 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 96 altera_reserved* port " "Ignored filter at constraints.sdc(96): altera_reserved* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599262798406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 96 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(96): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_slow -max 1.0 \[get_ports altera_reserved*\] " "set_output_delay -clock sysclk_slow -max 1.0 \[get_ports altera_reserved*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262798407 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 96 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(96): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 97 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(97): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_slow -min 0.5 \[get_ports altera_reserved*\] " "set_output_delay -clock sysclk_slow -min 0.5 \[get_ports altera_reserved*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262798407 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 97 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(97): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798407 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 99 sysclk_fast clock " "Ignored filter at constraints.sdc(99): sysclk_fast could not be matched with a clock" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599262798407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 99 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(99): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_fast -max 1.0 \[get_ports aud_*\] " "set_output_delay -clock sysclk_fast -max 1.0 \[get_ports aud_*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262798407 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 100 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(100): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_fast -min 0.5 \[get_ports aud_*\] " "set_output_delay -clock sysclk_fast -min 0.5 \[get_ports aud_*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262798408 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798408 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 115 led_out clock or keeper or register or port or pin or cell or partition " "Ignored filter at constraints.sdc(115): led_out could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 115 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599262798409 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constraints.sdc 115 Argument <to> is not an object ID " "Ignored set_false_path at constraints.sdc(115): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{led_out\} -from \{*\} " "set_false_path -to \{led_out\} -from \{*\}" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262798409 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798409 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 116 btn* clock or keeper or register or port or pin or cell or partition " "Ignored filter at constraints.sdc(116): btn* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599262798411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constraints.sdc 116 Argument <from> is not an object ID " "Ignored set_false_path at constraints.sdc(116): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{btn*\} -to \{*\} " "set_false_path -from \{btn*\} -to \{*\}" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262798411 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798411 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 117 vga_* clock or keeper or register or port or pin or cell or partition " "Ignored filter at constraints.sdc(117): vga_* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599262798412 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constraints.sdc 117 Argument <to> is not an object ID " "Ignored set_false_path at constraints.sdc(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{vga_*\} -from \{*\} " "set_false_path -to \{vga_*\} -from \{*\}" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262798412 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798412 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 124 sdram1_clk clock or keeper or register or port or pin or cell or partition " "Ignored filter at constraints.sdc(124): sdram1_clk could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 124 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599262798413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constraints.sdc 124 Argument <to> is not an object ID " "Ignored set_false_path at constraints.sdc(124): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{sdram1_clk\} -from \{*\} " "set_false_path -to \{sdram1_clk\} -from \{*\}" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262798413 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798413 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 125 sdram2_clk clock or keeper or register or port or pin or cell or partition " "Ignored filter at constraints.sdc(125): sdram2_clk could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 125 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599262798414 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constraints.sdc 125 Argument <to> is not an object ID " "Ignored set_false_path at constraints.sdc(125): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{sdram2_clk\} -from \{*\} " "set_false_path -to \{sdram2_clk\} -from \{*\}" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262798414 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798414 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 135 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at constraints.sdc(135): mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 135 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599262798414 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path constraints.sdc 135 Argument <from> is an empty collection " "Ignored set_multicycle_path at constraints.sdc(135): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{sd2clk_pin\}\] -to \[get_clocks \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup -end 2 " "set_multicycle_path -from \[get_clocks \{sd2clk_pin\}\] -to \[get_clocks \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup -end 2" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262798415 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798415 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path constraints.sdc 135 Argument <to> is an empty collection " "Ignored set_multicycle_path at constraints.sdc(135): Argument <to> is an empty collection" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798415 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path constraints.sdc 136 Argument <from> is an empty collection " "Ignored set_multicycle_path at constraints.sdc(136): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{sd1clk_pin\}\] -to \[get_clocks \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup -end 2 " "set_multicycle_path -from \[get_clocks \{sd1clk_pin\}\] -to \[get_clocks \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup -end 2" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262798415 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798415 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path constraints.sdc 136 Argument <to> is an empty collection " "Ignored set_multicycle_path at constraints.sdc(136): Argument <to> is an empty collection" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599262798415 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599262798471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599262798471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599262798471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599262798471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599262798471 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1599262798471 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1599262798548 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1599262798551 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599262798551 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599262798551 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       clk_50 " "  20.000       clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599262798551 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " "   2.000 mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599262798551 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " "  10.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599262798551 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 mypll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " "  10.000 mypll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599262798551 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " "  40.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599262798551 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1599262798551 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1599262798768 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1599262798783 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1599262798815 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1599262798844 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1599262798883 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1599262798902 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1599262799857 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 DSP block " "Packed 24 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1599262799874 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "24 " "Created 24 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1599262799874 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1599262799874 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1599262800055 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1599262801911 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 264 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 264 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1599262809133 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1599262809140 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1599262809499 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1599262809499 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1599262815877 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1599262815892 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1599262816304 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:18 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:18" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1599262818186 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1599262818693 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1599262818782 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1599262818782 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1599262818802 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1599262820114 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1599262820131 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1599262820131 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:30 " "Fitter preparation operations ending: elapsed time is 00:00:30" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599262820684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1599262823885 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1599262826447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:29 " "Fitter placement preparation operations ending: elapsed time is 00:00:29" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599262853196 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1599262874008 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1599262882436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599262882436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1599262886629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X11_Y23 X21_Y33 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X11_Y23 to location X21_Y33" {  } { { "loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X11_Y23 to location X21_Y33"} { { 12 { 0 ""} 11 23 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1599262899574 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1599262899574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1599262908102 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1599262908102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599262908108 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 21.73 " "Total time spent on timing analysis during the Fitter is 21.73 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1599262923659 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1599262923821 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1599262929098 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1599262929104 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1599262936018 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:28 " "Fitter post-fit operations ending: elapsed time is 00:00:28" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599262951732 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sramData\[0\] a permanently disabled " "Pin sramData\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[0\]" } } } } { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599262952499 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sramData\[1\] a permanently disabled " "Pin sramData\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[1\]" } } } } { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599262952499 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sramData\[2\] a permanently disabled " "Pin sramData\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[2\]" } } } } { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599262952499 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sramData\[3\] a permanently disabled " "Pin sramData\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[3\]" } } } } { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599262952499 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sramData\[4\] a permanently disabled " "Pin sramData\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[4\]" } } } } { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599262952499 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sramData\[5\] a permanently disabled " "Pin sramData\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[5\]" } } } } { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599262952499 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sramData\[6\] a permanently disabled " "Pin sramData\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[6\]" } } } } { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599262952499 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sramData\[7\] a permanently disabled " "Pin sramData\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sramData[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[7\]" } } } } { "../../../Board/c5board/C5BoardToplevel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599262952499 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1599262952499 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/SOC.fit.smsg " "Generated suppressed messages file C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/SOC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1599262953147 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 77 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6387 " "Peak virtual memory: 6387 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599262956388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 04 19:42:36 2020 " "Processing ended: Fri Sep 04 19:42:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599262956388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:49 " "Elapsed time: 00:02:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599262956388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:18 " "Total CPU time (on all processors): 00:07:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599262956388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1599262956388 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1599262957962 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599262957962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 04 19:42:37 2020 " "Processing started: Fri Sep 04 19:42:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599262957962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1599262957962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SOC -c SOC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SOC -c SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1599262957963 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1599262965181 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599262966504 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 04 19:42:46 2020 " "Processing ended: Fri Sep 04 19:42:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599262966504 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599262966504 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599262966504 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1599262966504 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1599262967233 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1599262968186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599262968187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 04 19:42:47 2020 " "Processing started: Fri Sep 04 19:42:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599262968187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1599262968187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SOC -c SOC " "Command: quartus_sta SOC -c SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1599262968187 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1599262968367 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1599262970212 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599262970264 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599262970264 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../Board/c5board/constraints.sdc " "Reading SDC File: '../../../Board/c5board/constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1599262971473 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 20 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 20 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1599262971514 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1599262971514 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase 324.00 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{mypll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase 324.00 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{mypll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1599262971514 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} \{mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} \{mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1599262971514 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1599262971514 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 49 mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\] pin " "Ignored filter at constraints.sdc(49): mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a pin" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971514 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 49 sdram1_clk port " "Ignored filter at constraints.sdc(49): sdram1_clk could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971515 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock constraints.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at constraints.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name sd1clk_pin -source \[get_pins \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] \[get_ports \{sdram1_clk\}\] " "create_generated_clock -name sd1clk_pin -source \[get_pins \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] \[get_ports \{sdram1_clk\}\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262971515 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 49 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971515 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock constraints.sdc 49 Argument -source is an empty collection " "Ignored create_generated_clock at constraints.sdc(49): Argument -source is an empty collection" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971515 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 50 mypll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] pin " "Ignored filter at constraints.sdc(50): mypll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a pin" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971516 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 50 sdram2_clk port " "Ignored filter at constraints.sdc(50): sdram2_clk could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971516 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock constraints.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at constraints.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name sd2clk_pin -source \[get_pins \{mypll2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] \[get_ports \{sdram2_clk\}\] " "create_generated_clock -name sd2clk_pin -source \[get_pins \{mypll2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] \[get_ports \{sdram2_clk\}\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262971516 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971516 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock constraints.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at constraints.sdc(50): Argument -source is an empty collection" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971516 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 51 mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\] pin " "Ignored filter at constraints.sdc(51): mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\] could not be matched with a pin" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971517 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock constraints.sdc 51 Argument -source is an empty collection " "Ignored create_generated_clock at constraints.sdc(51): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name sysclk_slow -source \[get_pins \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "create_generated_clock -name sysclk_slow -source \[get_pins \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262971517 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971517 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 52 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] pin " "Ignored filter at constraints.sdc(52): mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a pin" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971517 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock constraints.sdc 52 Argument -source is an empty collection " "Ignored create_generated_clock at constraints.sdc(52): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name sysclk_fast -source \[get_pins \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "create_generated_clock -name sysclk_fast -source \[get_pins \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262971517 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971517 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1599262971518 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 69 sd1_data* port " "Ignored filter at constraints.sdc(69): sd1_data* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971518 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 69 sd1clk_pin clock " "Ignored filter at constraints.sdc(69): sd1clk_pin could not be matched with a clock" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 69 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sd1clk_pin -max 5.8 \[get_ports sd1_data*\] " "set_input_delay -clock sd1clk_pin -max 5.8 \[get_ports sd1_data*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262971518 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 69 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(69): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971518 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 70 sd2_data* port " "Ignored filter at constraints.sdc(70): sd2_data* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971518 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 70 sd2clk_pin clock " "Ignored filter at constraints.sdc(70): sd2clk_pin could not be matched with a clock" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971519 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 70 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sd2clk_pin -max 5.8 \[get_ports sd2_data*\] " "set_input_delay -clock sd2clk_pin -max 5.8 \[get_ports sd2_data*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262971519 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971519 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 70 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(70): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971519 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 71 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sd1clk_pin -min 3.2 \[get_ports sd1_data*\] " "set_input_delay -clock sd1clk_pin -min 3.2 \[get_ports sd1_data*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262971519 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971519 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 71 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(71): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971520 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 72 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sd2clk_pin -min 3.2 \[get_ports sd2_data*\] " "set_input_delay -clock sd2clk_pin -min 3.2 \[get_ports sd2_data*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262971520 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971520 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 72 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(72): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971520 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 74 sysclk_slow clock " "Ignored filter at constraints.sdc(74): sysclk_slow could not be matched with a clock" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971520 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 74 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(74): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sysclk_slow -min 0.5 \[get_ports sd_miso\] " "set_input_delay -clock sysclk_slow -min 0.5 \[get_ports sd_miso\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262971520 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971520 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 75 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(75): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sysclk_slow -max 1.0 \[get_ports sd_miso\] " "set_input_delay -clock sysclk_slow -max 1.0 \[get_ports sd_miso\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262971521 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971521 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 77 altera_reserved_* port " "Ignored filter at constraints.sdc(77): altera_reserved_* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971521 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 77 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sysclk_slow -min 0.5 \[get_ports altera_reserved_*\] " "set_input_delay -clock sysclk_slow -min 0.5 \[get_ports altera_reserved_*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262971521 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971521 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 77 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(77): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971521 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 78 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sysclk_slow -max 1.0 \[get_ports altera_reserved_*\] " "set_input_delay -clock sysclk_slow -max 1.0 \[get_ports altera_reserved_*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262971521 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971521 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 78 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(78): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971521 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 84 sd1* port " "Ignored filter at constraints.sdc(84): sd1* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sd1clk_pin -max 1.5 \[get_ports sd1*\] " "set_output_delay -clock sd1clk_pin -max 1.5 \[get_ports sd1*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262971522 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(84): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971522 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 85 sd2* port " "Ignored filter at constraints.sdc(85): sd2* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sd2clk_pin -max 1.5 \[get_ports sd2*\] " "set_output_delay -clock sd2clk_pin -max 1.5 \[get_ports sd2*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262971522 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(85): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 86 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(86): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sd1clk_pin -min -0.8 \[get_ports sd1*\] " "set_output_delay -clock sd1clk_pin -min -0.8 \[get_ports sd1*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262971523 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971523 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 86 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(86): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971523 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sd2clk_pin -min -0.8 \[get_ports sd2*\] " "set_output_delay -clock sd2clk_pin -min -0.8 \[get_ports sd2*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262971523 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971523 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(87): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971523 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(89): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_slow -min 0.5 \[get_ports sd_cs\] " "set_output_delay -clock sysclk_slow -min 0.5 \[get_ports sd_cs\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262971523 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971523 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 90 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(90): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_slow -min 0.5 \[get_ports sd_mosi\] " "set_output_delay -clock sysclk_slow -min 0.5 \[get_ports sd_mosi\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262971523 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971523 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 91 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(91): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_slow -min 0.5 \[get_ports sd_clk\] " "set_output_delay -clock sysclk_slow -min 0.5 \[get_ports sd_clk\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262971524 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971524 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 92 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(92): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_slow -max 1.0 \[get_ports sd_cs\] " "set_output_delay -clock sysclk_slow -max 1.0 \[get_ports sd_cs\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262971524 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971524 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 93 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(93): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_slow -max 1.0 \[get_ports sd_mosi\] " "set_output_delay -clock sysclk_slow -max 1.0 \[get_ports sd_mosi\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262971524 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971524 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(94): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_slow -max 1.0 \[get_ports sd_clk\] " "set_output_delay -clock sysclk_slow -max 1.0 \[get_ports sd_clk\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262971524 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971524 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 96 altera_reserved* port " "Ignored filter at constraints.sdc(96): altera_reserved* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971525 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 96 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(96): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_slow -max 1.0 \[get_ports altera_reserved*\] " "set_output_delay -clock sysclk_slow -max 1.0 \[get_ports altera_reserved*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262971525 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971525 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 96 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(96): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971525 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 97 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(97): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_slow -min 0.5 \[get_ports altera_reserved*\] " "set_output_delay -clock sysclk_slow -min 0.5 \[get_ports altera_reserved*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262971525 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971525 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 97 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(97): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971525 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 99 sysclk_fast clock " "Ignored filter at constraints.sdc(99): sysclk_fast could not be matched with a clock" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971525 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 99 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(99): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_fast -max 1.0 \[get_ports aud_*\] " "set_output_delay -clock sysclk_fast -max 1.0 \[get_ports aud_*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262971526 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971526 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 100 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(100): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_fast -min 0.5 \[get_ports aud_*\] " "set_output_delay -clock sysclk_fast -min 0.5 \[get_ports aud_*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262971526 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971526 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 115 led_out clock or keeper or register or port or pin or cell or partition " "Ignored filter at constraints.sdc(115): led_out could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 115 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971527 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constraints.sdc 115 Argument <to> is not an object ID " "Ignored set_false_path at constraints.sdc(115): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{led_out\} -from \{*\} " "set_false_path -to \{led_out\} -from \{*\}" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262971527 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971527 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 116 btn* clock or keeper or register or port or pin or cell or partition " "Ignored filter at constraints.sdc(116): btn* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971528 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constraints.sdc 116 Argument <from> is not an object ID " "Ignored set_false_path at constraints.sdc(116): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{btn*\} -to \{*\} " "set_false_path -from \{btn*\} -to \{*\}" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262971528 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971528 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 117 vga_* clock or keeper or register or port or pin or cell or partition " "Ignored filter at constraints.sdc(117): vga_* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971529 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constraints.sdc 117 Argument <to> is not an object ID " "Ignored set_false_path at constraints.sdc(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{vga_*\} -from \{*\} " "set_false_path -to \{vga_*\} -from \{*\}" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262971529 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971529 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 124 sdram1_clk clock or keeper or register or port or pin or cell or partition " "Ignored filter at constraints.sdc(124): sdram1_clk could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 124 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971530 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constraints.sdc 124 Argument <to> is not an object ID " "Ignored set_false_path at constraints.sdc(124): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{sdram1_clk\} -from \{*\} " "set_false_path -to \{sdram1_clk\} -from \{*\}" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262971530 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971530 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 125 sdram2_clk clock or keeper or register or port or pin or cell or partition " "Ignored filter at constraints.sdc(125): sdram2_clk could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 125 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971531 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constraints.sdc 125 Argument <to> is not an object ID " "Ignored set_false_path at constraints.sdc(125): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{sdram2_clk\} -from \{*\} " "set_false_path -to \{sdram2_clk\} -from \{*\}" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262971531 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971531 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 135 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at constraints.sdc(135): mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 135 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971531 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path constraints.sdc 135 Argument <from> is an empty collection " "Ignored set_multicycle_path at constraints.sdc(135): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{sd2clk_pin\}\] -to \[get_clocks \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup -end 2 " "set_multicycle_path -from \[get_clocks \{sd2clk_pin\}\] -to \[get_clocks \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup -end 2" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262971531 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971531 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path constraints.sdc 135 Argument <to> is an empty collection " "Ignored set_multicycle_path at constraints.sdc(135): Argument <to> is an empty collection" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971532 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path constraints.sdc 136 Argument <from> is an empty collection " "Ignored set_multicycle_path at constraints.sdc(136): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{sd1clk_pin\}\] -to \[get_clocks \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup -end 2 " "set_multicycle_path -from \[get_clocks \{sd1clk_pin\}\] -to \[get_clocks \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup -end 2" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599262971532 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971532 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path constraints.sdc 136 Argument <to> is an empty collection " "Ignored set_multicycle_path at constraints.sdc(136): Argument <to> is an empty collection" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/constraints.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1599262971532 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599262971597 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599262971597 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599262971597 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599262971597 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599262971597 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1599262971597 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1599262971643 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1599262971645 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1599262971674 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1599262972268 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1599262972268 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.706 " "Worst-case setup slack is -2.706" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262972281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262972281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.706             -37.273 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   -2.706             -37.273 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262972281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.113               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    2.113               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262972281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599262972281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.255 " "Worst-case hold slack is 0.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262972420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262972420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.255               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262972420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.259               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262972420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599262972420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.010 " "Worst-case recovery slack is 5.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262972454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262972454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.010               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    5.010               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262972454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.483               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    5.483               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262972454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599262972454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.871 " "Worst-case removal slack is 0.871" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262972493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262972493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.871               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.871               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262972493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.494               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    1.494               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262972493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599262972493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.500 " "Worst-case minimum pulse width slack is 0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262972512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262972512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 clk_50  " "    0.500               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262972512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262972512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.631               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    3.631               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262972512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.628               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   18.628               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262972512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599262972512 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599262972548 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599262972548 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599262972548 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599262972548 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 73.624 ns " "Worst Case Available Settling Time: 73.624 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599262972548 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599262972548 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1599262972548 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1599262972579 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1599262972650 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1599262980512 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599262981269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599262981269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599262981269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599262981269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599262981269 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1599262981269 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1599262981270 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1599262981781 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1599262981781 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.310 " "Worst-case setup slack is -3.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262981807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262981807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.310             -48.775 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   -3.310             -48.775 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262981807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.017               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    2.017               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262981807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599262981807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.239 " "Worst-case hold slack is 0.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262981960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262981960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.239               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262981960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.244               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262981960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599262981960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.326 " "Worst-case recovery slack is 5.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262981993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262981993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.326               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    5.326               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262981993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.840               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    5.840               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262981993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599262981993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.922 " "Worst-case removal slack is 0.922" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262982025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262982025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.922               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.922               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262982025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.418               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    1.418               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262982025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599262982025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.500 " "Worst-case minimum pulse width slack is 0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262982038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262982038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 clk_50  " "    0.500               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262982038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262982038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.571               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    3.571               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262982038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.574               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   18.574               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262982038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599262982038 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599262982074 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599262982074 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599262982074 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599262982074 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 73.826 ns " "Worst Case Available Settling Time: 73.826 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599262982074 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599262982074 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1599262982074 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1599262982085 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1599262982473 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1599262988285 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599262988857 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599262988857 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599262988857 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599262988857 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599262988857 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1599262988857 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1599262988858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.175 " "Worst-case setup slack is 4.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262989014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262989014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.175               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    4.175               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262989014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.732               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    5.732               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262989014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599262989014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.058 " "Worst-case hold slack is 0.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262989155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262989155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.058               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.058               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262989155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.134               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262989155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599262989155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.958 " "Worst-case recovery slack is 6.958" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262989184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262989184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.958               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    6.958               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262989184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.224               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    7.224               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262989184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599262989184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.399 " "Worst-case removal slack is 0.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262989226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262989226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.399               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262989226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.698               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.698               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262989226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599262989226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.500 " "Worst-case minimum pulse width slack is 0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262989240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262989240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 clk_50  " "    0.500               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262989240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262989240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.886               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    3.886               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262989240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.884               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   18.884               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262989240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599262989240 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599262989280 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599262989280 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599262989280 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599262989280 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 76.419 ns " "Worst Case Available Settling Time: 76.419 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599262989280 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599262989280 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1599262989280 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1599262989298 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599262989770 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599262989770 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599262989770 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599262989770 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599262989770 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1599262989770 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1599262989771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.720 " "Worst-case setup slack is 4.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262989906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262989906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.720               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    4.720               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262989906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.475               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    6.475               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262989906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599262989906 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1599262990035 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1599262990035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.006 " "Worst-case hold slack is -0.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262990048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262990048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.006              -0.006 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -0.006              -0.006 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262990048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.119               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262990048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599262990048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.419 " "Worst-case recovery slack is 7.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262990076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262990076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.419               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    7.419               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262990076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.761               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    7.761               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262990076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599262990076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.325 " "Worst-case removal slack is 0.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262990109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262990109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.325               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262990109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.599               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.599               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262990109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599262990109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.500 " "Worst-case minimum pulse width slack is 0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262990123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262990123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 clk_50  " "    0.500               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262990123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262990123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.890               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    3.890               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262990123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.888               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   18.888               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599262990123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599262990123 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599262990159 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599262990159 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599262990159 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599262990159 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 77.002 ns " "Worst Case Available Settling Time: 77.002 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599262990159 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599262990159 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1599262990159 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1599262993344 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1599262993345 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 74 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5336 " "Peak virtual memory: 5336 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599262993592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 04 19:43:13 2020 " "Processing ended: Fri Sep 04 19:43:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599262993592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599262993592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599262993592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1599262993592 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Timing Analyzer" 0 -1 1599262994452 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 292 s " "Quartus Prime Full Compilation was successful. 0 errors, 292 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1599262994454 ""}
