OpenROAD v2.0-3879-g0b8b7ae25 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/foobar/tmp/merged.unpadded.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/foobar/tmp/merged.unpadded.nom.lef
[INFO ODB-0127] Reading DEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/foobar/tmp/routing/12-global.def
[INFO ODB-0128] Design: adc_clkgen_with_edgedetect
[INFO ODB-0130]     Created 7 pins.
[INFO ODB-0131]     Created 1059 components and 4351 component-terminals.
[INFO ODB-0132]     Created 4 special nets and 3942 connections.
[INFO ODB-0133]     Created 206 nets and 409 connections.
[INFO ODB-0134] Finished DEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/foobar/tmp/routing/12-global.def
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   adc_clkgen_with_edgedetect
Die area:                 ( 0 0 ) ( 94000 150000 )
Number of track patterns: 12
Number of DEF vias:       3
Number of components:     1059
Number of terminals:      7
Number of snets:          4
Number of nets:           206

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 29.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 9893.
[INFO DRT-0033] mcon shape region query size = 19720.
[INFO DRT-0033] met1 shape region query size = 6238.
[INFO DRT-0033] via shape region query size = 616.
[INFO DRT-0033] met2 shape region query size = 616.
[INFO DRT-0033] via2 shape region query size = 544.
[INFO DRT-0033] met3 shape region query size = 1021.
[INFO DRT-0033] via3 shape region query size = 344.
[INFO DRT-0033] met4 shape region query size = 478.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 17 pins.
[INFO DRT-0081]   Complete 17 unique inst patterns.
[INFO DRT-0084]   Complete 203 groups.
#scanned instances     = 1059
#unique  instances     = 25
#stdCellGenAp          = 162
#stdCellValidPlanarAp  = 12
#stdCellValidViaAp     = 153
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 409
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 107.10 (MB), peak = 107.10 (MB)
[INFO DRT-0151] Reading guide.

Number of guides:     904

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 13 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 21 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 209.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 339.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 182.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 24.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 9.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 400 vertical wires in 1 frboxes and 363 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 88 vertical wires in 1 frboxes and 122 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 111.59 (MB), peak = 112.75 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 111.59 (MB), peak = 112.75 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 152.69 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:02, memory = 148.89 (MB).
    Completing 30% with 153 violations.
    elapsed time = 00:00:03, memory = 163.59 (MB).
    Completing 40% with 234 violations.
    elapsed time = 00:00:03, memory = 163.84 (MB).
    Completing 50% with 234 violations.
    elapsed time = 00:00:04, memory = 165.39 (MB).
    Completing 60% with 237 violations.
    elapsed time = 00:00:04, memory = 165.39 (MB).
[INFO DRT-0199]   Number of violations = 256.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:04, memory = 458.76 (MB), peak = 494.66 (MB)
Total wire length = 7484 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1369 um.
Total wire length on LAYER met2 = 5264 um.
Total wire length on LAYER met3 = 67 um.
Total wire length on LAYER met4 = 783 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 797.
Up-via summary (total 797):.

----------------------
 FR_MASTERSLICE      0
            li1    209
           met1    547
           met2     23
           met3     18
           met4      0
----------------------
                   797


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 256 violations.
    elapsed time = 00:00:00, memory = 458.76 (MB).
    Completing 20% with 256 violations.
    elapsed time = 00:00:00, memory = 458.76 (MB).
    Completing 30% with 256 violations.
    elapsed time = 00:00:01, memory = 458.76 (MB).
    Completing 40% with 243 violations.
    elapsed time = 00:00:01, memory = 458.76 (MB).
    Completing 50% with 243 violations.
    elapsed time = 00:00:01, memory = 458.76 (MB).
    Completing 60% with 243 violations.
    elapsed time = 00:00:02, memory = 458.76 (MB).
    Completing 70% with 235 violations.
    elapsed time = 00:00:02, memory = 460.56 (MB).
    Completing 80% with 235 violations.
    elapsed time = 00:00:03, memory = 468.55 (MB).
    Completing 90% with 221 violations.
    elapsed time = 00:00:03, memory = 468.55 (MB).
    Completing 100% with 201 violations.
    elapsed time = 00:00:04, memory = 468.55 (MB).
[INFO DRT-0199]   Number of violations = 201.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:04, memory = 504.50 (MB), peak = 504.50 (MB)
Total wire length = 7456 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1344 um.
Total wire length on LAYER met2 = 5240 um.
Total wire length on LAYER met3 = 68 um.
Total wire length on LAYER met4 = 803 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 820.
Up-via summary (total 820):.

----------------------
 FR_MASTERSLICE      0
            li1    209
           met1    567
           met2     24
           met3     20
           met4      0
----------------------
                   820


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 201 violations.
    elapsed time = 00:00:00, memory = 504.50 (MB).
    Completing 20% with 201 violations.
    elapsed time = 00:00:00, memory = 504.50 (MB).
    Completing 30% with 201 violations.
    elapsed time = 00:00:00, memory = 504.50 (MB).
    Completing 40% with 202 violations.
    elapsed time = 00:00:00, memory = 504.50 (MB).
    Completing 50% with 202 violations.
    elapsed time = 00:00:00, memory = 504.50 (MB).
    Completing 60% with 202 violations.
    elapsed time = 00:00:00, memory = 504.50 (MB).
    Completing 70% with 215 violations.
    elapsed time = 00:00:00, memory = 504.50 (MB).
    Completing 80% with 215 violations.
    elapsed time = 00:00:03, memory = 513.20 (MB).
    Completing 90% with 224 violations.
    elapsed time = 00:00:03, memory = 513.20 (MB).
    Completing 100% with 211 violations.
    elapsed time = 00:00:05, memory = 513.20 (MB).
[INFO DRT-0199]   Number of violations = 211.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:05, memory = 513.20 (MB), peak = 513.20 (MB)
Total wire length = 7408 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1313 um.
Total wire length on LAYER met2 = 5272 um.
Total wire length on LAYER met3 = 54 um.
Total wire length on LAYER met4 = 768 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 805.
Up-via summary (total 805):.

----------------------
 FR_MASTERSLICE      0
            li1    209
           met1    552
           met2     24
           met3     20
           met4      0
----------------------
                   805


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 211 violations.
    elapsed time = 00:00:01, memory = 513.20 (MB).
    Completing 20% with 211 violations.
    elapsed time = 00:00:03, memory = 513.20 (MB).
    Completing 30% with 114 violations.
    elapsed time = 00:00:06, memory = 513.20 (MB).
    Completing 40% with 63 violations.
    elapsed time = 00:00:06, memory = 513.20 (MB).
    Completing 50% with 63 violations.
    elapsed time = 00:00:06, memory = 513.20 (MB).
    Completing 60% with 56 violations.
    elapsed time = 00:00:07, memory = 513.20 (MB).
[INFO DRT-0199]   Number of violations = 46.
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:07, memory = 513.46 (MB), peak = 513.46 (MB)
Total wire length = 7658 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1324 um.
Total wire length on LAYER met2 = 5457 um.
Total wire length on LAYER met3 = 145 um.
Total wire length on LAYER met4 = 730 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 938.
Up-via summary (total 938):.

----------------------
 FR_MASTERSLICE      0
            li1    209
           met1    655
           met2     46
           met3     28
           met4      0
----------------------
                   938


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 46 violations.
    elapsed time = 00:00:00, memory = 513.46 (MB).
    Completing 20% with 46 violations.
    elapsed time = 00:00:00, memory = 513.46 (MB).
    Completing 30% with 41 violations.
    elapsed time = 00:00:00, memory = 513.46 (MB).
    Completing 40% with 41 violations.
    elapsed time = 00:00:02, memory = 513.46 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:02, memory = 513.46 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:03, memory = 513.46 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:03, memory = 513.46 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:03, memory = 513.46 (MB).
[INFO DRT-0199]   Number of violations = 7.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 516.30 (MB), peak = 516.30 (MB)
Total wire length = 7667 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1335 um.
Total wire length on LAYER met2 = 5452 um.
Total wire length on LAYER met3 = 148 um.
Total wire length on LAYER met4 = 731 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 948.
Up-via summary (total 948):.

----------------------
 FR_MASTERSLICE      0
            li1    209
           met1    667
           met2     44
           met3     28
           met4      0
----------------------
                   948


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 516.30 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 516.30 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:00, memory = 516.30 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 516.30 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 516.30 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 516.30 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 516.30 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:01, memory = 516.30 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:01, memory = 516.30 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:01, memory = 516.30 (MB).
[INFO DRT-0199]   Number of violations = 3.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 516.30 (MB), peak = 516.30 (MB)
Total wire length = 7664 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1334 um.
Total wire length on LAYER met2 = 5440 um.
Total wire length on LAYER met3 = 151 um.
Total wire length on LAYER met4 = 738 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 952.
Up-via summary (total 952):.

----------------------
 FR_MASTERSLICE      0
            li1    209
           met1    669
           met2     44
           met3     30
           met4      0
----------------------
                   952


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 516.30 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 516.30 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 516.30 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 516.30 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 516.30 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 516.30 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 516.30 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:00, memory = 516.30 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:00, memory = 516.30 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:00, memory = 516.30 (MB).
[INFO DRT-0199]   Number of violations = 3.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 449.59 (MB), peak = 516.30 (MB)
Total wire length = 7664 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1334 um.
Total wire length on LAYER met2 = 5440 um.
Total wire length on LAYER met3 = 151 um.
Total wire length on LAYER met4 = 738 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 952.
Up-via summary (total 952):.

----------------------
 FR_MASTERSLICE      0
            li1    209
           met1    669
           met2     44
           met3     30
           met4      0
----------------------
                   952


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 449.59 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 449.59 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 449.59 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 449.59 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 449.59 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 449.59 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 449.59 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:00, memory = 449.59 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:00, memory = 449.59 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:00, memory = 449.59 (MB).
[INFO DRT-0199]   Number of violations = 3.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 513.32 (MB), peak = 516.30 (MB)
Total wire length = 7664 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1334 um.
Total wire length on LAYER met2 = 5440 um.
Total wire length on LAYER met3 = 151 um.
Total wire length on LAYER met4 = 738 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 952.
Up-via summary (total 952):.

----------------------
 FR_MASTERSLICE      0
            li1    209
           met1    669
           met2     44
           met3     30
           met4      0
----------------------
                   952


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 513.32 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 513.32 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 513.32 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 513.32 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 513.32 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 513.32 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 513.32 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:00, memory = 513.32 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:00, memory = 513.32 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:00, memory = 513.32 (MB).
[INFO DRT-0199]   Number of violations = 2.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 453.35 (MB), peak = 516.30 (MB)
Total wire length = 7665 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1338 um.
Total wire length on LAYER met2 = 5438 um.
Total wire length on LAYER met3 = 151 um.
Total wire length on LAYER met4 = 738 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 952.
Up-via summary (total 952):.

----------------------
 FR_MASTERSLICE      0
            li1    209
           met1    669
           met2     44
           met3     30
           met4      0
----------------------
                   952


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 453.35 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 453.35 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 453.35 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 453.35 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 453.35 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 453.35 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 453.35 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 453.35 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 453.35 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:00, memory = 453.35 (MB).
[INFO DRT-0199]   Number of violations = 2.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 513.27 (MB), peak = 516.30 (MB)
Total wire length = 7664 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1336 um.
Total wire length on LAYER met2 = 5438 um.
Total wire length on LAYER met3 = 151 um.
Total wire length on LAYER met4 = 738 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 954.
Up-via summary (total 954):.

----------------------
 FR_MASTERSLICE      0
            li1    209
           met1    671
           met2     44
           met3     30
           met4      0
----------------------
                   954


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 513.27 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 513.27 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 513.27 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 513.27 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 513.27 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 513.27 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 513.27 (MB), peak = 516.30 (MB)
Total wire length = 7672 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1332 um.
Total wire length on LAYER met2 = 5447 um.
Total wire length on LAYER met3 = 153 um.
Total wire length on LAYER met4 = 738 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 956.
Up-via summary (total 956):.

----------------------
 FR_MASTERSLICE      0
            li1    209
           met1    671
           met2     46
           met3     30
           met4      0
----------------------
                   956


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 513.27 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 513.27 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 513.27 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 513.27 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 513.27 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 513.27 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 513.27 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 513.27 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 514.30 (MB), peak = 516.30 (MB)
Total wire length = 7671 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1332 um.
Total wire length on LAYER met2 = 5446 um.
Total wire length on LAYER met3 = 153 um.
Total wire length on LAYER met4 = 738 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 956.
Up-via summary (total 956):.

----------------------
 FR_MASTERSLICE      0
            li1    209
           met1    671
           met2     46
           met3     30
           met4      0
----------------------
                   956


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 514.30 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 514.30 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 514.30 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 514.30 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 514.30 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 514.30 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 514.30 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 514.30 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 514.30 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 514.30 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 514.30 (MB), peak = 516.30 (MB)
Total wire length = 7671 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1332 um.
Total wire length on LAYER met2 = 5446 um.
Total wire length on LAYER met3 = 153 um.
Total wire length on LAYER met4 = 738 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 956.
Up-via summary (total 956):.

----------------------
 FR_MASTERSLICE      0
            li1    209
           met1    671
           met2     46
           met3     30
           met4      0
----------------------
                   956


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 514.30 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 514.30 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 514.30 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 514.30 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 514.30 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 514.30 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 514.30 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 514.30 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 514.30 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 514.30 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 515.34 (MB), peak = 516.30 (MB)
Total wire length = 7671 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1332 um.
Total wire length on LAYER met2 = 5446 um.
Total wire length on LAYER met3 = 153 um.
Total wire length on LAYER met4 = 738 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 956.
Up-via summary (total 956):.

----------------------
 FR_MASTERSLICE      0
            li1    209
           met1    671
           met2     46
           met3     30
           met4      0
----------------------
                   956


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 515.34 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 515.34 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 515.34 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 515.34 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 515.34 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 515.34 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 515.34 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 515.34 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 515.34 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 515.34 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 515.34 (MB), peak = 516.30 (MB)
Total wire length = 7671 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1332 um.
Total wire length on LAYER met2 = 5446 um.
Total wire length on LAYER met3 = 153 um.
Total wire length on LAYER met4 = 738 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 956.
Up-via summary (total 956):.

----------------------
 FR_MASTERSLICE      0
            li1    209
           met1    671
           met2     46
           met3     30
           met4      0
----------------------
                   956


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 515.34 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 515.34 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 515.34 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 515.34 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 515.34 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 515.34 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 515.34 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 515.34 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 515.34 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 515.34 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 515.34 (MB), peak = 516.30 (MB)
Total wire length = 7673 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1332 um.
Total wire length on LAYER met2 = 5448 um.
Total wire length on LAYER met3 = 153 um.
Total wire length on LAYER met4 = 738 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 956.
Up-via summary (total 956):.

----------------------
 FR_MASTERSLICE      0
            li1    209
           met1    671
           met2     46
           met3     30
           met4      0
----------------------
                   956


[INFO DRT-0195] Start 16th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 515.34 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 515.34 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 515.34 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 515.34 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 515.34 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 515.34 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 515.34 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 515.34 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 515.34 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 515.34 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 470.41 (MB), peak = 516.30 (MB)
Total wire length = 7673 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1332 um.
Total wire length on LAYER met2 = 5448 um.
Total wire length on LAYER met3 = 153 um.
Total wire length on LAYER met4 = 738 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 956.
Up-via summary (total 956):.

----------------------
 FR_MASTERSLICE      0
            li1    209
           met1    671
           met2     46
           met3     30
           met4      0
----------------------
                   956


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 470.41 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 470.41 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 470.41 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 470.41 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 470.41 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:01, memory = 470.41 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:01, memory = 470.41 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:01, memory = 470.41 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:01, memory = 470.41 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:01, memory = 470.41 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 513.32 (MB), peak = 516.30 (MB)
Total wire length = 7673 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1332 um.
Total wire length on LAYER met2 = 5448 um.
Total wire length on LAYER met3 = 153 um.
Total wire length on LAYER met4 = 738 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 956.
Up-via summary (total 956):.

----------------------
 FR_MASTERSLICE      0
            li1    209
           met1    671
           met2     46
           met3     30
           met4      0
----------------------
                   956


[INFO DRT-0195] Start 18th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 513.32 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 513.32 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 513.32 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 513.32 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 513.32 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 513.32 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 379.35 (MB), peak = 516.30 (MB)
Total wire length = 7675 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1332 um.
Total wire length on LAYER met2 = 5450 um.
Total wire length on LAYER met3 = 153 um.
Total wire length on LAYER met4 = 738 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 956.
Up-via summary (total 956):.

----------------------
 FR_MASTERSLICE      0
            li1    209
           met1    671
           met2     46
           met3     30
           met4      0
----------------------
                   956


[INFO DRT-0195] Start 19th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 379.35 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 379.35 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 379.35 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 379.35 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 379.35 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 379.35 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 379.35 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 379.35 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 513.20 (MB), peak = 516.30 (MB)
Total wire length = 7673 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1332 um.
Total wire length on LAYER met2 = 5448 um.
Total wire length on LAYER met3 = 153 um.
Total wire length on LAYER met4 = 738 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 954.
Up-via summary (total 954):.

----------------------
 FR_MASTERSLICE      0
            li1    209
           met1    669
           met2     46
           met3     30
           met4      0
----------------------
                   954


[INFO DRT-0195] Start 20th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 513.20 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 513.20 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 513.20 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 513.20 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 513.20 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 513.20 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 513.20 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 513.20 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 513.20 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 513.20 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 452.44 (MB), peak = 516.30 (MB)
Total wire length = 7673 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1332 um.
Total wire length on LAYER met2 = 5448 um.
Total wire length on LAYER met3 = 153 um.
Total wire length on LAYER met4 = 738 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 954.
Up-via summary (total 954):.

----------------------
 FR_MASTERSLICE      0
            li1    209
           met1    669
           met2     46
           met3     30
           met4      0
----------------------
                   954


[INFO DRT-0195] Start 21st optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 452.44 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 452.44 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 452.44 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 452.44 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 452.44 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 452.44 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 452.44 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 452.44 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 452.44 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 452.44 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 513.39 (MB), peak = 516.30 (MB)
Total wire length = 7673 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1332 um.
Total wire length on LAYER met2 = 5448 um.
Total wire length on LAYER met3 = 153 um.
Total wire length on LAYER met4 = 738 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 954.
Up-via summary (total 954):.

----------------------
 FR_MASTERSLICE      0
            li1    209
           met1    669
           met2     46
           met3     30
           met4      0
----------------------
                   954


[INFO DRT-0195] Start 22nd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 513.39 (MB), peak = 516.30 (MB)
Total wire length = 7673 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1332 um.
Total wire length on LAYER met2 = 5448 um.
Total wire length on LAYER met3 = 153 um.
Total wire length on LAYER met4 = 738 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 954.
Up-via summary (total 954):.

----------------------
 FR_MASTERSLICE      0
            li1    209
           met1    669
           met2     46
           met3     30
           met4      0
----------------------
                   954


[INFO DRT-0195] Start 23rd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 513.39 (MB), peak = 516.30 (MB)
Total wire length = 7673 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1332 um.
Total wire length on LAYER met2 = 5448 um.
Total wire length on LAYER met3 = 153 um.
Total wire length on LAYER met4 = 738 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 954.
Up-via summary (total 954):.

----------------------
 FR_MASTERSLICE      0
            li1    209
           met1    669
           met2     46
           met3     30
           met4      0
----------------------
                   954


[INFO DRT-0195] Start 24th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 513.39 (MB), peak = 516.30 (MB)
Total wire length = 7673 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1332 um.
Total wire length on LAYER met2 = 5448 um.
Total wire length on LAYER met3 = 153 um.
Total wire length on LAYER met4 = 738 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 954.
Up-via summary (total 954):.

----------------------
 FR_MASTERSLICE      0
            li1    209
           met1    669
           met2     46
           met3     30
           met4      0
----------------------
                   954


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:01, memory = 513.39 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:01, memory = 513.39 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:01, memory = 513.39 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:01, memory = 513.39 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 513.39 (MB), peak = 516.30 (MB)
Total wire length = 7673 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1332 um.
Total wire length on LAYER met2 = 5448 um.
Total wire length on LAYER met3 = 153 um.
Total wire length on LAYER met4 = 738 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 954.
Up-via summary (total 954):.

----------------------
 FR_MASTERSLICE      0
            li1    209
           met1    669
           met2     46
           met3     30
           met4      0
----------------------
                   954


[INFO DRT-0195] Start 26th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 513.39 (MB), peak = 516.30 (MB)
Total wire length = 7673 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1332 um.
Total wire length on LAYER met2 = 5448 um.
Total wire length on LAYER met3 = 153 um.
Total wire length on LAYER met4 = 738 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 954.
Up-via summary (total 954):.

----------------------
 FR_MASTERSLICE      0
            li1    209
           met1    669
           met2     46
           met3     30
           met4      0
----------------------
                   954


[INFO DRT-0195] Start 27th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 513.39 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 515.46 (MB), peak = 516.30 (MB)
Total wire length = 7673 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1332 um.
Total wire length on LAYER met2 = 5448 um.
Total wire length on LAYER met3 = 153 um.
Total wire length on LAYER met4 = 738 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 954.
Up-via summary (total 954):.

----------------------
 FR_MASTERSLICE      0
            li1    209
           met1    669
           met2     46
           met3     30
           met4      0
----------------------
                   954


[INFO DRT-0195] Start 28th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 515.46 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 515.46 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 515.46 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 515.46 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 515.46 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 515.46 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 515.46 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 515.46 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 515.46 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 515.46 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 515.46 (MB), peak = 516.30 (MB)
Total wire length = 7673 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1332 um.
Total wire length on LAYER met2 = 5448 um.
Total wire length on LAYER met3 = 153 um.
Total wire length on LAYER met4 = 738 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 954.
Up-via summary (total 954):.

----------------------
 FR_MASTERSLICE      0
            li1    209
           met1    669
           met2     46
           met3     30
           met4      0
----------------------
                   954


[INFO DRT-0195] Start 29th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 515.46 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 515.46 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 515.46 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 515.46 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 515.46 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 515.46 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 515.46 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 515.46 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 515.46 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 515.46 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 398.45 (MB), peak = 516.30 (MB)
Total wire length = 7673 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1332 um.
Total wire length on LAYER met2 = 5448 um.
Total wire length on LAYER met3 = 153 um.
Total wire length on LAYER met4 = 738 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 954.
Up-via summary (total 954):.

----------------------
 FR_MASTERSLICE      0
            li1    209
           met1    669
           met2     46
           met3     30
           met4      0
----------------------
                   954


[INFO DRT-0195] Start 30th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 398.45 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 398.45 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 398.45 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 398.45 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 398.45 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 398.45 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 398.45 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 398.45 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 398.45 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 398.45 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 513.22 (MB), peak = 516.30 (MB)
Total wire length = 7673 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1332 um.
Total wire length on LAYER met2 = 5448 um.
Total wire length on LAYER met3 = 153 um.
Total wire length on LAYER met4 = 738 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 954.
Up-via summary (total 954):.

----------------------
 FR_MASTERSLICE      0
            li1    209
           met1    669
           met2     46
           met3     30
           met4      0
----------------------
                   954


[INFO DRT-0195] Start 31st optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 513.22 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 513.22 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 513.22 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 513.22 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 513.22 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 513.22 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 513.22 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 513.22 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 513.22 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 513.22 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 513.22 (MB), peak = 516.30 (MB)
Total wire length = 7673 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1332 um.
Total wire length on LAYER met2 = 5448 um.
Total wire length on LAYER met3 = 153 um.
Total wire length on LAYER met4 = 738 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 954.
Up-via summary (total 954):.

----------------------
 FR_MASTERSLICE      0
            li1    209
           met1    669
           met2     46
           met3     30
           met4      0
----------------------
                   954


[INFO DRT-0195] Start 32nd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 513.22 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 513.22 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 513.22 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 513.22 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 513.22 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 513.22 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 513.22 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 513.22 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 513.22 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 513.22 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 437.27 (MB), peak = 516.30 (MB)
Total wire length = 7673 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1332 um.
Total wire length on LAYER met2 = 5448 um.
Total wire length on LAYER met3 = 153 um.
Total wire length on LAYER met4 = 738 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 954.
Up-via summary (total 954):.

----------------------
 FR_MASTERSLICE      0
            li1    209
           met1    669
           met2     46
           met3     30
           met4      0
----------------------
                   954


[INFO DRT-0195] Start 33rd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 437.27 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 437.27 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 437.27 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 437.27 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 437.27 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 437.27 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 437.27 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 437.27 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 437.27 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 437.27 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 513.44 (MB), peak = 516.30 (MB)
Total wire length = 7674 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1328 um.
Total wire length on LAYER met2 = 5446 um.
Total wire length on LAYER met3 = 156 um.
Total wire length on LAYER met4 = 743 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 958.
Up-via summary (total 958):.

----------------------
 FR_MASTERSLICE      0
            li1    209
           met1    673
           met2     46
           met3     30
           met4      0
----------------------
                   958


[INFO DRT-0198] Complete detail routing.
Total wire length = 7674 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1328 um.
Total wire length on LAYER met2 = 5446 um.
Total wire length on LAYER met3 = 156 um.
Total wire length on LAYER met4 = 743 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 958.
Up-via summary (total 958):.

----------------------
 FR_MASTERSLICE      0
            li1    209
           met1    673
           met2     46
           met3     30
           met4      0
----------------------
                   958


[INFO DRT-0267] cpu time = 00:00:50, elapsed time = 00:00:44, memory = 513.44 (MB), peak = 516.30 (MB)

[INFO DRT-0180] Post processing.
Saving to /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/foobar/results/routing/adc_clkgen_with_edgedetect.def
