
IWDG_Temperature_sensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001384  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800150c  0800150c  00003004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800150c  0800150c  00003004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800150c  0800150c  00003004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800150c  0800150c  00003004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800150c  0800150c  0000250c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001510  08001510  00002510  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08001514  00003000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00003004  2**0
                  CONTENTS
 10 .bss          00000028  20000004  20000004  00003004  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000002c  2000002c  00003004  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00003004  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001737  00000000  00000000  00003034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000082d  00000000  00000000  0000476b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000001a0  00000000  00000000  00004f98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000112  00000000  00000000  00005138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00001a07  00000000  00000000  0000524a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00002d50  00000000  00000000  00006c51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00005133  00000000  00000000  000099a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0000ead4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000004f8  00000000  00000000  0000eb18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000070  00000000  00000000  0000f010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080014f4 	.word	0x080014f4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	080014f4 	.word	0x080014f4

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2f>:
 8000964:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000968:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 800096c:	bf24      	itt	cs
 800096e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000972:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000976:	d90d      	bls.n	8000994 <__aeabi_d2f+0x30>
 8000978:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800097c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000980:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000984:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000988:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800098c:	bf08      	it	eq
 800098e:	f020 0001 	biceq.w	r0, r0, #1
 8000992:	4770      	bx	lr
 8000994:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000998:	d121      	bne.n	80009de <__aeabi_d2f+0x7a>
 800099a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 800099e:	bfbc      	itt	lt
 80009a0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009a4:	4770      	bxlt	lr
 80009a6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009aa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009ae:	f1c2 0218 	rsb	r2, r2, #24
 80009b2:	f1c2 0c20 	rsb	ip, r2, #32
 80009b6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009ba:	fa20 f002 	lsr.w	r0, r0, r2
 80009be:	bf18      	it	ne
 80009c0:	f040 0001 	orrne.w	r0, r0, #1
 80009c4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009c8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009cc:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009d0:	ea40 000c 	orr.w	r0, r0, ip
 80009d4:	fa23 f302 	lsr.w	r3, r3, r2
 80009d8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009dc:	e7cc      	b.n	8000978 <__aeabi_d2f+0x14>
 80009de:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009e2:	d107      	bne.n	80009f4 <__aeabi_d2f+0x90>
 80009e4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009e8:	bf1e      	ittt	ne
 80009ea:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80009ee:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80009f2:	4770      	bxne	lr
 80009f4:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80009f8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80009fc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop

08000a04 <fade_led_program>:


volatile uint8_t upcounter = 1;

void fade_led_program(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0
    if (upcounter == 1)    // increasing brightness
 8000a08:	4b1d      	ldr	r3, [pc, #116]	@ (8000a80 <fade_led_program+0x7c>)
 8000a0a:	781b      	ldrb	r3, [r3, #0]
 8000a0c:	b2db      	uxtb	r3, r3
 8000a0e:	2b01      	cmp	r3, #1
 8000a10:	d119      	bne.n	8000a46 <fade_led_program+0x42>
    {
        gpt4_ptr->TIMx_CCR1++;
 8000a12:	4b1c      	ldr	r3, [pc, #112]	@ (8000a84 <fade_led_program+0x80>)
 8000a14:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a16:	3201      	adds	r2, #1
 8000a18:	635a      	str	r2, [r3, #52]	@ 0x34
        gpt4_ptr->TIMx_CCR2++;
 8000a1a:	4b1a      	ldr	r3, [pc, #104]	@ (8000a84 <fade_led_program+0x80>)
 8000a1c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000a1e:	3201      	adds	r2, #1
 8000a20:	639a      	str	r2, [r3, #56]	@ 0x38
        gpt4_ptr->TIMx_CCR3++;
 8000a22:	4b18      	ldr	r3, [pc, #96]	@ (8000a84 <fade_led_program+0x80>)
 8000a24:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000a26:	3201      	adds	r2, #1
 8000a28:	63da      	str	r2, [r3, #60]	@ 0x3c
        gpt4_ptr->TIMx_CCR4++;
 8000a2a:	4b16      	ldr	r3, [pc, #88]	@ (8000a84 <fade_led_program+0x80>)
 8000a2c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a2e:	3201      	adds	r2, #1
 8000a30:	641a      	str	r2, [r3, #64]	@ 0x40

        if (gpt4_ptr->TIMx_CCR1 >= gpt4_ptr->TIMx_ARR)
 8000a32:	4b14      	ldr	r3, [pc, #80]	@ (8000a84 <fade_led_program+0x80>)
 8000a34:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a36:	4b13      	ldr	r3, [pc, #76]	@ (8000a84 <fade_led_program+0x80>)
 8000a38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a3a:	429a      	cmp	r2, r3
 8000a3c:	d31a      	bcc.n	8000a74 <fade_led_program+0x70>
        {
            upcounter = 0; // switch direction at MAX
 8000a3e:	4b10      	ldr	r3, [pc, #64]	@ (8000a80 <fade_led_program+0x7c>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	701a      	strb	r2, [r3, #0]
        if (gpt4_ptr->TIMx_CCR1 == 0)
        {
            upcounter = 1; // switch direction at MIN
        }
    }
}
 8000a44:	e016      	b.n	8000a74 <fade_led_program+0x70>
        gpt4_ptr->TIMx_CCR1--;
 8000a46:	4b0f      	ldr	r3, [pc, #60]	@ (8000a84 <fade_led_program+0x80>)
 8000a48:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a4a:	3a01      	subs	r2, #1
 8000a4c:	635a      	str	r2, [r3, #52]	@ 0x34
        gpt4_ptr->TIMx_CCR2--;
 8000a4e:	4b0d      	ldr	r3, [pc, #52]	@ (8000a84 <fade_led_program+0x80>)
 8000a50:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000a52:	3a01      	subs	r2, #1
 8000a54:	639a      	str	r2, [r3, #56]	@ 0x38
        gpt4_ptr->TIMx_CCR3--;
 8000a56:	4b0b      	ldr	r3, [pc, #44]	@ (8000a84 <fade_led_program+0x80>)
 8000a58:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000a5a:	3a01      	subs	r2, #1
 8000a5c:	63da      	str	r2, [r3, #60]	@ 0x3c
        gpt4_ptr->TIMx_CCR4--;
 8000a5e:	4b09      	ldr	r3, [pc, #36]	@ (8000a84 <fade_led_program+0x80>)
 8000a60:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a62:	3a01      	subs	r2, #1
 8000a64:	641a      	str	r2, [r3, #64]	@ 0x40
        if (gpt4_ptr->TIMx_CCR1 == 0)
 8000a66:	4b07      	ldr	r3, [pc, #28]	@ (8000a84 <fade_led_program+0x80>)
 8000a68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d102      	bne.n	8000a74 <fade_led_program+0x70>
            upcounter = 1; // switch direction at MIN
 8000a6e:	4b04      	ldr	r3, [pc, #16]	@ (8000a80 <fade_led_program+0x7c>)
 8000a70:	2201      	movs	r2, #1
 8000a72:	701a      	strb	r2, [r3, #0]
}
 8000a74:	bf00      	nop
 8000a76:	46bd      	mov	sp, r7
 8000a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop
 8000a80:	20000000 	.word	0x20000000
 8000a84:	40000800 	.word	0x40000800

08000a88 <watchdog_blocking_program>:

void watchdog_blocking_program (void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b084      	sub	sp, #16
 8000a8c:	af00      	add	r7, sp, #0
	uint8_t button_flag = 0;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	73fb      	strb	r3, [r7, #15]
	if (pin_state_check(PIN_0,gpioa_ptr))
 8000a92:	4916      	ldr	r1, [pc, #88]	@ (8000aec <watchdog_blocking_program+0x64>)
 8000a94:	2000      	movs	r0, #0
 8000a96:	f000 fb9f 	bl	80011d8 <pin_state_check>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d01c      	beq.n	8000ada <watchdog_blocking_program+0x52>
	{
		button_flag = 1;
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	73fb      	strb	r3, [r7, #15]
	}

	while (button_flag)
 8000aa4:	e019      	b.n	8000ada <watchdog_blocking_program+0x52>
	{
		pin_operations(PIN_12 , ON);
 8000aa6:	2101      	movs	r1, #1
 8000aa8:	200c      	movs	r0, #12
 8000aaa:	f000 fb5d 	bl	8001168 <pin_operations>
		for (uint32_t i = 0; i<100; i++);
 8000aae:	2300      	movs	r3, #0
 8000ab0:	60bb      	str	r3, [r7, #8]
 8000ab2:	e002      	b.n	8000aba <watchdog_blocking_program+0x32>
 8000ab4:	68bb      	ldr	r3, [r7, #8]
 8000ab6:	3301      	adds	r3, #1
 8000ab8:	60bb      	str	r3, [r7, #8]
 8000aba:	68bb      	ldr	r3, [r7, #8]
 8000abc:	2b63      	cmp	r3, #99	@ 0x63
 8000abe:	d9f9      	bls.n	8000ab4 <watchdog_blocking_program+0x2c>
		pin_operations(PIN_12 , OFF);
 8000ac0:	2100      	movs	r1, #0
 8000ac2:	200c      	movs	r0, #12
 8000ac4:	f000 fb50 	bl	8001168 <pin_operations>
		for (uint32_t i = 0; i<100; i++);
 8000ac8:	2300      	movs	r3, #0
 8000aca:	607b      	str	r3, [r7, #4]
 8000acc:	e002      	b.n	8000ad4 <watchdog_blocking_program+0x4c>
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	3301      	adds	r3, #1
 8000ad2:	607b      	str	r3, [r7, #4]
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	2b63      	cmp	r3, #99	@ 0x63
 8000ad8:	d9f9      	bls.n	8000ace <watchdog_blocking_program+0x46>
	while (button_flag)
 8000ada:	7bfb      	ldrb	r3, [r7, #15]
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d1e2      	bne.n	8000aa6 <watchdog_blocking_program+0x1e>
	}
}
 8000ae0:	bf00      	nop
 8000ae2:	bf00      	nop
 8000ae4:	3710      	adds	r7, #16
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	40020000 	.word	0x40020000

08000af0 <service_init>:
volatile uint16_t adc_value = 0;
float converted_value = 0.0;
volatile uint8_t reset_reason = 0;

void service_init()
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b082      	sub	sp, #8
 8000af4:	af02      	add	r7, sp, #8
	/// Setting up the watchdog
	init_independent_watchdog();
 8000af6:	f000 fb87 	bl	8001208 <init_independent_watchdog>
	/// Setting up the temperature sensor
	adc_init_common(ADC_INDEPENDENT_MODE);
 8000afa:	2000      	movs	r0, #0
 8000afc:	f000 fa12 	bl	8000f24 <adc_init_common>
	adc_init_module(adc1_ptr , 16, INTERNAL_CHANNEL_TEMPERATURE_SENSOR , ALL_CYCLE_CONVERSION , 1);
 8000b00:	2301      	movs	r3, #1
 8000b02:	9300      	str	r3, [sp, #0]
 8000b04:	2301      	movs	r3, #1
 8000b06:	2201      	movs	r2, #1
 8000b08:	2110      	movs	r1, #16
 8000b0a:	4809      	ldr	r0, [pc, #36]	@ (8000b30 <service_init+0x40>)
 8000b0c:	f000 f83a 	bl	8000b84 <adc_init_module>
	adc_start_conversion(adc1_ptr);
 8000b10:	4807      	ldr	r0, [pc, #28]	@ (8000b30 <service_init+0x40>)
 8000b12:	f000 f95f 	bl	8000dd4 <adc_start_conversion>
	/// Setting up user pin and LED pin
	pin_init(PIN_0,PIN_GENERAL_INPUT,PORTA);
 8000b16:	2201      	movs	r2, #1
 8000b18:	2104      	movs	r1, #4
 8000b1a:	2000      	movs	r0, #0
 8000b1c:	f000 fa34 	bl	8000f88 <pin_init>
	pin_init(PIN_12,PIN_OUTPUT,PORTD);
 8000b20:	2204      	movs	r2, #4
 8000b22:	2101      	movs	r1, #1
 8000b24:	200c      	movs	r0, #12
 8000b26:	f000 fa2f 	bl	8000f88 <pin_init>
}
 8000b2a:	bf00      	nop
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bd80      	pop	{r7, pc}
 8000b30:	40012000 	.word	0x40012000

08000b34 <app_init>:

void app_init()
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	af00      	add	r7, sp, #0
	reset_reason_check(&reset_reason);
 8000b38:	4802      	ldr	r0, [pc, #8]	@ (8000b44 <app_init+0x10>)
 8000b3a:	f000 fc3f 	bl	80013bc <reset_reason_check>
}
 8000b3e:	bf00      	nop
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	bf00      	nop
 8000b44:	20000028 	.word	0x20000028

08000b48 <main>:

int main(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	af00      	add	r7, sp, #0
    service_init();
 8000b4c:	f7ff ffd0 	bl	8000af0 <service_init>
    app_init();
 8000b50:	f7ff fff0 	bl	8000b34 <app_init>

    while (1)
    {
    	adc_get_value(adc1_ptr,&adc_value);
 8000b54:	4908      	ldr	r1, [pc, #32]	@ (8000b78 <main+0x30>)
 8000b56:	4809      	ldr	r0, [pc, #36]	@ (8000b7c <main+0x34>)
 8000b58:	f000 f966 	bl	8000e28 <adc_get_value>
    	adc_convert_value(adc_value,&converted_value,INNER_TEMPERATURE_SENSOR);
 8000b5c:	4b06      	ldr	r3, [pc, #24]	@ (8000b78 <main+0x30>)
 8000b5e:	881b      	ldrh	r3, [r3, #0]
 8000b60:	b29b      	uxth	r3, r3
 8000b62:	2201      	movs	r2, #1
 8000b64:	4906      	ldr	r1, [pc, #24]	@ (8000b80 <main+0x38>)
 8000b66:	4618      	mov	r0, r3
 8000b68:	f000 f976 	bl	8000e58 <adc_convert_value>
    	feed_watchdog();
 8000b6c:	f000 fb6a 	bl	8001244 <feed_watchdog>
    	watchdog_blocking_program();
 8000b70:	f7ff ff8a 	bl	8000a88 <watchdog_blocking_program>
    	adc_get_value(adc1_ptr,&adc_value);
 8000b74:	bf00      	nop
 8000b76:	e7ed      	b.n	8000b54 <main+0xc>
 8000b78:	20000020 	.word	0x20000020
 8000b7c:	40012000 	.word	0x40012000
 8000b80:	20000024 	.word	0x20000024

08000b84 <adc_init_module>:
#include "STM32_RCC.h"



void adc_init_module(ADC_structure * adc_ptr , uint8_t channel, uint8_t mode , uint8_t conversion_behaviour , uint8_t converion_order)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b086      	sub	sp, #24
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
 8000b8c:	4608      	mov	r0, r1
 8000b8e:	4611      	mov	r1, r2
 8000b90:	461a      	mov	r2, r3
 8000b92:	4603      	mov	r3, r0
 8000b94:	70fb      	strb	r3, [r7, #3]
 8000b96:	460b      	mov	r3, r1
 8000b98:	70bb      	strb	r3, [r7, #2]
 8000b9a:	4613      	mov	r3, r2
 8000b9c:	707b      	strb	r3, [r7, #1]
    uint8_t shift = (converion_order-1)*5;
 8000b9e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000ba2:	461a      	mov	r2, r3
 8000ba4:	0092      	lsls	r2, r2, #2
 8000ba6:	4413      	add	r3, r2
 8000ba8:	b2db      	uxtb	r3, r3
 8000baa:	3b05      	subs	r3, #5
 8000bac:	75fb      	strb	r3, [r7, #23]
	/// Step 1 - perform the clock enable for the ADC
	adc_clock_enable(adc_ptr);
 8000bae:	6878      	ldr	r0, [r7, #4]
 8000bb0:	f000 fbd2 	bl	8001358 <adc_clock_enable>
	/// Step 2 - Perfrom the pin init for the external channel ( Not needed for the internal channel )
	if (mode == EXTERNAL_CHANNEL)
 8000bb4:	78bb      	ldrb	r3, [r7, #2]
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d028      	beq.n	8000c0c <adc_init_module+0x88>
	{
		/// Implement the pin init here
	}
	else
	{
		if (mode == INTERNAL_CHANNEL_TEMPERATURE_SENSOR)				/// Step 3 - Perform the internal sensor init / measurement init
 8000bba:	78bb      	ldrb	r3, [r7, #2]
 8000bbc:	2b01      	cmp	r3, #1
 8000bbe:	d111      	bne.n	8000be4 <adc_init_module+0x60>
		{
			adc_common_ptr->CCR |= (0X01 << 23);						/// Enabling the temperature sensing
 8000bc0:	4b83      	ldr	r3, [pc, #524]	@ (8000dd0 <adc_init_module+0x24c>)
 8000bc2:	685b      	ldr	r3, [r3, #4]
 8000bc4:	4a82      	ldr	r2, [pc, #520]	@ (8000dd0 <adc_init_module+0x24c>)
 8000bc6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000bca:	6053      	str	r3, [r2, #4]
			for (volatile int i = 0; i < 3000; i++);   					// ~15–20 µs delay
 8000bcc:	2300      	movs	r3, #0
 8000bce:	613b      	str	r3, [r7, #16]
 8000bd0:	e002      	b.n	8000bd8 <adc_init_module+0x54>
 8000bd2:	693b      	ldr	r3, [r7, #16]
 8000bd4:	3301      	adds	r3, #1
 8000bd6:	613b      	str	r3, [r7, #16]
 8000bd8:	693b      	ldr	r3, [r7, #16]
 8000bda:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8000bde:	4293      	cmp	r3, r2
 8000be0:	ddf7      	ble.n	8000bd2 <adc_init_module+0x4e>
 8000be2:	e013      	b.n	8000c0c <adc_init_module+0x88>
		}
		else if (mode == INTERNAL_CHANNEL_VBAT)
 8000be4:	78bb      	ldrb	r3, [r7, #2]
 8000be6:	2b02      	cmp	r3, #2
 8000be8:	d110      	bne.n	8000c0c <adc_init_module+0x88>
		{
			adc_common_ptr->CCR |= (0X01 << 22);						/// Enabling the adc from VBAT
 8000bea:	4b79      	ldr	r3, [pc, #484]	@ (8000dd0 <adc_init_module+0x24c>)
 8000bec:	685b      	ldr	r3, [r3, #4]
 8000bee:	4a78      	ldr	r2, [pc, #480]	@ (8000dd0 <adc_init_module+0x24c>)
 8000bf0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000bf4:	6053      	str	r3, [r2, #4]
			for (volatile int i = 0; i < 3000; i++);   					// ~15–20 µs delay
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	60fb      	str	r3, [r7, #12]
 8000bfa:	e002      	b.n	8000c02 <adc_init_module+0x7e>
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	3301      	adds	r3, #1
 8000c00:	60fb      	str	r3, [r7, #12]
 8000c02:	68fb      	ldr	r3, [r7, #12]
 8000c04:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8000c08:	4293      	cmp	r3, r2
 8000c0a:	ddf7      	ble.n	8000bfc <adc_init_module+0x78>
		}
	}

	/// Step 4 - Set the sample time

	if (channel >= 0 && channel < 10)
 8000c0c:	78fb      	ldrb	r3, [r7, #3]
 8000c0e:	2b09      	cmp	r3, #9
 8000c10:	d81b      	bhi.n	8000c4a <adc_init_module+0xc6>
	{
		adc_ptr->SMPR2 &= ~(0x07 << ( channel *3)) ;
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	6919      	ldr	r1, [r3, #16]
 8000c16:	78fa      	ldrb	r2, [r7, #3]
 8000c18:	4613      	mov	r3, r2
 8000c1a:	005b      	lsls	r3, r3, #1
 8000c1c:	4413      	add	r3, r2
 8000c1e:	2207      	movs	r2, #7
 8000c20:	fa02 f303 	lsl.w	r3, r2, r3
 8000c24:	43db      	mvns	r3, r3
 8000c26:	ea01 0203 	and.w	r2, r1, r3
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	611a      	str	r2, [r3, #16]
		adc_ptr->SMPR2 |= (0x07 << ( channel *3)) ;						/// Clearing and setting the Sample time to 480 cycle
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	6919      	ldr	r1, [r3, #16]
 8000c32:	78fa      	ldrb	r2, [r7, #3]
 8000c34:	4613      	mov	r3, r2
 8000c36:	005b      	lsls	r3, r3, #1
 8000c38:	4413      	add	r3, r2
 8000c3a:	2207      	movs	r2, #7
 8000c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c40:	ea41 0203 	orr.w	r2, r1, r3
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	611a      	str	r2, [r3, #16]
 8000c48:	e024      	b.n	8000c94 <adc_init_module+0x110>
	}
	else if (channel >9 && channel <= 18)
 8000c4a:	78fb      	ldrb	r3, [r7, #3]
 8000c4c:	2b09      	cmp	r3, #9
 8000c4e:	d921      	bls.n	8000c94 <adc_init_module+0x110>
 8000c50:	78fb      	ldrb	r3, [r7, #3]
 8000c52:	2b12      	cmp	r3, #18
 8000c54:	d81e      	bhi.n	8000c94 <adc_init_module+0x110>
	{
		adc_ptr->SMPR1 &= ~(0x07 << (( channel - 10 )*3)) ;
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	68d9      	ldr	r1, [r3, #12]
 8000c5a:	78fb      	ldrb	r3, [r7, #3]
 8000c5c:	f1a3 020a 	sub.w	r2, r3, #10
 8000c60:	4613      	mov	r3, r2
 8000c62:	005b      	lsls	r3, r3, #1
 8000c64:	4413      	add	r3, r2
 8000c66:	2207      	movs	r2, #7
 8000c68:	fa02 f303 	lsl.w	r3, r2, r3
 8000c6c:	43db      	mvns	r3, r3
 8000c6e:	ea01 0203 	and.w	r2, r1, r3
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	60da      	str	r2, [r3, #12]
		adc_ptr->SMPR1 |= (0x07 << ((channel - 10 )*3)) ;				/// Clearing and settting the sample time to 480 cycle
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	68d9      	ldr	r1, [r3, #12]
 8000c7a:	78fb      	ldrb	r3, [r7, #3]
 8000c7c:	f1a3 020a 	sub.w	r2, r3, #10
 8000c80:	4613      	mov	r3, r2
 8000c82:	005b      	lsls	r3, r3, #1
 8000c84:	4413      	add	r3, r2
 8000c86:	2207      	movs	r2, #7
 8000c88:	fa02 f303 	lsl.w	r3, r2, r3
 8000c8c:	ea41 0203 	orr.w	r2, r1, r3
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	60da      	str	r2, [r3, #12]
	}

	/// Step 5 - Enable the ADC Module

	adc_ptr->CR2 |= 1<<0;												/// Turn on the ADC
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	689b      	ldr	r3, [r3, #8]
 8000c98:	f043 0201 	orr.w	r2, r3, #1
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	609a      	str	r2, [r3, #8]
	for (volatile int i=0; i<100; i++);									/// Added a small delay
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	60bb      	str	r3, [r7, #8]
 8000ca4:	e002      	b.n	8000cac <adc_init_module+0x128>
 8000ca6:	68bb      	ldr	r3, [r7, #8]
 8000ca8:	3301      	adds	r3, #1
 8000caa:	60bb      	str	r3, [r7, #8]
 8000cac:	68bb      	ldr	r3, [r7, #8]
 8000cae:	2b63      	cmp	r3, #99	@ 0x63
 8000cb0:	ddf9      	ble.n	8000ca6 <adc_init_module+0x122>

	/// Step 6 - Setting up the conversion mode . single or continours

	adc_ptr->CR2 &= ~(1<<1);												/// Set in the Single conversion mode
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	689b      	ldr	r3, [r3, #8]
 8000cb6:	f023 0202 	bic.w	r2, r3, #2
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	609a      	str	r2, [r3, #8]

	/// Step 7 - Setting the EOC as convertion after every convertion

	if (conversion_behaviour == ALL_CYCLE_CONVERSION)
 8000cbe:	787b      	ldrb	r3, [r7, #1]
 8000cc0:	2b01      	cmp	r3, #1
 8000cc2:	d106      	bne.n	8000cd2 <adc_init_module+0x14e>
	{
		adc_ptr->CR2 |= (1 << 10);  										// EOCS = 1 → EOC flag set after each conversion
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	689b      	ldr	r3, [r3, #8]
 8000cc8:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	609a      	str	r2, [r3, #8]
 8000cd0:	e008      	b.n	8000ce4 <adc_init_module+0x160>
	}
	else if (conversion_behaviour == SEQUENCE_CONVERSION)
 8000cd2:	787b      	ldrb	r3, [r7, #1]
 8000cd4:	2b02      	cmp	r3, #2
 8000cd6:	d105      	bne.n	8000ce4 <adc_init_module+0x160>
	{
		adc_ptr->CR2 &= ~(1 << 10);  										// EOCS = 0 → EOC flag set after the full conversion only
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	689b      	ldr	r3, [r3, #8]
 8000cdc:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	609a      	str	r2, [r3, #8]
	}

	/// Step 8 - Setting the sequence and length in the SQR register
    if (converion_order >=1 && converion_order <= 6)
 8000ce4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d017      	beq.n	8000d1c <adc_init_module+0x198>
 8000cec:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000cf0:	2b06      	cmp	r3, #6
 8000cf2:	d813      	bhi.n	8000d1c <adc_init_module+0x198>
    {
        adc_ptr->SQR3 &= ~(0x1F << shift);
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000cf8:	7dfa      	ldrb	r2, [r7, #23]
 8000cfa:	211f      	movs	r1, #31
 8000cfc:	fa01 f202 	lsl.w	r2, r1, r2
 8000d00:	43d2      	mvns	r2, r2
 8000d02:	401a      	ands	r2, r3
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	635a      	str	r2, [r3, #52]	@ 0x34
        adc_ptr->SQR3 |= (channel << shift);
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000d0c:	78f9      	ldrb	r1, [r7, #3]
 8000d0e:	7dfa      	ldrb	r2, [r7, #23]
 8000d10:	fa01 f202 	lsl.w	r2, r1, r2
 8000d14:	431a      	orrs	r2, r3
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	635a      	str	r2, [r3, #52]	@ 0x34
 8000d1a:	e046      	b.n	8000daa <adc_init_module+0x226>
    }
    else if (converion_order >=7 && converion_order <= 12)
 8000d1c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000d20:	2b06      	cmp	r3, #6
 8000d22:	d91f      	bls.n	8000d64 <adc_init_module+0x1e0>
 8000d24:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000d28:	2b0c      	cmp	r3, #12
 8000d2a:	d81b      	bhi.n	8000d64 <adc_init_module+0x1e0>
    {
        shift = (converion_order-7)*5;
 8000d2c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000d30:	461a      	mov	r2, r3
 8000d32:	0092      	lsls	r2, r2, #2
 8000d34:	4413      	add	r3, r2
 8000d36:	b2db      	uxtb	r3, r3
 8000d38:	3b23      	subs	r3, #35	@ 0x23
 8000d3a:	75fb      	strb	r3, [r7, #23]
        adc_ptr->SQR2 &= ~(0x1F << shift);
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d40:	7dfa      	ldrb	r2, [r7, #23]
 8000d42:	211f      	movs	r1, #31
 8000d44:	fa01 f202 	lsl.w	r2, r1, r2
 8000d48:	43d2      	mvns	r2, r2
 8000d4a:	401a      	ands	r2, r3
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	631a      	str	r2, [r3, #48]	@ 0x30
        adc_ptr->SQR2 |= (channel << shift);
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d54:	78f9      	ldrb	r1, [r7, #3]
 8000d56:	7dfa      	ldrb	r2, [r7, #23]
 8000d58:	fa01 f202 	lsl.w	r2, r1, r2
 8000d5c:	431a      	orrs	r2, r3
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	631a      	str	r2, [r3, #48]	@ 0x30
 8000d62:	e022      	b.n	8000daa <adc_init_module+0x226>
    }
    else if (converion_order >=13 && converion_order <=16)
 8000d64:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000d68:	2b0c      	cmp	r3, #12
 8000d6a:	d91e      	bls.n	8000daa <adc_init_module+0x226>
 8000d6c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000d70:	2b10      	cmp	r3, #16
 8000d72:	d81a      	bhi.n	8000daa <adc_init_module+0x226>
    {
        shift = (converion_order-13)*5;
 8000d74:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000d78:	461a      	mov	r2, r3
 8000d7a:	0092      	lsls	r2, r2, #2
 8000d7c:	4413      	add	r3, r2
 8000d7e:	b2db      	uxtb	r3, r3
 8000d80:	3b41      	subs	r3, #65	@ 0x41
 8000d82:	75fb      	strb	r3, [r7, #23]
        adc_ptr->SQR1 &= ~(0x1F << shift);
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d88:	7dfa      	ldrb	r2, [r7, #23]
 8000d8a:	211f      	movs	r1, #31
 8000d8c:	fa01 f202 	lsl.w	r2, r1, r2
 8000d90:	43d2      	mvns	r2, r2
 8000d92:	401a      	ands	r2, r3
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	62da      	str	r2, [r3, #44]	@ 0x2c
        adc_ptr->SQR1 |= (channel << shift);
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d9c:	78f9      	ldrb	r1, [r7, #3]
 8000d9e:	7dfa      	ldrb	r2, [r7, #23]
 8000da0:	fa01 f202 	lsl.w	r2, r1, r2
 8000da4:	431a      	orrs	r2, r3
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    // Update sequence length
    adc_ptr->SQR1 &= ~(0xF << 20);
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000dae:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	62da      	str	r2, [r3, #44]	@ 0x2c
    adc_ptr->SQR1 |= ((converion_order-1) << 20);
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000dba:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000dbe:	3b01      	subs	r3, #1
 8000dc0:	051b      	lsls	r3, r3, #20
 8000dc2:	431a      	orrs	r2, r3
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8000dc8:	bf00      	nop
 8000dca:	3718      	adds	r7, #24
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	40012300 	.word	0x40012300

08000dd4 <adc_start_conversion>:

/// Step 9 - Start the conversion
void adc_start_conversion(ADC_structure* adc_ptr)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b085      	sub	sp, #20
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
    // 1. Clear OVR properly (read DR if OVR set)
    if (adc_ptr->SR & (1 << 5))   // OVR?
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	f003 0320 	and.w	r3, r3, #32
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d003      	beq.n	8000df0 <adc_start_conversion+0x1c>
    {
        volatile uint32_t dummy = adc_ptr->DR;  // reading DR clears OVR
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dec:	60fb      	str	r3, [r7, #12]
        (void)dummy;
 8000dee:	68fb      	ldr	r3, [r7, #12]
    }

    // 2. Clear EOC and OVR flags
    adc_ptr->SR &= ~((1 << 1) | (1 << 5));
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	f023 0222 	bic.w	r2, r3, #34	@ 0x22
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	601a      	str	r2, [r3, #0]
	adc_ptr->CR2 |= (1 << 30); 											// SWSTART - start the conversion
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	689b      	ldr	r3, [r3, #8]
 8000e00:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	609a      	str	r2, [r3, #8]
	for (volatile int i=0; i<100; i++);									/// Added a small delay
 8000e08:	2300      	movs	r3, #0
 8000e0a:	60bb      	str	r3, [r7, #8]
 8000e0c:	e002      	b.n	8000e14 <adc_start_conversion+0x40>
 8000e0e:	68bb      	ldr	r3, [r7, #8]
 8000e10:	3301      	adds	r3, #1
 8000e12:	60bb      	str	r3, [r7, #8]
 8000e14:	68bb      	ldr	r3, [r7, #8]
 8000e16:	2b63      	cmp	r3, #99	@ 0x63
 8000e18:	ddf9      	ble.n	8000e0e <adc_start_conversion+0x3a>
}
 8000e1a:	bf00      	nop
 8000e1c:	bf00      	nop
 8000e1e:	3714      	adds	r7, #20
 8000e20:	46bd      	mov	sp, r7
 8000e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e26:	4770      	bx	lr

08000e28 <adc_get_value>:

/// Step 10 - Reading the ADC Values based on Polling method
void adc_get_value(ADC_structure * adc_ptr , volatile uint16_t* adc_measured_value)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
 8000e30:	6039      	str	r1, [r7, #0]
	adc_start_conversion(adc_ptr);
 8000e32:	6878      	ldr	r0, [r7, #4]
 8000e34:	f7ff ffce 	bl	8000dd4 <adc_start_conversion>
	while (!(adc_ptr->SR & (1 << 1)));  // wait for EOC
 8000e38:	bf00      	nop
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	f003 0302 	and.w	r3, r3, #2
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d0f9      	beq.n	8000e3a <adc_get_value+0x12>
	*adc_measured_value = adc_ptr->DR;
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e4a:	b29a      	uxth	r2, r3
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	801a      	strh	r2, [r3, #0]
}
 8000e50:	bf00      	nop
 8000e52:	3708      	adds	r7, #8
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}

08000e58 <adc_convert_value>:
/// Step 11 - Perform the converions from the ADC value
void adc_convert_value(volatile uint16_t adc_measured_value, float* converted_value ,uint8_t mode)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b084      	sub	sp, #16
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	4603      	mov	r3, r0
 8000e60:	6039      	str	r1, [r7, #0]
 8000e62:	80fb      	strh	r3, [r7, #6]
 8000e64:	4613      	mov	r3, r2
 8000e66:	717b      	strb	r3, [r7, #5]
	float v_sense = 0.0;
 8000e68:	f04f 0300 	mov.w	r3, #0
 8000e6c:	60fb      	str	r3, [r7, #12]
	v_sense = (adc_measured_value / ADC_MAX_VALUE) * MAX_VOLTAGE;				/// Curresponding voltage value from the sensor
 8000e6e:	88fb      	ldrh	r3, [r7, #6]
 8000e70:	b29b      	uxth	r3, r3
 8000e72:	4618      	mov	r0, r3
 8000e74:	f7ff fafa 	bl	800046c <__aeabi_i2d>
 8000e78:	a322      	add	r3, pc, #136	@ (adr r3, 8000f04 <adc_convert_value+0xac>)
 8000e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e7e:	f7ff fc89 	bl	8000794 <__aeabi_ddiv>
 8000e82:	4602      	mov	r2, r0
 8000e84:	460b      	mov	r3, r1
 8000e86:	4610      	mov	r0, r2
 8000e88:	4619      	mov	r1, r3
 8000e8a:	a320      	add	r3, pc, #128	@ (adr r3, 8000f0c <adc_convert_value+0xb4>)
 8000e8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e90:	f7ff fb56 	bl	8000540 <__aeabi_dmul>
 8000e94:	4602      	mov	r2, r0
 8000e96:	460b      	mov	r3, r1
 8000e98:	4610      	mov	r0, r2
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	f7ff fd62 	bl	8000964 <__aeabi_d2f>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	60fb      	str	r3, [r7, #12]

	if ( mode == INNER_TEMPERATURE_SENSOR )
 8000ea4:	797b      	ldrb	r3, [r7, #5]
 8000ea6:	2b01      	cmp	r3, #1
 8000ea8:	d123      	bne.n	8000ef2 <adc_convert_value+0x9a>
	{
		*converted_value = ((v_sense - ADC_VOLTAGE_AT_25_DEGREE)/TEMPERATURE_SENSOR_SLOPE)+ REFERANCE_TEMPERATURE;		/// Doing the ADC convertion
 8000eaa:	68f8      	ldr	r0, [r7, #12]
 8000eac:	f7ff faf0 	bl	8000490 <__aeabi_f2d>
 8000eb0:	a318      	add	r3, pc, #96	@ (adr r3, 8000f14 <adc_convert_value+0xbc>)
 8000eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000eb6:	f7ff f98b 	bl	80001d0 <__aeabi_dsub>
 8000eba:	4602      	mov	r2, r0
 8000ebc:	460b      	mov	r3, r1
 8000ebe:	4610      	mov	r0, r2
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	a316      	add	r3, pc, #88	@ (adr r3, 8000f1c <adc_convert_value+0xc4>)
 8000ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ec8:	f7ff fc64 	bl	8000794 <__aeabi_ddiv>
 8000ecc:	4602      	mov	r2, r0
 8000ece:	460b      	mov	r3, r1
 8000ed0:	4610      	mov	r0, r2
 8000ed2:	4619      	mov	r1, r3
 8000ed4:	f04f 0200 	mov.w	r2, #0
 8000ed8:	4b09      	ldr	r3, [pc, #36]	@ (8000f00 <adc_convert_value+0xa8>)
 8000eda:	f7ff f97b 	bl	80001d4 <__adddf3>
 8000ede:	4602      	mov	r2, r0
 8000ee0:	460b      	mov	r3, r1
 8000ee2:	4610      	mov	r0, r2
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	f7ff fd3d 	bl	8000964 <__aeabi_d2f>
 8000eea:	4602      	mov	r2, r0
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	601a      	str	r2, [r3, #0]
	else
	{
		*converted_value = v_sense;
	}

}
 8000ef0:	e002      	b.n	8000ef8 <adc_convert_value+0xa0>
		*converted_value = v_sense;
 8000ef2:	683b      	ldr	r3, [r7, #0]
 8000ef4:	68fa      	ldr	r2, [r7, #12]
 8000ef6:	601a      	str	r2, [r3, #0]
}
 8000ef8:	bf00      	nop
 8000efa:	3710      	adds	r7, #16
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	40390000 	.word	0x40390000
 8000f04:	00000000 	.word	0x00000000
 8000f08:	40affe00 	.word	0x40affe00
 8000f0c:	66666666 	.word	0x66666666
 8000f10:	400a6666 	.word	0x400a6666
 8000f14:	851eb852 	.word	0x851eb852
 8000f18:	3fe851eb 	.word	0x3fe851eb
 8000f1c:	47ae147b 	.word	0x47ae147b
 8000f20:	3f647ae1 	.word	0x3f647ae1

08000f24 <adc_init_common>:
/// Step 12 - Add the configurations for the common module in independent mode
void adc_init_common(uint8_t mode)
{
 8000f24:	b480      	push	{r7}
 8000f26:	b083      	sub	sp, #12
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	71fb      	strb	r3, [r7, #7]
	if (mode == ADC_INDEPENDENT_MODE)
 8000f2e:	79fb      	ldrb	r3, [r7, #7]
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d111      	bne.n	8000f58 <adc_init_common+0x34>
	{
		adc_common_ptr->CCR &= ~( 0x1F);								/// Clearing the multimode
 8000f34:	4b0b      	ldr	r3, [pc, #44]	@ (8000f64 <adc_init_common+0x40>)
 8000f36:	685b      	ldr	r3, [r3, #4]
 8000f38:	4a0a      	ldr	r2, [pc, #40]	@ (8000f64 <adc_init_common+0x40>)
 8000f3a:	f023 031f 	bic.w	r3, r3, #31
 8000f3e:	6053      	str	r3, [r2, #4]
		adc_common_ptr->CCR &= ~( 0x03 << 16);							/// Clearing the prescalar AND Setting prescalar to 8
 8000f40:	4b08      	ldr	r3, [pc, #32]	@ (8000f64 <adc_init_common+0x40>)
 8000f42:	685b      	ldr	r3, [r3, #4]
 8000f44:	4a07      	ldr	r2, [pc, #28]	@ (8000f64 <adc_init_common+0x40>)
 8000f46:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8000f4a:	6053      	str	r3, [r2, #4]
		adc_common_ptr->CCR |= (0x03 << 16);
 8000f4c:	4b05      	ldr	r3, [pc, #20]	@ (8000f64 <adc_init_common+0x40>)
 8000f4e:	685b      	ldr	r3, [r3, #4]
 8000f50:	4a04      	ldr	r2, [pc, #16]	@ (8000f64 <adc_init_common+0x40>)
 8000f52:	f443 3340 	orr.w	r3, r3, #196608	@ 0x30000
 8000f56:	6053      	str	r3, [r2, #4]
	}
}
 8000f58:	bf00      	nop
 8000f5a:	370c      	adds	r7, #12
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f62:	4770      	bx	lr
 8000f64:	40012300 	.word	0x40012300

08000f68 <init_dbgmcu>:
#include "STM32_DBGMCU.h"



void init_dbgmcu (void)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0
	dbgmcu_ptr->APB1_FZ |= 1<<12;				/// IWDG is in freeze once we do debugging (breakpoint)
 8000f6c:	4b05      	ldr	r3, [pc, #20]	@ (8000f84 <init_dbgmcu+0x1c>)
 8000f6e:	689b      	ldr	r3, [r3, #8]
 8000f70:	4a04      	ldr	r2, [pc, #16]	@ (8000f84 <init_dbgmcu+0x1c>)
 8000f72:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000f76:	6093      	str	r3, [r2, #8]
}
 8000f78:	bf00      	nop
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop
 8000f84:	e0042000 	.word	0xe0042000

08000f88 <pin_init>:
#include <STM32_GPIO.h>



void pin_init(uint8_t pin , uint8_t mode , uint8_t port)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	b083      	sub	sp, #12
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	4603      	mov	r3, r0
 8000f90:	71fb      	strb	r3, [r7, #7]
 8000f92:	460b      	mov	r3, r1
 8000f94:	71bb      	strb	r3, [r7, #6]
 8000f96:	4613      	mov	r3, r2
 8000f98:	717b      	strb	r3, [r7, #5]
	rcc_ptr->AHB1ENR |= SET_GPTIO_CLOCK_ENABLE;					/// enabled the clock for GPIOs
 8000f9a:	4b70      	ldr	r3, [pc, #448]	@ (800115c <pin_init+0x1d4>)
 8000f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f9e:	4a6f      	ldr	r2, [pc, #444]	@ (800115c <pin_init+0x1d4>)
 8000fa0:	ea6f 2353 	mvn.w	r3, r3, lsr #9
 8000fa4:	ea6f 2343 	mvn.w	r3, r3, lsl #9
 8000fa8:	6313      	str	r3, [r2, #48]	@ 0x30
	if( port == PORTD )
 8000faa:	797b      	ldrb	r3, [r7, #5]
 8000fac:	2b04      	cmp	r3, #4
 8000fae:	d164      	bne.n	800107a <pin_init+0xf2>
	{
		switch(mode)
 8000fb0:	79bb      	ldrb	r3, [r7, #6]
 8000fb2:	3b01      	subs	r3, #1
 8000fb4:	2b03      	cmp	r3, #3
 8000fb6:	f200 80c8 	bhi.w	800114a <pin_init+0x1c2>
 8000fba:	a201      	add	r2, pc, #4	@ (adr r2, 8000fc0 <pin_init+0x38>)
 8000fbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fc0:	08000fd1 	.word	0x08000fd1
 8000fc4:	08001001 	.word	0x08001001
 8000fc8:	08001031 	.word	0x08001031
 8000fcc:	08001061 	.word	0x08001061
		{
			case PIN_OUTPUT:
				gpiod_ptr->MODER &= ~(0X03<<(pin*2));		/// clearing the mode bits for the LED
 8000fd0:	4b63      	ldr	r3, [pc, #396]	@ (8001160 <pin_init+0x1d8>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	79fa      	ldrb	r2, [r7, #7]
 8000fd6:	0052      	lsls	r2, r2, #1
 8000fd8:	2103      	movs	r1, #3
 8000fda:	fa01 f202 	lsl.w	r2, r1, r2
 8000fde:	43d2      	mvns	r2, r2
 8000fe0:	4611      	mov	r1, r2
 8000fe2:	4a5f      	ldr	r2, [pc, #380]	@ (8001160 <pin_init+0x1d8>)
 8000fe4:	400b      	ands	r3, r1
 8000fe6:	6013      	str	r3, [r2, #0]
				gpiod_ptr->MODER |= (0x01 << (pin*2));		/// setting the mode bits as output for the LED
 8000fe8:	4b5d      	ldr	r3, [pc, #372]	@ (8001160 <pin_init+0x1d8>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	79fa      	ldrb	r2, [r7, #7]
 8000fee:	0052      	lsls	r2, r2, #1
 8000ff0:	2101      	movs	r1, #1
 8000ff2:	fa01 f202 	lsl.w	r2, r1, r2
 8000ff6:	4611      	mov	r1, r2
 8000ff8:	4a59      	ldr	r2, [pc, #356]	@ (8001160 <pin_init+0x1d8>)
 8000ffa:	430b      	orrs	r3, r1
 8000ffc:	6013      	str	r3, [r2, #0]
				break;
 8000ffe:	e0a7      	b.n	8001150 <pin_init+0x1c8>
			case PIN_ANALOG_INPUT:
				gpiod_ptr->MODER &= ~(0X03<<(pin*2));		/// clearing the mode bits for the input
 8001000:	4b57      	ldr	r3, [pc, #348]	@ (8001160 <pin_init+0x1d8>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	79fa      	ldrb	r2, [r7, #7]
 8001006:	0052      	lsls	r2, r2, #1
 8001008:	2103      	movs	r1, #3
 800100a:	fa01 f202 	lsl.w	r2, r1, r2
 800100e:	43d2      	mvns	r2, r2
 8001010:	4611      	mov	r1, r2
 8001012:	4a53      	ldr	r2, [pc, #332]	@ (8001160 <pin_init+0x1d8>)
 8001014:	400b      	ands	r3, r1
 8001016:	6013      	str	r3, [r2, #0]
				gpiod_ptr->MODER |= (0x03 << (pin*2));		/// setting the mode bits to analog input mode
 8001018:	4b51      	ldr	r3, [pc, #324]	@ (8001160 <pin_init+0x1d8>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	79fa      	ldrb	r2, [r7, #7]
 800101e:	0052      	lsls	r2, r2, #1
 8001020:	2103      	movs	r1, #3
 8001022:	fa01 f202 	lsl.w	r2, r1, r2
 8001026:	4611      	mov	r1, r2
 8001028:	4a4d      	ldr	r2, [pc, #308]	@ (8001160 <pin_init+0x1d8>)
 800102a:	430b      	orrs	r3, r1
 800102c:	6013      	str	r3, [r2, #0]
				break;
 800102e:	e08f      	b.n	8001150 <pin_init+0x1c8>
			case PIN_ALTERNATE_FUNCTION:
				gpiod_ptr->MODER &= ~(0X03<<(pin*2));		/// clearing the mode bits for the LED
 8001030:	4b4b      	ldr	r3, [pc, #300]	@ (8001160 <pin_init+0x1d8>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	79fa      	ldrb	r2, [r7, #7]
 8001036:	0052      	lsls	r2, r2, #1
 8001038:	2103      	movs	r1, #3
 800103a:	fa01 f202 	lsl.w	r2, r1, r2
 800103e:	43d2      	mvns	r2, r2
 8001040:	4611      	mov	r1, r2
 8001042:	4a47      	ldr	r2, [pc, #284]	@ (8001160 <pin_init+0x1d8>)
 8001044:	400b      	ands	r3, r1
 8001046:	6013      	str	r3, [r2, #0]
				gpiod_ptr->MODER |= (0x02 << (pin*2));		/// setting the mode bits as alternate function mode for the LED
 8001048:	4b45      	ldr	r3, [pc, #276]	@ (8001160 <pin_init+0x1d8>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	79fa      	ldrb	r2, [r7, #7]
 800104e:	0052      	lsls	r2, r2, #1
 8001050:	2102      	movs	r1, #2
 8001052:	fa01 f202 	lsl.w	r2, r1, r2
 8001056:	4611      	mov	r1, r2
 8001058:	4a41      	ldr	r2, [pc, #260]	@ (8001160 <pin_init+0x1d8>)
 800105a:	430b      	orrs	r3, r1
 800105c:	6013      	str	r3, [r2, #0]
				break;
 800105e:	e077      	b.n	8001150 <pin_init+0x1c8>
			case PIN_GENERAL_INPUT:
				gpiod_ptr->MODER &= ~(0X03<<(pin*2));		/// clearing the mode bits for the pin . so it will be 0 . meaning general input
 8001060:	4b3f      	ldr	r3, [pc, #252]	@ (8001160 <pin_init+0x1d8>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	79fa      	ldrb	r2, [r7, #7]
 8001066:	0052      	lsls	r2, r2, #1
 8001068:	2103      	movs	r1, #3
 800106a:	fa01 f202 	lsl.w	r2, r1, r2
 800106e:	43d2      	mvns	r2, r2
 8001070:	4611      	mov	r1, r2
 8001072:	4a3b      	ldr	r2, [pc, #236]	@ (8001160 <pin_init+0x1d8>)
 8001074:	400b      	ands	r3, r1
 8001076:	6013      	str	r3, [r2, #0]
				break;
 8001078:	e06a      	b.n	8001150 <pin_init+0x1c8>

			default:
				break;
		}
	}
	else if( port == PORTA )
 800107a:	797b      	ldrb	r3, [r7, #5]
 800107c:	2b01      	cmp	r3, #1
 800107e:	d167      	bne.n	8001150 <pin_init+0x1c8>
	{
		switch(mode)
 8001080:	79bb      	ldrb	r3, [r7, #6]
 8001082:	3b01      	subs	r3, #1
 8001084:	2b03      	cmp	r3, #3
 8001086:	d862      	bhi.n	800114e <pin_init+0x1c6>
 8001088:	a201      	add	r2, pc, #4	@ (adr r2, 8001090 <pin_init+0x108>)
 800108a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800108e:	bf00      	nop
 8001090:	080010a1 	.word	0x080010a1
 8001094:	080010d1 	.word	0x080010d1
 8001098:	08001101 	.word	0x08001101
 800109c:	08001131 	.word	0x08001131
		{
			case PIN_OUTPUT:
				gpioa_ptr->MODER &= ~(0X03<<(pin*2));		/// clearing the mode bits for the LED
 80010a0:	4b30      	ldr	r3, [pc, #192]	@ (8001164 <pin_init+0x1dc>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	79fa      	ldrb	r2, [r7, #7]
 80010a6:	0052      	lsls	r2, r2, #1
 80010a8:	2103      	movs	r1, #3
 80010aa:	fa01 f202 	lsl.w	r2, r1, r2
 80010ae:	43d2      	mvns	r2, r2
 80010b0:	4611      	mov	r1, r2
 80010b2:	4a2c      	ldr	r2, [pc, #176]	@ (8001164 <pin_init+0x1dc>)
 80010b4:	400b      	ands	r3, r1
 80010b6:	6013      	str	r3, [r2, #0]
				gpioa_ptr->MODER |= (0x01 << (pin*2));		/// setting the mode bits as output for the LED
 80010b8:	4b2a      	ldr	r3, [pc, #168]	@ (8001164 <pin_init+0x1dc>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	79fa      	ldrb	r2, [r7, #7]
 80010be:	0052      	lsls	r2, r2, #1
 80010c0:	2101      	movs	r1, #1
 80010c2:	fa01 f202 	lsl.w	r2, r1, r2
 80010c6:	4611      	mov	r1, r2
 80010c8:	4a26      	ldr	r2, [pc, #152]	@ (8001164 <pin_init+0x1dc>)
 80010ca:	430b      	orrs	r3, r1
 80010cc:	6013      	str	r3, [r2, #0]
				break;
 80010ce:	e03f      	b.n	8001150 <pin_init+0x1c8>
			case PIN_ANALOG_INPUT:
				gpioa_ptr->MODER &= ~(0X03<<(pin*2));		/// clearing the mode bits for the input
 80010d0:	4b24      	ldr	r3, [pc, #144]	@ (8001164 <pin_init+0x1dc>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	79fa      	ldrb	r2, [r7, #7]
 80010d6:	0052      	lsls	r2, r2, #1
 80010d8:	2103      	movs	r1, #3
 80010da:	fa01 f202 	lsl.w	r2, r1, r2
 80010de:	43d2      	mvns	r2, r2
 80010e0:	4611      	mov	r1, r2
 80010e2:	4a20      	ldr	r2, [pc, #128]	@ (8001164 <pin_init+0x1dc>)
 80010e4:	400b      	ands	r3, r1
 80010e6:	6013      	str	r3, [r2, #0]
				gpioa_ptr->MODER |= (0x03 << (pin*2));		/// setting the mode bits to analog input mode
 80010e8:	4b1e      	ldr	r3, [pc, #120]	@ (8001164 <pin_init+0x1dc>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	79fa      	ldrb	r2, [r7, #7]
 80010ee:	0052      	lsls	r2, r2, #1
 80010f0:	2103      	movs	r1, #3
 80010f2:	fa01 f202 	lsl.w	r2, r1, r2
 80010f6:	4611      	mov	r1, r2
 80010f8:	4a1a      	ldr	r2, [pc, #104]	@ (8001164 <pin_init+0x1dc>)
 80010fa:	430b      	orrs	r3, r1
 80010fc:	6013      	str	r3, [r2, #0]
				break;
 80010fe:	e027      	b.n	8001150 <pin_init+0x1c8>
			case PIN_ALTERNATE_FUNCTION:
				gpioa_ptr->MODER &= ~(0X03<<(pin*2));		/// clearing the mode bits for the LED
 8001100:	4b18      	ldr	r3, [pc, #96]	@ (8001164 <pin_init+0x1dc>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	79fa      	ldrb	r2, [r7, #7]
 8001106:	0052      	lsls	r2, r2, #1
 8001108:	2103      	movs	r1, #3
 800110a:	fa01 f202 	lsl.w	r2, r1, r2
 800110e:	43d2      	mvns	r2, r2
 8001110:	4611      	mov	r1, r2
 8001112:	4a14      	ldr	r2, [pc, #80]	@ (8001164 <pin_init+0x1dc>)
 8001114:	400b      	ands	r3, r1
 8001116:	6013      	str	r3, [r2, #0]
				gpioa_ptr->MODER |= (0x02 << (pin*2));		/// setting the mode bits as alternate function mode for the LED
 8001118:	4b12      	ldr	r3, [pc, #72]	@ (8001164 <pin_init+0x1dc>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	79fa      	ldrb	r2, [r7, #7]
 800111e:	0052      	lsls	r2, r2, #1
 8001120:	2102      	movs	r1, #2
 8001122:	fa01 f202 	lsl.w	r2, r1, r2
 8001126:	4611      	mov	r1, r2
 8001128:	4a0e      	ldr	r2, [pc, #56]	@ (8001164 <pin_init+0x1dc>)
 800112a:	430b      	orrs	r3, r1
 800112c:	6013      	str	r3, [r2, #0]
				break;
 800112e:	e00f      	b.n	8001150 <pin_init+0x1c8>
			case PIN_GENERAL_INPUT:
				gpioa_ptr->MODER &= ~(0X03<<(pin*2));		/// clearing the mode bits for the pin . so it will be 0 . meaning general input
 8001130:	4b0c      	ldr	r3, [pc, #48]	@ (8001164 <pin_init+0x1dc>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	79fa      	ldrb	r2, [r7, #7]
 8001136:	0052      	lsls	r2, r2, #1
 8001138:	2103      	movs	r1, #3
 800113a:	fa01 f202 	lsl.w	r2, r1, r2
 800113e:	43d2      	mvns	r2, r2
 8001140:	4611      	mov	r1, r2
 8001142:	4a08      	ldr	r2, [pc, #32]	@ (8001164 <pin_init+0x1dc>)
 8001144:	400b      	ands	r3, r1
 8001146:	6013      	str	r3, [r2, #0]
				break;
 8001148:	e002      	b.n	8001150 <pin_init+0x1c8>
				break;
 800114a:	bf00      	nop
 800114c:	e000      	b.n	8001150 <pin_init+0x1c8>

			default:
				break;
 800114e:	bf00      	nop
		}
	}
}
 8001150:	bf00      	nop
 8001152:	370c      	adds	r7, #12
 8001154:	46bd      	mov	sp, r7
 8001156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115a:	4770      	bx	lr
 800115c:	40023800 	.word	0x40023800
 8001160:	40020c00 	.word	0x40020c00
 8001164:	40020000 	.word	0x40020000

08001168 <pin_operations>:


void pin_operations (uint8_t pin , uint8_t state)
{
 8001168:	b480      	push	{r7}
 800116a:	b083      	sub	sp, #12
 800116c:	af00      	add	r7, sp, #0
 800116e:	4603      	mov	r3, r0
 8001170:	460a      	mov	r2, r1
 8001172:	71fb      	strb	r3, [r7, #7]
 8001174:	4613      	mov	r3, r2
 8001176:	71bb      	strb	r3, [r7, #6]
	if(state == TOGGLE)
 8001178:	79bb      	ldrb	r3, [r7, #6]
 800117a:	2b02      	cmp	r3, #2
 800117c:	d10a      	bne.n	8001194 <pin_operations+0x2c>
	{
		gpiod_ptr->ODR ^= (1<<pin);					/// toggling the LED
 800117e:	4b15      	ldr	r3, [pc, #84]	@ (80011d4 <pin_operations+0x6c>)
 8001180:	695b      	ldr	r3, [r3, #20]
 8001182:	79fa      	ldrb	r2, [r7, #7]
 8001184:	2101      	movs	r1, #1
 8001186:	fa01 f202 	lsl.w	r2, r1, r2
 800118a:	4611      	mov	r1, r2
 800118c:	4a11      	ldr	r2, [pc, #68]	@ (80011d4 <pin_operations+0x6c>)
 800118e:	404b      	eors	r3, r1
 8001190:	6153      	str	r3, [r2, #20]
	}
	else
	{
		gpiod_ptr->ODR &= ~(1<<pin);				/// Turn off the LED
	}
}
 8001192:	e018      	b.n	80011c6 <pin_operations+0x5e>
	else if (state == ON)
 8001194:	79bb      	ldrb	r3, [r7, #6]
 8001196:	2b01      	cmp	r3, #1
 8001198:	d10a      	bne.n	80011b0 <pin_operations+0x48>
		gpiod_ptr->ODR |= (1<<pin);				/// Turn on the LED
 800119a:	4b0e      	ldr	r3, [pc, #56]	@ (80011d4 <pin_operations+0x6c>)
 800119c:	695b      	ldr	r3, [r3, #20]
 800119e:	79fa      	ldrb	r2, [r7, #7]
 80011a0:	2101      	movs	r1, #1
 80011a2:	fa01 f202 	lsl.w	r2, r1, r2
 80011a6:	4611      	mov	r1, r2
 80011a8:	4a0a      	ldr	r2, [pc, #40]	@ (80011d4 <pin_operations+0x6c>)
 80011aa:	430b      	orrs	r3, r1
 80011ac:	6153      	str	r3, [r2, #20]
}
 80011ae:	e00a      	b.n	80011c6 <pin_operations+0x5e>
		gpiod_ptr->ODR &= ~(1<<pin);				/// Turn off the LED
 80011b0:	4b08      	ldr	r3, [pc, #32]	@ (80011d4 <pin_operations+0x6c>)
 80011b2:	695b      	ldr	r3, [r3, #20]
 80011b4:	79fa      	ldrb	r2, [r7, #7]
 80011b6:	2101      	movs	r1, #1
 80011b8:	fa01 f202 	lsl.w	r2, r1, r2
 80011bc:	43d2      	mvns	r2, r2
 80011be:	4611      	mov	r1, r2
 80011c0:	4a04      	ldr	r2, [pc, #16]	@ (80011d4 <pin_operations+0x6c>)
 80011c2:	400b      	ands	r3, r1
 80011c4:	6153      	str	r3, [r2, #20]
}
 80011c6:	bf00      	nop
 80011c8:	370c      	adds	r7, #12
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr
 80011d2:	bf00      	nop
 80011d4:	40020c00 	.word	0x40020c00

080011d8 <pin_state_check>:
		gpiod_ptr->AFRL |=   ( AF2  <<(pin_number*4));
	}
}

uint8_t pin_state_check(uint8_t pin , GPIO_structure *gpio_ptr)
{
 80011d8:	b480      	push	{r7}
 80011da:	b083      	sub	sp, #12
 80011dc:	af00      	add	r7, sp, #0
 80011de:	4603      	mov	r3, r0
 80011e0:	6039      	str	r1, [r7, #0]
 80011e2:	71fb      	strb	r3, [r7, #7]
    if (gpio_ptr->IDR & (1 << pin))
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	691b      	ldr	r3, [r3, #16]
 80011e8:	79fa      	ldrb	r2, [r7, #7]
 80011ea:	2101      	movs	r1, #1
 80011ec:	fa01 f202 	lsl.w	r2, r1, r2
 80011f0:	4013      	ands	r3, r2
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d001      	beq.n	80011fa <pin_state_check+0x22>
        return 1;
 80011f6:	2301      	movs	r3, #1
 80011f8:	e000      	b.n	80011fc <pin_state_check+0x24>
    else
        return 0;
 80011fa:	2300      	movs	r3, #0
}
 80011fc:	4618      	mov	r0, r3
 80011fe:	370c      	adds	r7, #12
 8001200:	46bd      	mov	sp, r7
 8001202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001206:	4770      	bx	lr

08001208 <init_independent_watchdog>:

#include <STM32_IWDG.h>


void init_independent_watchdog(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
	/// Step 1 - Setting up the clock
	LSI_clock_enable();
 800120c:	f000 f88c 	bl	8001328 <LSI_clock_enable>
	/// Step 2 - Freezing independent watchdog once we add the breakpoint
	init_dbgmcu();
 8001210:	f7ff feaa 	bl	8000f68 <init_dbgmcu>
	/// Step 3 - Unlocking prescalar and relaod register access
	iwdg_ptr->KR = PRESCALAR_AND_RELOAD_ACCESS;			// Getting the access to prescalar and reload register
 8001214:	4b0a      	ldr	r3, [pc, #40]	@ (8001240 <init_independent_watchdog+0x38>)
 8001216:	f245 5255 	movw	r2, #21845	@ 0x5555
 800121a:	601a      	str	r2, [r3, #0]
	/// Step 4 - Setting the prescalar and reload register
	iwdg_ptr->PR = 6;   								// Setting the prescalar to 256
 800121c:	4b08      	ldr	r3, [pc, #32]	@ (8001240 <init_independent_watchdog+0x38>)
 800121e:	2206      	movs	r2, #6
 8001220:	605a      	str	r2, [r3, #4]
	iwdg_ptr->RLR = 1240;								// Setting the timing for 1 second ( reset time )
 8001222:	4b07      	ldr	r3, [pc, #28]	@ (8001240 <init_independent_watchdog+0x38>)
 8001224:	f44f 629b 	mov.w	r2, #1240	@ 0x4d8
 8001228:	609a      	str	r2, [r3, #8]
//	while(iwdg_ptr->SR != 0);							// Waiting till the bit fillings are completed in the PR and RLR
	/// Step 5 - Reset and start the watchdog
	iwdg_ptr->KR = RESET_WATCHDOG;						// Before starting , lets reset the reload register
 800122a:	4b05      	ldr	r3, [pc, #20]	@ (8001240 <init_independent_watchdog+0x38>)
 800122c:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8001230:	601a      	str	r2, [r3, #0]
	iwdg_ptr->KR = IWDG_START;							// Starting the watchdog , counter ( RLR ) decrement is started now
 8001232:	4b03      	ldr	r3, [pc, #12]	@ (8001240 <init_independent_watchdog+0x38>)
 8001234:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8001238:	601a      	str	r2, [r3, #0]

}
 800123a:	bf00      	nop
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	40003000 	.word	0x40003000

08001244 <feed_watchdog>:

/// Step 6 - Feeding the watchdog continously
void feed_watchdog(void)
{
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0
	iwdg_ptr->KR = RESET_WATCHDOG;
 8001248:	4b04      	ldr	r3, [pc, #16]	@ (800125c <feed_watchdog+0x18>)
 800124a:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 800124e:	601a      	str	r2, [r3, #0]
}
 8001250:	bf00      	nop
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop
 800125c:	40003000 	.word	0x40003000

08001260 <TIM2_IRQHandler>:

	}
}

void TIM2_IRQHandler(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
	if (gpt2_ptr->TIMx_SR & 1U) 			/// Last bit in the SR is 1 indicating there is an interrupt happened
 8001264:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001268:	691b      	ldr	r3, [r3, #16]
 800126a:	f003 0301 	and.w	r3, r3, #1
 800126e:	2b00      	cmp	r3, #0
 8001270:	d03e      	beq.n	80012f0 <TIM2_IRQHandler+0x90>
	{
		gpt2_ptr->TIMx_SR &= ~(1U << 0);
 8001272:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001276:	691b      	ldr	r3, [r3, #16]
 8001278:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800127c:	f023 0301 	bic.w	r3, r3, #1
 8001280:	6113      	str	r3, [r2, #16]
		pin_operations(GREEN_LED_PIN, TOGGLE);
 8001282:	2102      	movs	r1, #2
 8001284:	200c      	movs	r0, #12
 8001286:	f7ff ff6f 	bl	8001168 <pin_operations>

		four_s_delay++;
 800128a:	4b1a      	ldr	r3, [pc, #104]	@ (80012f4 <TIM2_IRQHandler+0x94>)
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	3301      	adds	r3, #1
 8001290:	b2da      	uxtb	r2, r3
 8001292:	4b18      	ldr	r3, [pc, #96]	@ (80012f4 <TIM2_IRQHandler+0x94>)
 8001294:	701a      	strb	r2, [r3, #0]
		eight_s_delay++;
 8001296:	4b18      	ldr	r3, [pc, #96]	@ (80012f8 <TIM2_IRQHandler+0x98>)
 8001298:	781b      	ldrb	r3, [r3, #0]
 800129a:	3301      	adds	r3, #1
 800129c:	b2da      	uxtb	r2, r3
 800129e:	4b16      	ldr	r3, [pc, #88]	@ (80012f8 <TIM2_IRQHandler+0x98>)
 80012a0:	701a      	strb	r2, [r3, #0]
		twelve_s_delay++;
 80012a2:	4b16      	ldr	r3, [pc, #88]	@ (80012fc <TIM2_IRQHandler+0x9c>)
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	3301      	adds	r3, #1
 80012a8:	b2da      	uxtb	r2, r3
 80012aa:	4b14      	ldr	r3, [pc, #80]	@ (80012fc <TIM2_IRQHandler+0x9c>)
 80012ac:	701a      	strb	r2, [r3, #0]

		if(four_s_delay == 4)
 80012ae:	4b11      	ldr	r3, [pc, #68]	@ (80012f4 <TIM2_IRQHandler+0x94>)
 80012b0:	781b      	ldrb	r3, [r3, #0]
 80012b2:	2b04      	cmp	r3, #4
 80012b4:	d106      	bne.n	80012c4 <TIM2_IRQHandler+0x64>
		{
			pin_operations(BLUE_LED_PIN, ON);
 80012b6:	2101      	movs	r1, #1
 80012b8:	200f      	movs	r0, #15
 80012ba:	f7ff ff55 	bl	8001168 <pin_operations>
			four_s_delay = 0 ;
 80012be:	4b0d      	ldr	r3, [pc, #52]	@ (80012f4 <TIM2_IRQHandler+0x94>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	701a      	strb	r2, [r3, #0]
		}

		if(eight_s_delay == 8)
 80012c4:	4b0c      	ldr	r3, [pc, #48]	@ (80012f8 <TIM2_IRQHandler+0x98>)
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	2b08      	cmp	r3, #8
 80012ca:	d106      	bne.n	80012da <TIM2_IRQHandler+0x7a>
		{
			pin_operations(RED_LED_PIN, TOGGLE);
 80012cc:	2102      	movs	r1, #2
 80012ce:	200e      	movs	r0, #14
 80012d0:	f7ff ff4a 	bl	8001168 <pin_operations>
			eight_s_delay = 0 ;
 80012d4:	4b08      	ldr	r3, [pc, #32]	@ (80012f8 <TIM2_IRQHandler+0x98>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	701a      	strb	r2, [r3, #0]
		}

		if(twelve_s_delay == 12)
 80012da:	4b08      	ldr	r3, [pc, #32]	@ (80012fc <TIM2_IRQHandler+0x9c>)
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	2b0c      	cmp	r3, #12
 80012e0:	d106      	bne.n	80012f0 <TIM2_IRQHandler+0x90>
		{
			pin_operations(ORANGE_LED_PIN, TOGGLE);
 80012e2:	2102      	movs	r1, #2
 80012e4:	200d      	movs	r0, #13
 80012e6:	f7ff ff3f 	bl	8001168 <pin_operations>
			twelve_s_delay = 0 ;
 80012ea:	4b04      	ldr	r3, [pc, #16]	@ (80012fc <TIM2_IRQHandler+0x9c>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	701a      	strb	r2, [r3, #0]
		}
	}
}
 80012f0:	bf00      	nop
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	20000029 	.word	0x20000029
 80012f8:	2000002a 	.word	0x2000002a
 80012fc:	2000002b 	.word	0x2000002b

08001300 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	af00      	add	r7, sp, #0
	if(gpt4_ptr->TIMx_SR &1u)
 8001304:	4b07      	ldr	r3, [pc, #28]	@ (8001324 <TIM4_IRQHandler+0x24>)
 8001306:	691b      	ldr	r3, [r3, #16]
 8001308:	f003 0301 	and.w	r3, r3, #1
 800130c:	2b00      	cmp	r3, #0
 800130e:	d007      	beq.n	8001320 <TIM4_IRQHandler+0x20>
	{
		gpt4_ptr->TIMx_SR &= ~(1U << 0);
 8001310:	4b04      	ldr	r3, [pc, #16]	@ (8001324 <TIM4_IRQHandler+0x24>)
 8001312:	691b      	ldr	r3, [r3, #16]
 8001314:	4a03      	ldr	r2, [pc, #12]	@ (8001324 <TIM4_IRQHandler+0x24>)
 8001316:	f023 0301 	bic.w	r3, r3, #1
 800131a:	6113      	str	r3, [r2, #16]

		fade_led_program();
 800131c:	f7ff fb72 	bl	8000a04 <fade_led_program>
	}
}
 8001320:	bf00      	nop
 8001322:	bd80      	pop	{r7, pc}
 8001324:	40000800 	.word	0x40000800

08001328 <LSI_clock_enable>:

#include <STM32_RCC.h>
#include <STM32_ADC.h>

void LSI_clock_enable (void)
{
 8001328:	b480      	push	{r7}
 800132a:	af00      	add	r7, sp, #0
	rcc_ptr->CSR |= 1<<0;					/// Set the LSI clock
 800132c:	4b09      	ldr	r3, [pc, #36]	@ (8001354 <LSI_clock_enable+0x2c>)
 800132e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001330:	4a08      	ldr	r2, [pc, #32]	@ (8001354 <LSI_clock_enable+0x2c>)
 8001332:	f043 0301 	orr.w	r3, r3, #1
 8001336:	6753      	str	r3, [r2, #116]	@ 0x74
	while (!(rcc_ptr->CSR & (1<<1)));
 8001338:	bf00      	nop
 800133a:	4b06      	ldr	r3, [pc, #24]	@ (8001354 <LSI_clock_enable+0x2c>)
 800133c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800133e:	f003 0302 	and.w	r3, r3, #2
 8001342:	2b00      	cmp	r3, #0
 8001344:	d0f9      	beq.n	800133a <LSI_clock_enable+0x12>
}
 8001346:	bf00      	nop
 8001348:	bf00      	nop
 800134a:	46bd      	mov	sp, r7
 800134c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001350:	4770      	bx	lr
 8001352:	bf00      	nop
 8001354:	40023800 	.word	0x40023800

08001358 <adc_clock_enable>:


void adc_clock_enable(ADC_structure* adc_ptr)
{
 8001358:	b480      	push	{r7}
 800135a:	b083      	sub	sp, #12
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]

	if (adc_ptr == adc1_ptr)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	4a12      	ldr	r2, [pc, #72]	@ (80013ac <adc_clock_enable+0x54>)
 8001364:	4293      	cmp	r3, r2
 8001366:	d106      	bne.n	8001376 <adc_clock_enable+0x1e>
	{
		rcc_ptr->APB2ENR |= (1 << 8);   							/// Enabled ADC1 clock
 8001368:	4b11      	ldr	r3, [pc, #68]	@ (80013b0 <adc_clock_enable+0x58>)
 800136a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800136c:	4a10      	ldr	r2, [pc, #64]	@ (80013b0 <adc_clock_enable+0x58>)
 800136e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001372:	6453      	str	r3, [r2, #68]	@ 0x44
	}
	else
	{
		;
	}
}
 8001374:	e014      	b.n	80013a0 <adc_clock_enable+0x48>
	else if (adc_ptr == adc2_ptr)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	4a0e      	ldr	r2, [pc, #56]	@ (80013b4 <adc_clock_enable+0x5c>)
 800137a:	4293      	cmp	r3, r2
 800137c:	d106      	bne.n	800138c <adc_clock_enable+0x34>
		rcc_ptr->APB2ENR |= (1 << 9);   							/// Enabled ADC2 clock
 800137e:	4b0c      	ldr	r3, [pc, #48]	@ (80013b0 <adc_clock_enable+0x58>)
 8001380:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001382:	4a0b      	ldr	r2, [pc, #44]	@ (80013b0 <adc_clock_enable+0x58>)
 8001384:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001388:	6453      	str	r3, [r2, #68]	@ 0x44
}
 800138a:	e009      	b.n	80013a0 <adc_clock_enable+0x48>
	else if (adc_ptr == adc3_ptr)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	4a0a      	ldr	r2, [pc, #40]	@ (80013b8 <adc_clock_enable+0x60>)
 8001390:	4293      	cmp	r3, r2
 8001392:	d105      	bne.n	80013a0 <adc_clock_enable+0x48>
		rcc_ptr->APB2ENR |= (1 << 10);  							/// Enabled ADC3 clock
 8001394:	4b06      	ldr	r3, [pc, #24]	@ (80013b0 <adc_clock_enable+0x58>)
 8001396:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001398:	4a05      	ldr	r2, [pc, #20]	@ (80013b0 <adc_clock_enable+0x58>)
 800139a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800139e:	6453      	str	r3, [r2, #68]	@ 0x44
}
 80013a0:	bf00      	nop
 80013a2:	370c      	adds	r7, #12
 80013a4:	46bd      	mov	sp, r7
 80013a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013aa:	4770      	bx	lr
 80013ac:	40012000 	.word	0x40012000
 80013b0:	40023800 	.word	0x40023800
 80013b4:	40012100 	.word	0x40012100
 80013b8:	40012200 	.word	0x40012200

080013bc <reset_reason_check>:

void reset_reason_check(volatile uint8_t *reset_reason_ptr)
{
 80013bc:	b480      	push	{r7}
 80013be:	b085      	sub	sp, #20
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
    uint32_t csr = rcc_ptr->CSR;  								/// Read the reset reason only once
 80013c4:	4b23      	ldr	r3, [pc, #140]	@ (8001454 <reset_reason_check+0x98>)
 80013c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80013c8:	60fb      	str	r3, [r7, #12]

    if (csr & (1 << 29))
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d003      	beq.n	80013dc <reset_reason_check+0x20>
        *reset_reason_ptr = INDEPENDENT_WATCHDOG_RESET;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	2201      	movs	r2, #1
 80013d8:	701a      	strb	r2, [r3, #0]
 80013da:	e02f      	b.n	800143c <reset_reason_check+0x80>

    else if (csr & (1 << 30))
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d003      	beq.n	80013ee <reset_reason_check+0x32>
        *reset_reason_ptr = WINDOW_WATCHDOG_RESET;
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	2202      	movs	r2, #2
 80013ea:	701a      	strb	r2, [r3, #0]
 80013ec:	e026      	b.n	800143c <reset_reason_check+0x80>

    else if (csr & (1 << 27))
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d003      	beq.n	8001400 <reset_reason_check+0x44>
        *reset_reason_ptr = POWER_ON_RESET;       					// normal
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	2204      	movs	r2, #4
 80013fc:	701a      	strb	r2, [r3, #0]
 80013fe:	e01d      	b.n	800143c <reset_reason_check+0x80>

    else if (csr & (1 << 26))
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001406:	2b00      	cmp	r3, #0
 8001408:	d003      	beq.n	8001412 <reset_reason_check+0x56>
        *reset_reason_ptr = RESET_BUTTON_RESET;   					// NRST pin
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	2203      	movs	r2, #3
 800140e:	701a      	strb	r2, [r3, #0]
 8001410:	e014      	b.n	800143c <reset_reason_check+0x80>

    else if (csr & (1 << 25))
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001418:	2b00      	cmp	r3, #0
 800141a:	d003      	beq.n	8001424 <reset_reason_check+0x68>
        *reset_reason_ptr = BROWN_OUT_RESET;      					// unstable power
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	2205      	movs	r2, #5
 8001420:	701a      	strb	r2, [r3, #0]
 8001422:	e00b      	b.n	800143c <reset_reason_check+0x80>

    else if (csr & (1 << 28))
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800142a:	2b00      	cmp	r3, #0
 800142c:	d003      	beq.n	8001436 <reset_reason_check+0x7a>
        *reset_reason_ptr = SOFTWARE_RESET;       					// NVIC_SystemReset
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	2206      	movs	r2, #6
 8001432:	701a      	strb	r2, [r3, #0]
 8001434:	e002      	b.n	800143c <reset_reason_check+0x80>

    else
        *reset_reason_ptr = UNKNOWN_RESET;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	2207      	movs	r2, #7
 800143a:	701a      	strb	r2, [r3, #0]

    rcc_ptr->CSR |= (1 << 24);									// Clear all reset flags
 800143c:	4b05      	ldr	r3, [pc, #20]	@ (8001454 <reset_reason_check+0x98>)
 800143e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001440:	4a04      	ldr	r2, [pc, #16]	@ (8001454 <reset_reason_check+0x98>)
 8001442:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001446:	6753      	str	r3, [r2, #116]	@ 0x74
}
 8001448:	bf00      	nop
 800144a:	3714      	adds	r7, #20
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr
 8001454:	40023800 	.word	0x40023800

08001458 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001458:	480d      	ldr	r0, [pc, #52]	@ (8001490 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800145a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800145c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001460:	480c      	ldr	r0, [pc, #48]	@ (8001494 <LoopForever+0x6>)
  ldr r1, =_edata
 8001462:	490d      	ldr	r1, [pc, #52]	@ (8001498 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001464:	4a0d      	ldr	r2, [pc, #52]	@ (800149c <LoopForever+0xe>)
  movs r3, #0
 8001466:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001468:	e002      	b.n	8001470 <LoopCopyDataInit>

0800146a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800146a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800146c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800146e:	3304      	adds	r3, #4

08001470 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001470:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001472:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001474:	d3f9      	bcc.n	800146a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001476:	4a0a      	ldr	r2, [pc, #40]	@ (80014a0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001478:	4c0a      	ldr	r4, [pc, #40]	@ (80014a4 <LoopForever+0x16>)
  movs r3, #0
 800147a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800147c:	e001      	b.n	8001482 <LoopFillZerobss>

0800147e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800147e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001480:	3204      	adds	r2, #4

08001482 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001482:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001484:	d3fb      	bcc.n	800147e <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8001486:	f000 f811 	bl	80014ac <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 800148a:	f7ff fb5d 	bl	8000b48 <main>

0800148e <LoopForever>:

LoopForever:
  b LoopForever
 800148e:	e7fe      	b.n	800148e <LoopForever>
  ldr   r0, =_estack
 8001490:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001494:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001498:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 800149c:	08001514 	.word	0x08001514
  ldr r2, =_sbss
 80014a0:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80014a4:	2000002c 	.word	0x2000002c

080014a8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80014a8:	e7fe      	b.n	80014a8 <ADC_IRQHandler>
	...

080014ac <__libc_init_array>:
 80014ac:	b570      	push	{r4, r5, r6, lr}
 80014ae:	4d0d      	ldr	r5, [pc, #52]	@ (80014e4 <__libc_init_array+0x38>)
 80014b0:	4c0d      	ldr	r4, [pc, #52]	@ (80014e8 <__libc_init_array+0x3c>)
 80014b2:	1b64      	subs	r4, r4, r5
 80014b4:	10a4      	asrs	r4, r4, #2
 80014b6:	2600      	movs	r6, #0
 80014b8:	42a6      	cmp	r6, r4
 80014ba:	d109      	bne.n	80014d0 <__libc_init_array+0x24>
 80014bc:	4d0b      	ldr	r5, [pc, #44]	@ (80014ec <__libc_init_array+0x40>)
 80014be:	4c0c      	ldr	r4, [pc, #48]	@ (80014f0 <__libc_init_array+0x44>)
 80014c0:	f000 f818 	bl	80014f4 <_init>
 80014c4:	1b64      	subs	r4, r4, r5
 80014c6:	10a4      	asrs	r4, r4, #2
 80014c8:	2600      	movs	r6, #0
 80014ca:	42a6      	cmp	r6, r4
 80014cc:	d105      	bne.n	80014da <__libc_init_array+0x2e>
 80014ce:	bd70      	pop	{r4, r5, r6, pc}
 80014d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80014d4:	4798      	blx	r3
 80014d6:	3601      	adds	r6, #1
 80014d8:	e7ee      	b.n	80014b8 <__libc_init_array+0xc>
 80014da:	f855 3b04 	ldr.w	r3, [r5], #4
 80014de:	4798      	blx	r3
 80014e0:	3601      	adds	r6, #1
 80014e2:	e7f2      	b.n	80014ca <__libc_init_array+0x1e>
 80014e4:	0800150c 	.word	0x0800150c
 80014e8:	0800150c 	.word	0x0800150c
 80014ec:	0800150c 	.word	0x0800150c
 80014f0:	08001510 	.word	0x08001510

080014f4 <_init>:
 80014f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80014f6:	bf00      	nop
 80014f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80014fa:	bc08      	pop	{r3}
 80014fc:	469e      	mov	lr, r3
 80014fe:	4770      	bx	lr

08001500 <_fini>:
 8001500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001502:	bf00      	nop
 8001504:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001506:	bc08      	pop	{r3}
 8001508:	469e      	mov	lr, r3
 800150a:	4770      	bx	lr
