
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/hw/ip_repo/bram_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/hw/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_bram_0_0/design_1_bram_0_0.dcp' for cell 'design_1_i/bram_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/hw/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/hw/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/hw/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 262 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/hw/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/hw/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/hw/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/hw/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/hw/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/hw/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i_i_1_n_0'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:195]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:195]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/cmd_done'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:196]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:196]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[0]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:197]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:197]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[1]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:198]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:198]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[2]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:199]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:199]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[3]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:200]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:200]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[4]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:201]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:201]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[5]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:202]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:202]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[6]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:203]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:203]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[7]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:204]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:204]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in_to_mem[0]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:205]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:205]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in_to_mem[1]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:206]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:206]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in_to_mem[2]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:207]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:207]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in_to_mem[3]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:208]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:208]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in_to_mem[4]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:209]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:209]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in_to_mem[5]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:210]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:210]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in_to_mem[6]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:211]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:211]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in_to_mem[7]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:212]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:212]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[0]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:213]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:213]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[1]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:214]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:214]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[2]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:215]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:215]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[3]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:216]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:216]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[4]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:217]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:217]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[5]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:218]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:218]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[6]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:219]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:219]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[7]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'system_i/processing_system7_0/inst/FCLK_CLK0'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:221]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:221]
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in_to_mem[0]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:222]
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in_to_mem[1]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:222]
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in_to_mem[2]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:222]
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in_to_mem[3]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:222]
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in_to_mem[4]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:222]
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in_to_mem[5]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:222]
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in_to_mem[6]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:222]
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in_to_mem[7]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:222]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:222]
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[0]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:223]
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[1]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:223]
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[2]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:223]
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[3]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:223]
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[4]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:223]
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[5]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:223]
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[6]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:223]
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[7]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:223]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:223]
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[0]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:224]
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[1]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:224]
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[2]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:224]
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[3]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:224]
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[4]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:224]
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[5]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:224]
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[6]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:224]
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[7]'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:224]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:224]
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/cmd_done'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:225]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:225]
WARNING: [Vivado 12-507] No nets matched 'system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/mem_i_i_1_n_0'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:226]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:226]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_FCLK_CLK0'. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:227]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc:227]
Finished Parsing XDC File [C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/xdc_v2/pynq-z2_v1.0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 56 Warnings, 35 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 667.289 ; gain = 377.156
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 674.895 ; gain = 7.605

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11d30429c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1227.047 ; gain = 552.004

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1299.148 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1e8420bd9

Time (s): cpu = 00:00:04 ; elapsed = 00:03:15 . Memory (MB): peak = 1299.148 ; gain = 72.102

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 13924e67a

Time (s): cpu = 00:00:05 ; elapsed = 00:03:16 . Memory (MB): peak = 1299.148 ; gain = 72.102
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1a3e47710

Time (s): cpu = 00:00:05 ; elapsed = 00:03:16 . Memory (MB): peak = 1299.148 ; gain = 72.102
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 24 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 17fd08130

Time (s): cpu = 00:00:06 ; elapsed = 00:03:17 . Memory (MB): peak = 1299.148 ; gain = 72.102
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 441 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 17fd08130

Time (s): cpu = 00:00:06 ; elapsed = 00:03:17 . Memory (MB): peak = 1299.148 ; gain = 72.102
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 2214910a8

Time (s): cpu = 00:00:07 ; elapsed = 00:03:18 . Memory (MB): peak = 1299.148 ; gain = 72.102
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 2214910a8

Time (s): cpu = 00:00:07 ; elapsed = 00:03:18 . Memory (MB): peak = 1299.148 ; gain = 72.102
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1299.148 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2214910a8

Time (s): cpu = 00:00:07 ; elapsed = 00:03:18 . Memory (MB): peak = 1299.148 ; gain = 72.102

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.440 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1dac3ae58

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1492.824 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1dac3ae58

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1492.824 ; gain = 193.676

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1dac3ae58

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1492.824 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 56 Warnings, 35 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:03:37 . Memory (MB): peak = 1492.824 ; gain = 825.535
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.184 . Memory (MB): peak = 1492.824 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/hw/project_2/project_2.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/hw/project_2/project_2.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1492.824 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15e6ddbd7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1492.824 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1492.824 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d0a16dac

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1492.824 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c0425751

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1492.824 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c0425751

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1492.824 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: c0425751

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1492.824 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1231249f8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1492.824 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1492.824 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 12db43ed5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1492.824 ; gain = 0.000
Phase 2 Global Placement | Checksum: 9a4496b5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1492.824 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 9a4496b5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1492.824 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 213f34edc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1492.824 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bcf33d43

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1492.824 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 245d0dc36

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1492.824 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1853b6ed9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1492.824 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1bbb691d7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1492.824 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1bbb691d7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1492.824 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1bbb691d7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1492.824 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d3e757a3

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d3e757a3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1492.824 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.852. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 12824d018

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1492.824 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 12824d018

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1492.824 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12824d018

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1492.824 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 12824d018

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1492.824 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 17a95b91a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1492.824 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17a95b91a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1492.824 ; gain = 0.000
Ending Placer Task | Checksum: 13ae23233

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1492.824 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 56 Warnings, 35 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1492.824 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.973 . Memory (MB): peak = 1492.824 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/hw/project_2/project_2.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.161 . Memory (MB): peak = 1492.824 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.200 . Memory (MB): peak = 1492.824 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.135 . Memory (MB): peak = 1492.824 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: cc7cf538 ConstDB: 0 ShapeSum: 6e653cfb RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 77f841b3

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1492.824 ; gain = 0.000
Post Restoration Checksum: NetGraph: 8760dab NumContArr: 6f823408 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 77f841b3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1492.824 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 77f841b3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1492.824 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 77f841b3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1492.824 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17cd3a4e4

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1492.824 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.889  | TNS=0.000  | WHS=-0.193 | THS=-105.031|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 13f7af81e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1492.824 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.889  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: dab4948c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1492.824 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 118f23ba5

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1492.824 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: fecaa956

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 1492.824 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 564
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.751  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e9d64f78

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 1492.824 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.751  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ec643a7b

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 1492.824 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1ec643a7b

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 1492.824 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1ec643a7b

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 1492.824 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ec643a7b

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 1492.824 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1ec643a7b

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 1492.824 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 194e17b97

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 1492.824 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.751  | TNS=0.000  | WHS=0.027  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16a988fa8

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 1492.824 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 16a988fa8

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 1492.824 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.870664 %
  Global Horizontal Routing Utilization  = 1.09373 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16a988fa8

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 1492.824 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16a988fa8

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 1492.824 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17941d0a3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 1492.824 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.751  | TNS=0.000  | WHS=0.027  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17941d0a3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 1492.824 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 1492.824 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 56 Warnings, 35 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 1492.824 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1492.824 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/hw/project_2/project_2.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/hw/project_2/project_2.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/hw/project_2/project_2.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
103 Infos, 56 Warnings, 35 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14]... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/hw/project_2/project_2.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Dec  8 19:35:23 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 58 Warnings, 35 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1975.273 ; gain = 447.457
INFO: [Common 17-206] Exiting Vivado at Sat Dec  8 19:35:24 2018...
