Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Sun Nov 30 13:21:15 2025
| Host              : HOFUD running 64-bit major release  (build 9200)
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_2 -file {C:/Users/RISHIK NAIR/Downloads/To-do/FIFO_Random_Depth/timing_report.txt} -rpx {C:/Users/RISHIK NAIR/Downloads/To-do/FIFO_Random_Depth/timing_report.rpx}
| Design            : chaos_fifo
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

rd_en
rst_n
wr_data[0]
wr_data[1]
wr_data[2]
wr_data[3]
wr_data[4]
wr_data[5]
wr_data[6]
wr_data[7]
wr_en

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

current_max_depth[0]
current_max_depth[10]
current_max_depth[1]
current_max_depth[2]
current_max_depth[3]
current_max_depth[4]
current_max_depth[5]
current_max_depth[6]
current_max_depth[7]
current_max_depth[8]
current_max_depth[9]
empty
full
rd_data[0]
rd_data[1]
rd_data[2]
rd_data[3]
rd_data[4]
rd_data[5]
rd_data[6]
rd_data[7]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.898        0.000                      0                16793       -0.056       -4.067                    204                16793        4.725        0.000                       0                 16595  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 7.898        0.000                      0                16793       -0.056       -4.067                    204                16793        4.725        0.000                       0                 16595  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.898ns,  Total Violation        0.000ns
Hold  :          204  Failing Endpoints,  Worst Slack       -0.056ns,  Total Violation       -4.067ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.898ns  (required time - arrival time)
  Source:                 lfsr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[1553][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.532ns (28.587%)  route 1.329ns (71.413%))
  Logic Levels:           5  (CARRY8=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns = ( 12.937 - 10.000 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.476     0.476 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.476    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.476 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.752    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     2.584     3.364    clk_IBUF_BUFG
                         FDCE                                         r  lfsr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.441 r  lfsr_reg_reg[1]/Q
                         net (fo=5, unplaced)         0.120     3.561    current_max_depth_OBUF[1]
                                                                      r  full_OBUF_inst_i_7/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     3.700 f  full_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.260     3.960    full_OBUF_inst_i_7_n_0
                                                                      f  full_OBUF_inst_i_1/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[5])
                                                      0.170     4.130 f  full_OBUF_inst_i_1/CO[5]
                         net (fo=98, unplaced)        0.208     4.338    full_OBUF
                                                                      f  mem[2043][7]_i_4/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     4.376 r  mem[2043][7]_i_4/O
                         net (fo=104, unplaced)       0.284     4.660    mem[2043][7]_i_4_n_0
                                                                      r  mem[2000][7]_i_3/I1
                         LUT3 (Prop_LUT3_I1_O)        0.070     4.730 f  mem[2000][7]_i_3/O
                         net (fo=17, unplaced)        0.242     4.972    mem[2000][7]_i_3_n_0
                                                                      f  mem[1553][7]_i_1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.010 r  mem[1553][7]_i_1/O
                         net (fo=8, unplaced)         0.215     5.225    mem[1553][7]_i_1_n_0
                         FDRE                                         r  mem_reg[1553][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.227    10.227 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    10.227    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    10.227 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247    10.474    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    10.498 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     2.439    12.937    clk_IBUF_BUFG
                         FDRE                                         r  mem_reg[1553][0]/C
                         clock pessimism              0.283    13.219    
                         clock uncertainty           -0.035    13.184    
                         FDRE (Setup_FDRE_C_CE)      -0.061    13.123    mem_reg[1553][0]
  -------------------------------------------------------------------
                         required time                         13.123    
                         arrival time                          -5.225    
  -------------------------------------------------------------------
                         slack                                  7.898    

Slack (MET) :             7.898ns  (required time - arrival time)
  Source:                 lfsr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[1553][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.532ns (28.587%)  route 1.329ns (71.413%))
  Logic Levels:           5  (CARRY8=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns = ( 12.937 - 10.000 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.476     0.476 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.476    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.476 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.752    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     2.584     3.364    clk_IBUF_BUFG
                         FDCE                                         r  lfsr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.441 r  lfsr_reg_reg[1]/Q
                         net (fo=5, unplaced)         0.120     3.561    current_max_depth_OBUF[1]
                                                                      r  full_OBUF_inst_i_7/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     3.700 f  full_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.260     3.960    full_OBUF_inst_i_7_n_0
                                                                      f  full_OBUF_inst_i_1/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[5])
                                                      0.170     4.130 f  full_OBUF_inst_i_1/CO[5]
                         net (fo=98, unplaced)        0.208     4.338    full_OBUF
                                                                      f  mem[2043][7]_i_4/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     4.376 r  mem[2043][7]_i_4/O
                         net (fo=104, unplaced)       0.284     4.660    mem[2043][7]_i_4_n_0
                                                                      r  mem[2000][7]_i_3/I1
                         LUT3 (Prop_LUT3_I1_O)        0.070     4.730 f  mem[2000][7]_i_3/O
                         net (fo=17, unplaced)        0.242     4.972    mem[2000][7]_i_3_n_0
                                                                      f  mem[1553][7]_i_1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.010 r  mem[1553][7]_i_1/O
                         net (fo=8, unplaced)         0.215     5.225    mem[1553][7]_i_1_n_0
                         FDRE                                         r  mem_reg[1553][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.227    10.227 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    10.227    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    10.227 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247    10.474    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    10.498 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     2.439    12.937    clk_IBUF_BUFG
                         FDRE                                         r  mem_reg[1553][1]/C
                         clock pessimism              0.283    13.219    
                         clock uncertainty           -0.035    13.184    
                         FDRE (Setup_FDRE_C_CE)      -0.061    13.123    mem_reg[1553][1]
  -------------------------------------------------------------------
                         required time                         13.123    
                         arrival time                          -5.225    
  -------------------------------------------------------------------
                         slack                                  7.898    

Slack (MET) :             7.898ns  (required time - arrival time)
  Source:                 lfsr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[1553][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.532ns (28.587%)  route 1.329ns (71.413%))
  Logic Levels:           5  (CARRY8=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns = ( 12.937 - 10.000 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.476     0.476 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.476    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.476 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.752    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     2.584     3.364    clk_IBUF_BUFG
                         FDCE                                         r  lfsr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.441 r  lfsr_reg_reg[1]/Q
                         net (fo=5, unplaced)         0.120     3.561    current_max_depth_OBUF[1]
                                                                      r  full_OBUF_inst_i_7/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     3.700 f  full_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.260     3.960    full_OBUF_inst_i_7_n_0
                                                                      f  full_OBUF_inst_i_1/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[5])
                                                      0.170     4.130 f  full_OBUF_inst_i_1/CO[5]
                         net (fo=98, unplaced)        0.208     4.338    full_OBUF
                                                                      f  mem[2043][7]_i_4/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     4.376 r  mem[2043][7]_i_4/O
                         net (fo=104, unplaced)       0.284     4.660    mem[2043][7]_i_4_n_0
                                                                      r  mem[2000][7]_i_3/I1
                         LUT3 (Prop_LUT3_I1_O)        0.070     4.730 f  mem[2000][7]_i_3/O
                         net (fo=17, unplaced)        0.242     4.972    mem[2000][7]_i_3_n_0
                                                                      f  mem[1553][7]_i_1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.010 r  mem[1553][7]_i_1/O
                         net (fo=8, unplaced)         0.215     5.225    mem[1553][7]_i_1_n_0
                         FDRE                                         r  mem_reg[1553][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.227    10.227 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    10.227    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    10.227 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247    10.474    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    10.498 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     2.439    12.937    clk_IBUF_BUFG
                         FDRE                                         r  mem_reg[1553][2]/C
                         clock pessimism              0.283    13.219    
                         clock uncertainty           -0.035    13.184    
                         FDRE (Setup_FDRE_C_CE)      -0.061    13.123    mem_reg[1553][2]
  -------------------------------------------------------------------
                         required time                         13.123    
                         arrival time                          -5.225    
  -------------------------------------------------------------------
                         slack                                  7.898    

Slack (MET) :             7.898ns  (required time - arrival time)
  Source:                 lfsr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[1553][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.532ns (28.587%)  route 1.329ns (71.413%))
  Logic Levels:           5  (CARRY8=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns = ( 12.937 - 10.000 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.476     0.476 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.476    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.476 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.752    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     2.584     3.364    clk_IBUF_BUFG
                         FDCE                                         r  lfsr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.441 r  lfsr_reg_reg[1]/Q
                         net (fo=5, unplaced)         0.120     3.561    current_max_depth_OBUF[1]
                                                                      r  full_OBUF_inst_i_7/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     3.700 f  full_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.260     3.960    full_OBUF_inst_i_7_n_0
                                                                      f  full_OBUF_inst_i_1/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[5])
                                                      0.170     4.130 f  full_OBUF_inst_i_1/CO[5]
                         net (fo=98, unplaced)        0.208     4.338    full_OBUF
                                                                      f  mem[2043][7]_i_4/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     4.376 r  mem[2043][7]_i_4/O
                         net (fo=104, unplaced)       0.284     4.660    mem[2043][7]_i_4_n_0
                                                                      r  mem[2000][7]_i_3/I1
                         LUT3 (Prop_LUT3_I1_O)        0.070     4.730 f  mem[2000][7]_i_3/O
                         net (fo=17, unplaced)        0.242     4.972    mem[2000][7]_i_3_n_0
                                                                      f  mem[1553][7]_i_1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.010 r  mem[1553][7]_i_1/O
                         net (fo=8, unplaced)         0.215     5.225    mem[1553][7]_i_1_n_0
                         FDRE                                         r  mem_reg[1553][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.227    10.227 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    10.227    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    10.227 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247    10.474    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    10.498 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     2.439    12.937    clk_IBUF_BUFG
                         FDRE                                         r  mem_reg[1553][3]/C
                         clock pessimism              0.283    13.219    
                         clock uncertainty           -0.035    13.184    
                         FDRE (Setup_FDRE_C_CE)      -0.061    13.123    mem_reg[1553][3]
  -------------------------------------------------------------------
                         required time                         13.123    
                         arrival time                          -5.225    
  -------------------------------------------------------------------
                         slack                                  7.898    

Slack (MET) :             7.898ns  (required time - arrival time)
  Source:                 lfsr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[1553][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.532ns (28.587%)  route 1.329ns (71.413%))
  Logic Levels:           5  (CARRY8=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns = ( 12.937 - 10.000 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.476     0.476 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.476    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.476 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.752    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     2.584     3.364    clk_IBUF_BUFG
                         FDCE                                         r  lfsr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.441 r  lfsr_reg_reg[1]/Q
                         net (fo=5, unplaced)         0.120     3.561    current_max_depth_OBUF[1]
                                                                      r  full_OBUF_inst_i_7/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     3.700 f  full_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.260     3.960    full_OBUF_inst_i_7_n_0
                                                                      f  full_OBUF_inst_i_1/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[5])
                                                      0.170     4.130 f  full_OBUF_inst_i_1/CO[5]
                         net (fo=98, unplaced)        0.208     4.338    full_OBUF
                                                                      f  mem[2043][7]_i_4/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     4.376 r  mem[2043][7]_i_4/O
                         net (fo=104, unplaced)       0.284     4.660    mem[2043][7]_i_4_n_0
                                                                      r  mem[2000][7]_i_3/I1
                         LUT3 (Prop_LUT3_I1_O)        0.070     4.730 f  mem[2000][7]_i_3/O
                         net (fo=17, unplaced)        0.242     4.972    mem[2000][7]_i_3_n_0
                                                                      f  mem[1553][7]_i_1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.010 r  mem[1553][7]_i_1/O
                         net (fo=8, unplaced)         0.215     5.225    mem[1553][7]_i_1_n_0
                         FDRE                                         r  mem_reg[1553][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.227    10.227 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    10.227    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    10.227 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247    10.474    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    10.498 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     2.439    12.937    clk_IBUF_BUFG
                         FDRE                                         r  mem_reg[1553][4]/C
                         clock pessimism              0.283    13.219    
                         clock uncertainty           -0.035    13.184    
                         FDRE (Setup_FDRE_C_CE)      -0.061    13.123    mem_reg[1553][4]
  -------------------------------------------------------------------
                         required time                         13.123    
                         arrival time                          -5.225    
  -------------------------------------------------------------------
                         slack                                  7.898    

Slack (MET) :             7.898ns  (required time - arrival time)
  Source:                 lfsr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[1553][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.532ns (28.587%)  route 1.329ns (71.413%))
  Logic Levels:           5  (CARRY8=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns = ( 12.937 - 10.000 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.476     0.476 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.476    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.476 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.752    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     2.584     3.364    clk_IBUF_BUFG
                         FDCE                                         r  lfsr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.441 r  lfsr_reg_reg[1]/Q
                         net (fo=5, unplaced)         0.120     3.561    current_max_depth_OBUF[1]
                                                                      r  full_OBUF_inst_i_7/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     3.700 f  full_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.260     3.960    full_OBUF_inst_i_7_n_0
                                                                      f  full_OBUF_inst_i_1/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[5])
                                                      0.170     4.130 f  full_OBUF_inst_i_1/CO[5]
                         net (fo=98, unplaced)        0.208     4.338    full_OBUF
                                                                      f  mem[2043][7]_i_4/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     4.376 r  mem[2043][7]_i_4/O
                         net (fo=104, unplaced)       0.284     4.660    mem[2043][7]_i_4_n_0
                                                                      r  mem[2000][7]_i_3/I1
                         LUT3 (Prop_LUT3_I1_O)        0.070     4.730 f  mem[2000][7]_i_3/O
                         net (fo=17, unplaced)        0.242     4.972    mem[2000][7]_i_3_n_0
                                                                      f  mem[1553][7]_i_1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.010 r  mem[1553][7]_i_1/O
                         net (fo=8, unplaced)         0.215     5.225    mem[1553][7]_i_1_n_0
                         FDRE                                         r  mem_reg[1553][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.227    10.227 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    10.227    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    10.227 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247    10.474    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    10.498 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     2.439    12.937    clk_IBUF_BUFG
                         FDRE                                         r  mem_reg[1553][5]/C
                         clock pessimism              0.283    13.219    
                         clock uncertainty           -0.035    13.184    
                         FDRE (Setup_FDRE_C_CE)      -0.061    13.123    mem_reg[1553][5]
  -------------------------------------------------------------------
                         required time                         13.123    
                         arrival time                          -5.225    
  -------------------------------------------------------------------
                         slack                                  7.898    

Slack (MET) :             7.898ns  (required time - arrival time)
  Source:                 lfsr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[1553][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.532ns (28.587%)  route 1.329ns (71.413%))
  Logic Levels:           5  (CARRY8=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns = ( 12.937 - 10.000 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.476     0.476 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.476    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.476 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.752    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     2.584     3.364    clk_IBUF_BUFG
                         FDCE                                         r  lfsr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.441 r  lfsr_reg_reg[1]/Q
                         net (fo=5, unplaced)         0.120     3.561    current_max_depth_OBUF[1]
                                                                      r  full_OBUF_inst_i_7/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     3.700 f  full_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.260     3.960    full_OBUF_inst_i_7_n_0
                                                                      f  full_OBUF_inst_i_1/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[5])
                                                      0.170     4.130 f  full_OBUF_inst_i_1/CO[5]
                         net (fo=98, unplaced)        0.208     4.338    full_OBUF
                                                                      f  mem[2043][7]_i_4/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     4.376 r  mem[2043][7]_i_4/O
                         net (fo=104, unplaced)       0.284     4.660    mem[2043][7]_i_4_n_0
                                                                      r  mem[2000][7]_i_3/I1
                         LUT3 (Prop_LUT3_I1_O)        0.070     4.730 f  mem[2000][7]_i_3/O
                         net (fo=17, unplaced)        0.242     4.972    mem[2000][7]_i_3_n_0
                                                                      f  mem[1553][7]_i_1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.010 r  mem[1553][7]_i_1/O
                         net (fo=8, unplaced)         0.215     5.225    mem[1553][7]_i_1_n_0
                         FDRE                                         r  mem_reg[1553][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.227    10.227 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    10.227    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    10.227 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247    10.474    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    10.498 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     2.439    12.937    clk_IBUF_BUFG
                         FDRE                                         r  mem_reg[1553][6]/C
                         clock pessimism              0.283    13.219    
                         clock uncertainty           -0.035    13.184    
                         FDRE (Setup_FDRE_C_CE)      -0.061    13.123    mem_reg[1553][6]
  -------------------------------------------------------------------
                         required time                         13.123    
                         arrival time                          -5.225    
  -------------------------------------------------------------------
                         slack                                  7.898    

Slack (MET) :             7.898ns  (required time - arrival time)
  Source:                 lfsr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[1553][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.532ns (28.587%)  route 1.329ns (71.413%))
  Logic Levels:           5  (CARRY8=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns = ( 12.937 - 10.000 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.476     0.476 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.476    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.476 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.752    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     2.584     3.364    clk_IBUF_BUFG
                         FDCE                                         r  lfsr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.441 r  lfsr_reg_reg[1]/Q
                         net (fo=5, unplaced)         0.120     3.561    current_max_depth_OBUF[1]
                                                                      r  full_OBUF_inst_i_7/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     3.700 f  full_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.260     3.960    full_OBUF_inst_i_7_n_0
                                                                      f  full_OBUF_inst_i_1/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[5])
                                                      0.170     4.130 f  full_OBUF_inst_i_1/CO[5]
                         net (fo=98, unplaced)        0.208     4.338    full_OBUF
                                                                      f  mem[2043][7]_i_4/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     4.376 r  mem[2043][7]_i_4/O
                         net (fo=104, unplaced)       0.284     4.660    mem[2043][7]_i_4_n_0
                                                                      r  mem[2000][7]_i_3/I1
                         LUT3 (Prop_LUT3_I1_O)        0.070     4.730 f  mem[2000][7]_i_3/O
                         net (fo=17, unplaced)        0.242     4.972    mem[2000][7]_i_3_n_0
                                                                      f  mem[1553][7]_i_1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.010 r  mem[1553][7]_i_1/O
                         net (fo=8, unplaced)         0.215     5.225    mem[1553][7]_i_1_n_0
                         FDRE                                         r  mem_reg[1553][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.227    10.227 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    10.227    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    10.227 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247    10.474    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    10.498 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     2.439    12.937    clk_IBUF_BUFG
                         FDRE                                         r  mem_reg[1553][7]/C
                         clock pessimism              0.283    13.219    
                         clock uncertainty           -0.035    13.184    
                         FDRE (Setup_FDRE_C_CE)      -0.061    13.123    mem_reg[1553][7]
  -------------------------------------------------------------------
                         required time                         13.123    
                         arrival time                          -5.225    
  -------------------------------------------------------------------
                         slack                                  7.898    

Slack (MET) :             7.898ns  (required time - arrival time)
  Source:                 lfsr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[1555][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.532ns (28.587%)  route 1.329ns (71.413%))
  Logic Levels:           5  (CARRY8=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns = ( 12.937 - 10.000 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.476     0.476 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.476    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.476 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.752    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     2.584     3.364    clk_IBUF_BUFG
                         FDCE                                         r  lfsr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.441 r  lfsr_reg_reg[1]/Q
                         net (fo=5, unplaced)         0.120     3.561    current_max_depth_OBUF[1]
                                                                      r  full_OBUF_inst_i_7/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     3.700 f  full_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.260     3.960    full_OBUF_inst_i_7_n_0
                                                                      f  full_OBUF_inst_i_1/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[5])
                                                      0.170     4.130 f  full_OBUF_inst_i_1/CO[5]
                         net (fo=98, unplaced)        0.208     4.338    full_OBUF
                                                                      f  mem[2043][7]_i_4/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     4.376 r  mem[2043][7]_i_4/O
                         net (fo=104, unplaced)       0.284     4.660    mem[2043][7]_i_4_n_0
                                                                      r  mem[2000][7]_i_3/I1
                         LUT3 (Prop_LUT3_I1_O)        0.070     4.730 f  mem[2000][7]_i_3/O
                         net (fo=17, unplaced)        0.242     4.972    mem[2000][7]_i_3_n_0
                                                                      f  mem[1555][7]_i_1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.010 r  mem[1555][7]_i_1/O
                         net (fo=8, unplaced)         0.215     5.225    mem[1555][7]_i_1_n_0
                         FDRE                                         r  mem_reg[1555][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.227    10.227 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    10.227    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    10.227 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247    10.474    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    10.498 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     2.439    12.937    clk_IBUF_BUFG
                         FDRE                                         r  mem_reg[1555][0]/C
                         clock pessimism              0.283    13.219    
                         clock uncertainty           -0.035    13.184    
                         FDRE (Setup_FDRE_C_CE)      -0.061    13.123    mem_reg[1555][0]
  -------------------------------------------------------------------
                         required time                         13.123    
                         arrival time                          -5.225    
  -------------------------------------------------------------------
                         slack                                  7.898    

Slack (MET) :             7.898ns  (required time - arrival time)
  Source:                 lfsr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg[1555][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.532ns (28.587%)  route 1.329ns (71.413%))
  Logic Levels:           5  (CARRY8=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns = ( 12.937 - 10.000 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.476     0.476 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.476    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.476 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.752    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     2.584     3.364    clk_IBUF_BUFG
                         FDCE                                         r  lfsr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.441 r  lfsr_reg_reg[1]/Q
                         net (fo=5, unplaced)         0.120     3.561    current_max_depth_OBUF[1]
                                                                      r  full_OBUF_inst_i_7/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     3.700 f  full_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.260     3.960    full_OBUF_inst_i_7_n_0
                                                                      f  full_OBUF_inst_i_1/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[5])
                                                      0.170     4.130 f  full_OBUF_inst_i_1/CO[5]
                         net (fo=98, unplaced)        0.208     4.338    full_OBUF
                                                                      f  mem[2043][7]_i_4/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     4.376 r  mem[2043][7]_i_4/O
                         net (fo=104, unplaced)       0.284     4.660    mem[2043][7]_i_4_n_0
                                                                      r  mem[2000][7]_i_3/I1
                         LUT3 (Prop_LUT3_I1_O)        0.070     4.730 f  mem[2000][7]_i_3/O
                         net (fo=17, unplaced)        0.242     4.972    mem[2000][7]_i_3_n_0
                                                                      f  mem[1555][7]_i_1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.010 r  mem[1555][7]_i_1/O
                         net (fo=8, unplaced)         0.215     5.225    mem[1555][7]_i_1_n_0
                         FDRE                                         r  mem_reg[1555][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.227    10.227 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000    10.227    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000    10.227 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247    10.474    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    10.498 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     2.439    12.937    clk_IBUF_BUFG
                         FDRE                                         r  mem_reg[1555][1]/C
                         clock pessimism              0.283    13.219    
                         clock uncertainty           -0.035    13.184    
                         FDRE (Setup_FDRE_C_CE)      -0.061    13.123    mem_reg[1555][1]
  -------------------------------------------------------------------
                         required time                         13.123    
                         arrival time                          -5.225    
  -------------------------------------------------------------------
                         slack                                  7.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.056ns  (arrival time - required time)
  Source:                 rd_ptr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_ptr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.052ns (38.519%)  route 0.083ns (61.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.112     0.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.112    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.228    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     1.114     1.359    clk_IBUF_BUFG
                         FDCE                                         r  rd_ptr_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.397 r  rd_ptr_reg[10]/Q
                         net (fo=9, unplaced)         0.067     1.464    rd_ptr_reg__0[10]
                                                                      r  rd_ptr[10]_i_2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.014     1.478 r  rd_ptr[10]_i_2/O
                         net (fo=1, unplaced)         0.016     1.494    p_0_in__0[10]
                         FDCE                                         r  rd_ptr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.296     0.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.296    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.443    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     1.259     1.721    clk_IBUF_BUFG
                         FDCE                                         r  rd_ptr_reg[10]/C
                         clock pessimism             -0.218     1.504    
                         FDCE (Hold_FDCE_C_D)         0.046     1.550    rd_ptr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                 -0.056    

Slack (VIOLATED) :        -0.056ns  (arrival time - required time)
  Source:                 lfsr_reg_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lfsr_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.061ns (45.185%)  route 0.074ns (54.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.112     0.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.112    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.228    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     1.114     1.359    clk_IBUF_BUFG
                         FDPE                                         r  lfsr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.397 r  lfsr_reg_reg[10]/Q
                         net (fo=4, unplaced)         0.058     1.455    current_max_depth_OBUF[10]
                                                                      r  lfsr_reg[0]_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.023     1.478 r  lfsr_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.016     1.494    p_0_out[0]
                         FDPE                                         r  lfsr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.296     0.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.296    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.443    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     1.259     1.721    clk_IBUF_BUFG
                         FDPE                                         r  lfsr_reg_reg[0]/C
                         clock pessimism             -0.218     1.504    
                         FDPE (Hold_FDPE_C_D)         0.046     1.550    lfsr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                 -0.056    

Slack (VIOLATED) :        -0.051ns  (arrival time - required time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.066ns (47.143%)  route 0.074ns (52.857%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.112     0.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.112    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.228    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     1.114     1.359    clk_IBUF_BUFG
                         FDCE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.397 r  count_reg[9]/Q
                         net (fo=6, unplaced)         0.067     1.464    count_reg__0[9]
                                                                      r  count_reg[11]_i_2/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_O[2])
                                                      0.028     1.492 r  count_reg[11]_i_2/O[2]
                         net (fo=1, unplaced)         0.007     1.499    count[11]
                         FDCE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.296     0.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.296    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.443    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     1.259     1.721    clk_IBUF_BUFG
                         FDCE                                         r  count_reg[11]/C
                         clock pessimism             -0.218     1.504    
                         FDCE (Hold_FDCE_C_D)         0.046     1.550    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.051ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.066ns (47.143%)  route 0.074ns (52.857%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.112     0.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.112    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.228    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     1.114     1.359    clk_IBUF_BUFG
                         FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.397 r  count_reg[1]/Q
                         net (fo=6, unplaced)         0.067     1.464    count_reg__0[1]
                                                                      r  count_reg[8]_i_1/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_O[2])
                                                      0.028     1.492 r  count_reg[8]_i_1/O[2]
                         net (fo=1, unplaced)         0.007     1.499    count[3]
                         FDCE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.296     0.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.296    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.443    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     1.259     1.721    clk_IBUF_BUFG
                         FDCE                                         r  count_reg[3]/C
                         clock pessimism             -0.218     1.504    
                         FDCE (Hold_FDCE_C_D)         0.046     1.550    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.051ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.070ns (50.000%)  route 0.070ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.112     0.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.112    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.228    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     1.114     1.359    clk_IBUF_BUFG
                         FDCE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.397 r  count_reg[2]/Q
                         net (fo=6, unplaced)         0.063     1.460    count_reg__0[2]
                                                                      r  count_reg[8]_i_1/DI[2]
                         CARRY8 (Prop_CARRY8_DI[2]_O[3])
                                                      0.032     1.492 r  count_reg[8]_i_1/O[3]
                         net (fo=1, unplaced)         0.007     1.499    count[4]
                         FDCE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.296     0.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.296    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.443    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     1.259     1.721    clk_IBUF_BUFG
                         FDCE                                         r  count_reg[4]/C
                         clock pessimism             -0.218     1.504    
                         FDCE (Hold_FDCE_C_D)         0.046     1.550    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.050ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.069ns (48.936%)  route 0.072ns (51.064%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.112     0.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.112    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.228    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     1.114     1.359    clk_IBUF_BUFG
                         FDCE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.037     1.396 r  count_reg[6]/Q
                         net (fo=6, unplaced)         0.065     1.461    count_reg__0[6]
                                                                      r  count_reg[8]_i_1/DI[6]
                         CARRY8 (Prop_CARRY8_DI[6]_O[7])
                                                      0.032     1.493 r  count_reg[8]_i_1/O[7]
                         net (fo=1, unplaced)         0.007     1.500    count[8]
                         FDCE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.296     0.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.296    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.443    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     1.259     1.721    clk_IBUF_BUFG
                         FDCE                                         r  count_reg[8]/C
                         clock pessimism             -0.218     1.504    
                         FDCE (Hold_FDCE_C_D)         0.046     1.550    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                 -0.050    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 rd_ptr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_ptr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.052ns (36.364%)  route 0.091ns (63.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.112     0.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.112    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.228    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     1.114     1.359    clk_IBUF_BUFG
                         FDCE                                         r  rd_ptr_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.397 r  rd_ptr_reg[9]/Q
                         net (fo=18, unplaced)        0.075     1.472    rd_ptr_reg__0[9]
                                                                      r  rd_ptr[9]_i_1/I4
                         LUT5 (Prop_LUT5_I4_O)        0.014     1.486 r  rd_ptr[9]_i_1/O
                         net (fo=1, unplaced)         0.016     1.502    p_0_in__0[9]
                         FDCE                                         r  rd_ptr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.296     0.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.296    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.443    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     1.259     1.721    clk_IBUF_BUFG
                         FDCE                                         r  rd_ptr_reg[9]/C
                         clock pessimism             -0.218     1.504    
                         FDCE (Hold_FDCE_C_D)         0.046     1.550    rd_ptr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.047ns  (arrival time - required time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.068ns (47.222%)  route 0.076ns (52.778%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.112     0.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.112    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.228    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     1.114     1.359    clk_IBUF_BUFG
                         FDCE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.397 r  count_reg[5]/Q
                         net (fo=6, unplaced)         0.069     1.466    count_reg__0[5]
                                                                      r  count_reg[8]_i_1/DI[5]
                         CARRY8 (Prop_CARRY8_DI[5]_O[6])
                                                      0.030     1.496 r  count_reg[8]_i_1/O[6]
                         net (fo=1, unplaced)         0.007     1.503    count[7]
                         FDCE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.296     0.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.296    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.443    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     1.259     1.721    clk_IBUF_BUFG
                         FDCE                                         r  count_reg[7]/C
                         clock pessimism             -0.218     1.504    
                         FDCE (Hold_FDCE_C_D)         0.046     1.550    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                 -0.047    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 lfsr_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lfsr_reg_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.038ns (25.850%)  route 0.109ns (74.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.112     0.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.112    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.228    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     1.114     1.359    clk_IBUF_BUFG
                         FDCE                                         r  lfsr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.397 r  lfsr_reg_reg[9]/Q
                         net (fo=4, unplaced)         0.109     1.506    current_max_depth_OBUF[9]
                         FDPE                                         r  lfsr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.296     0.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.296    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.443    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     1.259     1.721    clk_IBUF_BUFG
                         FDPE                                         r  lfsr_reg_reg[10]/C
                         clock pessimism             -0.218     1.504    
                         FDPE (Hold_FDPE_C_D)         0.046     1.550    lfsr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 lfsr_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lfsr_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.038ns (25.850%)  route 0.109ns (74.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.112     0.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.112    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.228    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     1.114     1.359    clk_IBUF_BUFG
                         FDPE                                         r  lfsr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.397 r  lfsr_reg_reg[0]/Q
                         net (fo=4, unplaced)         0.109     1.506    current_max_depth_OBUF[0]
                         FDCE                                         r  lfsr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.296     0.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.296    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.443    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     1.259     1.721    clk_IBUF_BUFG
                         FDCE                                         r  lfsr_reg_reg[1]/C
                         clock pessimism             -0.218     1.504    
                         FDCE (Hold_FDCE_C_D)         0.046     1.550    lfsr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                 -0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         10.000      8.710                clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450                count_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450                count_reg[10]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450                count_reg[11]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450                mem_reg[1088][7]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450                mem_reg[1089][0]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450                mem_reg[1089][1]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450                mem_reg[1089][2]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450                mem_reg[1089][3]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450                mem_reg[1089][4]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         5.000       4.725                count_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         5.000       4.725                count_reg[10]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         5.000       4.725                count_reg[11]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725                mem_reg[1088][7]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725                mem_reg[1089][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725                mem_reg[1089][1]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725                mem_reg[1089][2]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725                mem_reg[1089][3]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725                mem_reg[1089][4]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725                mem_reg[1089][5]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725                count_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725                count_reg[10]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725                count_reg[11]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725                mem_reg[1088][7]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725                mem_reg[1089][0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725                mem_reg[1089][1]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725                mem_reg[1089][2]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725                mem_reg[1089][3]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725                mem_reg[1089][4]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725                mem_reg[1089][5]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lfsr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.670ns  (logic 1.239ns (46.410%)  route 1.431ns (53.590%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.476     0.476 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.476    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.476 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.752    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     2.584     3.364    clk_IBUF_BUFG
                         FDCE                                         r  lfsr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.441 f  lfsr_reg_reg[1]/Q
                         net (fo=5, unplaced)         0.120     3.561    current_max_depth_OBUF[1]
                                                                      f  full_OBUF_inst_i_7/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     3.700 r  full_OBUF_inst_i_7/O
                         net (fo=1, unplaced)         0.260     3.960    full_OBUF_inst_i_7_n_0
                                                                      r  full_OBUF_inst_i_1/DI[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[5])
                                                      0.170     4.130 r  full_OBUF_inst_i_1/CO[5]
                         net (fo=98, unplaced)        1.051     5.181    full_OBUF
                                                                      r  full_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.853     6.035 r  full_OBUF_inst/O
                         net (fo=0)                   0.000     6.035    full
                                                                      r  full (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            empty
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.395ns  (logic 1.069ns (44.641%)  route 1.326ns (55.359%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.476     0.476 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.476    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.476 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.752    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     2.584     3.364    clk_IBUF_BUFG
                         FDCE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.078     3.442 f  count_reg[11]/Q
                         net (fo=4, unplaced)         0.115     3.557    count_reg__0[11]
                                                                      f  empty_OBUF_inst_i_3/I0
                         LUT4 (Prop_LUT4_I0_O)        0.100     3.657 f  empty_OBUF_inst_i_3/O
                         net (fo=1, unplaced)         0.197     3.854    empty_OBUF_inst_i_3_n_0
                                                                      f  empty_OBUF_inst_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.892 r  empty_OBUF_inst_i_1/O
                         net (fo=3, unplaced)         1.014     4.906    empty_OBUF
                                                                      r  empty_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.853     5.760 r  empty_OBUF_inst/O
                         net (fo=0)                   0.000     5.760    empty
                                                                      r  empty (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_max_depth[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.909ns  (logic 0.930ns (48.724%)  route 0.979ns (51.276%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.476     0.476 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.476    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.476 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.752    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     2.584     3.364    clk_IBUF_BUFG
                         FDCE                                         r  lfsr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.441 r  lfsr_reg_reg[1]/Q
                         net (fo=5, unplaced)         0.979     4.420    current_max_depth_OBUF[1]
                                                                      r  current_max_depth_OBUF[1]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.853     5.274 r  current_max_depth_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.274    current_max_depth[1]
                                                                      r  current_max_depth[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_max_depth[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.903ns  (logic 0.930ns (48.877%)  route 0.973ns (51.123%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.476     0.476 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.476    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.476 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.752    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     2.584     3.364    clk_IBUF_BUFG
                         FDPE                                         r  lfsr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.077     3.441 r  lfsr_reg_reg[0]/Q
                         net (fo=4, unplaced)         0.973     4.414    current_max_depth_OBUF[0]
                                                                      r  current_max_depth_OBUF[0]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.853     5.268 r  current_max_depth_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.268    current_max_depth[0]
                                                                      r  current_max_depth[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr_reg_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_max_depth[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.903ns  (logic 0.930ns (48.877%)  route 0.973ns (51.123%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.476     0.476 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.476    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.476 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.752    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     2.584     3.364    clk_IBUF_BUFG
                         FDPE                                         r  lfsr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.077     3.441 r  lfsr_reg_reg[10]/Q
                         net (fo=4, unplaced)         0.973     4.414    current_max_depth_OBUF[10]
                                                                      r  current_max_depth_OBUF[10]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.853     5.268 r  current_max_depth_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.268    current_max_depth[10]
                                                                      r  current_max_depth[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_max_depth[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.903ns  (logic 0.930ns (48.877%)  route 0.973ns (51.123%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.476     0.476 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.476    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.476 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.752    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     2.584     3.364    clk_IBUF_BUFG
                         FDPE                                         r  lfsr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.077     3.441 r  lfsr_reg_reg[2]/Q
                         net (fo=4, unplaced)         0.973     4.414    current_max_depth_OBUF[2]
                                                                      r  current_max_depth_OBUF[2]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.853     5.268 r  current_max_depth_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.268    current_max_depth[2]
                                                                      r  current_max_depth[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_max_depth[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.903ns  (logic 0.930ns (48.877%)  route 0.973ns (51.123%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.476     0.476 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.476    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.476 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.752    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     2.584     3.364    clk_IBUF_BUFG
                         FDCE                                         r  lfsr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.441 r  lfsr_reg_reg[3]/Q
                         net (fo=4, unplaced)         0.973     4.414    current_max_depth_OBUF[3]
                                                                      r  current_max_depth_OBUF[3]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.853     5.268 r  current_max_depth_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.268    current_max_depth[3]
                                                                      r  current_max_depth[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_max_depth[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.903ns  (logic 0.930ns (48.877%)  route 0.973ns (51.123%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.476     0.476 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.476    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.476 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.752    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     2.584     3.364    clk_IBUF_BUFG
                         FDCE                                         r  lfsr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.441 r  lfsr_reg_reg[4]/Q
                         net (fo=4, unplaced)         0.973     4.414    current_max_depth_OBUF[4]
                                                                      r  current_max_depth_OBUF[4]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.853     5.268 r  current_max_depth_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.268    current_max_depth[4]
                                                                      r  current_max_depth[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_max_depth[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.903ns  (logic 0.930ns (48.877%)  route 0.973ns (51.123%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.476     0.476 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.476    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.476 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.752    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     2.584     3.364    clk_IBUF_BUFG
                         FDPE                                         r  lfsr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.077     3.441 r  lfsr_reg_reg[5]/Q
                         net (fo=4, unplaced)         0.973     4.414    current_max_depth_OBUF[5]
                                                                      r  current_max_depth_OBUF[5]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.853     5.268 r  current_max_depth_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.268    current_max_depth[5]
                                                                      r  current_max_depth[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_max_depth[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.903ns  (logic 0.930ns (48.877%)  route 0.973ns (51.123%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.476     0.476 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.476    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.476 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.752    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     2.584     3.364    clk_IBUF_BUFG
                         FDCE                                         r  lfsr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.441 r  lfsr_reg_reg[6]/Q
                         net (fo=4, unplaced)         0.973     4.414    current_max_depth_OBUF[6]
                                                                      r  current_max_depth_OBUF[6]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.853     5.268 r  current_max_depth_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.268    current_max_depth[6]
                                                                      r  current_max_depth[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rd_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.804ns  (logic 0.384ns (47.741%)  route 0.420ns (52.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.112     0.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.112    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.228    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     1.114     1.359    clk_IBUF_BUFG
                         FDCE                                         r  rd_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.397 r  rd_data_reg[0]/Q
                         net (fo=1, unplaced)         0.420     1.817    rd_data_OBUF[0]
                                                                      r  rd_data_OBUF[0]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.346     2.162 r  rd_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.162    rd_data[0]
                                                                      r  rd_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rd_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.804ns  (logic 0.384ns (47.741%)  route 0.420ns (52.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.112     0.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.112    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.228    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     1.114     1.359    clk_IBUF_BUFG
                         FDCE                                         r  rd_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.397 r  rd_data_reg[1]/Q
                         net (fo=1, unplaced)         0.420     1.817    rd_data_OBUF[1]
                                                                      r  rd_data_OBUF[1]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.346     2.162 r  rd_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.162    rd_data[1]
                                                                      r  rd_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rd_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.804ns  (logic 0.384ns (47.741%)  route 0.420ns (52.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.112     0.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.112    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.228    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     1.114     1.359    clk_IBUF_BUFG
                         FDCE                                         r  rd_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.397 r  rd_data_reg[2]/Q
                         net (fo=1, unplaced)         0.420     1.817    rd_data_OBUF[2]
                                                                      r  rd_data_OBUF[2]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.346     2.162 r  rd_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.162    rd_data[2]
                                                                      r  rd_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rd_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.804ns  (logic 0.384ns (47.741%)  route 0.420ns (52.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.112     0.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.112    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.228    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     1.114     1.359    clk_IBUF_BUFG
                         FDCE                                         r  rd_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.397 r  rd_data_reg[3]/Q
                         net (fo=1, unplaced)         0.420     1.817    rd_data_OBUF[3]
                                                                      r  rd_data_OBUF[3]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.346     2.162 r  rd_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.162    rd_data[3]
                                                                      r  rd_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rd_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.804ns  (logic 0.384ns (47.741%)  route 0.420ns (52.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.112     0.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.112    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.228    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     1.114     1.359    clk_IBUF_BUFG
                         FDCE                                         r  rd_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.397 r  rd_data_reg[4]/Q
                         net (fo=1, unplaced)         0.420     1.817    rd_data_OBUF[4]
                                                                      r  rd_data_OBUF[4]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.346     2.162 r  rd_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.162    rd_data[4]
                                                                      r  rd_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rd_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.804ns  (logic 0.384ns (47.741%)  route 0.420ns (52.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.112     0.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.112    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.228    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     1.114     1.359    clk_IBUF_BUFG
                         FDCE                                         r  rd_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.397 r  rd_data_reg[5]/Q
                         net (fo=1, unplaced)         0.420     1.817    rd_data_OBUF[5]
                                                                      r  rd_data_OBUF[5]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.346     2.162 r  rd_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.162    rd_data[5]
                                                                      r  rd_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rd_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.804ns  (logic 0.384ns (47.741%)  route 0.420ns (52.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.112     0.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.112    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.228    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     1.114     1.359    clk_IBUF_BUFG
                         FDCE                                         r  rd_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.397 r  rd_data_reg[6]/Q
                         net (fo=1, unplaced)         0.420     1.817    rd_data_OBUF[6]
                                                                      r  rd_data_OBUF[6]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.346     2.162 r  rd_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.162    rd_data[6]
                                                                      r  rd_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rd_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.804ns  (logic 0.384ns (47.741%)  route 0.420ns (52.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.112     0.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.112    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.228    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     1.114     1.359    clk_IBUF_BUFG
                         FDCE                                         r  rd_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.397 r  rd_data_reg[7]/Q
                         net (fo=1, unplaced)         0.420     1.817    rd_data_OBUF[7]
                                                                      r  rd_data_OBUF[7]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.346     2.162 r  rd_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.162    rd_data[7]
                                                                      r  rd_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_max_depth[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.809ns  (logic 0.384ns (47.446%)  route 0.425ns (52.554%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.112     0.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.112    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.228    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     1.114     1.359    clk_IBUF_BUFG
                         FDPE                                         r  lfsr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.397 r  lfsr_reg_reg[0]/Q
                         net (fo=4, unplaced)         0.425     1.822    current_max_depth_OBUF[0]
                                                                      r  current_max_depth_OBUF[0]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.346     2.167 r  current_max_depth_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.167    current_max_depth[0]
                                                                      r  current_max_depth[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr_reg_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_max_depth[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.809ns  (logic 0.384ns (47.446%)  route 0.425ns (52.554%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.112     0.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.112    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.228    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.245 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     1.114     1.359    clk_IBUF_BUFG
                         FDPE                                         r  lfsr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.397 r  lfsr_reg_reg[10]/Q
                         net (fo=4, unplaced)         0.425     1.822    current_max_depth_OBUF[10]
                                                                      r  current_max_depth_OBUF[10]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.346     2.167 r  current_max_depth_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.167    current_max_depth[10]
                                                                      r  current_max_depth[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay         33199 Endpoints
Min Delay         33199 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            mem_reg[1553][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.334ns  (logic 0.674ns (28.886%)  route 1.660ns (71.114%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        2.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
                                                                      r  rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.476     0.476 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.476    rst_n_IBUF_inst/OUT
                                                                      r  rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.476 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=94, unplaced)        0.919     1.395    rst_n_IBUF
                                                                      r  mem[2043][7]_i_4/I0
                         LUT3 (Prop_LUT3_I0_O)        0.090     1.485 r  mem[2043][7]_i_4/O
                         net (fo=104, unplaced)       0.284     1.769    mem[2043][7]_i_4_n_0
                                                                      r  mem[2000][7]_i_3/I1
                         LUT3 (Prop_LUT3_I1_O)        0.070     1.839 f  mem[2000][7]_i_3/O
                         net (fo=17, unplaced)        0.242     2.081    mem[2000][7]_i_3_n_0
                                                                      f  mem[1553][7]_i_1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     2.119 r  mem[1553][7]_i_1/O
                         net (fo=8, unplaced)         0.215     2.334    mem[1553][7]_i_1_n_0
                         FDRE                                         r  mem_reg[1553][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.227     0.227 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.227    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.227 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.474    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.498 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     2.439     2.937    clk_IBUF_BUFG
                         FDRE                                         r  mem_reg[1553][0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            mem_reg[1553][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.334ns  (logic 0.674ns (28.886%)  route 1.660ns (71.114%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        2.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
                                                                      r  rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.476     0.476 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.476    rst_n_IBUF_inst/OUT
                                                                      r  rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.476 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=94, unplaced)        0.919     1.395    rst_n_IBUF
                                                                      r  mem[2043][7]_i_4/I0
                         LUT3 (Prop_LUT3_I0_O)        0.090     1.485 r  mem[2043][7]_i_4/O
                         net (fo=104, unplaced)       0.284     1.769    mem[2043][7]_i_4_n_0
                                                                      r  mem[2000][7]_i_3/I1
                         LUT3 (Prop_LUT3_I1_O)        0.070     1.839 f  mem[2000][7]_i_3/O
                         net (fo=17, unplaced)        0.242     2.081    mem[2000][7]_i_3_n_0
                                                                      f  mem[1553][7]_i_1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     2.119 r  mem[1553][7]_i_1/O
                         net (fo=8, unplaced)         0.215     2.334    mem[1553][7]_i_1_n_0
                         FDRE                                         r  mem_reg[1553][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.227     0.227 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.227    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.227 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.474    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.498 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     2.439     2.937    clk_IBUF_BUFG
                         FDRE                                         r  mem_reg[1553][1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            mem_reg[1553][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.334ns  (logic 0.674ns (28.886%)  route 1.660ns (71.114%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        2.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
                                                                      r  rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.476     0.476 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.476    rst_n_IBUF_inst/OUT
                                                                      r  rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.476 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=94, unplaced)        0.919     1.395    rst_n_IBUF
                                                                      r  mem[2043][7]_i_4/I0
                         LUT3 (Prop_LUT3_I0_O)        0.090     1.485 r  mem[2043][7]_i_4/O
                         net (fo=104, unplaced)       0.284     1.769    mem[2043][7]_i_4_n_0
                                                                      r  mem[2000][7]_i_3/I1
                         LUT3 (Prop_LUT3_I1_O)        0.070     1.839 f  mem[2000][7]_i_3/O
                         net (fo=17, unplaced)        0.242     2.081    mem[2000][7]_i_3_n_0
                                                                      f  mem[1553][7]_i_1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     2.119 r  mem[1553][7]_i_1/O
                         net (fo=8, unplaced)         0.215     2.334    mem[1553][7]_i_1_n_0
                         FDRE                                         r  mem_reg[1553][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.227     0.227 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.227    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.227 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.474    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.498 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     2.439     2.937    clk_IBUF_BUFG
                         FDRE                                         r  mem_reg[1553][2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            mem_reg[1553][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.334ns  (logic 0.674ns (28.886%)  route 1.660ns (71.114%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        2.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
                                                                      r  rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.476     0.476 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.476    rst_n_IBUF_inst/OUT
                                                                      r  rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.476 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=94, unplaced)        0.919     1.395    rst_n_IBUF
                                                                      r  mem[2043][7]_i_4/I0
                         LUT3 (Prop_LUT3_I0_O)        0.090     1.485 r  mem[2043][7]_i_4/O
                         net (fo=104, unplaced)       0.284     1.769    mem[2043][7]_i_4_n_0
                                                                      r  mem[2000][7]_i_3/I1
                         LUT3 (Prop_LUT3_I1_O)        0.070     1.839 f  mem[2000][7]_i_3/O
                         net (fo=17, unplaced)        0.242     2.081    mem[2000][7]_i_3_n_0
                                                                      f  mem[1553][7]_i_1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     2.119 r  mem[1553][7]_i_1/O
                         net (fo=8, unplaced)         0.215     2.334    mem[1553][7]_i_1_n_0
                         FDRE                                         r  mem_reg[1553][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.227     0.227 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.227    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.227 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.474    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.498 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     2.439     2.937    clk_IBUF_BUFG
                         FDRE                                         r  mem_reg[1553][3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            mem_reg[1553][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.334ns  (logic 0.674ns (28.886%)  route 1.660ns (71.114%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        2.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
                                                                      r  rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.476     0.476 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.476    rst_n_IBUF_inst/OUT
                                                                      r  rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.476 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=94, unplaced)        0.919     1.395    rst_n_IBUF
                                                                      r  mem[2043][7]_i_4/I0
                         LUT3 (Prop_LUT3_I0_O)        0.090     1.485 r  mem[2043][7]_i_4/O
                         net (fo=104, unplaced)       0.284     1.769    mem[2043][7]_i_4_n_0
                                                                      r  mem[2000][7]_i_3/I1
                         LUT3 (Prop_LUT3_I1_O)        0.070     1.839 f  mem[2000][7]_i_3/O
                         net (fo=17, unplaced)        0.242     2.081    mem[2000][7]_i_3_n_0
                                                                      f  mem[1553][7]_i_1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     2.119 r  mem[1553][7]_i_1/O
                         net (fo=8, unplaced)         0.215     2.334    mem[1553][7]_i_1_n_0
                         FDRE                                         r  mem_reg[1553][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.227     0.227 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.227    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.227 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.474    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.498 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     2.439     2.937    clk_IBUF_BUFG
                         FDRE                                         r  mem_reg[1553][4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            mem_reg[1553][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.334ns  (logic 0.674ns (28.886%)  route 1.660ns (71.114%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        2.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
                                                                      r  rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.476     0.476 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.476    rst_n_IBUF_inst/OUT
                                                                      r  rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.476 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=94, unplaced)        0.919     1.395    rst_n_IBUF
                                                                      r  mem[2043][7]_i_4/I0
                         LUT3 (Prop_LUT3_I0_O)        0.090     1.485 r  mem[2043][7]_i_4/O
                         net (fo=104, unplaced)       0.284     1.769    mem[2043][7]_i_4_n_0
                                                                      r  mem[2000][7]_i_3/I1
                         LUT3 (Prop_LUT3_I1_O)        0.070     1.839 f  mem[2000][7]_i_3/O
                         net (fo=17, unplaced)        0.242     2.081    mem[2000][7]_i_3_n_0
                                                                      f  mem[1553][7]_i_1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     2.119 r  mem[1553][7]_i_1/O
                         net (fo=8, unplaced)         0.215     2.334    mem[1553][7]_i_1_n_0
                         FDRE                                         r  mem_reg[1553][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.227     0.227 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.227    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.227 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.474    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.498 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     2.439     2.937    clk_IBUF_BUFG
                         FDRE                                         r  mem_reg[1553][5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            mem_reg[1553][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.334ns  (logic 0.674ns (28.886%)  route 1.660ns (71.114%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        2.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
                                                                      r  rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.476     0.476 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.476    rst_n_IBUF_inst/OUT
                                                                      r  rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.476 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=94, unplaced)        0.919     1.395    rst_n_IBUF
                                                                      r  mem[2043][7]_i_4/I0
                         LUT3 (Prop_LUT3_I0_O)        0.090     1.485 r  mem[2043][7]_i_4/O
                         net (fo=104, unplaced)       0.284     1.769    mem[2043][7]_i_4_n_0
                                                                      r  mem[2000][7]_i_3/I1
                         LUT3 (Prop_LUT3_I1_O)        0.070     1.839 f  mem[2000][7]_i_3/O
                         net (fo=17, unplaced)        0.242     2.081    mem[2000][7]_i_3_n_0
                                                                      f  mem[1553][7]_i_1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     2.119 r  mem[1553][7]_i_1/O
                         net (fo=8, unplaced)         0.215     2.334    mem[1553][7]_i_1_n_0
                         FDRE                                         r  mem_reg[1553][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.227     0.227 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.227    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.227 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.474    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.498 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     2.439     2.937    clk_IBUF_BUFG
                         FDRE                                         r  mem_reg[1553][6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            mem_reg[1553][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.334ns  (logic 0.674ns (28.886%)  route 1.660ns (71.114%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        2.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
                                                                      r  rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.476     0.476 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.476    rst_n_IBUF_inst/OUT
                                                                      r  rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.476 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=94, unplaced)        0.919     1.395    rst_n_IBUF
                                                                      r  mem[2043][7]_i_4/I0
                         LUT3 (Prop_LUT3_I0_O)        0.090     1.485 r  mem[2043][7]_i_4/O
                         net (fo=104, unplaced)       0.284     1.769    mem[2043][7]_i_4_n_0
                                                                      r  mem[2000][7]_i_3/I1
                         LUT3 (Prop_LUT3_I1_O)        0.070     1.839 f  mem[2000][7]_i_3/O
                         net (fo=17, unplaced)        0.242     2.081    mem[2000][7]_i_3_n_0
                                                                      f  mem[1553][7]_i_1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     2.119 r  mem[1553][7]_i_1/O
                         net (fo=8, unplaced)         0.215     2.334    mem[1553][7]_i_1_n_0
                         FDRE                                         r  mem_reg[1553][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.227     0.227 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.227    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.227 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.474    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.498 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     2.439     2.937    clk_IBUF_BUFG
                         FDRE                                         r  mem_reg[1553][7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            mem_reg[1555][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.334ns  (logic 0.674ns (28.886%)  route 1.660ns (71.114%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        2.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
                                                                      r  rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.476     0.476 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.476    rst_n_IBUF_inst/OUT
                                                                      r  rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.476 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=94, unplaced)        0.919     1.395    rst_n_IBUF
                                                                      r  mem[2043][7]_i_4/I0
                         LUT3 (Prop_LUT3_I0_O)        0.090     1.485 r  mem[2043][7]_i_4/O
                         net (fo=104, unplaced)       0.284     1.769    mem[2043][7]_i_4_n_0
                                                                      r  mem[2000][7]_i_3/I1
                         LUT3 (Prop_LUT3_I1_O)        0.070     1.839 f  mem[2000][7]_i_3/O
                         net (fo=17, unplaced)        0.242     2.081    mem[2000][7]_i_3_n_0
                                                                      f  mem[1555][7]_i_1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     2.119 r  mem[1555][7]_i_1/O
                         net (fo=8, unplaced)         0.215     2.334    mem[1555][7]_i_1_n_0
                         FDRE                                         r  mem_reg[1555][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.227     0.227 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.227    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.227 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.474    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.498 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     2.439     2.937    clk_IBUF_BUFG
                         FDRE                                         r  mem_reg[1555][0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            mem_reg[1555][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.334ns  (logic 0.674ns (28.886%)  route 1.660ns (71.114%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        2.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
                                                                      r  rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.476     0.476 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.476    rst_n_IBUF_inst/OUT
                                                                      r  rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.476 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=94, unplaced)        0.919     1.395    rst_n_IBUF
                                                                      r  mem[2043][7]_i_4/I0
                         LUT3 (Prop_LUT3_I0_O)        0.090     1.485 r  mem[2043][7]_i_4/O
                         net (fo=104, unplaced)       0.284     1.769    mem[2043][7]_i_4_n_0
                                                                      r  mem[2000][7]_i_3/I1
                         LUT3 (Prop_LUT3_I1_O)        0.070     1.839 f  mem[2000][7]_i_3/O
                         net (fo=17, unplaced)        0.242     2.081    mem[2000][7]_i_3_n_0
                                                                      f  mem[1555][7]_i_1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     2.119 r  mem[1555][7]_i_1/O
                         net (fo=8, unplaced)         0.215     2.334    mem[1555][7]_i_1_n_0
                         FDRE                                         r  mem_reg[1555][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.227     0.227 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.227    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.227 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.474    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.498 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     2.439     2.937    clk_IBUF_BUFG
                         FDRE                                         r  mem_reg[1555][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wr_en
                            (input port)
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.541ns  (logic 0.154ns (28.425%)  route 0.387ns (71.575%))
  Logic Levels:           4  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wr_en (IN)
                         net (fo=0)                   0.000     0.000    wr_en_IBUF_inst/I
                                                                      r  wr_en_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.112     0.112 r  wr_en_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.112    wr_en_IBUF_inst/OUT
                                                                      r  wr_en_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.112 r  wr_en_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=98, unplaced)        0.370     0.482    wr_en_IBUF
                                                                      r  count[8]_i_10/I1
                         LUT3 (Prop_LUT3_I1_O)        0.023     0.505 r  count[8]_i_10/O
                         net (fo=1, unplaced)         0.010     0.515    count[8]_i_10_n_0
                                                                      r  count_reg[8]_i_1/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_O[0])
                                                      0.019     0.534 r  count_reg[8]_i_1/O[0]
                         net (fo=1, unplaced)         0.007     0.541    count[1]
                         FDCE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.296     0.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.296    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.443    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     1.259     1.721    clk_IBUF_BUFG
                         FDCE                                         r  count_reg[1]/C

Slack:                    inf
  Source:                 wr_en
                            (input port)
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.163ns (29.596%)  route 0.387ns (70.404%))
  Logic Levels:           4  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wr_en (IN)
                         net (fo=0)                   0.000     0.000    wr_en_IBUF_inst/I
                                                                      r  wr_en_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.112     0.112 r  wr_en_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.112    wr_en_IBUF_inst/OUT
                                                                      r  wr_en_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.112 r  wr_en_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=98, unplaced)        0.370     0.482    wr_en_IBUF
                                                                      r  count[8]_i_10/I1
                         LUT3 (Prop_LUT3_I1_O)        0.023     0.505 r  count[8]_i_10/O
                         net (fo=1, unplaced)         0.010     0.515    count[8]_i_10_n_0
                                                                      r  count_reg[8]_i_1/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_O[1])
                                                      0.028     0.543 r  count_reg[8]_i_1/O[1]
                         net (fo=1, unplaced)         0.007     0.550    count[2]
                         FDCE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.296     0.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.296    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.443    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     1.259     1.721    clk_IBUF_BUFG
                         FDCE                                         r  count_reg[2]/C

Slack:                    inf
  Source:                 rd_en
                            (input port)
  Destination:            count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.554ns  (logic 0.126ns (22.700%)  route 0.428ns (77.300%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rd_en (IN)
                         net (fo=0)                   0.000     0.000    rd_en_IBUF_inst/I
                                                                      r  rd_en_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.112     0.112 r  rd_en_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.112    rd_en_IBUF_inst/OUT
                                                                      r  rd_en_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.112 r  rd_en_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.330     0.442    rd_en_IBUF
                                                                      r  count[11]_i_1/I0
                         LUT4 (Prop_LUT4_I0_O)        0.014     0.456 r  count[11]_i_1/O
                         net (fo=12, unplaced)        0.098     0.554    count[11]_i_1_n_0
                         FDCE                                         r  count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.296     0.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.296    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.443    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     1.259     1.721    clk_IBUF_BUFG
                         FDCE                                         r  count_reg[0]/C

Slack:                    inf
  Source:                 rd_en
                            (input port)
  Destination:            count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.554ns  (logic 0.126ns (22.700%)  route 0.428ns (77.300%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rd_en (IN)
                         net (fo=0)                   0.000     0.000    rd_en_IBUF_inst/I
                                                                      r  rd_en_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.112     0.112 r  rd_en_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.112    rd_en_IBUF_inst/OUT
                                                                      r  rd_en_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.112 r  rd_en_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.330     0.442    rd_en_IBUF
                                                                      r  count[11]_i_1/I0
                         LUT4 (Prop_LUT4_I0_O)        0.014     0.456 r  count[11]_i_1/O
                         net (fo=12, unplaced)        0.098     0.554    count[11]_i_1_n_0
                         FDCE                                         r  count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.296     0.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.296    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.443    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     1.259     1.721    clk_IBUF_BUFG
                         FDCE                                         r  count_reg[10]/C

Slack:                    inf
  Source:                 rd_en
                            (input port)
  Destination:            count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.554ns  (logic 0.126ns (22.700%)  route 0.428ns (77.300%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rd_en (IN)
                         net (fo=0)                   0.000     0.000    rd_en_IBUF_inst/I
                                                                      r  rd_en_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.112     0.112 r  rd_en_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.112    rd_en_IBUF_inst/OUT
                                                                      r  rd_en_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.112 r  rd_en_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.330     0.442    rd_en_IBUF
                                                                      r  count[11]_i_1/I0
                         LUT4 (Prop_LUT4_I0_O)        0.014     0.456 r  count[11]_i_1/O
                         net (fo=12, unplaced)        0.098     0.554    count[11]_i_1_n_0
                         FDCE                                         r  count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.296     0.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.296    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.443    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     1.259     1.721    clk_IBUF_BUFG
                         FDCE                                         r  count_reg[11]/C

Slack:                    inf
  Source:                 rd_en
                            (input port)
  Destination:            count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.554ns  (logic 0.126ns (22.700%)  route 0.428ns (77.300%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rd_en (IN)
                         net (fo=0)                   0.000     0.000    rd_en_IBUF_inst/I
                                                                      r  rd_en_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.112     0.112 r  rd_en_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.112    rd_en_IBUF_inst/OUT
                                                                      r  rd_en_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.112 r  rd_en_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.330     0.442    rd_en_IBUF
                                                                      r  count[11]_i_1/I0
                         LUT4 (Prop_LUT4_I0_O)        0.014     0.456 r  count[11]_i_1/O
                         net (fo=12, unplaced)        0.098     0.554    count[11]_i_1_n_0
                         FDCE                                         r  count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.296     0.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.296    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.443    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     1.259     1.721    clk_IBUF_BUFG
                         FDCE                                         r  count_reg[1]/C

Slack:                    inf
  Source:                 rd_en
                            (input port)
  Destination:            count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.554ns  (logic 0.126ns (22.700%)  route 0.428ns (77.300%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rd_en (IN)
                         net (fo=0)                   0.000     0.000    rd_en_IBUF_inst/I
                                                                      r  rd_en_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.112     0.112 r  rd_en_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.112    rd_en_IBUF_inst/OUT
                                                                      r  rd_en_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.112 r  rd_en_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.330     0.442    rd_en_IBUF
                                                                      r  count[11]_i_1/I0
                         LUT4 (Prop_LUT4_I0_O)        0.014     0.456 r  count[11]_i_1/O
                         net (fo=12, unplaced)        0.098     0.554    count[11]_i_1_n_0
                         FDCE                                         r  count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.296     0.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.296    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.443    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     1.259     1.721    clk_IBUF_BUFG
                         FDCE                                         r  count_reg[2]/C

Slack:                    inf
  Source:                 rd_en
                            (input port)
  Destination:            count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.554ns  (logic 0.126ns (22.700%)  route 0.428ns (77.300%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rd_en (IN)
                         net (fo=0)                   0.000     0.000    rd_en_IBUF_inst/I
                                                                      r  rd_en_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.112     0.112 r  rd_en_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.112    rd_en_IBUF_inst/OUT
                                                                      r  rd_en_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.112 r  rd_en_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.330     0.442    rd_en_IBUF
                                                                      r  count[11]_i_1/I0
                         LUT4 (Prop_LUT4_I0_O)        0.014     0.456 r  count[11]_i_1/O
                         net (fo=12, unplaced)        0.098     0.554    count[11]_i_1_n_0
                         FDCE                                         r  count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.296     0.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.296    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.443    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     1.259     1.721    clk_IBUF_BUFG
                         FDCE                                         r  count_reg[3]/C

Slack:                    inf
  Source:                 rd_en
                            (input port)
  Destination:            count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.554ns  (logic 0.126ns (22.700%)  route 0.428ns (77.300%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rd_en (IN)
                         net (fo=0)                   0.000     0.000    rd_en_IBUF_inst/I
                                                                      r  rd_en_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.112     0.112 r  rd_en_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.112    rd_en_IBUF_inst/OUT
                                                                      r  rd_en_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.112 r  rd_en_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.330     0.442    rd_en_IBUF
                                                                      r  count[11]_i_1/I0
                         LUT4 (Prop_LUT4_I0_O)        0.014     0.456 r  count[11]_i_1/O
                         net (fo=12, unplaced)        0.098     0.554    count[11]_i_1_n_0
                         FDCE                                         r  count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.296     0.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.296    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.443    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     1.259     1.721    clk_IBUF_BUFG
                         FDCE                                         r  count_reg[4]/C

Slack:                    inf
  Source:                 rd_en
                            (input port)
  Destination:            count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.554ns  (logic 0.126ns (22.700%)  route 0.428ns (77.300%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rd_en (IN)
                         net (fo=0)                   0.000     0.000    rd_en_IBUF_inst/I
                                                                      r  rd_en_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.112     0.112 r  rd_en_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.112    rd_en_IBUF_inst/OUT
                                                                      r  rd_en_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.112 r  rd_en_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.330     0.442    rd_en_IBUF
                                                                      r  count[11]_i_1/I0
                         LUT4 (Prop_LUT4_I0_O)        0.014     0.456 r  count[11]_i_1/O
                         net (fo=12, unplaced)        0.098     0.554    count[11]_i_1_n_0
                         FDCE                                         r  count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.296     0.296 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.296    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.296 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.443    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=16594, unplaced)     1.259     1.721    clk_IBUF_BUFG
                         FDCE                                         r  count_reg[5]/C





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input      | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port       | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+------------+---------+-------+---------------+---------+---------------+---------+----------+
clk       | rd_en      | FDPE    | -     |    -0.325 (r) | FAST    |     2.404 (r) | SLOW    |          |
clk       | rst_n      | FDRE    | -     |     0.088 (r) | FAST    |     2.381 (r) | SLOW    |          |
clk       | wr_data[0] | FDRE    | -     |    -0.419 (r) | FAST    |     2.457 (r) | SLOW    |          |
clk       | wr_data[1] | FDRE    | -     |    -0.419 (r) | FAST    |     2.457 (r) | SLOW    |          |
clk       | wr_data[2] | FDRE    | -     |    -0.419 (r) | FAST    |     2.457 (r) | SLOW    |          |
clk       | wr_data[3] | FDRE    | -     |    -0.419 (r) | FAST    |     2.457 (r) | SLOW    |          |
clk       | wr_data[4] | FDRE    | -     |    -0.419 (r) | FAST    |     2.457 (r) | SLOW    |          |
clk       | wr_data[5] | FDRE    | -     |    -0.419 (r) | FAST    |     2.457 (r) | SLOW    |          |
clk       | wr_data[6] | FDRE    | -     |    -0.419 (r) | FAST    |     2.457 (r) | SLOW    |          |
clk       | wr_data[7] | FDRE    | -     |    -0.419 (r) | FAST    |     2.457 (r) | SLOW    |          |
clk       | wr_en      | FDRE    | -     |     0.068 (r) | FAST    |     2.491 (r) | SLOW    |          |
----------+------------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+-----------------------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output                | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port                  | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+-----------------------+--------+-------+----------------+---------+----------------+---------+----------+
clk       | current_max_depth[0]  | FDPE   | -     |      5.293 (r) | SLOW    |      2.142 (r) | FAST    |          |
clk       | current_max_depth[1]  | FDCE   | -     |      5.299 (r) | SLOW    |      2.145 (r) | FAST    |          |
clk       | current_max_depth[2]  | FDPE   | -     |      5.293 (r) | SLOW    |      2.142 (r) | FAST    |          |
clk       | current_max_depth[3]  | FDCE   | -     |      5.293 (r) | SLOW    |      2.142 (r) | FAST    |          |
clk       | current_max_depth[4]  | FDCE   | -     |      5.293 (r) | SLOW    |      2.142 (r) | FAST    |          |
clk       | current_max_depth[5]  | FDPE   | -     |      5.293 (r) | SLOW    |      2.142 (r) | FAST    |          |
clk       | current_max_depth[6]  | FDCE   | -     |      5.293 (r) | SLOW    |      2.142 (r) | FAST    |          |
clk       | current_max_depth[7]  | FDPE   | -     |      5.293 (r) | SLOW    |      2.142 (r) | FAST    |          |
clk       | current_max_depth[8]  | FDPE   | -     |      5.293 (r) | SLOW    |      2.142 (r) | FAST    |          |
clk       | current_max_depth[9]  | FDCE   | -     |      5.293 (r) | SLOW    |      2.142 (r) | FAST    |          |
clk       | current_max_depth[10] | FDPE   | -     |      5.293 (r) | SLOW    |      2.142 (r) | FAST    |          |
clk       | empty                 | FDCE   | -     |      5.785 (r) | SLOW    |      2.244 (r) | FAST    |          |
clk       | full                  | FDCE   | -     |      6.060 (r) | SLOW    |      2.303 (r) | FAST    |          |
clk       | rd_data[0]            | FDCE   | -     |      5.282 (r) | SLOW    |      2.137 (r) | FAST    |          |
clk       | rd_data[1]            | FDCE   | -     |      5.282 (r) | SLOW    |      2.137 (r) | FAST    |          |
clk       | rd_data[2]            | FDCE   | -     |      5.282 (r) | SLOW    |      2.137 (r) | FAST    |          |
clk       | rd_data[3]            | FDCE   | -     |      5.282 (r) | SLOW    |      2.137 (r) | FAST    |          |
clk       | rd_data[4]            | FDCE   | -     |      5.282 (r) | SLOW    |      2.137 (r) | FAST    |          |
clk       | rd_data[5]            | FDCE   | -     |      5.282 (r) | SLOW    |      2.137 (r) | FAST    |          |
clk       | rd_data[6]            | FDCE   | -     |      5.282 (r) | SLOW    |      2.137 (r) | FAST    |          |
clk       | rd_data[7]            | FDCE   | -     |      5.282 (r) | SLOW    |      2.137 (r) | FAST    |          |
----------+-----------------------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk    | clk         |         2.102 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk
Worst Case Data Window: 2.037 ns
Ideal Clock Offset to Actual Clock: 1.438 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
wr_data[0]         | -0.419 (r) | FAST    |   2.457 (r) | SLOW    |       inf |       inf |             - |
wr_data[1]         | -0.419 (r) | FAST    |   2.457 (r) | SLOW    |       inf |       inf |             - |
wr_data[2]         | -0.419 (r) | FAST    |   2.457 (r) | SLOW    |       inf |       inf |             - |
wr_data[3]         | -0.419 (r) | FAST    |   2.457 (r) | SLOW    |       inf |       inf |             - |
wr_data[4]         | -0.419 (r) | FAST    |   2.457 (r) | SLOW    |       inf |       inf |             - |
wr_data[5]         | -0.419 (r) | FAST    |   2.457 (r) | SLOW    |       inf |       inf |             - |
wr_data[6]         | -0.419 (r) | FAST    |   2.457 (r) | SLOW    |       inf |       inf |             - |
wr_data[7]         | -0.419 (r) | FAST    |   2.457 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.419 (r) | FAST    |   2.457 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk
Bus Skew: 0.006 ns
----------------------+-------------+---------+-------------+---------+----------+
                      |     Max     | Process |     Min     | Process | Edge     |
Pad                   |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
----------------------+-------------+---------+-------------+---------+----------+
current_max_depth[0]  |   5.293 (r) | SLOW    |   2.142 (r) | FAST    |    0.000 |
current_max_depth[1]  |   5.299 (r) | SLOW    |   2.145 (r) | FAST    |    0.006 |
current_max_depth[2]  |   5.293 (r) | SLOW    |   2.142 (r) | FAST    |    0.000 |
current_max_depth[3]  |   5.293 (r) | SLOW    |   2.142 (r) | FAST    |    0.000 |
current_max_depth[4]  |   5.293 (r) | SLOW    |   2.142 (r) | FAST    |    0.000 |
current_max_depth[5]  |   5.293 (r) | SLOW    |   2.142 (r) | FAST    |    0.000 |
current_max_depth[6]  |   5.293 (r) | SLOW    |   2.142 (r) | FAST    |    0.000 |
current_max_depth[7]  |   5.293 (r) | SLOW    |   2.142 (r) | FAST    |    0.000 |
current_max_depth[8]  |   5.293 (r) | SLOW    |   2.142 (r) | FAST    |    0.000 |
current_max_depth[9]  |   5.293 (r) | SLOW    |   2.142 (r) | FAST    |    0.000 |
current_max_depth[10] |   5.293 (r) | SLOW    |   2.142 (r) | FAST    |    0.000 |
----------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary    |   5.299 (r) | SLOW    |   2.142 (r) | FAST    |    0.006 |
----------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk
Bus Skew: 0.000 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
rd_data[0]         |   5.282 (r) | SLOW    |   2.137 (r) | FAST    |    0.000 |
rd_data[1]         |   5.282 (r) | SLOW    |   2.137 (r) | FAST    |    0.000 |
rd_data[2]         |   5.282 (r) | SLOW    |   2.137 (r) | FAST    |    0.000 |
rd_data[3]         |   5.282 (r) | SLOW    |   2.137 (r) | FAST    |    0.000 |
rd_data[4]         |   5.282 (r) | SLOW    |   2.137 (r) | FAST    |    0.000 |
rd_data[5]         |   5.282 (r) | SLOW    |   2.137 (r) | FAST    |    0.000 |
rd_data[6]         |   5.282 (r) | SLOW    |   2.137 (r) | FAST    |    0.000 |
rd_data[7]         |   5.282 (r) | SLOW    |   2.137 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.282 (r) | SLOW    |   2.137 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+




