// Seed: 601815807
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output logic id_3,
    input id_4,
    output id_5,
    output id_6
);
  logic id_7;
  generate
    assign id_5 = id_1;
  endgenerate
endmodule
