{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1653210860622 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1653210860622 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "au_filter EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"au_filter\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1653210860693 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653210860742 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653210860742 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll2:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll2:auto_generated\|wire_pll1_clk\[0\] 1 1250 0 0 " "Implementing clock multiplication of 1, clock division of 1250, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll2:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll2.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/pll_altpll2.v" 43 -1 0 } } { "" "" { Generic "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/" { { 0 { 0 ""} 0 2706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1653210860781 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll2:auto_generated\|wire_pll1_clk\[2\] 3 625 0 0 " "Implementing clock multiplication of 3, clock division of 625, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll2:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll2.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/pll_altpll2.v" 43 -1 0 } } { "" "" { Generic "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/" { { 0 { 0 ""} 0 2708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1653210860781 ""}  } { { "db/pll_altpll2.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/pll_altpll2.v" 43 -1 0 } } { "" "" { Generic "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/" { { 0 { 0 ""} 0 2706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1653210860781 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1653210860924 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1653210860930 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653210861192 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653210861192 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653210861192 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1653210861192 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/qq/quartus_17_1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qq/quartus_17_1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/" { { 0 { 0 ""} 0 22261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653210861213 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/qq/quartus_17_1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qq/quartus_17_1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/" { { 0 { 0 ""} 0 22263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653210861213 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/qq/quartus_17_1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qq/quartus_17_1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/" { { 0 { 0 ""} 0 22265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653210861213 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/qq/quartus_17_1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/qq/quartus_17_1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/" { { 0 { 0 ""} 0 22267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653210861213 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1653210861213 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1653210861218 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1653210861384 ""}
{ "Info" "ISTA_SDC_FOUND" "au_filter.sdc " "Reading SDC File: 'au_filter.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1653210862600 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "au_filter.sdc 48 i2s_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] pin " "Ignored filter at au_filter.sdc(48): i2s_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] could not be matched with a pin" {  } { { "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/au_filter.sdc" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/au_filter.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1653210862633 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "au_filter.sdc 48 i2s_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] pin " "Ignored filter at au_filter.sdc(48): i2s_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a pin" {  } { { "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/au_filter.sdc" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/au_filter.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1653210862633 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock au_filter.sdc 48 Argument <targets> is an empty collection " "Ignored create_generated_clock at au_filter.sdc(48): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{i2s_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{i2s_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50/1 -multiply_by 32 -divide_by 625 -master_clock \{sys_clk\} \[get_pins \{i2s_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  " "create_generated_clock -name \{i2s_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{i2s_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50/1 -multiply_by 32 -divide_by 625 -master_clock \{sys_clk\} \[get_pins \{i2s_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " {  } { { "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/au_filter.sdc" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/au_filter.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1653210862633 ""}  } { { "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/au_filter.sdc" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/au_filter.sdc" 48 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1653210862633 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock au_filter.sdc 48 Argument -source is an empty collection " "Ignored create_generated_clock at au_filter.sdc(48): Argument -source is an empty collection" {  } { { "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/au_filter.sdc" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/au_filter.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1653210862634 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "au_filter.sdc 49 i2s_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] pin " "Ignored filter at au_filter.sdc(49): i2s_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a pin" {  } { { "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/au_filter.sdc" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/au_filter.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1653210862634 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock au_filter.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at au_filter.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{i2s_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} -source \[get_pins \{i2s_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 1250 -master_clock \{sys_clk\} \[get_pins \{i2s_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  " "create_generated_clock -name \{i2s_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} -source \[get_pins \{i2s_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 1250 -master_clock \{sys_clk\} \[get_pins \{i2s_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " {  } { { "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/au_filter.sdc" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/au_filter.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1653210862634 ""}  } { { "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/au_filter.sdc" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/au_filter.sdc" 49 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1653210862634 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock au_filter.sdc 49 Argument -source is an empty collection " "Ignored create_generated_clock at au_filter.sdc(49): Argument -source is an empty collection" {  } { { "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/au_filter.sdc" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/au_filter.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1653210862634 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "bclk " "Node: bclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2s:i2s_inst\|receive_left_data\[17\] bclk " "Register i2s:i2s_inst\|receive_left_data\[17\] is being clocked by bclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1653210862674 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1653210862674 "|au_filter|bclk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1653210862751 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1653210862751 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1653210862751 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1653210862751 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1653210862751 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1653210862752 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653210862752 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653210862752 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      sys_clk " "  20.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653210862752 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1653210862752 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll2:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll2:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653210863415 ""}  } { { "db/pll_altpll2.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/pll_altpll2.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/" { { 0 { 0 ""} 0 2706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653210863415 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll2:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll2:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653210863415 ""}  } { { "db/pll_altpll2.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/db/pll_altpll2.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/" { { 0 { 0 ""} 0 2706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653210863415 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653210863415 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dac_clkb~output " "Destination node dac_clkb~output" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/" { { 0 { 0 ""} 0 22231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653210863415 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_clka~output " "Destination node adc_clka~output" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/" { { 0 { 0 ""} 0 22230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653210863415 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1653210863415 ""}  } { { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/" { { 0 { 0 ""} 0 22240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653210863415 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst~input (placed in PIN M15 (CLK6, DIFFCLK_3p)) " "Automatically promoted node sys_rst~input (placed in PIN M15 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653210863415 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "equalizer:equalizer_inst\|iir:iir_8000\|Yin\[0\]~0 " "Destination node equalizer:equalizer_inst\|iir:iir_8000\|Yin\[0\]~0" {  } { { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/" { { 0 { 0 ""} 0 12154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653210863415 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "equalizer:equalizer_inst\|iir:iir_8000\|Yin\[1\]~1 " "Destination node equalizer:equalizer_inst\|iir:iir_8000\|Yin\[1\]~1" {  } { { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/" { { 0 { 0 ""} 0 12158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653210863415 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "equalizer:equalizer_inst\|iir:iir_8000\|Yin\[2\]~2 " "Destination node equalizer:equalizer_inst\|iir:iir_8000\|Yin\[2\]~2" {  } { { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/" { { 0 { 0 ""} 0 12161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653210863415 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "equalizer:equalizer_inst\|iir:iir_8000\|Yin\[3\]~3 " "Destination node equalizer:equalizer_inst\|iir:iir_8000\|Yin\[3\]~3" {  } { { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/" { { 0 { 0 ""} 0 12164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653210863415 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "equalizer:equalizer_inst\|iir:iir_8000\|Yin\[4\]~4 " "Destination node equalizer:equalizer_inst\|iir:iir_8000\|Yin\[4\]~4" {  } { { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/" { { 0 { 0 ""} 0 12167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653210863415 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "equalizer:equalizer_inst\|iir:iir_8000\|Yin\[5\]~5 " "Destination node equalizer:equalizer_inst\|iir:iir_8000\|Yin\[5\]~5" {  } { { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/" { { 0 { 0 ""} 0 12170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653210863415 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "equalizer:equalizer_inst\|iir:iir_8000\|Yin\[6\]~6 " "Destination node equalizer:equalizer_inst\|iir:iir_8000\|Yin\[6\]~6" {  } { { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/" { { 0 { 0 ""} 0 12173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653210863415 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "equalizer:equalizer_inst\|iir:iir_8000\|Yin\[7\]~7 " "Destination node equalizer:equalizer_inst\|iir:iir_8000\|Yin\[7\]~7" {  } { { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/" { { 0 { 0 ""} 0 12176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653210863415 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "equalizer:equalizer_inst\|iir:iir_8000\|Yin\[8\]~8 " "Destination node equalizer:equalizer_inst\|iir:iir_8000\|Yin\[8\]~8" {  } { { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/" { { 0 { 0 ""} 0 12179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653210863415 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "equalizer:equalizer_inst\|iir:iir_8000\|Yin\[9\]~9 " "Destination node equalizer:equalizer_inst\|iir:iir_8000\|Yin\[9\]~9" {  } { { "../rtl/eq/iir_filter/iir.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/eq/iir_filter/iir.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/" { { 0 { 0 ""} 0 12182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653210863415 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1653210863415 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1653210863415 ""}  } { { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/rtl/au_filter.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/" { { 0 { 0 ""} 0 22244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653210863415 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1653210864265 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1653210864277 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1653210864278 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653210864296 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653210864324 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1653210864348 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1653210864742 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "136 Block RAM " "Packed 136 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1653210864757 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1653210864757 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653210865025 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1653210865039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1653210865937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653210868843 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1653210868913 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1653210884637 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:16 " "Fitter placement operations ending: elapsed time is 00:00:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653210884637 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1653210885873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "23 " "Router estimated average interconnect usage is 23% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1653210890534 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1653210890534 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1653210893826 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1653210893826 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1653210893826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653210893830 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.56 " "Total time spent on timing analysis during the Fitter is 5.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1653210894105 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653210894161 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653210894948 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653210894953 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653210895997 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653210897476 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/output_files/au_filter.fit.smsg " "Generated suppressed messages file D:/qq/fpga_learning/li/fpga/6.0serial-improve/au_filter/prj/output_files/au_filter.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1653210898668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5702 " "Peak virtual memory: 5702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653210900075 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 17:15:00 2022 " "Processing ended: Sun May 22 17:15:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653210900075 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653210900075 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653210900075 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1653210900075 ""}
