[   10.484507] RTW: rssi : -1 (%), rssi_level : 0
[   10.484513] RTW: is_support_sgi : Y, is_vht_enable : N
[   10.484519] RTW: disable_ra : N, disable_pt : N
[   10.484525] RTW: is_noisy : N
[   10.484530] RTW: txrx_state : 0
[   10.484537] RTW: curr_tx_rate : CCK_1M (L)
[   10.484542] RTW: curr_tx_bw : 20MHz
[   10.484547] RTW: curr_retry_ratio : 0
[   10.484553] RTW: ra_mask : 0x00000000000fffff
[   10.484553] 
[   10.485897] RTW: recv eapol packet 1/4
[   10.487053] RTW: send eapol packet 2/4
[   10.492629] RTW: recv eapol packet 3/4
[   10.492995] RTW: send eapol packet 4/4
[   10.494191] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   10.494487] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:1, type:AES
[   13.164415] codec_codec_ctl: set repaly channel...
[   13.164453] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   13.164460] codec_codec_ctl: set sample rate...
[   13.164545] codec_codec_ctl: set device...
[   13.399171] codec_set_device: set device: speaker...
[  238.886721] ISP Register Monitor v1.3 initializing
[  238.886860] ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
[  238.914411] ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
[  238.915979] ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
[  238.916117] ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
[  240.613446] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[  240.615930] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[  240.615949] *** PROBE: ISP device allocated successfully: 80514000 ***
[  240.615965] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[  240.615971] *** PROBE: ISP device mutex and spinlock initialized ***
[  240.615978] *** PROBE: Event callback structure initialized at 0x81163480 (offset 0xc from isp_dev) ***
[  240.615988] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[  240.615996] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[  240.616002] *** PROBE: Platform data: c06b78c0 ***
[  240.616007] *** PROBE: Platform data validation passed ***
[  240.616013] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[  240.616019] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[  240.616024] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[  240.616030] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[  240.616036] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[  240.639214] All ISP subdev platform drivers registered successfully
[  240.642145] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[  240.642158] *** Registering platform device 0 from platform data ***
[  240.647144] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[  240.647160] *** tx_isp_subdev_init: pdev=c06b75a0, sd=85217c00, ops=c06b7bc0 ***
[  240.647166] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  240.647174] *** tx_isp_subdev_init: ops=c06b7bc0, ops->core=c06b7bf4 ***
[  240.647180] *** tx_isp_subdev_init: ops->core->init=c066d1c8 ***
[  240.647186] *** tx_isp_subdev_init: Set sd->dev=c06b75b0, sd->pdev=c06b75a0 ***
[  240.647194] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[  240.647200] tx_isp_module_init: Module initialized for isp-w00
[  240.647205] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  240.647212] *** isp-w00: Skipping IRQ request - device has no IRQ resource ***
[  240.647219] tx_isp_subdev_init: platform_get_resource returned c06b7698 for device isp-w00
[  240.647227] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[  240.647236] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[  240.647243] isp_subdev_init_clks: Using platform data clock arrays: c06b7688
[  240.647249] isp_subdev_init_clks: Using platform data clock configs
[  240.647256] Platform data clock[0]: name=cgu_isp, rate=100000000
[  240.647268] Clock cgu_isp: set rate 100000000 Hz, result=0
[  240.647275] Clock cgu_isp enabled successfully
[  240.647282] Platform data clock[1]: name=isp, rate=65535
[  240.647290] Clock isp enabled successfully
[  240.649705] ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
[  240.649720] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  240.649729] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
[  240.649738] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
[  240.649748] ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
[  240.649758] ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
[  240.649771] ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
[  240.649780] ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
[  240.649790] ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
[  240.649800] ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
[  240.649809] ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
[  240.649820] ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
[  240.649829] ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
[  240.649838] ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
[  240.649848] ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
[  240.649857] ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
[  240.649866] ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
[  240.649876] ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
[  240.649886] ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
[  240.649896] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007000 (delta: 0.000 ms)
[  240.649906] ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
[  240.651802] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x0 -> 0x3f00 (delta: 0.000 ms)
[  240.651818] ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  240.651828] ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
[  240.651838] ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
[  240.651847] ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
[  240.651856] ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
[  240.651866] ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
[  240.651876] ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
[  240.651902] ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[  240.651912] ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
[  240.651922] ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[  240.651932] ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
[  240.651943] ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
[  240.651953] ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
[  240.651962] ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
[  240.651972] ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
[  240.651981] ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
[  240.651990] ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
[  240.652001] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x0 -> 0x200 (delta: 0.000 ms)
[  240.652010] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x0 -> 0x200 (delta: 0.000 ms)
[  240.652264] ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0xf001f001 (delta: 0.000 ms)
[  240.652273] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  240.652282] ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  240.652292] ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  240.652302] ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
[  240.652311] ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  240.652320] ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  240.652330] ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  240.652340] ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
[  240.652349] ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
[  240.652358] ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
[  240.652368] ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
[  240.652377] ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
[  240.652386] ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
[  240.652396] ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
[  240.652406] ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
[  240.652417] ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
[  240.652426] ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
[  240.652436] ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
[  240.652445] ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdfff (delta: 0.000 ms)
[  240.652454] ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
[  240.669514] CPM clock gates configured
[  240.669529] isp_subdev_init_clks: Successfully initialized 2 clocks
[  240.669538] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b75a0, sd=85217c00, ourISPdev=80514000 ***
[  240.669547] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=80514000 ***
[  240.669553] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[  240.669558] *** DEBUG: About to check device name matches ***
[  240.669565] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[  240.669572] *** LINKED CSI device: 85217c00, regs: b0022000 ***
[  240.669579] *** CSI PROBE: Set dev_priv to csi_dev 85217c00 AFTER subdev_init ***
[  240.669585] *** CSI PROBE: Set host_priv to csi_dev 85217c00 AFTER subdev_init ***
[  240.669591] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[  240.669598] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  240.669619] *** Platform device 0 (isp-w00) registered successfully ***
[  240.669626] *** Registering platform device 1 from platform data ***
[  240.679723] *** VIC PROBE: IRQ numbers initialized to 38 ***
[  240.679738] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[  240.679745] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[  240.679751] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[  240.679758] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[  240.679764] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[  240.679770] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[  240.679775] *** VIC will operate in FULL mode with complete buffer operations ***
[  240.679781] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[  240.679788] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[  240.679794] *** VIC PROBE: Event callback structure stored in VIC device field ***
[  240.679800] *** VIC PROBE: Stored vic_dev pointer 8047e000 in subdev dev_priv ***
[  240.679806] *** VIC PROBE: Set host_priv to vic_dev 8047e000 for Binary Ninja compatibility ***
[  240.679812] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[  240.679820] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[  240.679828] *** tx_isp_subdev_init: pdev=c06b76b8, sd=8047e000, ops=c06b7b40 ***
[  240.679834] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  240.679841] *** tx_isp_subdev_init: ops=c06b7b40, ops->core=c06b7b5c ***
[  240.679847] *** tx_isp_subdev_init: ops->core->init=c06830b8 ***
[  240.679854] *** tx_isp_subdev_init: Set sd->dev=c06b76c8, sd->pdev=c06b76b8 ***
[  240.679861] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[  240.679867] tx_isp_module_init: Module initialized for isp-w02
[  240.679873] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  240.679881] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[  240.679888] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[  240.679898] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0675ac8, thread=c0668584, flags=0x80, name=isp-w02, dev_id=80514000) ***
[  240.679906] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0675ac8, thread=c0668584 ***
[  240.682278] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[  240.682289] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[  240.682296] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[  240.682305] tx_isp_subdev_init: platform_get_resource returned c06b77b0 for device isp-w02
[  240.682313] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[  240.682322] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[  240.682329] isp_subdev_init_clks: Using platform data clock arrays: c06b77a0
[  240.682336] isp_subdev_init_clks: Using platform data clock configs
[  240.682344] Platform data clock[0]: name=cgu_isp, rate=100000000
[  240.682354] Clock cgu_isp: set rate 100000000 Hz, result=0
[  240.682360] Clock cgu_isp enabled successfully
[  240.682366] Platform data clock[1]: name=isp, rate=65535
[  240.682380] Clock isp enabled successfully
[  240.708694] ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  240.708710] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
[  240.708719] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
[  240.708728] ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
[  240.708741] ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
[  240.708750] ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
[  240.708760] ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
[  240.708769] ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
[  240.708782] ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[  240.708791] ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
[  240.708800] ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[  240.708810] ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
[  240.708820] ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[  240.708829] ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[  240.708838] ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[  240.708848] ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
[  240.708857] ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[  240.708866] ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
[  240.708876] ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[  240.708885] ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
[  240.708894] ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[  240.708904] ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[  240.708914] ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[  240.708923] ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
[  240.708932] ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
[  240.708942] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
[  240.708952] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
[  240.708967] ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
[  240.708976] ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
[  240.708986] ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
[  240.709513] CPM clock gates configured
[  240.709521] isp_subdev_init_clks: Successfully initialized 2 clocks
[  240.709530] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b76b8, sd=8047e000, ourISPdev=80514000 ***
[  240.709538] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=80514000 ***
[  240.709544] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[  240.709550] *** DEBUG: About to check device name matches ***
[  240.709556] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[  240.709562] *** DEBUG: Retrieved vic_dev from subdev data: 8047e000 ***
[  240.709568] *** DEBUG: About to set ourISPdev->vic_dev = 8047e000 ***
[  240.709574] *** DEBUG: ourISPdev before linking: 80514000 ***
[  240.709580] *** DEBUG: ourISPdev->vic_dev set to: 8047e000 ***
[  240.709586] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[  240.709591] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[  240.709597] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[  240.709604] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  240.709610] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[  240.709616] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[  240.709622] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[  240.709641] *** Platform device 1 (isp-w02) registered successfully ***
[  240.709648] *** Registering platform device 2 from platform data ***
[  240.719752] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[  240.719766] *** tx_isp_subdev_init: pdev=c06b74c8, sd=85f4f000, ops=c06b8a24 ***
[  240.719773] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  240.719780] *** tx_isp_subdev_init: ops=c06b8a24, ops->core=c06b8a44 ***
[  240.719786] *** tx_isp_subdev_init: ops->core->init=c068f674 ***
[  240.719793] *** tx_isp_subdev_init: Set sd->dev=c06b74d8, sd->pdev=c06b74c8 ***
[  240.719800] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b8a24 ***
[  240.719807] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b7bc0 ***
[  240.719813] tx_isp_module_init: Module initialized for isp-w01
[  240.719819] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  240.719828] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b74c8, sd=85f4f000, ourISPdev=80514000 ***
[  240.719835] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=80514000 ***
[  240.719841] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[  240.719846] *** DEBUG: About to check device name matches ***
[  240.719852] *** DEBUG: VIN device name matched! Setting up VIN device ***
[  240.719858] *** LINKED VIN device: 85f4f000 ***
[  240.719865] *** VIN SUBDEV OPS CONFIGURED: core=c06b8a44, video=c06b8a38, s_stream=c068f86c ***
[  240.719872] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[  240.719879] *** VIN PROBE: Set dev_priv to vin_dev 85f4f000 AFTER subdev_init ***
[  240.719885] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  240.719904] *** Platform device 2 (isp-w01) registered successfully ***
[  240.719910] *** Registering platform device 3 from platform data ***
[  240.722471] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[  240.722487] *** tx_isp_subdev_init: pdev=c06b7388, sd=85f4f400, ops=c06b7c74 ***
[  240.722494] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  240.722501] *** tx_isp_subdev_init: ops=c06b7c74, ops->core=c06beafc ***
[  240.722506] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[  240.722514] *** tx_isp_subdev_init: Set sd->dev=c06b7398, sd->pdev=c06b7388 ***
[  240.722520] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b7c74 ***
[  240.722527] *** tx_isp_subdev_init: ops->sensor=c06beaf0, csi_subdev_ops=c06b7bc0 ***
[  240.722534] tx_isp_module_init: Module initialized for isp-fs
[  240.722539] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  240.722546] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[  240.722553] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[  240.722559] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[  240.722566] *** FS PROBE: Set dev_priv to fs_dev 85f4f400 AFTER subdev_init ***
[  240.722573] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[  240.722593] *** Platform device 3 (isp-fs) registered successfully ***
[  240.722600] *** Registering platform device 4 from platform data ***
[  240.725086] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[  240.725100] *** tx_isp_create_core_device: Creating ISP core device ***
[  240.725110] *** tx_isp_create_core_device: Core device created successfully: 8047e400 ***
[  240.725116] *** CORE PROBE: Set dev_priv to core_dev 8047e400 ***
[  240.725122] *** CORE PROBE: Set host_priv to core_dev 8047e400 - PREVENTS BadVA CRASH ***
[  240.725129] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[  240.725137] *** tx_isp_subdev_init: pdev=c06b7250, sd=8047e400, ops=c06b7978 ***
[  240.725143] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  240.725150] *** tx_isp_subdev_init: ops=c06b7978, ops->core=c06b79a4 ***
[  240.725156] *** tx_isp_subdev_init: ops->core->init=c067fc04 ***
[  240.725163] *** tx_isp_subdev_init: Set sd->dev=c06b7260, sd->pdev=c06b7250 ***
[  240.725170] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[  240.725176] tx_isp_module_init: Module initialized for isp-m0
[  240.725182] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  240.725190] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[  240.725197] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[  240.725207] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0675ac8, thread=c0668584, flags=0x80, name=isp-m0, dev_id=80514000) ***
[  240.725216] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0675ac8, thread=c0668584 ***
[  240.727500] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[  240.727512] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[  240.727519] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[  240.727528] tx_isp_subdev_init: platform_get_resource returned c06b7350 for device isp-m0
[  240.727536] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[  240.727547] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 3 clocks
[  240.727554] isp_subdev_init_clks: Using platform data clock arrays: c06b7338
[  240.727560] isp_subdev_init_clks: Using platform data clock configs
[  240.727568] Platform data clock[0]: name=cgu_isp, rate=100000000
[  240.727577] Clock cgu_isp: set rate 100000000 Hz, result=0
[  240.727584] Clock cgu_isp enabled successfully
[  240.727590] Platform data clock[1]: name=isp, rate=65535
[  240.727598] Clock isp enabled successfully
[  240.727604] Platform data clock[2]: name=csi, rate=65535
[  240.727612] Clock csi enabled successfully
[  240.749510] CPM clock gates configured
[  240.749524] isp_subdev_init_clks: Successfully initialized 3 clocks
[  240.749534] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7250, sd=8047e400, ourISPdev=80514000 ***
[  240.749542] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=80514000 ***
[  240.749548] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[  240.749554] *** DEBUG: About to check device name matches ***
[  240.749560] *** DEBUG: CORE device name matched! Setting up Core device ***
[  240.749566] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[  240.749574] *** tx_isp_link_core_device: Linking core device 8047e400 to ISP device 80514000 ***
[  240.749580] *** tx_isp_link_core_device: Core device linked successfully ***
[  240.749587] *** Core subdev already registered at slot 3: 8047e400 ***
[  240.749593] *** LINKED CORE device: 8047e400 ***
[  240.749598] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[  240.749604] *** tx_isp_core_probe: Core subdev initialized successfully ***
[  240.749610] *** tx_isp_core_device_init: Initializing core device: 8047e400 ***
[  240.749622] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[  240.749628] *** tx_isp_core_device_init: Core device initialized successfully ***
[  240.749634] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[  240.749641] *** tx_isp_link_core_device: Linking core device 8047e400 to ISP device 80514000 ***
[  240.749647] *** tx_isp_link_core_device: Core device linked successfully ***
[  240.749653] *** Core subdev already registered at slot 3: 8047e400 ***
[  240.749667] *** tx_isp_core_probe: Assigned frame_channels=8047e800 to core_dev ***
[  240.749672] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[  240.749678] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[  240.749684] *** tx_isp_core_probe: Calling sensor_early_init ***
[  240.749690] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[  240.749696] *** tx_isp_core_probe: Calling ispcore_slake_module for state initialization ***
[  240.749702] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[  240.749708] ispcore_slake_module: VIC device=8047e000, state=1ispcore_slake_module: Processing subdevices
[  240.749717] *** DEBUG: isp_dev=80514000, isp_dev->subdevs=80517274 ***<6>[  240.749725] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[  240.749732] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[  240.749738] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[  240.749744] ispcore_slake_module: CSI slake success
[  240.749748] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[  240.749754] *** tx_isp_vic_slake_subdev: ENTRY - sd=8047e000 ***
[  240.749761] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=8047e000, current state=1 ***
[  240.749768] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[  240.749773] ispcore_slake_module: VIC slake success
[  240.749778] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[  240.749783] ispcore_slake_module: Managing ISP clocks
[  240.749788] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[  240.749795] ispcore_slake_module: Complete, result=0<6>[  240.749801] *** tx_isp_core_probe: ispcore_slake_module completed successfully ***
[  240.749806] *** tx_isp_core_probe: Core device setup complete ***
[  240.749812] ***   - Core device: 8047e400 ***
[  240.749817] ***   - Channel count: 6 ***
[  240.749823] ***   - Linked to ISP device: 80514000 ***
[  240.749828] *** tx_isp_core_probe: Initializing core tuning system ***
[  240.749834] isp_core_tuning_init: Initializing tuning data structure
[  240.749846] isp_core_tuning_init: Tuning data structure initialized at 84d56000
[  240.749852] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  240.749857] *** SAFE: mode_flag properly initialized using struct member access ***
[  240.749862] *** tx_isp_core_probe: Tuning init SUCCESS ***
[  240.749868] *** tx_isp_core_probe: Set platform driver data ***
[  240.749873] *** tx_isp_core_probe: Set global core device reference ***
[  240.749878] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[  240.749884] ***   - Core device: 8047e400 ***
[  240.749890] ***   - Tuning device: 84d56000 ***
[  240.749895] *** tx_isp_core_probe: Creating frame channel devices ***
[  240.749900] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[  240.759940] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[  240.762566] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[  240.765089] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[  240.767624] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[  240.767635] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[  240.767641] *** tx_isp_core_probe: Frame channel devices created successfully ***
[  240.767646] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[  240.767652] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  240.767661] tisp_code_create_tuning_node: Allocated dynamic major 251
[  240.780760] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[  240.780772] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[  240.780777] *** tx_isp_core_probe: Core probe completed successfully ***
[  240.780798] *** Platform device 4 (isp-m0) registered successfully ***
[  240.780804] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[  240.780827] *** Created /proc/jz/isp directory ***
[  240.780835] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[  240.780844] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[  240.780851] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[  240.780858] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c06850e8 ***
[  240.780866] *** PROC ENTRY FIX: Using ISP device 80514000 instead of VIC device 8047e000 for isp-w02 ***
[  240.780875] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[  240.780882] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[  240.780891] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[  240.780900] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[  240.780910] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[  240.780915] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[  240.780920] *** Misc device registration handled via main tx-isp device ***
[  240.780926] *** Misc device registration handled via main tx-isp device ***
[  240.780932] *** Misc device registration handled via main tx-isp device ***
[  240.780937] *** Misc device registration handled via main tx-isp device ***
[  240.780942] *** Misc device registration handled via main tx-isp device ***
[  240.780948] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[  240.780956] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[  240.780964] *** Frame channel 1 initialized: 640x360, state=2 ***
[  240.780970] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[  240.780978] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 8047e000 ***
[  240.780983] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[  240.780988] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[  240.780995] *** EARLY VIC ENABLES (MODULE INIT): PRIMARY [1e0]=0x00000000 [1e4]=0x00000000 ***
[  240.781002] *** EARLY VIC ENABLES (MODULE INIT): CONTROL [1e0]=0x00000000 [1e4]=0x00000000 ***
[  240.781008] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[  240.781014] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[  240.781020] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[  240.781025] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[  240.781030] *** PROBE: Binary Ninja reference implementation complete ***
[  240.783595] *** tx_isp_init: Platform device and driver registered successfully ***
[  240.798356] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[  240.798371] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[  240.798381] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[  240.799588] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[  240.801426] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 150.000 ms)
[  240.801468] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 150.000 ms)
[  240.801478] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 150.000 ms)
[  242.148452] === gc2053 SENSOR MODULE INIT ===
[  242.151010] gc2053 I2C driver registered, waiting for device creation by ISP
root@ing-wyze-cam3-a000 ~# prudynt &
root@ing-wyze-cam3-a000 ~# [INFO:Config.cpp]: Loaded configuration from /etc/prudynt.cfg
[INFO:main.cpp]: PRUDYNT-T Next-Gen Video Daemon: Aug 28 2025 05:46:40_f5514583
[INFO:main.cpp]: Starting Prudynt Video Server.
[INFO:IMPSystem.cpp]: LIBIMP Version IMP-1.1.6
[INFO:IMPSystem.cpp]: SYSUTILS Version: SYSUTILS-1.1.6
[INFO:IMPSystem.cpp]: CPU Information: T31-X
[INFO:IMPSystem.cpp]: Sensor: gc2053
root@ing-wyze-cam3-a000 ~# dmesg 
[  240.719773] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  240.719780] *** tx_isp_subdev_init: ops=c06b8a24, ops->core=c06b8a44 ***
[  240.719786] *** tx_isp_subdev_init: ops->core->init=c068f674 ***
[  240.719793] *** tx_isp_subdev_init: Set sd->dev=c06b74d8, sd->pdev=c06b74c8 ***
[  240.719800] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b8a24 ***
[  240.719807] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b7bc0 ***
[  240.719813] tx_isp_module_init: Module initialized for isp-w01
[  240.719819] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  240.719828] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b74c8, sd=85f4f000, ourISPdev=80514000 ***
[  240.719835] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=80514000 ***
[  240.719841] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[  240.719846] *** DEBUG: About to check device name matches ***
[  240.719852] *** DEBUG: VIN device name matched! Setting up VIN device ***
[  240.719858] *** LINKED VIN device: 85f4f000 ***
[  240.719865] *** VIN SUBDEV OPS CONFIGURED: core=c06b8a44, video=c06b8a38, s_stream=c068f86c ***
[  240.719872] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[  240.719879] *** VIN PROBE: Set dev_priv to vin_dev 85f4f000 AFTER subdev_init ***
[  240.719885] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  240.719904] *** Platform device 2 (isp-w01) registered successfully ***
[  240.719910] *** Registering platform device 3 from platform data ***
[  240.722471] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[  240.722487] *** tx_isp_subdev_init: pdev=c06b7388, sd=85f4f400, ops=c06b7c74 ***
[  240.722494] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  240.722501] *** tx_isp_subdev_init: ops=c06b7c74, ops->core=c06beafc ***
[  240.722506] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[  240.722514] *** tx_isp_subdev_init: Set sd->dev=c06b7398, sd->pdev=c06b7388 ***
[  240.722520] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b7c74 ***
[  240.722527] *** tx_isp_subdev_init: ops->sensor=c06beaf0, csi_subdev_ops=c06b7bc0 ***
[  240.722534] tx_isp_module_init: Module initialized for isp-fs
[  240.722539] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  240.722546] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[  240.722553] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[  240.722559] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[  240.722566] *** FS PROBE: Set dev_priv to fs_dev 85f4f400 AFTER subdev_init ***
[  240.722573] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[  240.722593] *** Platform device 3 (isp-fs) registered successfully ***
[  240.722600] *** Registering platform device 4 from platform data ***
[  240.725086] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[  240.725100] *** tx_isp_create_core_device: Creating ISP core device ***
[  240.725110] *** tx_isp_create_core_device: Core device created successfully: 8047e400 ***
[  240.725116] *** CORE PROBE: Set dev_priv to core_dev 8047e400 ***
[  240.725122] *** CORE PROBE: Set host_priv to core_dev 8047e400 - PREVENTS BadVA CRASH ***
[  240.725129] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[  240.725137] *** tx_isp_subdev_init: pdev=c06b7250, sd=8047e400, ops=c06b7978 ***
[  240.725143] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  240.725150] *** tx_isp_subdev_init: ops=c06b7978, ops->core=c06b79a4 ***
[  240.725156] *** tx_isp_subdev_init: ops->core->init=c067fc04 ***
[  240.725163] *** tx_isp_subdev_init: Set sd->dev=c06b7260, sd->pdev=c06b7250 ***
[  240.725170] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[  240.725176] tx_isp_module_init: Module initialized for isp-m0
[  240.725182] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  240.725190] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[  240.725197] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[  240.725207] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0675ac8, thread=c0668584, flags=0x80, name=isp-m0, dev_id=80514000) ***
[  240.725216] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0675ac8, thread=c0668584 ***
[  240.727500] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[  240.727512] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[  240.727519] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[  240.727528] tx_isp_subdev_init: platform_get_resource returned c06b7350 for device isp-m0
[  240.727536] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[  240.727547] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 3 clocks
[  240.727554] isp_subdev_init_clks: Using platform data clock arrays: c06b7338
[  240.727560] isp_subdev_init_clks: Using platform data clock configs
[  240.727568] Platform data clock[0]: name=cgu_isp, rate=100000000
[  240.727577] Clock cgu_isp: set rate 100000000 Hz, result=0
[  240.727584] Clock cgu_isp enabled successfully
[  240.727590] Platform data clock[1]: name=isp, rate=65535
[  240.727598] Clock isp enabled successfully
[  240.727604] Platform data clock[2]: name=csi, rate=65535
[  240.727612] Clock csi enabled successfully
[  240.749510] CPM clock gates configured
[  240.749524] isp_subdev_init_clks: Successfully initialized 3 clocks
[  240.749534] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7250, sd=8047e400, ourISPdev=80514000 ***
[  240.749542] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=80514000 ***
[  240.749548] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[  240.749554] *** DEBUG: About to check device name matches ***
[  240.749560] *** DEBUG: CORE device name matched! Setting up Core device ***
[  240.749566] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[  240.749574] *** tx_isp_link_core_device: Linking core device 8047e400 to ISP device 80514000 ***
[  240.749580] *** tx_isp_link_core_device: Core device linked successfully ***
[  240.749587] *** Core subdev already registered at slot 3: 8047e400 ***
[  240.749593] *** LINKED CORE device: 8047e400 ***
[  240.749598] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[  240.749604] *** tx_isp_core_probe: Core subdev initialized successfully ***
[  240.749610] *** tx_isp_core_device_init: Initializing core device: 8047e400 ***
[  240.749622] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[  240.749628] *** tx_isp_core_device_init: Core device initialized successfully ***
[  240.749634] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[  240.749641] *** tx_isp_link_core_device: Linking core device 8047e400 to ISP device 80514000 ***
[  240.749647] *** tx_isp_link_core_device: Core device linked successfully ***
[  240.749653] *** Core subdev already registered at slot 3: 8047e400 ***
[  240.749667] *** tx_isp_core_probe: Assigned frame_channels=8047e800 to core_dev ***
[  240.749672] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[  240.749678] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[  240.749684] *** tx_isp_core_probe: Calling sensor_early_init ***
[  240.749690] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[  240.749696] *** tx_isp_core_probe: Calling ispcore_slake_module for state initialization ***
[  240.749702] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[  240.749708] ispcore_slake_module: VIC device=8047e000, state=1ispcore_slake_module: Processing subdevices
[  240.749717] *** DEBUG: isp_dev=80514000, isp_dev->subdevs=80517274 ***<6>[  240.749725] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[  240.749732] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[  240.749738] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[  240.749744] ispcore_slake_module: CSI slake success
[  240.749748] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[  240.749754] *** tx_isp_vic_slake_subdev: ENTRY - sd=8047e000 ***
[  240.749761] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=8047e000, current state=1 ***
[  240.749768] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[  240.749773] ispcore_slake_module: VIC slake success
[  240.749778] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[  240.749783] ispcore_slake_module: Managing ISP clocks
[  240.749788] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[  240.749795] ispcore_slake_module: Complete, result=0<6>[  240.749801] *** tx_isp_core_probe: ispcore_slake_module completed successfully ***
[  240.749806] *** tx_isp_core_probe: Core device setup complete ***
[  240.749812] ***   - Core device: 8047e400 ***
[  240.749817] ***   - Channel count: 6 ***
[  240.749823] ***   - Linked to ISP device: 80514000 ***
[  240.749828] *** tx_isp_core_probe: Initializing core tuning system ***
[  240.749834] isp_core_tuning_init: Initializing tuning data structure
[  240.749846] isp_core_tuning_init: Tuning data structure initialized at 84d56000
[  240.749852] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  240.749857] *** SAFE: mode_flag properly initialized using struct member access ***
[  240.749862] *** tx_isp_core_probe: Tuning init SUCCESS ***
[  240.749868] *** tx_isp_core_probe: Set platform driver data ***
[  240.749873] *** tx_isp_core_probe: Set global core device reference ***
[  240.749878] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[  240.749884] ***   - Core device: 8047e400 ***
[  240.749890] ***   - Tuning device: 84d56000 ***
[  240.749895] *** tx_isp_core_probe: Creating frame channel devices ***
[  240.749900] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[  240.759940] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[  240.762566] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[  240.765089] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[  240.767624] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[  240.767635] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[  240.767641] *** tx_isp_core_probe: Frame channel devices created successfully ***
[  240.767646] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[  240.767652] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  240.767661] tisp_code_create_tuning_node: Allocated dynamic major 251
[  240.780760] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[  240.780772] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[  240.780777] *** tx_isp_core_probe: Core probe completed successfully ***
[  240.780798] *** Platform device 4 (isp-m0) registered successfully ***
[  240.780804] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[  240.780827] *** Created /proc/jz/isp directory ***
[  240.780835] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[  240.780844] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[  240.780851] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[  240.780858] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c06850e8 ***
[  240.780866] *** PROC ENTRY FIX: Using ISP device 80514000 instead of VIC device 8047e000 for isp-w02 ***
[  240.780875] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[  240.780882] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[  240.780891] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[  240.780900] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[  240.780910] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[  240.780915] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[  240.780920] *** Misc device registration handled via main tx-isp device ***
[  240.780926] *** Misc device registration handled via main tx-isp device ***
[  240.780932] *** Misc device registration handled via main tx-isp device ***
[  240.780937] *** Misc device registration handled via main tx-isp device ***
[  240.780942] *** Misc device registration handled via main tx-isp device ***
[  240.780948] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[  240.780956] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[  240.780964] *** Frame channel 1 initialized: 640x360, state=2 ***
[  240.780970] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[  240.780978] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 8047e000 ***
[  240.780983] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[  240.780988] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[  240.780995] *** EARLY VIC ENABLES (MODULE INIT): PRIMARY [1e0]=0x00000000 [1e4]=0x00000000 ***
[  240.781002] *** EARLY VIC ENABLES (MODULE INIT): CONTROL [1e0]=0x00000000 [1e4]=0x00000000 ***
[  240.781008] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[  240.781014] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[  240.781020] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[  240.781025] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[  240.781030] *** PROBE: Binary Ninja reference implementation complete ***
[  240.783595] *** tx_isp_init: Platform device and driver registered successfully ***
[  240.798356] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[  240.798371] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[  240.798381] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[  240.799588] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[  240.801426] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 150.000 ms)
[  240.801468] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 150.000 ms)
[  240.801478] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 150.000 ms)
[  242.148452] === gc2053 SENSOR MODULE INIT ===
[  242.151010] gc2053 I2C driver registered, waiting for device creation by ISP
[  244.998367] *** tx_isp_open: SAFE IMPLEMENTATION - preventing dangerous initialization chains ***
[  244.998380] === ISP Subdevice Array Status ===
[  244.998389]   [0]: isp-w00 (sd=85217c00)
[  244.998396]   [1]: isp-w02 (sd=8047e000)
[  244.998403]   [2]: isp-w01 (sd=85f4f000)
[  244.998410]   [3]: isp-m0 (sd=8047e400)
[  244.998415]   [4]: (empty)
[  244.998420]   [5]: (empty)
[  244.998425]   [6]: (empty)
[  244.998430]   [7]: (empty)
[  244.998435]   [8]: (empty)
[  244.998440]   [9]: (empty)
[  244.998446]   [10]: (empty)
[  244.998451]   [11]: (empty)
[  244.998456]   [12]: (empty)
[  244.998461]   [13]: (empty)
[  244.998466]   [14]: (empty)
[  244.998471]   [15]: (empty)
[  244.998476] === End Subdevice Array ===
[  244.998483] *** tx_isp_open: Found core subdev 8047e400, calling ispcore_core_ops_init(1) - FIRST TIME ONLY ***
[  244.998490] *** DEBUG: core_sd->dev_priv=8047e400, core_sd->host_priv=8047e400 ***
[  244.998497] *** DEBUG: core_sd->pdev=c06b7250, core_sd->ops=c06b7978 ***
[  244.998504] *** ispcore_core_ops_init: ENTRY - sd=8047e400, on=1 ***
[  244.998511] *** ispcore_core_ops_init: sd->dev_priv=8047e400, sd->host_priv=8047e400 ***
[  244.998518] *** ispcore_core_ops_init: sd->pdev=c06b7250, sd->ops=c06b7978 ***
[  244.998524] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[  244.998530] *** ispcore_core_ops_init: ISP device=80514000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[  244.998538] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  244.998544] *** tx_isp_get_sensor: No real sensor modules found - returning NULL ***
[  244.998550] ispcore_core_ops_init: No sensor found - sensor_attr will be NULL
[  244.998555] *** ispcore_core_ops_init: s0 (core_dev) = 8047e400 from sd->host_priv ***
[  244.998563] ispcore_core_ops_init: core_dev=8047e400, vic_dev=8047e000, vic_state=1
[  244.998568] ispcore_core_ops_init: Complete, result=0<6>[  244.998574] *** tx_isp_open: ispcore_core_ops_init SUCCESS - ISP core initialized ONCE ***
[  244.998579] *** tx_isp_open: ISP opened safely - no dangerous operations triggered ***
[  244.998920] ISP IOCTL: cmd=0x805056c1 arg=0x77d75d60
[  244.998936] subdev_sensor_ops_ioctl: cmd=0x2000000
[  244.998942] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[  244.998948] *** Creating I2C sensor device on adapter 0 ***
[  244.998956] *** Creating I2C device: gc2053 at 0x37 ***
[  244.998962] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[  244.998970] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[  244.998976] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[  245.001843] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[  245.007043] === GC2053 SENSOR PROBE START ===
[  245.007060] sensor_probe: client=85431d00, addr=0x37, adapter=84074c10 (i2c0)
[  245.007065] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[  245.007071] Requesting reset GPIO 18
[  245.007080] GPIO reset sequence: HIGH -> LOW -> HIGH
[  245.229532] GPIO reset sequence completed successfully
[  245.229545] === GPIO INITIALIZATION COMPLETE ===
[  245.229555] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[  245.229571] sensor_probe: data_interface=1, sensor_max_fps=30
[  245.229576] sensor_probe: MIPI 30fps
[  245.229583] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[  245.229591] *** tx_isp_subdev_init: pdev=c06e1168, sd=85c15400, ops=c06e1248 ***
[  245.229598] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  245.229605] *** tx_isp_subdev_init: ops=c06e1248, ops->core=c06e1274 ***
[  245.229611] *** tx_isp_subdev_init: ops->core->init=c06de6bc ***
[  245.229618] *** tx_isp_subdev_init: Set sd->dev=c06e1178, sd->pdev=c06e1168 ***
[  245.229625] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06e1248, ops->sensor=c06e125c ***
[  245.229631] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[  245.229638] *** tx_isp_subdev_init: SENSOR subdev registered at slot 4, sd=85c15400 ***
[  245.229645] *** tx_isp_subdev_init: SENSOR ops=c06e1248, ops->sensor=c06e125c ***
[  245.229651] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[  245.229657] tx_isp_module_init: Module initialized for (null)
[  245.229663] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  245.229672] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06e1168, sd=85c15400, ourISPdev=80514000 ***
[  245.229679] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=80514000 ***
[  245.229685] *** DEBUG: Device name comparison - checking 'gc2053' ***
[  245.229690] *** DEBUG: About to check device name matches ***
[  245.229697] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[  245.229704] *** SENSOR 'gc2053' registered at subdev index 5 ***
[  245.229711] *** SENSOR subdev: 85c15400, ops: c06e1248 ***
[  245.229717] *** SENSOR ops->sensor: c06e125c ***
[  245.229722] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[  245.229728] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[  245.229803] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  245.229811] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[  245.229818] sensor_probe: I2C client association complete
[  245.229827]   sd=85c15400, client=85431d00, addr=0x37, adapter=i2c0
[  245.229832] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[  245.229841] sensor_read: reg=0xf0, client=85431d00, adapter=i2c0, addr=0x37
[  245.231267] sensor_read: reg=0xf0 value=0x20 SUCCESS
[  245.231279] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[  245.231285] *** SUCCESS: I2C communication working after GPIO reset! ***
[  245.231295] sensor_read: reg=0xf1, client=85431d00, adapter=i2c0, addr=0x37
[  245.231697] sensor_read: reg=0xf1 value=0x53 SUCCESS
[  245.231705] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[  245.231711] === I2C COMMUNICATION TEST COMPLETE ===
[  245.231719] Registering gc2053 with ISP framework (sd=85c15400, sensor=85c15400)
[  245.231725] gc2053 registered with ISP framework successfully
[  245.231745] *** MIPS-SAFE: I2C device created successfully at 0x85431d00 ***
[  245.231753] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[  245.231759] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[  245.231765] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[  245.231773] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[  245.231813] ISP IOCTL: cmd=0xc050561a arg=0x7fa24388
[  245.231819] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[  245.231826] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[  245.231833] ISP IOCTL: cmd=0xc050561a arg=0x7fa24388
[  245.231839] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[  245.231845] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[  245.231853] ISP IOCTL: cmd=0xc0045627 arg=0x7fa243e0
[  245.231864] ISP IOCTL: cmd=0x800856d5 arg=0x7fa243d8
[  245.231870] TX_ISP_GET_BUF: IOCTL handler called
[  245.231877] TX_ISP_GET_BUF: core_dev=8047e400, isp_dev=80514000
[  245.231883] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[  245.231891] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[  245.304423] ISP IOCTL: cmd=0x800856d4 arg=0x7fa243d8
[  245.304438] TX_ISP_SET_BUF: addr=0x6300000 size=0
[  245.309555] ISP IOCTL: cmd=0x40045626 arg=0x7fa243f0
[  245.309569] subdev_sensor_ops_ioctl: cmd=0x2000003
[  245.309575] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[  245.309582] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[  245.309588] subdev_sensor_ops_ioctl: Returning current sensor index 0
[  245.309597] ISP IOCTL: cmd=0x80045612 arg=0x0
[  245.309604] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[  245.309609] === ISP Subdevice Array Status ===
[  245.309618]   [0]: isp-w00 (sd=85217c00)
[  245.309625]   [1]: isp-w02 (sd=8047e000)
[  245.309631]   [2]: isp-w01 (sd=85f4f000)
[  245.309638]   [3]: isp-m0 (sd=8047e400)
[  245.309645]   [4]: gc2053 (sd=85c15400)
[  245.309651]   [5]: gc2053 (sd=85c15400)
[  245.309656]   [6]: (empty)
[  245.309661]   [7]: (empty)
[  245.309667]   [8]: (empty)
[  245.309671]   [9]: (empty)
[  245.309677]   [10]: (empty)
[  245.309682]   [11]: (empty)
[  245.309687]   [12]: (empty)
[  245.309692]   [13]: (empty)
[  245.309697]   [14]: (empty)
[  245.309703]   [15]: (empty)
[  245.309707] === End Subdevice Array ===
[  245.309713] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[  245.309718] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[  245.309724] *** ispcore_activate_module: Fixed for our struct layouts ***
[  245.309729] *** VIC device in state 1, proceeding with activation ***
[  245.309736] *** CLOCK CONFIGURATION SECTION: clk_array=81163200, clk_count=2 ***
[  245.309744] Clock 0 set to 100000000 Hz
[  245.309749] Clock 0 enabled
[  245.309756] Clock 1 set to 100000000 Hz
[  245.309761] Clock 1 enabled
[  245.309766] *** SUBDEVICE VALIDATION SECTION ***
[  245.309771] VIC device state set to 2 (activated)
[  245.309776] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[  245.309781] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[  245.309787] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[  245.309792] *** SUBDEVICE INITIALIZATION LOOP ***
[  245.309797] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[  245.309804] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[  245.309811] *** SENSOR_INIT: gc2053 enable=1 ***
[  245.309820] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[  245.309827] *** CALLING SENSOR_WRITE_ARRAY WITH c06e1e20 (should be 137 registers) ***
[  245.309837] sensor_write: reg=0xfe val=0x80, client=85431d00, adapter=i2c0, addr=0x37
[  245.310164] sensor_write: reg=0xfe val=0x80 SUCCESS
[  245.310171] sensor_write_array: reg[1] 0xfe=0x80 OK
[  245.310180] sensor_write: reg=0xfe val=0x80, client=85431d00, adapter=i2c0, addr=0x37
[  245.310501] sensor_write: reg=0xfe val=0x80 SUCCESS
[  245.310508] sensor_write_array: reg[2] 0xfe=0x80 OK
[  245.310517] sensor_write: reg=0xfe val=0x80, client=85431d00, adapter=i2c0, addr=0x37
[  245.310831] sensor_write: reg=0xfe val=0x80 SUCCESS
[  245.310838] sensor_write_array: reg[3] 0xfe=0x80 OK
[  245.310846] sensor_write: reg=0xfe val=0x00, client=85431d00, adapter=i2c0, addr=0x37
[  245.319531] sensor_write: reg=0xfe val=0x00 SUCCESS
[  245.319544] sensor_write_array: reg[4] 0xfe=0x00 OK
[  245.319554] sensor_write: reg=0xf2 val=0x00, client=85431d00, adapter=i2c0, addr=0x37
[  245.319872] sensor_write: reg=0xf2 val=0x00 SUCCESS
[  245.319879] sensor_write_array: reg[5] 0xf2=0x00 OK
[  245.319887] sensor_write: reg=0xf3 val=0x00, client=85431d00, adapter=i2c0, addr=0x37
[  245.320205] sensor_write: reg=0xf3 val=0x00 SUCCESS
[  245.320211] sensor_write_array: reg[6] 0xf3=0x00 OK
[  245.320220] sensor_write: reg=0xf4 val=0x36, client=85431d00, adapter=i2c0, addr=0x37
[  245.320532] sensor_write: reg=0xf4 val=0x36 SUCCESS
[  245.320539] sensor_write_array: reg[7] 0xf4=0x36 OK
[  245.320547] sensor_write: reg=0xf5 val=0xc0, client=85431d00, adapter=i2c0, addr=0x37
[  245.320861] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[  245.320868] sensor_write_array: reg[8] 0xf5=0xc0 OK
[  245.320877] sensor_write: reg=0xf6 val=0x44, client=85431d00, adapter=i2c0, addr=0x37
[  245.321177] sensor_write: reg=0xf6 val=0x44 SUCCESS
[  245.321185] sensor_write_array: reg[9] 0xf6=0x44 OK
[  245.321194] sensor_write: reg=0xf7 val=0x01, client=85431d00, adapter=i2c0, addr=0x37
[  245.321507] sensor_write: reg=0xf7 val=0x01 SUCCESS
[  245.321514] sensor_write_array: reg[10] 0xf7=0x01 OK
[  245.321523] sensor_write: reg=0xf8 val=0x68, client=85431d00, adapter=i2c0, addr=0x37
[  245.321836] sensor_write: reg=0xf8 val=0x68 SUCCESS
[  245.321845] sensor_write: reg=0xf9 val=0x40, client=85431d00, adapter=i2c0, addr=0x37
[  245.322159] sensor_write: reg=0xf9 val=0x40 SUCCESS
[  245.322167] sensor_write: reg=0xfc val=0x8e, client=85431d00, adapter=i2c0, addr=0x37
[  245.322481] sensor_write: reg=0xfc val=0x8e SUCCESS
[  245.322489] sensor_write: reg=0xfe val=0x00, client=85431d00, adapter=i2c0, addr=0x37
[  245.322802] sensor_write: reg=0xfe val=0x00 SUCCESS
[  245.322811] sensor_write: reg=0x87 val=0x18, client=85431d00, adapter=i2c0, addr=0x37
[  245.323124] sensor_write: reg=0x87 val=0x18 SUCCESS
[  245.323133] sensor_write: reg=0xee val=0x30, client=85431d00, adapter=i2c0, addr=0x37
[  245.323446] sensor_write: reg=0xee val=0x30 SUCCESS
[  245.323455] sensor_write: reg=0xd0 val=0xb7, client=85431d00, adapter=i2c0, addr=0x37
[  245.323768] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[  245.323776] sensor_write: reg=0x03 val=0x04, client=85431d00, adapter=i2c0, addr=0x37
[  245.324089] sensor_write: reg=0x03 val=0x04 SUCCESS
[  245.324097] sensor_write: reg=0x04 val=0x60, client=85431d00, adapter=i2c0, addr=0x37
[  245.329525] sensor_write: reg=0x04 val=0x60 SUCCESS
[  245.329541] sensor_write: reg=0x05 val=0x04, client=85431d00, adapter=i2c0, addr=0x37
[  245.329859] sensor_write: reg=0x05 val=0x04 SUCCESS
[  245.329867] sensor_write: reg=0x06 val=0x4c, client=85431d00, adapter=i2c0, addr=0x37
[  245.330194] sensor_write: reg=0x06 val=0x4c SUCCESS
[  245.330204] sensor_write: reg=0x07 val=0x00, client=85431d00, adapter=i2c0, addr=0x37
[  245.330523] sensor_write: reg=0x07 val=0x00 SUCCESS
[  245.330531] sensor_write: reg=0x08 val=0x11, client=85431d00, adapter=i2c0, addr=0x37
[  245.330845] sensor_write: reg=0x08 val=0x11 SUCCESS
[  245.330854] sensor_write: reg=0x09 val=0x00, client=85431d00, adapter=i2c0, addr=0x37
[  245.331217] sensor_write: reg=0x09 val=0x00 SUCCESS
[  245.331227] sensor_write: reg=0x0a val=0x02, client=85431d00, adapter=i2c0, addr=0x37
[  245.331539] sensor_write: reg=0x0a val=0x02 SUCCESS
[  245.331548] sensor_write: reg=0x0b val=0x00, client=85431d00, adapter=i2c0, addr=0x37
[  245.331863] sensor_write: reg=0x0b val=0x00 SUCCESS
[  245.331871] sensor_write: reg=0x0c val=0x02, client=85431d00, adapter=i2c0, addr=0x37
[  245.332185] sensor_write: reg=0x0c val=0x02 SUCCESS
[  245.332193] sensor_write: reg=0x0d val=0x04, client=85431d00, adapter=i2c0, addr=0x37
[  245.332506] sensor_write: reg=0x0d val=0x04 SUCCESS
[  245.332515] sensor_write: reg=0x0e val=0x40, client=85431d00, adapter=i2c0, addr=0x37
[  245.332828] sensor_write: reg=0x0e val=0x40 SUCCESS
[  245.332837] sensor_write: reg=0x12 val=0xe2, client=85431d00, adapter=i2c0, addr=0x37
[  245.333150] sensor_write: reg=0x12 val=0xe2 SUCCESS
[  245.333159] sensor_write: reg=0x13 val=0x16, client=85431d00, adapter=i2c0, addr=0x37
[  245.333471] sensor_write: reg=0x13 val=0x16 SUCCESS
[  245.333480] sensor_write: reg=0x19 val=0x0a, client=85431d00, adapter=i2c0, addr=0x37
[  245.333793] sensor_write: reg=0x19 val=0x0a SUCCESS
[  245.333802] sensor_write: reg=0x21 val=0x1c, client=85431d00, adapter=i2c0, addr=0x37
[  245.334115] sensor_write: reg=0x21 val=0x1c SUCCESS
[  245.334123] sensor_write: reg=0x28 val=0x0a, client=85431d00, adapter=i2c0, addr=0x37
[  245.339523] sensor_write: reg=0x28 val=0x0a SUCCESS
[  245.339539] sensor_write: reg=0x29 val=0x24, client=85431d00, adapter=i2c0, addr=0x37
[  245.339859] sensor_write: reg=0x29 val=0x24 SUCCESS
[  245.339867] sensor_write: reg=0x2b val=0x04, client=85431d00, adapter=i2c0, addr=0x37
[  245.340185] sensor_write: reg=0x2b val=0x04 SUCCESS
[  245.340194] sensor_write: reg=0x32 val=0xf8, client=85431d00, adapter=i2c0, addr=0x37
[  245.340508] sensor_write: reg=0x32 val=0xf8 SUCCESS
[  245.340517] sensor_write: reg=0x37 val=0x03, client=85431d00, adapter=i2c0, addr=0x37
[  245.340830] sensor_write: reg=0x37 val=0x03 SUCCESS
[  245.340839] sensor_write: reg=0x39 val=0x15, client=85431d00, adapter=i2c0, addr=0x37
[  245.341152] sensor_write: reg=0x39 val=0x15 SUCCESS
[  245.341161] sensor_write: reg=0x43 val=0x07, client=85431d00, adapter=i2c0, addr=0x37
[  245.341462] sensor_write: reg=0x43 val=0x07 SUCCESS
[  245.341473] sensor_write: reg=0x44 val=0x40, client=85431d00, adapter=i2c0, addr=0x37
[  245.341785] sensor_write: reg=0x44 val=0x40 SUCCESS
[  245.341793] sensor_write: reg=0x46 val=0x0b, client=85431d00, adapter=i2c0, addr=0x37
[  245.342107] sensor_write: reg=0x46 val=0x0b SUCCESS
[  245.342116] sensor_write: reg=0x4b val=0x20, client=85431d00, adapter=i2c0, addr=0x37
[  245.342429] sensor_write: reg=0x4b val=0x20 SUCCESS
[  245.342438] sensor_write: reg=0x4e val=0x08, client=85431d00, adapter=i2c0, addr=0x37
[  245.342751] sensor_write: reg=0x4e val=0x08 SUCCESS
[  245.342760] sensor_write: reg=0x55 val=0x20, client=85431d00, adapter=i2c0, addr=0x37
[  245.343073] sensor_write: reg=0x55 val=0x20 SUCCESS
[  245.343081] sensor_write: reg=0x66 val=0x05, client=85431d00, adapter=i2c0, addr=0x37
[  245.343395] sensor_write: reg=0x66 val=0x05 SUCCESS
[  245.343403] sensor_write: reg=0x67 val=0x05, client=85431d00, adapter=i2c0, addr=0x37
[  245.343717] sensor_write: reg=0x67 val=0x05 SUCCESS
[  245.343725] sensor_write: reg=0x77 val=0x01, client=85431d00, adapter=i2c0, addr=0x37
[  245.344038] sensor_write: reg=0x77 val=0x01 SUCCESS
[  245.344047] sensor_write: reg=0x78 val=0x00, client=85431d00, adapter=i2c0, addr=0x37
[  245.344360] sensor_write: reg=0x78 val=0x00 SUCCESS
[  245.344369] sensor_write: reg=0x7c val=0x93, client=85431d00, adapter=i2c0, addr=0x37
[  245.345330] sensor_write: reg=0x7c val=0x93 SUCCESS
[  245.345339] sensor_write_array: reg[50] 0x7c=0x93 OK
[  245.345349] sensor_write: reg=0x8c val=0x12, client=85431d00, adapter=i2c0, addr=0x37
[  245.345662] sensor_write: reg=0x8c val=0x12 SUCCESS
[  245.345671] sensor_write: reg=0x8d val=0x92, client=85431d00, adapter=i2c0, addr=0x37
[  245.349519] sensor_write: reg=0x8d val=0x92 SUCCESS
[  245.349536] sensor_write: reg=0x90 val=0x00, client=85431d00, adapter=i2c0, addr=0x37
[  245.349854] sensor_write: reg=0x90 val=0x00 SUCCESS
[  245.349863] sensor_write: reg=0x41 val=0x04, client=85431d00, adapter=i2c0, addr=0x37
[  245.350184] sensor_write: reg=0x41 val=0x04 SUCCESS
[  245.350193] sensor_write: reg=0x42 val=0x9d, client=85431d00, adapter=i2c0, addr=0x37
[  245.350513] sensor_write: reg=0x42 val=0x9d SUCCESS
[  245.350521] sensor_write: reg=0x9d val=0x10, client=85431d00, adapter=i2c0, addr=0x37
[  245.350833] sensor_write: reg=0x9d val=0x10 SUCCESS
[  245.350842] sensor_write: reg=0xce val=0x7c, client=85431d00, adapter=i2c0, addr=0x37
[  245.351155] sensor_write: reg=0xce val=0x7c SUCCESS
[  245.351164] sensor_write: reg=0xd2 val=0x41, client=85431d00, adapter=i2c0, addr=0x37
[  245.351465] sensor_write: reg=0xd2 val=0x41 SUCCESS
[  245.351475] sensor_write: reg=0xd3 val=0xdc, client=85431d00, adapter=i2c0, addr=0x37
[  245.351790] sensor_write: reg=0xd3 val=0xdc SUCCESS
[  245.351799] sensor_write: reg=0xe6 val=0x50, client=85431d00, adapter=i2c0, addr=0x37
[  245.352113] sensor_write: reg=0xe6 val=0x50 SUCCESS
[  245.352122] sensor_write: reg=0xb6 val=0xc0, client=85431d00, adapter=i2c0, addr=0x37
[  245.352435] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[  245.352443] sensor_write: reg=0xb0 val=0x70, client=85431d00, adapter=i2c0, addr=0x37
[  245.359513] sensor_write: reg=0xb0 val=0x70 SUCCESS
[  245.359529] sensor_write: reg=0xb1 val=0x01, client=85431d00, adapter=i2c0, addr=0x37
[  245.359853] sensor_write: reg=0xb1 val=0x01 SUCCESS
[  245.359863] sensor_write: reg=0xb2 val=0x00, client=85431d00, adapter=i2c0, addr=0x37
[  245.360175] sensor_write: reg=0xb2 val=0x00 SUCCESS
[  245.360184] sensor_write: reg=0xb3 val=0x00, client=85431d00, adapter=i2c0, addr=0x37
[  245.360497] sensor_write: reg=0xb3 val=0x00 SUCCESS
[  245.360506] sensor_write: reg=0xb4 val=0x00, client=85431d00, adapter=i2c0, addr=0x37
[  245.360819] sensor_write: reg=0xb4 val=0x00 SUCCESS
[  245.360829] sensor_write: reg=0xb8 val=0x01, client=85431d00, adapter=i2c0, addr=0x37
[  245.361142] sensor_write: reg=0xb8 val=0x01 SUCCESS
[  245.361150] sensor_write: reg=0xb9 val=0x00, client=85431d00, adapter=i2c0, addr=0x37
[  245.361516] sensor_write: reg=0xb9 val=0x00 SUCCESS
[  245.361527] sensor_write: reg=0x26 val=0x30, client=85431d00, adapter=i2c0, addr=0x37
[  245.361839] sensor_write: reg=0x26 val=0x30 SUCCESS
[  245.361847] sensor_write: reg=0xfe val=0x01, client=85431d00, adapter=i2c0, addr=0x37
[  245.362162] sensor_write: reg=0xfe val=0x01 SUCCESS
[  245.362171] sensor_write: reg=0x40 val=0x23, client=85431d00, adapter=i2c0, addr=0x37
[  245.362482] sensor_write: reg=0x40 val=0x23 SUCCESS
[  245.362491] sensor_write: reg=0x55 val=0x07, client=85431d00, adapter=i2c0, addr=0x37
[  245.362805] sensor_write: reg=0x55 val=0x07 SUCCESS
[  245.362813] sensor_write: reg=0x60 val=0x40, client=85431d00, adapter=i2c0, addr=0x37
[  245.363127] sensor_write: reg=0x60 val=0x40 SUCCESS
[  245.363135] sensor_write: reg=0xfe val=0x04, client=85431d00, adapter=i2c0, addr=0x37
[  245.363453] sensor_write: reg=0xfe val=0x04 SUCCESS
[  245.363462] sensor_write: reg=0x14 val=0x78, client=85431d00, adapter=i2c0, addr=0x37
[  245.363776] sensor_write: reg=0x14 val=0x78 SUCCESS
[  245.363785] sensor_write: reg=0x15 val=0x78, client=85431d00, adapter=i2c0, addr=0x37
[  245.364097] sensor_write: reg=0x15 val=0x78 SUCCESS
[  245.364106] sensor_write: reg=0x16 val=0x78, client=85431d00, adapter=i2c0, addr=0x37
[  245.364419] sensor_write: reg=0x16 val=0x78 SUCCESS
[  245.364428] sensor_write: reg=0x17 val=0x78, client=85431d00, adapter=i2c0, addr=0x37
[  245.364741] sensor_write: reg=0x17 val=0x78 SUCCESS
[  245.364749] sensor_write: reg=0xfe val=0x01, client=85431d00, adapter=i2c0, addr=0x37
[  245.365063] sensor_write: reg=0xfe val=0x01 SUCCESS
[  245.365071] sensor_write: reg=0x92 val=0x00, client=85431d00, adapter=i2c0, addr=0x37
[  245.365384] sensor_write: reg=0x92 val=0x00 SUCCESS
[  245.365393] sensor_write: reg=0x94 val=0x03, client=85431d00, adapter=i2c0, addr=0x37
[  245.365706] sensor_write: reg=0x94 val=0x03 SUCCESS
[  245.365714] sensor_write: reg=0x95 val=0x04, client=85431d00, adapter=i2c0, addr=0x37
[  245.366027] sensor_write: reg=0x95 val=0x04 SUCCESS
[  245.366036] sensor_write: reg=0x96 val=0x38, client=85431d00, adapter=i2c0, addr=0x37
[  245.369503] sensor_write: reg=0x96 val=0x38 SUCCESS
[  245.369517] sensor_write: reg=0x97 val=0x07, client=85431d00, adapter=i2c0, addr=0x37
[  245.369833] sensor_write: reg=0x97 val=0x07 SUCCESS
[  245.369843] sensor_write: reg=0x98 val=0x80, client=85431d00, adapter=i2c0, addr=0x37
[  245.370169] sensor_write: reg=0x98 val=0x80 SUCCESS
[  245.370179] sensor_write: reg=0xfe val=0x01, client=85431d00, adapter=i2c0, addr=0x37
[  245.370494] sensor_write: reg=0xfe val=0x01 SUCCESS
[  245.370503] sensor_write: reg=0x01 val=0x05, client=85431d00, adapter=i2c0, addr=0x37
[  245.370816] sensor_write: reg=0x01 val=0x05 SUCCESS
[  245.370825] sensor_write: reg=0x02 val=0x89, client=85431d00, adapter=i2c0, addr=0x37
[  245.371138] sensor_write: reg=0x02 val=0x89 SUCCESS
[  245.371147] sensor_write: reg=0x04 val=0x01, client=85431d00, adapter=i2c0, addr=0x37
[  245.371459] sensor_write: reg=0x04 val=0x01 SUCCESS
[  245.371468] sensor_write: reg=0x07 val=0xa6, client=85431d00, adapter=i2c0, addr=0x37
[  245.371827] sensor_write: reg=0x07 val=0xa6 SUCCESS
[  245.371837] sensor_write: reg=0x08 val=0xa9, client=85431d00, adapter=i2c0, addr=0x37
[  245.372148] sensor_write: reg=0x08 val=0xa9 SUCCESS
[  245.372157] sensor_write: reg=0x09 val=0xa8, client=85431d00, adapter=i2c0, addr=0x37
[  245.372471] sensor_write: reg=0x09 val=0xa8 SUCCESS
[  245.372479] sensor_write: reg=0x0a val=0xa7, client=85431d00, adapter=i2c0, addr=0x37
[  245.379053] sensor_write: reg=0x0a val=0xa7 SUCCESS
[  245.379069] sensor_write: reg=0x0b val=0xff, client=85431d00, adapter=i2c0, addr=0x37
[  245.379376] sensor_write: reg=0x0b val=0xff SUCCESS
[  245.379387] sensor_write: reg=0x0c val=0xff, client=85431d00, adapter=i2c0, addr=0x37
[  245.379729] sensor_write: reg=0x0c val=0xff SUCCESS
[  245.379739] sensor_write: reg=0x0f val=0x00, client=85431d00, adapter=i2c0, addr=0x37
[  245.380055] sensor_write: reg=0x0f val=0x00 SUCCESS
[  245.380064] sensor_write: reg=0x50 val=0x1c, client=85431d00, adapter=i2c0, addr=0x37
[  245.380376] sensor_write: reg=0x50 val=0x1c SUCCESS
[  245.380385] sensor_write: reg=0x89 val=0x03, client=85431d00, adapter=i2c0, addr=0x37
[  245.380698] sensor_write: reg=0x89 val=0x03 SUCCESS
[  245.380707] sensor_write: reg=0xfe val=0x04, client=85431d00, adapter=i2c0, addr=0x37
[  245.381020] sensor_write: reg=0xfe val=0x04 SUCCESS
[  245.381029] sensor_write: reg=0x28 val=0x86, client=85431d00, adapter=i2c0, addr=0x37
[  245.381342] sensor_write: reg=0x28 val=0x86 SUCCESS
[  245.381349] sensor_write_array: reg[100] 0x28=0x86 OK
[  245.381358] sensor_write: reg=0x29 val=0x86, client=85431d00, adapter=i2c0, addr=0x37
[  245.381726] sensor_write: reg=0x29 val=0x86 SUCCESS
[  245.381737] sensor_write: reg=0x2a val=0x86, client=85431d00, adapter=i2c0, addr=0x37
[  245.382049] sensor_write: reg=0x2a val=0x86 SUCCESS
[  245.382058] sensor_write: reg=0x2b val=0x68, client=85431d00, adapter=i2c0, addr=0x37
[  245.382369] sensor_write: reg=0x2b val=0x68 SUCCESS
[  245.382378] sensor_write: reg=0x2c val=0x68, client=85431d00, adapter=i2c0, addr=0x37
[  245.389514] sensor_write: reg=0x2c val=0x68 SUCCESS
[  245.389529] sensor_write: reg=0x2d val=0x68, client=85431d00, adapter=i2c0, addr=0x37
[  245.389848] sensor_write: reg=0x2d val=0x68 SUCCESS
[  245.389857] sensor_write: reg=0x2e val=0x68, client=85431d00, adapter=i2c0, addr=0x37
[  245.390185] sensor_write: reg=0x2e val=0x68 SUCCESS
[  245.390195] sensor_write: reg=0x2f val=0x68, client=85431d00, adapter=i2c0, addr=0x37
[  245.390509] sensor_write: reg=0x2f val=0x68 SUCCESS
[  245.390519] sensor_write: reg=0x30 val=0x4f, client=85431d00, adapter=i2c0, addr=0x37
[  245.390832] sensor_write: reg=0x30 val=0x4f SUCCESS
[  245.390841] sensor_write: reg=0x31 val=0x68, client=85431d00, adapter=i2c0, addr=0x37
[  245.391586] sensor_write: reg=0x31 val=0x68 SUCCESS
[  245.391601] sensor_write: reg=0x32 val=0x67, client=85431d00, adapter=i2c0, addr=0x37
[  245.391907] sensor_write: reg=0x32 val=0x67 SUCCESS
[  245.391917] sensor_write: reg=0x33 val=0x66, client=85431d00, adapter=i2c0, addr=0x37
[  245.392232] sensor_write: reg=0x33 val=0x66 SUCCESS
[  245.392241] sensor_write: reg=0x34 val=0x66, client=85431d00, adapter=i2c0, addr=0x37
[  245.392554] sensor_write: reg=0x34 val=0x66 SUCCESS
[  245.392563] sensor_write: reg=0x35 val=0x66, client=85431d00, adapter=i2c0, addr=0x37
[  245.392877] sensor_write: reg=0x35 val=0x66 SUCCESS
[  245.392885] sensor_write: reg=0x36 val=0x66, client=85431d00, adapter=i2c0, addr=0x37
[  245.393198] sensor_write: reg=0x36 val=0x66 SUCCESS
[  245.393207] sensor_write: reg=0x37 val=0x66, client=85431d00, adapter=i2c0, addr=0x37
[  245.393520] sensor_write: reg=0x37 val=0x66 SUCCESS
[  245.393529] sensor_write: reg=0x38 val=0x62, client=85431d00, adapter=i2c0, addr=0x37
[  245.393842] sensor_write: reg=0x38 val=0x62 SUCCESS
[  245.393851] sensor_write: reg=0x39 val=0x62, client=85431d00, adapter=i2c0, addr=0x37
[  245.394164] sensor_write: reg=0x39 val=0x62 SUCCESS
[  245.394173] sensor_write: reg=0x3a val=0x62, client=85431d00, adapter=i2c0, addr=0x37
[  245.394485] sensor_write: reg=0x3a val=0x62 SUCCESS
[  245.394494] sensor_write: reg=0x3b val=0x62, client=85431d00, adapter=i2c0, addr=0x37
[  245.394807] sensor_write: reg=0x3b val=0x62 SUCCESS
[  245.394816] sensor_write: reg=0x3c val=0x62, client=85431d00, adapter=i2c0, addr=0x37
[  245.399519] sensor_write: reg=0x3c val=0x62 SUCCESS
[  245.399535] sensor_write: reg=0x3d val=0x62, client=85431d00, adapter=i2c0, addr=0x37
d[  245.399852] sensor_write: reg=0x3d val=0x62 SUCCESS
[  245.399861] sensor_write: reg=0x3e val=0x62, client=85431d00, adapter=i2c0, addr=0x37
[  245.400179] sensor_write: reg=0x3e val=0x62 SUCCESS
[  245.400189] sensor_write: reg=0x3f val=0x62, client=85431d00, adapter=i2c0, addr=0x37
[  245.400502] sensor_write: reg=0x3f val=0x62 SUCCESS
[  245.400511] sensor_write: reg=0xfe val=0x01, client=85431d00, adapter=i2c0, addr=0x37
[  245.400825] sensor_write: reg=0xfe val=0x01 SUCCESS
[  245.400833] sensor_write: reg=0x9a val=0x06, client=85431d00, adapter=i2c0, addr=0x37
[  245.401147] sensor_write: reg=0x9a val=0x06 SUCCESS
[  245.401155] sensor_write: reg=0xfe val=0x00, client=85431d00, adapter=i2c0, addr=0x37
[  245.401468] sensor_write: reg=0xfe val=0x00 SUCCESS
[  245.401477] sensor_write: reg=0x7b val=0x2a, client=85431d00, adapter=i2c0, addr=0x37
[  245.401845] sensor_write: reg=0x7b val=0x2a SUCCESS
[  245.401855] sensor_write: reg=0x23 val=0x2d, client=85431d00, adapter=i2c0, addr=0x37
[  245.402167] sensor_write: reg=0x23 val=0x2d SUCCESS
[  245.402176] sensor_write: reg=0xfe val=0x03, client=85431d00, adapter=i2c0, addr=0x37
[  245.402491] sensor_write: reg=0xfe val=0x03 SUCCESS
[  245.402500] sensor_write: reg=0x01 val=0x27, client=85431d00, adapter=i2c0, addr=0x37
[  245.402813] sensor_write: reg=0x01 val=0x27 SUCCESS
[  245.402821] sensor_write: reg=0x02 val=0x56, client=85431d00, adapter=i2c0, addr=0x37
[  245.403135] sensor_write: reg=0x02 val=0x56 SUCCESS
[  245.403143] sensor_write: reg=0x03 val=0x8e, client=85431d00, adapter=i2c0, addr=0x37
[  245.403457] sensor_write: reg=0x03 val=0x8e SUCCESS
[  245.403465] sensor_write: reg=0x12 val=0x80, client=85431d00, adapter=i2c0, addr=0x37
[  245.409515] sensor_write: reg=0x12 val=0x80 SUCCESS
[  245.409529] sensor_write: reg=0x13 val=0x07, client=85431d00, adapter=i2c0, addr=0x37
[  245.409847] sensor_write: reg=0x13 val=0x07 SUCCESS
[  245.409857] sensor_write: reg=0x15 val=0x12, client=85431d00, adapter=i2c0, addr=0x37
[  245.410178] sensor_write: reg=0x15 val=0x12 SUCCESS
[  245.410187] sensor_write: reg=0xfe val=0x00, client=85431d00, adapter=i2c0, addr=0x37
[  245.410505] sensor_write: reg=0xfe val=0x00 SUCCESS
[  245.410515] sensor_write: reg=0x3e val=0x91, client=85431d00, adapter=i2c0, addr=0x37
[  245.410828] sensor_write: reg=0x3e val=0x91 SUCCESS
[  245.410835] sensor_write_array: Complete - wrote 137 registers, 0 errors
[  245.410842] *** SENSOR_WRITE_ARRAY RETURNED: 0 ***
[  245.410849] *** SENSOR_INIT: gc2053 initialization complete - marked as initialized ***
[  245.410856] Calling subdev 4 initialization (REVERSE ORDER - sensors first)
[  245.410863] *** SENSOR_INIT: gc2053 enable=1 ***
[  245.410869] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[  245.410875] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[  245.410881] Calling subdev 3 initialization (REVERSE ORDER - sensors first)
[  245.410889] *** ispcore_core_ops_init: ENTRY - sd=8047e400, on=1 ***
[  245.410895] *** ispcore_core_ops_init: sd->dev_priv=8047e400, sd->host_priv=8047e400 ***
[  245.410903] *** ispcore_core_ops_init: sd->pdev=c06b7250, sd->ops=c06b7978 ***
[  245.410909] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[  245.410915] *** ispcore_core_ops_init: ISP device=80514000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[  245.410923] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  245.410932] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c15400 (name=gc2053) ***
[  245.410939] *** tx_isp_get_sensor: Found real sensor: 85c15400 ***
[  245.410945] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[  245.410949] *** ispcore_core_ops_init: s0 (core_dev) = 8047e400 from sd->host_priv ***
[  245.410957] ispcore_core_ops_init: core_dev=8047e400, vic_dev=8047e000, vic_state=2
[  245.410962] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 2 ***
[  245.410971] *** ispcore_core_ops_init: VIC in ready state (2) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[  245.410979] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  245.410987] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c15400 (name=gc2053) ***
[  245.410993] *** tx_isp_get_sensor: Found real sensor: 85c15400 ***
[  245.410998] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[  245.411003] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[  245.411009] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[  245.411016] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[  245.411023] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[  245.411028] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  245.411034] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  245.411039] tisp_event_init: Initializing ISP event system
[  245.411047] tisp_event_init: SAFE event system initialized with 20 nodes
[  245.411053] tisp_event_set_cb: Setting callback for event 4
[  245.411060] tisp_event_set_cb: Event 4 callback set to c0685d28
[  245.411066] tisp_event_set_cb: Setting callback for event 5
[  245.411072] tisp_event_set_cb: Event 5 callback set to c06861f0
[  245.411078] tisp_event_set_cb: Setting callback for event 7
[  245.411084] tisp_event_set_cb: Event 7 callback set to c0685dbc
[  245.411090] tisp_event_set_cb: Setting callback for event 9
[  245.411096] tisp_event_set_cb: Event 9 callback set to c0685e44
[  245.411102] tisp_event_set_cb: Setting callback for event 8
[  245.411109] tisp_event_set_cb: Event 8 callback set to c0685f08
[  245.411115] *** system_irq_func_set: Registered handler c067e7dc at index 13 ***
[  245.428909] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  245.428925] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[  245.428933] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[  245.428940] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[  245.428947] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[  245.428954] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[  245.428961] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[  245.428968] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[  245.428975] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[  245.428982] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[  245.428989] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[  245.428996] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[  245.429003] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[  245.429010] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[  245.429017] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[  245.429024] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[  245.429030] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[  245.429036] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
m[  245.429043] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[  245.429049] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[  245.429057] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[  245.429063] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[  245.429069] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[  245.429075] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  245.429081] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[  245.429088] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[  245.429095] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[  245.429102] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[  245.429109] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[  245.429115] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[  245.429123] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[  245.429129] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[  245.429135] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  245.429142] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[  245.429149] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[  245.429157] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[  245.429163] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[  245.429169] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[  245.429176] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[  245.429183] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[  245.429190] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[  245.429197] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[  245.429203] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[  245.429209] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[  245.429217] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[  245.429225] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[  245.429231] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[  245.429238] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[  245.429243] *** tisp_init: ISP control register set to enable processing pipeline ***
[  245.429250] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  245.429256] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[  245.429263] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  245.429269] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[  245.429275] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[  245.429282] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[  245.429287] *** tisp_init: ISP data flow configured (input->processing->output) ***
[  245.429294] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  245.429301] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[  245.429307] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[  245.429313] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  245.429321] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[  245.429327] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[  245.429334] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[  245.429341] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[  245.429348] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[  245.429353] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[  245.429360] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[  245.429367] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[  245.429373] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[  245.429380] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
	[  245.429387] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  245.429394] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[  245.429401] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[  245.429409] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[  245.429417] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[  245.429424] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[  245.429431] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[  245.429437] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[  245.429444] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[  245.429449] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[  245.429455] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[  245.429486] *** This should eliminate green frames by enabling proper color processing ***
[  245.429494] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[  245.429501] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[  245.429507] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[  245.429515] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[  245.429521] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[  245.429528] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[  245.429534] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[  245.429541] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[  245.429548] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[  245.429553] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[  245.429559] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[  245.429565] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[  245.429570] *** tisp_init: Standard tuning parameters loaded successfully ***
[  245.429575] *** tisp_init: Custom tuning parameters loaded successfully ***
[  245.429582] tisp_set_csc_version: Setting CSC version 0
[  245.429588] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[  245.429595] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[  245.429601] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[  245.429607] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  245.429615] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  245.429620] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[  245.429625] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  245.429632] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  245.429639] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[  245.429644] *** tisp_init: ISP-VIC frame synchronization enabled ***
[  245.429651] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[  245.429657] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[  245.429663] *** tisp_init: ISP processing pipeline fully enabled ***
[  245.429669] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[  245.429676] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[  245.429682] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[  245.429689] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  245.429695] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  245.429701] tisp_init: ISP memory buffers configured
[  245.429706] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  245.429713] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  245.429722] tiziano_ae_params_refresh: Refreshing AE parameters
[  245.429733] tiziano_ae_params_refresh: AE parameters refreshed
[  245.429739] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  245.429745] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  245.429751] tiziano_ae_para_addr: Setting up AE parameter addresses
[  245.429756] tiziano_ae_para_addr: AE parameter addresses configured
[  245.429762] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  245.429769] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  245.429777] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  245.429783] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  245.429791] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  245.429797] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  245.429805] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  245.429811] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b898814 (Binary Ninja EXACT) ***
[  245.429819] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  245.429825] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  245.429832] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  245.429839] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  245.429845] tiziano_ae_set_hardware_param: Parameters written to AE0
[  245.429851] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  245.429858] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  245.429865] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  245.429871] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  245.429878] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  245.429885] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  245.429891] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  245.429898] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  245.429905] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  245.429911] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  245.429918] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  245.429925] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  245.429931] tiziano_ae_set_hardware_param: Parameters written to AE1
[  245.429937] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  245.429945] *** system_irq_func_set: Registered handler c0686f00 at index 10 ***
[  245.437581] *** system_irq_func_set: Registered handler c0686ff4 at index 27 ***
[  245.455370] *** system_irq_func_set: Registered handler c0686f00 at index 26 ***
[  245.464373] ISP isp-m0: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x133 (delta: 0.000 ms)
[  245.464505] ISP isp-m0: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2b (delta: 0.000 ms)
[  245.464599] ISP isp-m0: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xa (delta: 0.000 ms)
[  245.465001] ISP isp-m0: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x8 (delta: 0.000 ms)
[  245.465027] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007000 -> 0x80007001 (delta: 4810.000 ms)
[  245.467211] ISP isp-m0: [Core Control] write at offset 0xb078: 0x0 -> 0x10000000 (delta: 0.000 ms)
root@ing-wyze-cam3-a000 ~# dmesg 
[  245.768053] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[  245.768060] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[  245.768067] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[  245.768074] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[  245.768081] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[  245.768088] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[  245.768095] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[  245.768102] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[  245.768109] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[  245.768116] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[  245.768123] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[  245.768130] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[  245.768137] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[  245.768144] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[  245.768151] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[  245.768156] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[  245.768163] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[  245.768170] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[  245.768177] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[  245.768184] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[  245.768190] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[  245.768195] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  245.768202] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[  245.768209] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[  245.768216] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[  245.768222] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[  245.768230] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[  245.768236] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[  245.768244] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[  245.768250] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[  245.768256] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  245.768263] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[  245.768270] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[  245.768277] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[  245.768284] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[  245.768290] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[  245.768297] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[  245.768304] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[  245.768310] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[  245.768317] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[  245.768324] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[  245.768330] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[  245.768338] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[  245.768346] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[  245.768352] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[  245.768359] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[  245.768364] *** tisp_init: ISP control register set to enable processing pipeline ***
[  245.768371] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  245.768378] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[  245.768384] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  245.768390] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[  245.768396] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[  245.768403] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[  245.768414] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=80514000 ***
[  245.775868] *** isp_irq_handle: IRQ 37 received, dev_id=80514000 ***
[  245.775873] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  245.783585] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=80514000 ***
[  245.791040] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[  245.798759] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[  245.806306] *** ISP CORE: After clearing - legacy=0x00000000 ***
[  245.812496] *** ISP CORE FALLBACK: core[9a70]=0x00000001 core[9a7c]=0x00000001 -> calling vic_framedone_irq_function ***
[  245.812503] *** VIC FRAME DONE: Frame completion signaled ***
[  245.812509] *** ISP CORE FALLBACK: Cleared [9a70]/[9a7c] and reasserted gate [9ac0]/[9ac8] ***
[  245.812516] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[  245.820598] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c0686f00 ***
[  245.828850] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[  245.838091] ae0_interrupt_static: Processing AE0 static interrupt
[  245.838098] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[  245.838104] ae0_interrupt_static: AE0 static interrupt processed
[  245.838110] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[  245.846272] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[  245.881294] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x7800438 -> 0x898058a (delta: 5230.000 ms)
[  245.881309] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x1 -> 0x0 (delta: 5230.000 ms)
[  245.881326] ISP isp-m0: [CSI PHY Control] write at offset 0xb0: 0x0 -> 0x3fff (delta: 0.000 ms)
[  245.883459] ISP isp-m0: [Core Control] write at offset 0xb004: 0x7 -> 0xf001f001 (delta: 180.000 ms)
[  245.883470] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 180.000 ms)
[  245.944887] *** tisp_init: ISP data flow configured (input->processing->output) ***
[  245.945028] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  245.945036] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[  245.945042] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[  245.945048] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  245.945056] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[  245.945063] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[  245.945070] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[  245.945143] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[  245.945151] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[  245.945157] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[  245.945164] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[  245.945170] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[  245.945177] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[  245.945184] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[  245.945190] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  245.945198] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[  245.945204] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[  245.945213] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[  245.945220] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[  245.945228] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[  245.945234] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[  245.945241] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[  245.945248] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[  245.945254] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[  245.945259] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[  245.945265] *** This should eliminate green frames by enabling proper color processing ***
[  245.945272] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[  245.945278] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[  245.945285] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[  245.945292] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[  245.945298] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[  245.945305] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[  245.945312] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[  245.945318] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[  245.945325] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[  245.945331] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[  245.945336] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[  245.945342] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[  245.945348] *** tisp_init: Standard tuning parameters loaded successfully ***
[  245.945353] *** tisp_init: Custom tuning parameters loaded successfully ***
[  245.945360] tisp_set_csc_version: Setting CSC version 0
[  245.945366] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[  245.945373] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[  245.945378] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[  245.945385] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  245.945392] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  245.945398] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[  245.945403] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  245.945410] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  245.945416] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[  245.945422] *** tisp_init: ISP-VIC frame synchronization enabled ***
[  245.945428] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[  245.945435] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[  245.945440] *** tisp_init: ISP processing pipeline fully enabled ***
[  245.945447] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[  245.945454] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[  245.945460] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[  245.945467] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  245.945474] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  245.945479] tisp_init: ISP memory buffers configured
[  245.945484] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  245.945492] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  245.945500] tiziano_ae_params_refresh: Refreshing AE parameters
[  245.945512] tiziano_ae_params_refresh: AE parameters refreshed
[  245.945518] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  245.945524] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  245.945530] tiziano_ae_para_addr: Setting up AE parameter addresses
[  245.945535] tiziano_ae_para_addr: AE parameter addresses configured
[  245.945542] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  245.945548] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  245.945556] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  245.945563] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  245.945570] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  245.945577] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  245.945584] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  245.945591] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b898814 (Binary Ninja EXACT) ***
[  245.945598] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  245.945605] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  245.945612] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  245.945618] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  245.945625] tiziano_ae_set_hardware_param: Parameters written to AE0
[  245.945631] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  245.945638] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  245.945644] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  245.945651] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  245.945658] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  245.945664] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  245.945671] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  245.945678] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  245.945684] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  245.945691] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  245.945698] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  245.945705] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  245.945711] tiziano_ae_set_hardware_param: Parameters written to AE1
[  245.945716] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  245.945724] *** system_irq_func_set: Registered handler c0686f00 at index 10 ***
[  245.965362] *** system_irq_func_set: Registered handler c0686ff4 at index 27 ***
[  245.979516] *** system_irq_func_set: Registered handler c0686f00 at index 26 ***
[  245.993522] *** system_irq_func_set: Registered handler c06870dc at index 29 ***
[  246.009534] *** system_irq_func_set: Registered handler c0687068 at index 28 ***
[  246.027337] *** system_irq_func_set: Registered handler c0687150 at index 30 ***
[  246.046080] *** system_irq_func_set: Registered handler c06871a4 at index 20 ***
[  246.058379] *** system_irq_func_set: Registered handler c06871f8 at index 18 ***
[  246.066393] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x898058a -> 0x7800438 (delta: 180.000 ms)
[  246.066406] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 180.000 ms)
[  246.076238] *** system_irq_func_set: Registered handler c068724c at index 31 ***
[  246.089518] *** system_irq_func_set: Registered handler c06872a0 at index 11 ***
[  246.107394] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  246.107416] tiziano_deflicker_expt: Generated 119 LUT entries
[  246.107423] tisp_event_set_cb: Setting callback for event 1
[  246.107430] tisp_event_set_cb: Event 1 callback set to c0686b00
[  246.107436] tisp_event_set_cb: Setting callback for event 6
[  246.107442] tisp_event_set_cb: Event 6 callback set to c0686060
[  246.107448] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  246.107454] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  246.107462] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  246.107470] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  246.107476] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  246.107482] tiziano_awb_init: AWB hardware blocks enabled
[  246.107487] tiziano_gamma_init: Initializing Gamma processing
[  246.107493] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  246.107552] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  246.107558] tiziano_gib_init: Initializing GIB processing
[  246.107563] tiziano_lsc_init: Initializing LSC processing
[  246.107568] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  246.107575] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  246.107582] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  246.107589] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  246.107594] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  246.107651] tiziano_ccm_init: Initializing Color Correction Matrix
[  246.107656] tiziano_ccm_init: Using linear CCM parameters
[  246.107662] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  246.107668] jz_isp_ccm: EV=64, CT=9984
[  246.107675] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  246.107681] cm_control: saturation=128
[  246.107686] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  246.107693] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  246.107698] tiziano_ccm_init: CCM initialized successfully
[  246.107704] tiziano_dmsc_init: Initializing DMSC processing
[  246.107709] tiziano_sharpen_init: Initializing Sharpening
[  246.107714] tiziano_sharpen_init: Using linear sharpening parameters
[  246.107720] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  246.107727] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  246.107733] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  246.107760] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  246.107766] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  246.107772] tiziano_sharpen_init: Sharpening initialized successfully
[  246.107778] tiziano_sdns_init: Initializing SDNS processing
[  246.107786] tiziano_sdns_init: Using linear SDNS parameters
[  246.107791] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  246.107798] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  246.107804] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  246.107837] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  246.107844] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  246.107849] tiziano_sdns_init: SDNS processing initialized successfully
[  246.107856] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  246.107861] tiziano_mdns_init: Using linear MDNS parameters
[  246.107872] tiziano_mdns_init: MDNS processing initialized successfully
[  246.107877] tiziano_clm_init: Initializing CLM processing
[  246.107882] tiziano_dpc_init: Initializing DPC processing
[  246.107888] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  246.107894] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  246.107900] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  246.107906] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  246.107921] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  246.107928] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  246.107934] tiziano_hldc_init: Initializing HLDC processing
[  246.107940] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  246.107946] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  246.107953] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  246.107960] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  246.107967] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  246.107974] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  246.107981] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  246.107988] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  246.107995] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  246.108002] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  246.108009] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  246.108016] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  246.108023] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  246.108028] tiziano_adr_params_refresh: Refreshing ADR parameters
[  246.108034] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  246.108040] tiziano_adr_params_init: Initializing ADR parameter arrays
[  246.108047] tisp_adr_set_params: Writing ADR parameters to registers
[  246.108079] tisp_adr_set_params: ADR parameters written to hardware
[  246.108085] tisp_event_set_cb: Setting callback for event 18
[  246.108092] tisp_event_set_cb: Event 18 callback set to c06871f8
[  246.108097] tisp_event_set_cb: Setting callback for event 2
[  246.108104] tisp_event_set_cb: Event 2 callback set to c0685cfc
[  246.108109] tiziano_adr_init: ADR processing initialized successfully
[  246.108116] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  246.108121] tiziano_bcsh_init: Initializing BCSH processing
[  246.108126] tiziano_ydns_init: Initializing YDNS processing
[  246.108131] tiziano_rdns_init: Initializing RDNS processing
[  246.108136] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[  246.108150] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x1190000 (Binary Ninja EXACT) ***
[  246.108157] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x1191000 (Binary Ninja EXACT) ***
[  246.108164] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x1192000 (Binary Ninja EXACT) ***
[  246.108171] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x1193000 (Binary Ninja EXACT) ***
[  246.108178] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x1194000 (Binary Ninja EXACT) ***
[  246.108185] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x1194800 (Binary Ninja EXACT) ***
[  246.108192] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x1195000 (Binary Ninja EXACT) ***
[  246.108199] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x1195800 (Binary Ninja EXACT) ***
[  246.108206] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[  246.108212] *** tisp_init: AE0 buffer allocated at 0x01190000 ***
[  246.108218] *** CRITICAL FIX: data_b2f3c initialized to 0x81190000 (prevents stack corruption) ***
[  246.108227] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x1198000 (Binary Ninja EXACT) ***
[  246.108234] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x1199000 (Binary Ninja EXACT) ***
[  246.108241] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x119a000 (Binary Ninja EXACT) ***
[  246.108248] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x119b000 (Binary Ninja EXACT) ***
[  246.108255] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x119c000 (Binary Ninja EXACT) ***
[  246.108262] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x119c800 (Binary Ninja EXACT) ***
[  246.108269] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x119d000 (Binary Ninja EXACT) ***
[  246.108276] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x119d800 (Binary Ninja EXACT) ***
[  246.108283] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[  246.108289] *** tisp_init: AE1 buffer allocated at 0x01198000 ***
[  246.108294] *** tisp_init: FINAL REGISTER SEQUENCE ***
[  246.108301] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  246.108308] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[  246.108314] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[  246.108320] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  246.108326] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  246.108333] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  246.108341] tiziano_ae_params_refresh: Refreshing AE parameters
[  246.108351] tiziano_ae_params_refresh: AE parameters refreshed
[  246.108357] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  246.108363] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  246.108368] tiziano_ae_para_addr: Setting up AE parameter addresses
[  246.108374] tiziano_ae_para_addr: AE parameter addresses configured
[  246.108380] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  246.108388] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  246.108394] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  246.108402] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  246.108408] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  246.108416] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  246.108422] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  246.108430] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b898814 (Binary Ninja EXACT) ***
[  246.108436] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  246.108444] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  246.108450] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  246.108457] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  246.108463] tiziano_ae_set_hardware_param: Parameters written to AE0
[  246.108470] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  246.108476] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  246.108483] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  246.108489] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  246.108496] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  246.108502] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  246.108509] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  246.108516] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  246.108523] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  246.108530] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  246.108536] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  246.108543] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  246.108549] tiziano_ae_set_hardware_param: Parameters written to AE1
[  246.108554] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  246.108562] *** system_irq_func_set: Registered handler c0686f00 at index 10 ***
[  246.127592] *** system_irq_func_set: Registered handler c0686ff4 at index 27 ***
[  246.137671] *** system_irq_func_set: Registered handler c0686f00 at index 26 ***
[  246.157884] *** system_irq_func_set: Registered handler c06870dc at index 29 ***
[  246.170566] *** system_irq_func_set: Registered handler c0687068 at index 28 ***
[  246.184990] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 300.000 ms)
[  246.185005] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 300.000 ms)
[  246.188399] *** system_irq_func_set: Registered handler c0687150 at index 30 ***
[  246.208692] *** system_irq_func_set: Registered handler c06871a4 at index 20 ***
[  246.218780] *** system_irq_func_set: Registered handler c06871f8 at index 18 ***
[  246.238984] *** system_irq_func_set: Registered handler c068724c at index 31 ***
[  246.249067] *** system_irq_func_set: Registered handler c06872a0 at index 11 ***
[  246.269269] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  246.269290] tiziano_deflicker_expt: Generated 119 LUT entries
[  246.269298] tisp_event_set_cb: Setting callback for event 1
[  246.269305] tisp_event_set_cb: Event 1 callback set to c0686b00
[  246.269311] tisp_event_set_cb: Setting callback for event 6
[  246.269317] tisp_event_set_cb: Event 6 callback set to c0686060
[  246.269323] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  246.269329] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  246.269336] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  246.269344] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  246.269351] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  246.269356] tiziano_awb_init: AWB hardware blocks enabled
[  246.269362] tiziano_gamma_init: Initializing Gamma processing
[  246.269368] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  246.269427] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  246.269433] tiziano_gib_init: Initializing GIB processing
[  246.269438] tiziano_lsc_init: Initializing LSC processing
[  246.269444] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  246.269450] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  246.269457] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  246.269464] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  246.269469] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  246.269552] tiziano_ccm_init: Initializing Color Correction Matrix
[  246.269558] tiziano_ccm_init: Using linear CCM parameters
[  246.269564] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  246.269572] jz_isp_ccm: EV=64, CT=9984
[  246.269578] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  246.269584] cm_control: saturation=128
[  246.269590] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  246.269596] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  246.269602] tiziano_ccm_init: CCM initialized successfully
[  246.269607] tiziano_dmsc_init: Initializing DMSC processing
[  246.269612] tiziano_sharpen_init: Initializing Sharpening
[  246.269618] tiziano_sharpen_init: Using linear sharpening parameters
[  246.269624] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  246.269630] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  246.269636] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  246.269663] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  246.269670] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  246.269676] tiziano_sharpen_init: Sharpening initialized successfully
[  246.269682] tiziano_sdns_init: Initializing SDNS processing
[  246.269690] tiziano_sdns_init: Using linear SDNS parameters
[  246.269695] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  246.269702] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  246.269708] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  246.269740] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  246.269747] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  246.269753] tiziano_sdns_init: SDNS processing initialized successfully
[  246.269760] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  246.269765] tiziano_mdns_init: Using linear MDNS parameters
[  246.269775] tiziano_mdns_init: MDNS processing initialized successfully
[  246.269780] tiziano_clm_init: Initializing CLM processing
[  246.269786] tiziano_dpc_init: Initializing DPC processing
[  246.269791] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  246.269797] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  246.269804] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  246.269810] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  246.269824] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  246.269831] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  246.269837] tiziano_hldc_init: Initializing HLDC processing
[  246.269843] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  246.269850] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  246.269856] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  246.269864] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  246.269870] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  246.269878] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  246.269884] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  246.269891] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  246.269898] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  246.269906] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  246.269912] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  246.269919] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  246.269926] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  246.269932] tiziano_adr_params_refresh: Refreshing ADR parameters
[  246.269938] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  246.269943] tiziano_adr_params_init: Initializing ADR parameter arrays
[  246.269950] tisp_adr_set_params: Writing ADR parameters to registers
[  246.269982] tisp_adr_set_params: ADR parameters written to hardware
[  246.269988] tisp_event_set_cb: Setting callback for event 18
[  246.269994] tisp_event_set_cb: Event 18 callback set to c06871f8
[  246.270000] tisp_event_set_cb: Setting callback for event 2
[  246.270007] tisp_event_set_cb: Event 2 callback set to c0685cfc
[  246.270012] tiziano_adr_init: ADR processing initialized successfully
[  246.270018] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  246.270024] tiziano_bcsh_init: Initializing BCSH processing
[  246.270029] tiziano_ydns_init: Initializing YDNS processing
[  246.270034] tiziano_rdns_init: Initializing RDNS processing
[  246.270040] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  246.270045] tisp_event_init: Initializing ISP event system
[  246.270052] tisp_event_init: SAFE event system initialized with 20 nodes
[  246.270058] tisp_event_set_cb: Setting callback for event 4
[  246.270065] tisp_event_set_cb: Event 4 callback set to c0685d28
[  246.270070] tisp_event_set_cb: Setting callback for event 5
[  246.270077] tisp_event_set_cb: Event 5 callback set to c06861f0
[  246.270082] tisp_event_set_cb: Setting callback for event 7
[  246.270089] tisp_event_set_cb: Event 7 callback set to c0685dbc
[  246.270095] tisp_event_set_cb: Setting callback for event 9
[  246.270101] tisp_event_set_cb: Event 9 callback set to c0685e44
[  246.270107] tisp_event_set_cb: Setting callback for event 8
[  246.270113] tisp_event_set_cb: Event 8 callback set to c0685f08
[  246.270119] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  246.270125] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  246.270131] tisp_param_operate_init: Initializing parameter operations
[  246.270138] tisp_netlink_init: Initializing netlink communication
[  246.270144] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  246.270175] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  246.270188] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[  246.270200] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[  246.270206] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[  246.270212] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  246.270218] tisp_code_create_tuning_node: Device already created, skipping
[  246.270224] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  246.270230] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  246.270237] *** ispcore_core_ops_init: Second tisp_init completed ***
[  246.270242] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[  246.270251] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  246.270259] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  246.270264] *** ISP CORE: Hardware interrupt generation ENABLED ***
[  246.270270] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  246.270276] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[  246.270281] ispcore_core_ops_init: Complete, result=0<6>[  246.270287] *** tx_isp_video_s_stream: Core init SUCCESS ***
[  246.270293] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[  246.270302] *** SENSOR_INIT: gc2053 enable=1 ***
[  246.270308] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[  246.270315] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[  246.270320] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[  246.270326] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[  246.270334] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[  246.270340] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  246.270346] csi_video_s_stream: sd=85217c00, enable=1
[  246.270352] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  246.270360] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c15400 (name=gc2053) ***
[  246.270367] *** tx_isp_get_sensor: Found real sensor: 85c15400 ***
[  246.270373] csi_video_s_stream: Stream ON - CSI state set to 4
[  246.270379] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[  246.270386] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[  246.270393] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8047e000, enable=1 ***
[  246.270400] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  246.270404] *** vic_core_s_stream: STREAM ON ***
[  246.270410] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  246.270416] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  246.270422] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  246.270430] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c15400 (name=gc2053) ***
[  246.270436] *** tx_isp_get_sensor: Found real sensor: 85c15400 ***
[  246.270442] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  246.270448] *** STREAMING: Configuring CPM registers for VIC access ***
[  246.299596] STREAMING: CPM clocks configured for VIC access
[  246.299610] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  246.299616] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  246.299624] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  246.299630] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  246.299636] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  246.299642] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  246.299650] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  246.299657] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  246.299664] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  246.299670] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  246.299676] *** VIC unlock: Commands written, checking VIC status register ***
[  246.299683] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  246.299688] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  246.299694] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  246.299700] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  246.299706] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  246.299712] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  246.299787] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  246.299795] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  246.299802] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[  246.299810] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[  246.299817] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  246.299823] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  246.299830] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[  246.299837] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  246.299843] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  246.299849] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  246.299855] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  246.299862] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[  246.299867] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  246.299873] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  246.299880] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  246.299885] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  246.299892] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  246.299898] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  246.299904] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  246.299910] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  246.299917] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  246.299923] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  246.299933] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[  246.299939] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  246.299945] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  246.299953] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[  246.299959] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  246.299965] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  246.299970] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  246.299976] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  246.299983] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  246.299989] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  246.299997] ispvic_frame_channel_qbuf: arg1=8047e000, arg2=  (null)
[  246.300004] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  246.300010] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  246.300016] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  246.300022] ispvic_frame_channel_s_stream: arg1=8047e000, arg2=1
[  246.300028] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8047e000
[  246.300035] ispvic_frame_channel_s_stream[2450]: streamon
[  246.300042] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  246.300048] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  246.300054] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[  246.300060] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  246.300065] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  246.300073] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  246.300078] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  246.300086] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  246.300092] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  246.300098] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  246.300103] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  246.300109] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  246.300116] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  246.300124] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  246.300132] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  246.300139] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  246.300147] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  246.300154] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  246.300160] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  246.300166] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  246.300172] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  246.300180] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  246.300186] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[  246.300192] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  246.300198] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  246.300204] ispvic_frame_channel_qbuf: arg1=8047e000, arg2=  (null)
[  246.300210] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  246.300223] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[  246.300232] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[  246.300296] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[  246.300308] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  246.300314] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  246.300324] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  246.300330] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  246.300336] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  246.300342] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[  246.300349] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[  246.301536] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  246.301547] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[  246.301553] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[  246.301661] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  246.301769] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  246.301777] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[  246.301782] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  246.301788] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  246.301794] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  246.301801] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  246.301808] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  246.301814] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  246.301819] *** tx_vic_enable_irq: completed successfully ***
[  246.387507] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.387522] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 5680.000 ms)
[  246.387532] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  246.387542] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x0 (delta: 5680.000 ms)
d[  246.387556] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.387572] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 5680.000 ms)
[  246.387582] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 5680.000 ms)
[  246.387597] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.390462] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.390474] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[  246.390484] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[  246.390493] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[  246.390502] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[  246.390512] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[  246.390521] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[  246.390530] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[  246.390540] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[  246.390549] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[  246.390558] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[  246.390568] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[  246.390577] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[  246.390586] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[  246.390596] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[  246.390604] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[  246.390614] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[  246.390623] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[  246.390632] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[  246.390642] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[  246.390651] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.390660] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[  246.390670] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[  246.390679] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[  246.390688] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[  246.390697] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[  246.390707] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[  246.390716] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[  246.390729] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[  246.390738] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[  246.390748] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[  246.390757] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[  246.390766] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[  246.390775] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[  246.390784] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[  246.390794] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
m[  246.390803] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[  246.390812] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[  246.390822] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[  246.390830] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[  246.390840] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[  246.390850] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[  246.390858] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[  246.390868] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.390877] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[  246.390886] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[  246.390896] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.390905] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[  246.390914] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[  246.390924] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[  246.390933] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[  246.390942] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[  246.390952] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[  246.390962] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[  246.390970] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[  246.390980] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[  246.390989] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[  246.390998] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[  246.391008] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[  246.391017] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[  246.391026] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[  246.391036] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  246.391044] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[  246.391054] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[  246.391063] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  246.391072] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  246.391082] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  246.391091] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  246.391100] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.391110] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  246.391119] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  246.391128] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.391138] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  246.391147] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  246.391156] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  246.391166] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
[  246.391175] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  246.391184] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  246.391194] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[  246.391203] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[  246.391212] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[  246.391222] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[  246.391231] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[  246.391240] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[  246.391250] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[  246.391258] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[  246.391268] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[  246.391277] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[  246.391286] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[  246.391296] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[  246.391305] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[  246.391314] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[  246.391324] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[  246.391333] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.391342] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[  246.391352] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[  246.391361] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.391370] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[  246.391380] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[  246.391390] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[  246.391398] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[  246.391408] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[  246.391417] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[  246.391427] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[  246.391436] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[  246.391446] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[  246.391455] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[  246.391464] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[  246.391474] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[  246.391483] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[  246.391492] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[  246.391502] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  246.391511] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[  246.391520] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[  246.391530] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  246.391539] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  246.391548] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  246.391558] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  246.391567] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.391576] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  246.391585] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  246.391595] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.391604] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  246.391614] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  246.391623] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  246.391632] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  246.391642] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  246.391651] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  246.391810] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 5600.000 ms)
[  246.391819] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.391829] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 5600.000 ms)
root@ing-wyze-cam3-a000 ~# dmesg 
[  246.269607] tiziano_dmsc_init: Initializing DMSC processing
[  246.269612] tiziano_sharpen_init: Initializing Sharpening
[  246.269618] tiziano_sharpen_init: Using linear sharpening parameters
[  246.269624] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  246.269630] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  246.269636] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  246.269663] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  246.269670] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  246.269676] tiziano_sharpen_init: Sharpening initialized successfully
[  246.269682] tiziano_sdns_init: Initializing SDNS processing
[  246.269690] tiziano_sdns_init: Using linear SDNS parameters
[  246.269695] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  246.269702] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  246.269708] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  246.269740] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  246.269747] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  246.269753] tiziano_sdns_init: SDNS processing initialized successfully
[  246.269760] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  246.269765] tiziano_mdns_init: Using linear MDNS parameters
[  246.269775] tiziano_mdns_init: MDNS processing initialized successfully
[  246.269780] tiziano_clm_init: Initializing CLM processing
[  246.269786] tiziano_dpc_init: Initializing DPC processing
[  246.269791] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  246.269797] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  246.269804] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  246.269810] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  246.269824] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  246.269831] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  246.269837] tiziano_hldc_init: Initializing HLDC processing
[  246.269843] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  246.269850] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  246.269856] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  246.269864] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  246.269870] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  246.269878] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  246.269884] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  246.269891] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  246.269898] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  246.269906] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  246.269912] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  246.269919] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  246.269926] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  246.269932] tiziano_adr_params_refresh: Refreshing ADR parameters
[  246.269938] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  246.269943] tiziano_adr_params_init: Initializing ADR parameter arrays
[  246.269950] tisp_adr_set_params: Writing ADR parameters to registers
[  246.269982] tisp_adr_set_params: ADR parameters written to hardware
[  246.269988] tisp_event_set_cb: Setting callback for event 18
[  246.269994] tisp_event_set_cb: Event 18 callback set to c06871f8
[  246.270000] tisp_event_set_cb: Setting callback for event 2
[  246.270007] tisp_event_set_cb: Event 2 callback set to c0685cfc
[  246.270012] tiziano_adr_init: ADR processing initialized successfully
[  246.270018] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  246.270024] tiziano_bcsh_init: Initializing BCSH processing
[  246.270029] tiziano_ydns_init: Initializing YDNS processing
[  246.270034] tiziano_rdns_init: Initializing RDNS processing
[  246.270040] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  246.270045] tisp_event_init: Initializing ISP event system
[  246.270052] tisp_event_init: SAFE event system initialized with 20 nodes
[  246.270058] tisp_event_set_cb: Setting callback for event 4
[  246.270065] tisp_event_set_cb: Event 4 callback set to c0685d28
[  246.270070] tisp_event_set_cb: Setting callback for event 5
[  246.270077] tisp_event_set_cb: Event 5 callback set to c06861f0
[  246.270082] tisp_event_set_cb: Setting callback for event 7
[  246.270089] tisp_event_set_cb: Event 7 callback set to c0685dbc
[  246.270095] tisp_event_set_cb: Setting callback for event 9
[  246.270101] tisp_event_set_cb: Event 9 callback set to c0685e44
[  246.270107] tisp_event_set_cb: Setting callback for event 8
[  246.270113] tisp_event_set_cb: Event 8 callback set to c0685f08
[  246.270119] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  246.270125] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  246.270131] tisp_param_operate_init: Initializing parameter operations
[  246.270138] tisp_netlink_init: Initializing netlink communication
[  246.270144] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  246.270175] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  246.270188] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[  246.270200] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[  246.270206] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[  246.270212] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  246.270218] tisp_code_create_tuning_node: Device already created, skipping
[  246.270224] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  246.270230] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  246.270237] *** ispcore_core_ops_init: Second tisp_init completed ***
[  246.270242] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[  246.270251] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  246.270259] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  246.270264] *** ISP CORE: Hardware interrupt generation ENABLED ***
[  246.270270] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  246.270276] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[  246.270281] ispcore_core_ops_init: Complete, result=0<6>[  246.270287] *** tx_isp_video_s_stream: Core init SUCCESS ***
[  246.270293] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[  246.270302] *** SENSOR_INIT: gc2053 enable=1 ***
[  246.270308] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[  246.270315] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[  246.270320] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[  246.270326] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[  246.270334] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[  246.270340] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  246.270346] csi_video_s_stream: sd=85217c00, enable=1
[  246.270352] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  246.270360] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c15400 (name=gc2053) ***
[  246.270367] *** tx_isp_get_sensor: Found real sensor: 85c15400 ***
[  246.270373] csi_video_s_stream: Stream ON - CSI state set to 4
[  246.270379] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[  246.270386] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[  246.270393] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8047e000, enable=1 ***
[  246.270400] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  246.270404] *** vic_core_s_stream: STREAM ON ***
[  246.270410] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  246.270416] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  246.270422] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  246.270430] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c15400 (name=gc2053) ***
[  246.270436] *** tx_isp_get_sensor: Found real sensor: 85c15400 ***
[  246.270442] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  246.270448] *** STREAMING: Configuring CPM registers for VIC access ***
[  246.299596] STREAMING: CPM clocks configured for VIC access
[  246.299610] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  246.299616] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  246.299624] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  246.299630] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  246.299636] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  246.299642] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  246.299650] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  246.299657] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  246.299664] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  246.299670] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  246.299676] *** VIC unlock: Commands written, checking VIC status register ***
[  246.299683] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  246.299688] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  246.299694] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  246.299700] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  246.299706] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  246.299712] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  246.299787] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  246.299795] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  246.299802] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[  246.299810] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[  246.299817] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  246.299823] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  246.299830] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[  246.299837] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  246.299843] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  246.299849] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  246.299855] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  246.299862] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[  246.299867] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  246.299873] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  246.299880] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  246.299885] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  246.299892] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  246.299898] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  246.299904] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  246.299910] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  246.299917] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  246.299923] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  246.299933] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[  246.299939] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  246.299945] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  246.299953] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[  246.299959] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  246.299965] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  246.299970] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  246.299976] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  246.299983] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  246.299989] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  246.299997] ispvic_frame_channel_qbuf: arg1=8047e000, arg2=  (null)
[  246.300004] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  246.300010] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  246.300016] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  246.300022] ispvic_frame_channel_s_stream: arg1=8047e000, arg2=1
[  246.300028] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8047e000
[  246.300035] ispvic_frame_channel_s_stream[2450]: streamon
[  246.300042] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  246.300048] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  246.300054] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[  246.300060] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  246.300065] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  246.300073] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  246.300078] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  246.300086] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  246.300092] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  246.300098] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  246.300103] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  246.300109] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  246.300116] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  246.300124] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  246.300132] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  246.300139] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  246.300147] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  246.300154] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  246.300160] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  246.300166] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  246.300172] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  246.300180] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  246.300186] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[  246.300192] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  246.300198] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  246.300204] ispvic_frame_channel_qbuf: arg1=8047e000, arg2=  (null)
[  246.300210] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  246.300223] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[  246.300232] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[  246.300296] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[  246.300308] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  246.300314] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  246.300324] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  246.300330] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  246.300336] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  246.300342] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[  246.300349] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[  246.301536] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  246.301547] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[  246.301553] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[  246.301661] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  246.301769] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  246.301777] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[  246.301782] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  246.301788] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  246.301794] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  246.301801] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  246.301808] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  246.301814] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  246.301819] *** tx_vic_enable_irq: completed successfully ***
[  246.387507] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.387522] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 5680.000 ms)
[  246.387532] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  246.387542] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x0 (delta: 5680.000 ms)
[  246.387556] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.387572] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 5680.000 ms)
[  246.387582] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 5680.000 ms)
[  246.387597] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.390462] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.390474] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[  246.390484] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[  246.390493] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[  246.390502] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[  246.390512] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[  246.390521] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[  246.390530] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[  246.390540] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[  246.390549] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[  246.390558] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[  246.390568] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[  246.390577] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[  246.390586] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[  246.390596] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[  246.390604] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[  246.390614] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[  246.390623] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[  246.390632] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[  246.390642] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[  246.390651] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.390660] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[  246.390670] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[  246.390679] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[  246.390688] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[  246.390697] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[  246.390707] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[  246.390716] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[  246.390729] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[  246.390738] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[  246.390748] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[  246.390757] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[  246.390766] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[  246.390775] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[  246.390784] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[  246.390794] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[  246.390803] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[  246.390812] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[  246.390822] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[  246.390830] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[  246.390840] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[  246.390850] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[  246.390858] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[  246.390868] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.390877] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[  246.390886] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[  246.390896] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.390905] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[  246.390914] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[  246.390924] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[  246.390933] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[  246.390942] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[  246.390952] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[  246.390962] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[  246.390970] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[  246.390980] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[  246.390989] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[  246.390998] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[  246.391008] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[  246.391017] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[  246.391026] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[  246.391036] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  246.391044] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[  246.391054] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[  246.391063] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  246.391072] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  246.391082] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  246.391091] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  246.391100] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.391110] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  246.391119] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  246.391128] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.391138] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  246.391147] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  246.391156] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  246.391166] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  246.391175] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  246.391184] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  246.391194] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[  246.391203] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[  246.391212] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[  246.391222] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[  246.391231] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[  246.391240] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[  246.391250] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[  246.391258] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[  246.391268] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[  246.391277] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[  246.391286] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[  246.391296] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[  246.391305] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[  246.391314] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[  246.391324] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[  246.391333] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.391342] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[  246.391352] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[  246.391361] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.391370] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[  246.391380] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[  246.391390] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[  246.391398] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[  246.391408] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[  246.391417] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[  246.391427] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[  246.391436] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[  246.391446] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[  246.391455] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[  246.391464] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[  246.391474] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[  246.391483] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[  246.391492] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[  246.391502] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  246.391511] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[  246.391520] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[  246.391530] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  246.391539] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  246.391548] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  246.391558] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  246.391567] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.391576] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  246.391585] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  246.391595] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.391604] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  246.391614] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  246.391623] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  246.391632] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  246.391642] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  246.391651] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  246.391810] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 5600.000 ms)
[  246.391819] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.391829] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 5600.000 ms)
[  246.719593] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[  246.719607] *** vic_core_s_stream: VIC state transition 3  4 (STREAMING) ***
[  246.719613] *** vic_core_s_stream: VIC initialized, final state=4 ***
[  246.719620] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[  246.719627] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[  246.719635] *** vin_s_stream: SAFE implementation - sd=85f4f000, enable=1 ***
[  246.719642] vin_s_stream: VIN state = 3, enable = 1
[  246.719648] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  246.719658] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c15400 (name=gc2053) ***
[  246.719665] *** tx_isp_get_sensor: Found real sensor: 85c15400 ***
[  246.719671] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  246.719677] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  246.719683] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[  246.719689] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[  246.719697] gc2053: s_stream called with enable=1
[  246.719705] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  246.719711] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  246.719717] gc2053: About to write streaming registers for interface 1
[  246.719723] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  246.719733] sensor_write: reg=0xfe val=0x00, client=85431d00, adapter=i2c0, addr=0x37
[  246.720054] sensor_write: reg=0xfe val=0x00 SUCCESS
[  246.720061] sensor_write_array: reg[1] 0xfe=0x00 OK
[  246.720071] sensor_write: reg=0x3e val=0x91, client=85431d00, adapter=i2c0, addr=0x37
[  246.720382] sensor_write: reg=0x3e val=0x91 SUCCESS
[  246.720389] sensor_write_array: reg[2] 0x3e=0x91 OK
[  246.720395] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  246.720402] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  246.720409] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  246.720415] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  246.720421] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[  246.720427] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[  246.720433] gc2053: s_stream called with enable=1
[  246.720441] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  246.720447] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  246.720453] gc2053: About to write streaming registers for interface 1
[  246.720459] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  246.720467] sensor_write: reg=0xfe val=0x00, client=85431d00, adapter=i2c0, addr=0x37
[  246.725095] sensor_write: reg=0xfe val=0x00 SUCCESS
[  246.725107] sensor_write_array: reg[1] 0xfe=0x00 OK
[  246.725117] sensor_write: reg=0x3e val=0x91, client=85431d00, adapter=i2c0, addr=0x37
[  246.725435] sensor_write: reg=0x3e val=0x91 SUCCESS
[  246.725443] sensor_write_array: reg[2] 0x3e=0x91 OK
[  246.725450] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  246.725457] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  246.725463] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  246.725469] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  246.725476] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[  246.725483] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[  246.749926] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x30 (delta: 370.000 ms)
[  246.766750] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[  246.766809] ISP IOCTL: cmd=0x800456d0 arg=0x7fa243f0
[  246.766817] TX_ISP_VIDEO_LINK_SETUP: config=0
[  246.766823] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[  246.766830] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  246.766837] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  246.766843] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  246.766850] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  246.766857] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  246.766864] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  246.766871] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  246.766878] csi_video_s_stream: sd=85217c00, enable=1
[  246.766884] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  246.766893] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c15400 (name=gc2053) ***
[  246.766900] *** tx_isp_get_sensor: Found real sensor: 85c15400 ***
[  246.766906] csi_video_s_stream: Stream ON - CSI state set to 4
[  246.766913] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8047e000, enable=1 ***
[  246.766919] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  246.766925] *** vic_core_s_stream: STREAM ON ***
[  246.766931] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[  246.766938] *** vin_s_stream: SAFE implementation - sd=85f4f000, enable=1 ***
[  246.766945] vin_s_stream: VIN state = 4, enable = 1
[  246.766950] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  246.766957] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c15400 (name=gc2053) ***
[  246.766963] *** tx_isp_get_sensor: Found real sensor: 85c15400 ***
[  246.766969] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  246.766975] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  246.766983] gc2053: s_stream called with enable=1
[  246.766990] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  246.766996] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  246.767003] gc2053: About to write streaming registers for interface 1
[  246.767009] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  246.767019] sensor_write: reg=0xfe val=0x00, client=85431d00, adapter=i2c0, addr=0x37
[  246.767338] sensor_write: reg=0xfe val=0x00 SUCCESS
[  246.767346] sensor_write_array: reg[1] 0xfe=0x00 OK
[  246.767355] sensor_write: reg=0x3e val=0x91, client=85431d00, adapter=i2c0, addr=0x37
[  246.775606] sensor_write: reg=0x3e val=0x91 SUCCESS
[  246.775619] sensor_write_array: reg[2] 0x3e=0x91 OK
[  246.775626] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  246.775633] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  246.775639] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  246.775646] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  246.775653] gc2053: s_stream called with enable=1
[  246.775661] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  246.775667] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  246.775673] gc2053: About to write streaming registers for interface 1
[  246.775679] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  246.775689] sensor_write: reg=0xfe val=0x00, client=85431d00, adapter=i2c0, addr=0x37
[  246.776008] sensor_write: reg=0xfe val=0x00 SUCCESS
[  246.776016] sensor_write_array: reg[1] 0xfe=0x00 OK
[  246.776024] sensor_write: reg=0x3e val=0x91, client=85431d00, adapter=i2c0, addr=0x37
[  246.776343] sensor_write: reg=0x3e val=0x91 SUCCESS
[  246.776349] sensor_write_array: reg[2] 0x3e=0x91 OK
[  246.776356] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  246.776363] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  246.776369] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  246.776375] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  246.999837] ISP M0 device open called from pid 2987
[  246.999871] *** REFERENCE DRIVER IMPLEMENTATION ***
[  246.999879] ISP M0 tuning buffer allocated: 805a0000 (size=0x500c, aligned)
[  246.999886] tisp_par_ioctl global variable set: 805a0000
[  246.999943] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[  246.999951] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[  246.999957] isp_core_tuning_init: Initializing tuning data structure
[  246.999975] isp_core_tuning_init: Tuning data structure initialized at 805a8000
[  246.999982] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  246.999988] *** SAFE: mode_flag properly initialized using struct member access ***
[  246.999994] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 805a8000
[  247.000000] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[  247.000006] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[  247.000013] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  247.000020] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  247.000026] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  247.000032] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  247.000037] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  247.000062] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  247.000069] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[  247.000076] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[  247.000084] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  247.000091] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[  247.000097] CRITICAL: Cannot access saturation field at 805a8024 - PREVENTING BadVA CRASH
[  247.000451] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  247.000465] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  247.000471] Set control: cmd=0x980901 value=128
[  247.000533] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  247.000541] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  247.000547] Set control: cmd=0x98091b value=128
[  247.000604] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  247.000612] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  247.000619] Set control: cmd=0x980902 value=128
[  247.000625] tisp_bcsh_saturation: saturation=128
[  247.000630] tiziano_bcsh_update: Updating BCSH parameters
[  247.000638]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  247.000643] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  247.000697] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  247.000705] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  247.000712] Set control: cmd=0x980900 value=128
[  247.000781] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  247.000790] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  247.000797] Set control: cmd=0x980901 value=128
[  247.000851] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  247.000859] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  247.000865] Set control: cmd=0x98091b value=128
[  247.000919] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  247.000927] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  247.000934] Set control: cmd=0x980902 value=128
[  247.000940] tisp_bcsh_saturation: saturation=128
[  247.000945] tiziano_bcsh_update: Updating BCSH parameters
[  247.000953]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  247.000958] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  247.001013] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  247.001021] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  247.001028] Set control: cmd=0x980900 value=128
[  247.001094] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  247.001103] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  247.001109] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  247.001171] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  247.001179] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  247.001184] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  247.002521] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  247.002533] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[  247.002541] Set control: cmd=0x980914 value=0
[  247.002711] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  247.002719] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[  247.002727] Set control: cmd=0x980915 value=0
[  247.002840] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  247.002850] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  247.002856] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  247.002993] ISP IOCTL: cmd=0x800456d3 arg=0x0
[  247.003003] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[  247.003010] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  247.003017] csi_video_s_stream: sd=85217c00, enable=0
[  247.003023] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  247.003033] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c15400 (name=gc2053) ***
[  247.003039] *** tx_isp_get_sensor: Found real sensor: 85c15400 ***
[  247.003045] csi_video_s_stream: Stream OFF - CSI state set to 3
[  247.003053] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8047e000, enable=0 ***
[  247.003059] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  247.003065] *** vic_core_s_stream: STREAM OFF ***
[  247.003070] vic_core_s_stream: Stream OFF - state 4 -> 3
[  247.003077] *** vin_s_stream: SAFE implementation - sd=85f4f000, enable=0 ***
[  247.003084] vin_s_stream: VIN state = 4, enable = 0
[  247.003089] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  247.003097] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c15400 (name=gc2053) ***
[  247.003103] *** tx_isp_get_sensor: Found real sensor: 85c15400 ***
[  247.003109] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  247.003115] vin_s_stream: VIN state set to 3 (SAFE implementation)
[  247.003123] gc2053: s_stream called with enable=0
[  247.003129] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  247.003136] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  247.003142] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  247.003151] sensor_write: reg=0xfe val=0x00, client=85431d00, adapter=i2c0, addr=0x37
[  247.003475] sensor_write: reg=0xfe val=0x00 SUCCESS
[  247.003483] sensor_write_array: reg[1] 0xfe=0x00 OK
[  247.003492] sensor_write: reg=0x3e val=0x00, client=85431d00, adapter=i2c0, addr=0x37
[  247.003803] sensor_write: reg=0x3e val=0x00 SUCCESS
[  247.003810] sensor_write_array: reg[2] 0x3e=0x00 OK
[  247.003817] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  247.003823] gc2053: Sensor hardware streaming stopped
[  247.003829] gc2053: s_stream called with enable=0
[  247.003836] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  247.003842] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  247.003848] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  247.003857] sensor_write: reg=0xfe val=0x00, client=85431d00, adapter=i2c0, addr=0x37
[  247.007397] sensor_write: reg=0xfe val=0x00 SUCCESS
[  247.007410] sensor_write_array: reg[1] 0xfe=0x00 OK
[  247.007421] sensor_write: reg=0x3e val=0x00, client=85431d00, adapter=i2c0, addr=0x37
[  247.007741] sensor_write: reg=0x3e val=0x00 SUCCESS
[  247.007748] sensor_write_array: reg[2] 0x3e=0x00 OK
[  247.007755] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  247.007761] gc2053: Sensor hardware streaming stopped
[  247.007777] ISP IOCTL: cmd=0x800456d1 arg=0x7fa243f0
[  247.007785] tx_isp_video_link_destroy: Destroying links for config 0
[  247.007792] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[  247.007801] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  247.007809] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[  247.007815] Set control: cmd=0x8000164 value=1
[  247.007823] ISP IOCTL: cmd=0x800456d0 arg=0x7fa243f0
[  247.007829] TX_ISP_VIDEO_LINK_SETUP: config=0
[  247.007835] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[  247.007841] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[  247.007848] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  247.007855] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  247.007861] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  247.007867] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  247.007875] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  247.007881] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  247.007887] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  247.007894] csi_video_s_stream: sd=85217c00, enable=1
[  247.007900] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  247.007908] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c15400 (name=gc2053) ***
[  247.007914] *** tx_isp_get_sensor: Found real sensor: 85c15400 ***
[  247.007920] csi_video_s_stream: Stream ON - CSI state set to 4
[  247.007928] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8047e000, enable=1 ***
[  247.007934] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  247.007939] *** vic_core_s_stream: STREAM ON ***
[  247.007945] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  247.007951] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  247.007957] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  247.007965] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c15400 (name=gc2053) ***
[  247.007971] *** tx_isp_get_sensor: Found real sensor: 85c15400 ***
[  247.007977] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  247.007983] *** STREAMING: Configuring CPM registers for VIC access ***
[  247.008097] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  247.008107] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  247.008113] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  247.008119] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  247.008125] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  247.029543] STREAMING: CPM clocks configured for VIC access
[  247.029557] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  247.029563] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  247.029570] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  247.029576] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  247.029582] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  247.029588] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  247.029597] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  247.029604] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  247.029611] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  247.029617] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  247.029623] *** VIC unlock: Commands written, checking VIC status register ***
[  247.029630] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  247.029635] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  247.029641] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  247.029647] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  247.029653] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  247.029659] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  247.029736] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  247.029744] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  247.029751] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[  247.029759] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  247.029765] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  247.029772] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[  247.029779] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  247.029785] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  247.029791] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  247.029797] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  247.029803] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[  247.029809] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  247.029815] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  247.029821] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  247.029827] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  247.029833] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  247.029839] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  247.029845] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  247.029851] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  247.029859] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  247.029865] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  247.029875] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[  247.029881] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  247.029887] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  247.029895] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[  247.029901] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  247.029907] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  247.029912] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  247.029918] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  247.029925] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  247.029931] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  247.029939] ispvic_frame_channel_qbuf: arg1=8047e000, arg2=  (null)
[  247.029946] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  247.029951] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  247.029958] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  247.029965] ispvic_frame_channel_s_stream: arg1=8047e000, arg2=1
[  247.029971] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8047e000
[  247.029977] ispvic_frame_channel_s_stream[2450]: streamon
[  247.029984] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  247.029990] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  247.029996] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[  247.030001] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  247.030007] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  247.030015] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  247.030021] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  247.030028] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  247.030034] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  247.030040] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  247.030045] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  247.030051] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  247.030058] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  247.030066] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  247.030073] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  247.030081] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  247.030089] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  247.030097] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  247.030103] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  247.030109] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***[INFO:Opus.cpp]: Encoder bitrate: 40000

[  247.030115] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  247.030122] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  247.030129] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[  247.030135] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  247.030140] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  247.030147] ispvic_frame_channel_qbuf: arg1=8047e000, arg2=  (null)
[  247.030152] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  247.030165] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[  247.030174] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[  247.030238] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[  247.030250] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  247.030257] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  247.030265] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  247.030272] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  247.030278] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  247.030285] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[  247.030291] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[  247.031300] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  247.031306] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[  247.031311] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[  247.031419] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  247.031527] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  247.031535] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[  247.031540] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  247.031546] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  247.031552] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  247.031558] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  247.031566] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  247.031572] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  247.031577] *** tx_vic_enable_irq: completed successfully ***
[  247.102520] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x30 -> 0x1 (delta: 350.000 ms)
root@ing-wyze-cam3-a000 ~# [INFO:WS.cpp]: Server started on port 8089
root@ing-wyze-cam3-a000 ~# dmesg 
warn: shm_init,53shm init already
[  246.270251] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  246.270259] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  246.270264] *** ISP CORE: Hardware interrupt generation ENABLED ***
[  246.270270] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  246.270276] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[  246.270281] ispcore_core_ops_init: Complete, result=0<6>[  246.270287] *** tx_isp_video_s_stream: Core init SUCCESS ***
[  246.270293] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[  246.270302] *** SENSOR_INIT: gc2053 enable=1 ***
[  246.270308] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[  246.270315] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[  246.270320] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[  246.270326] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[  246.270334] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[  246.270340] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  246.270346] csi_video_s_stream: sd=85217c00, enable=1
[  246.270352] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  246.270360] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c15400 (name=gc2053) ***
[  246.270367] *** tx_isp_get_sensor: Found real sensor: 85c15400 ***
[  246.270373] csi_video_s_stream: Stream ON - CSI state set to 4
[  246.270379] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[  246.270386] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[  246.270393] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8047e000, enable=1 ***
[  246.270400] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  246.270404] *** vic_core_s_stream: STREAM ON ***
[  246.270410] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  246.270416] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  246.270422] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  246.270430] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c15400 (name=gc2053) ***
[  246.270436] *** tx_isp_get_sensor: Found real sensor: 85c15400 ***
[  246.270442] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  246.270448] *** STREAMING: Configuring CPM registers for VIC access ***
[  246.299596] STREAMING: CPM clocks configured for VIC access
[  246.299610] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  246.299616] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  246.299624] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  246.299630] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  246.299636] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  246.299642] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  246.299650] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  246.299657] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  246.299664] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  246.299670] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  246.299676] *** VIC unlock: Commands written, checking VIC status register ***
[  246.299683] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  246.299688] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  246.299694] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  246.299700] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  246.299706] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  246.299712] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  246.299787] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  246.299795] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  246.299802] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[  246.299810] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[  246.299817] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  246.299823] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  246.299830] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[  246.299837] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  246.299843] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  246.299849] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  246.299855] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  246.299862] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[  246.299867] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  246.299873] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  246.299880] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  246.299885] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  246.299892] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  246.299898] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  246.299904] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  246.299910] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  246.299917] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  246.299923] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  246.299933] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[  246.299939] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  246.299945] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  246.299953] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[  246.299959] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  246.299965] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  246.299970] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  246.299976] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  246.299983] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  246.299989] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  246.299997] ispvic_frame_channel_qbuf: arg1=8047e000, arg2=  (null)
[  246.300004] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  246.300010] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  246.300016] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  246.300022] ispvic_frame_channel_s_stream: arg1=8047e000, arg2=1
[  246.300028] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8047e000
[  246.300035] ispvic_frame_channel_s_stream[2450]: streamon
[  246.300042] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  246.300048] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  246.300054] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[  246.300060] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  246.300065] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  246.300073] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  246.300078] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  246.300086] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  246.300092] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  246.300098] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  246.300103] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  246.300109] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  246.300116] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  246.300124] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  246.300132] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  246.300139] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  246.300147] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  246.300154] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  246.300160] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  246.300166] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  246.300172] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  246.300180] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  246.300186] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[  246.300192] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  246.300198] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  246.300204] ispvic_frame_channel_qbuf: arg1=8047e000, arg2=  (null)
[  246.300210] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[INFO:IMPAudio.cpp]: Audio In: format:OPUS, vol:80, gain:25, samplerate:16000, bitwidth:16, soundmode:1, frmNum:30, numPerFrm:640, chnCnt:1, usrFrmDepth:30
[  246.300223] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[  246.300232] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[  246.300296] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[  246.300308] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  246.300314] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  246.300324] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  246.300330] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  246.300336] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  246.300342] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[  246.300349] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[  246.301536] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  246.301547] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[  246.301553] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[  246.301661] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  246.301769] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  246.301777] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[  246.301782] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  246.301788] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  246.301794] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  246.301801] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  246.301808] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  246.301814] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  246.301819] *** tx_vic_enable_irq: completed successfully ***
[  246.387507] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.387522] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 5680.000 ms)
[  246.387532] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  246.387542] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x0 (delta: 5680.000 ms)
[  246.387556] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.387572] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 5680.000 ms)
[  246.387582] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 5680.000 ms)
[  246.387597] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.390462] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.390474] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[  246.390484] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[  246.390493] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[  246.390502] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[  246.390512] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[  246.390521] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[  246.390530] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[  246.390540] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[  246.390549] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[  246.390558] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[  246.390568] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[  246.390577] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[  246.390586] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[  246.390596] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[  246.390604] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[  246.390614] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[  246.390623] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[  246.390632] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[  246.390642] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[  246.390651] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.390660] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[  246.390670] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[  246.390679] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[  246.390688] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[  246.390697] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[  246.390707] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[  246.390716] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[  246.390729] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[  246.390738] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[  246.390748] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[  246.390757] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[  246.390766] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[  246.390775] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[  246.390784] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[  246.390794] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[  246.390803] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[  246.390812] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[  246.390822] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[  246.390830] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[  246.390840] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[  246.390850] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[  246.390858] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[  246.390868] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.390877] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[  246.390886] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[  246.390896] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.390905] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[  246.390914] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[  246.390924] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[  246.390933] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[  246.390942] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[  246.390952] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[  246.390962] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[  246.390970] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[  246.390980] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[  246.390989] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[  246.390998] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[  246.391008] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[  246.391017] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[  246.391026] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[  246.391036] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  246.391044] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[  246.391054] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[  246.391063] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  246.391072] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  246.391082] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  246.391091] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  246.391100] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.391110] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  246.391119] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  246.391128] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.391138] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  246.391147] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  246.391156] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  246.391166] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  246.391175] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  246.391184] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  246.391194] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[  246.391203] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[  246.391212] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[  246.391222] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[  246.391231] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[  246.391240] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[  246.391250] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[  246.391258] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[  246.391268] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[  246.391277] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[  246.391286] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[  246.391296] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[  246.391305] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[  246.391314] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[  246.391324] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[  246.391333] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.391342] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[  246.391352] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[  246.391361] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.391370] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[  246.391380] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[  246.391390] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[  246.391398] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[  246.391408] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[  246.391417] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[  246.391427] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[  246.391436] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[  246.391446] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[  246.391455] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[  246.391464] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[  246.391474] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[  246.391483] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[  246.391492] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[  246.391502] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  246.391511] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[  246.391520] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[  246.391530] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  246.391539] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  246.391548] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  246.391558] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  246.391567] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.391576] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  246.391585] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  246.391595] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.391604] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  246.391614] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  246.391623] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  246.391632] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  246.391642] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  246.391651] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  246.391810] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 5600.000 ms)
[  246.391819] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[  246.391829] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 5600.000 ms)
[  246.719593] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[  246.719607] *** vic_core_s_stream: VIC state transition 3  4 (STREAMING) ***
[  246.719613] *** vic_core_s_stream: VIC initialized, final state=4 ***
[  246.719620] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[  246.719627] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[  246.719635] *** vin_s_stream: SAFE implementation - sd=85f4f000, enable=1 ***
[  246.719642] vin_s_stream: VIN state = 3, enable = 1
[  246.719648] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  246.719658] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c15400 (name=gc2053) ***
[  246.719665] *** tx_isp_get_sensor: Found real sensor: 85c15400 ***
[  246.719671] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  246.719677] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  246.719683] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[  246.719689] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[  246.719697] gc2053: s_stream called with enable=1
[  246.719705] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  246.719711] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  246.719717] gc2053: About to write streaming registers for interface 1
[  246.719723] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  246.719733] sensor_write: reg=0xfe val=0x00, client=85431d00, adapter=i2c0, addr=0x37
[  246.720054] sensor_write: reg=0xfe val=0x00 SUCCESS
[  246.720061] sensor_write_array: reg[1] 0xfe=0x00 OK
[  246.720071] sensor_write: reg=0x3e val=0x91, client=85431d00, adapter=i2c0, addr=0x37
[  246.720382] sensor_write: reg=0x3e val=0x91 SUCCESS
[  246.720389] sensor_write_array: reg[2] 0x3e=0x91 OK
[  246.720395] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  246.720402] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  246.720409] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  246.720415] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  246.720421] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[  246.720427] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[  246.720433] gc2053: s_stream called with enable=1
[  246.720441] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  246.720447] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  246.720453] gc2053: About to write streaming registers for interface 1
[  246.720459] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  246.720467] sensor_write: reg=0xfe val=0x00, client=85431d00, adapter=i2c0, addr=0x37
[  246.725095] sensor_write: reg=0xfe val=0x00 SUCCESS
[  246.725107] sensor_write_array: reg[1] 0xfe=0x00 OK
[  246.725117] sensor_write: reg=0x3e val=0x91, client=85431d00, adapter=i2c0, addr=0x37
[  246.725435] sensor_write: reg=0x3e val=0x91 SUCCESS
[  246.725443] sensor_write_array: reg[2] 0x3e=0x91 OK
[  246.725450] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  246.725457] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  246.725463] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  246.725469] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  246.725476] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[  246.725483] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[  246.749926] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x30 (delta: 370.000 ms)
[  246.766750] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[  246.766809] ISP IOCTL: cmd=0x800456d0 arg=0x7fa243f0
[  246.766817] TX_ISP_VIDEO_LINK_SETUP: config=0
[  246.766823] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[  246.766830] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  246.766837] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  246.766843] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  246.766850] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  246.766857] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  246.766864] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  246.766871] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  246.766878] csi_video_s_stream: sd=85217c00, enable=1
[  246.766884] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  246.766893] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c15400 (name=gc2053) ***
[  246.766900] *** tx_isp_get_sensor: Found real sensor: 85c15400 ***
[  246.766906] csi_video_s_stream: Stream ON - CSI state set to 4
[  246.766913] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8047e000, enable=1 ***
[  246.766919] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  246.766925] *** vic_core_s_stream: STREAM ON ***
[  246.766931] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[  246.766938] *** vin_s_stream: SAFE implementation - sd=85f4f000, enable=1 ***
[  246.766945] vin_s_stream: VIN state = 4, enable = 1
[  246.766950] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  246.766957] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c15400 (name=gc2053) ***
[  246.766963] *** tx_isp_get_sensor: Found real sensor: 85c15400 ***
[  246.766969] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  246.766975] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  246.766983] gc2053: s_stream called with enable=1
[  246.766990] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  246.766996] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  246.767003] gc2053: About to write streaming registers for interface 1
[  246.767009] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  246.767019] sensor_write: reg=0xfe val=0x00, client=85431d00, adapter=i2c0, addr=0x37
[  246.767338] sensor_write: reg=0xfe val=0x00 SUCCESS
[  246.767346] sensor_write_array: reg[1] 0xfe=0x00 OK
[  246.767355] sensor_write: reg=0x3e val=0x91, client=85431d00, adapter=i2c0, addr=0x37
[  246.775606] sensor_write: reg=0x3e val=0x91 SUCCESS
[  246.775619] sensor_write_array: reg[2] 0x3e=0x91 OK
[  246.775626] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  246.775633] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  246.775639] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  246.775646] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  246.775653] gc2053: s_stream called with enable=1
[  246.775661] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  246.775667] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  246.775673] gc2053: About to write streaming registers for interface 1
[  246.775679] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  246.775689] sensor_write: reg=0xfe val=0x00, client=85431d00, adapter=i2c0, addr=0x37
[  246.776008] sensor_write: reg=0xfe val=0x00 SUCCESS
[  246.776016] sensor_write_array: reg[1] 0xfe=0x00 OK
[  246.776024] sensor_write: reg=0x3e val=0x91, client=85431d00, adapter=i2c0, addr=0x37
[  246.776343] sensor_write: reg=0x3e val=0x91 SUCCESS
[  246.776349] sensor_write_array: reg[2] 0x3e=0x91 OK
[  246.776356] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  246.776363] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  246.776369] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  246.776375] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  246.999837] ISP M0 device open called from pid 2987
[  246.999871] *** REFERENCE DRIVER IMPLEMENTATION ***
[  246.999879] ISP M0 tuning buffer allocated: 805a0000 (size=0x500c, aligned)
[  246.999886] tisp_par_ioctl global variable set: 805a0000
[  246.999943] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[  246.999951] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[  246.999957] isp_core_tuning_init: Initializing tuning data structure
[  246.999975] isp_core_tuning_init: Tuning data structure initialized at 805a8000
[  246.999982] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  246.999988] *** SAFE: mode_flag properly initialized using struct member access ***
[  246.999994] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 805a8000
[  247.000000] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[  247.000006] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[  247.000013] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  247.000020] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  247.000026] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  247.000032] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  247.000037] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  247.000062] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  247.000069] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[  247.000076] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[  247.000084] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  247.000091] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[  247.000097] CRITICAL: Cannot access saturation field at 805a8024 - PREVENTING BadVA CRASH
[  247.000451] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  247.000465] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  247.000471] Set control: cmd=0x980901 value=128
[  247.000533] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  247.000541] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  247.000547] Set control: cmd=0x98091b value=128
[  247.000604] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  247.000612] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  247.000619] Set control: cmd=0x980902 value=128
[  247.000625] tisp_bcsh_saturation: saturation=128
[  247.000630] tiziano_bcsh_update: Updating BCSH parameters
[  247.000638]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  247.000643] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  247.000697] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  247.000705] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  247.000712] Set control: cmd=0x980900 value=128
[  247.000781] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  247.000790] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  247.000797] Set control: cmd=0x980901 value=128
[  247.000851] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  247.000859] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  247.000865] Set control: cmd=0x98091b value=128
[  247.000919] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  247.000927] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  247.000934] Set control: cmd=0x980902 value=128
[  247.000940] tisp_bcsh_saturation: saturation=128
[  247.000945] tiziano_bcsh_update: Updating BCSH parameters
[  247.000953]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  247.000958] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  247.001013] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  247.001021] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  247.001028] Set control: cmd=0x980900 value=128
[  247.001094] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  247.001103] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  247.001109] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  247.001171] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  247.001179] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  247.001184] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  247.002521] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  247.002533] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[  247.002541] Set control: cmd=0x980914 value=0
[  247.002711] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  247.002719] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[  247.002727] Set control: cmd=0x980915 value=0
[  247.002840] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  247.002850] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  247.002856] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  247.002993] ISP IOCTL: cmd=0x800456d3 arg=0x0
[  247.003003] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[  247.003010] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  247.003017] csi_video_s_stream: sd=85217c00, enable=0
[  247.003023] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  247.003033] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c15400 (name=gc2053) ***
[  247.003039] *** tx_isp_get_sensor: Found real sensor: 85c15400 ***
[  247.003045] csi_video_s_stream: Stream OFF - CSI state set to 3
[  247.003053] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8047e000, enable=0 ***
[  247.003059] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  247.003065] *** vic_core_s_stream: STREAM OFF ***
[  247.003070] vic_core_s_stream: Stream OFF - state 4 -> 3
[  247.003077] *** vin_s_stream: SAFE implementation - sd=85f4f000, enable=0 ***
[  247.003084] vin_s_stream: VIN state = 4, enable = 0
[  247.003089] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  247.003097] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c15400 (name=gc2053) ***
[  247.003103] *** tx_isp_get_sensor: Found real sensor: 85c15400 ***
[  247.003109] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  247.003115] vin_s_stream: VIN state set to 3 (SAFE implementation)
[  247.003123] gc2053: s_stream called with enable=0
[  247.003129] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  247.003136] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  247.003142] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  247.003151] sensor_write: reg=0xfe val=0x00, client=85431d00, adapter=i2c0, addr=0x37
[  247.003475] sensor_write: reg=0xfe val=0x00 SUCCESS
[  247.003483] sensor_write_array: reg[1] 0xfe=0x00 OK
[  247.003492] sensor_write: reg=0x3e val=0x00, client=85431d00, adapter=i2c0, addr=0x37
[  247.003803] sensor_write: reg=0x3e val=0x00 SUCCESS
[  247.003810] sensor_write_array: reg[2] 0x3e=0x00 OK
[  247.003817] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  247.003823] gc2053: Sensor hardware streaming stopped
[  247.003829] gc2053: s_stream called with enable=0
[  247.003836] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  247.003842] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  247.003848] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  247.003857] sensor_write: reg=0xfe val=0x00, client=85431d00, adapter=i2c0, addr=0x37
[  247.007397] sensor_write: reg=0xfe val=0x00 SUCCESS
[  247.007410] sensor_write_array: reg[1] 0xfe=0x00 OK
[  247.007421] sensor_write: reg=0x3e val=0x00, client=85431d00, adapter=i2c0, addr=0x37
[  247.007741] sensor_write: reg=0x3e val=0x00 SUCCESS
[  247.007748] sensor_write_array: reg[2] 0x3e=0x00 OK
[  247.007755] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  247.007761] gc2053: Sensor hardware streaming stopped
[  247.007777] ISP IOCTL: cmd=0x800456d1 arg=0x7fa243f0
[  247.007785] tx_isp_video_link_destroy: Destroying links for config 0
[  247.007792] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[  247.007801] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  247.007809] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[  247.007815] Set control: cmd=0x8000164 value=1
[  247.007823] ISP IOCTL: cmd=0x800456d0 arg=0x7fa243f0
[  247.007829] TX_ISP_VIDEO_LINK_SETUP: config=0
[  247.007835] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[  247.007841] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[  247.007848] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  247.007855] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  247.007861] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  247.007867] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  247.007875] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  247.007881] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  247.007887] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  247.007894] csi_video_s_stream: sd=85217c00, enable=1
[  247.007900] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  247.007908] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c15400 (name=gc2053) ***
[  247.007914] *** tx_isp_get_sensor: Found real sensor: 85c15400 ***
[  247.007920] csi_video_s_stream: Stream ON - CSI state set to 4
[  247.007928] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8047e000, enable=1 ***
[  247.007934] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  247.007939] *** vic_core_s_stream: STREAM ON ***
[  247.007945] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  247.007951] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  247.007957] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  247.007965] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c15400 (name=gc2053) ***
[  247.007971] *** tx_isp_get_sensor: Found real sensor: 85c15400 ***
[  247.007977] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  247.007983] *** STREAMING: Configuring CPM registers for VIC access ***
[  247.008097] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  247.008107] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  247.008113] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  247.008119] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  247.008125] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  247.029543] STREAMING: CPM clocks configured for VIC access
[  247.029557] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  247.029563] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  247.029570] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  247.029576] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  247.029582] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  247.029588] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  247.029597] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  247.029604] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  247.029611] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  247.029617] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  247.029623] *** VIC unlock: Commands written, checking VIC status register ***
[  247.029630] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  247.029635] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  247.029641] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  247.029647] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  247.029653] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  247.029659] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  247.029736] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  247.029744] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  247.029751] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[  247.029759] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  247.029765] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  247.029772] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[  247.029779] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  247.029785] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  247.029791] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  247.029797] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  247.029803] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[  247.029809] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  247.029815] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  247.029821] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  247.029827] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  247.029833] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  247.029839] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  247.029845] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  247.029851] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  247.029859] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  247.029865] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  247.029875] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[  247.029881] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  247.029887] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  247.029895] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[  247.029901] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  247.029907] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  247.029912] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  247.029918] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  247.029925] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  247.029931] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  247.029939] ispvic_frame_channel_qbuf: arg1=8047e000, arg2=  (null)
[  247.029946] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  247.029951] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  247.029958] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  247.029965] ispvic_frame_channel_s_stream: arg1=8047e000, arg2=1
[  247.029971] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8047e000
[  247.029977] ispvic_frame_channel_s_stream[2450]: streamon
[  247.029984] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  247.029990] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  247.029996] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[  247.030001] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  247.030007] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  247.030015] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  247.030021] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  247.030028] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  247.030034] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  247.030040] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  247.030045] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  247.030051] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  247.030058] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  247.030066] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  247.030073] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***set jpeg streamMngCtx suceess

[  247.030081] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  247.030089] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  247.030097] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  247.030103] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  247.030109] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  247.030115] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  247.030122] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  247.030129] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[  247.030135] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  247.030140] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  247.030147] ispvic_frame_channel_qbuf: arg1=8047e000, arg2=  (null)
[  247.030152] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  247.030165] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[  247.030174] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[  247.030238] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[  247.030250] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  247.030257] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  247.030265] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  247.030272] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  247.030278] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  247.030285] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[  247.030291] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[  247.031300] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  247.031306] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[  247.031311] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[  247.031419] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  247.031527] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  247.031535] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[  247.031540] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  247.031546] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  247.031552] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  247.031558] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  247.031566] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  247.031572] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  247.031577] *** tx_vic_enable_irq: completed successfully ***
[  247.102520] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x30 -> 0x1 (delta: 350.000 ms)
[  247.446950] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[  247.446964] *** vic_core_s_stream: VIC state transition 3  4 (STREAMING) ***
[  247.446971] *** vic_core_s_stream: VIC initialized, final state=4 ***
[  247.446980] *** vin_s_stream: SAFE implementation - sd=85f4f000, enable=1 ***
[  247.446988] vin_s_stream: VIN state = 3, enable = 1
[  247.446994] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  247.447003] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c15400 (name=gc2053) ***
[  247.447022] *** tx_isp_get_sensor: Found real sensor: 85c15400 ***
[  247.447029] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  247.447035] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  247.447044] gc2053: s_stream called with enable=1
[  247.447050] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  247.447057] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  247.447063] gc2053: About to write streaming registers for interface 1
[  247.447070] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  247.447080] sensor_write: reg=0xfe val=0x00, client=85431d00, adapter=i2c0, addr=0x37
[  247.447404] sensor_write: reg=0xfe val=0x00 SUCCESS
[  247.447411] sensor_write_array: reg[1] 0xfe=0x00 OK
[  247.447420] sensor_write: reg=0x3e val=0x91, client=85431d00, adapter=i2c0, addr=0x37
[  247.447732] sensor_write: reg=0x3e val=0x91 SUCCESS
[  247.447738] sensor_write_array: reg[2] 0x3e=0x91 OK
[  247.447745] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  247.447752] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  247.447758] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  247.447764] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  247.447771] gc2053: s_stream called with enable=1
[  247.447778] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  247.447784] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  247.447790] gc2053: About to write streaming registers for interface 1
[  247.447796] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  247.447805] sensor_write: reg=0xfe val=0x00, client=85431d00, adapter=i2c0, addr=0x37
[  247.454390] sensor_write: reg=0xfe val=0x00 SUCCESS
[  247.454403] sensor_write_array: reg[1] 0xfe=0x00 OK
[  247.454414] sensor_write: reg=0x3e val=0x91, client=85431d00, adapter=i2c0, addr=0x37
[  247.454731] sensor_write: reg=0x3e val=0x91 SUCCESS
[  247.454738] sensor_write_array: reg[2] 0x3e=0x91 OK
[  247.454744] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  247.454752] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  247.454780] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  247.454788] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  247.455030] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  247.455042] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[  247.455049] Set control: cmd=0x980918 value=2
[  247.455186] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  247.455196] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  247.455202] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  247.455333] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  247.455342] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  247.455348] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  247.455466] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  247.455476] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  247.455482] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  247.455592] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  247.455600] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  247.455606] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  247.455752] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  247.455761] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  247.455767] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  247.455886] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  247.455894] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  247.455900] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  247.456022] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  247.456030] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  247.456036] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  247.456158] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  247.456167] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  247.456172] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  247.456374] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  247.456383] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  247.456389] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  247.456514] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  247.456523] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  247.456529] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  247.727450] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[  247.727462] codec_codec_ctl: set sample rate...
[  247.727594] codec_codec_ctl: set device...
[  248.008610] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  248.008623] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  248.008629] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  248.008635] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  248.008641] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  248.179590] codec_set_device: set device: MIC...
root@ing-wyze-cam3-a000 ~# dmesg 
[  247.029543] STREAMING: CPM clocks configured for VIC access
[  247.029557] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  247.029563] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  247.029570] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  247.029576] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  247.029582] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  247.029588] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  247.029597] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  247.029604] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  247.029611] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  247.029617] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  247.029623] *** VIC unlock: Commands written, checking VIC status register ***
[  247.029630] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  247.029635] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  247.029641] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  247.029647] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  247.029653] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  247.029659] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  247.029736] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  247.029744] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  247.029751] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[  247.029759] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  247.029765] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  247.029772] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[  247.029779] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  247.029785] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  247.029791] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  247.029797] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  247.029803] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[  247.029809] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  247.029815] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  247.029821] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  247.029827] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  247.029833] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  247.029839] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  247.029845] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  247.029851] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  247.029859] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  247.029865] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  247.029875] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[  247.029881] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  247.029887] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  247.029895] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[  247.029901] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  247.029907] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  247.029912] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  247.029918] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  247.029925] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  247.029931] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  247.029939] ispvic_frame_channel_qbuf: arg1=8047e000, arg2=  (null)
[  247.029946] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  247.029951] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  247.029958] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  247.029965] ispvic_frame_channel_s_stream: arg1=8047e000, arg2=1
[  247.029971] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8047e000
[  247.029977] ispvic_frame_channel_s_stream[2450]: streamon
[  247.029984] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  247.029990] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  247.029996] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[  247.030001] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  247.030007] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  247.030015] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  247.030021] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  247.030028] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  247.030034] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  247.030040] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  247.030045] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  247.030051] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  247.030058] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  247.030066] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  247.030073] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  247.030081] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  247.030089] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  247.030097] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  247.030103] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  247.030109] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  247.030115] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  247.030122] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  247.030129] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[  247.030135] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  247.030140] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  247.030147] ispvic_frame_channel_qbuf: arg1=8047e000, arg2=  (null)
[  247.030152] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  247.030165] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[  247.030174] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[  247.030238] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[  247.030250] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  247.030257] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  247.030265] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  247.030272] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  247.030278] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  247.030285] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[  247.030291] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[  247.031300] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  247.031306] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[  247.031311] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[  247.031419] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  247.031527] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  247.031535] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[  247.031540] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  247.031546] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  247.031552] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  247.031558] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  247.031566] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  247.031572] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  247.031577] *** tx_vic_enable_irq: completed successfully ***
[  247.102520] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x30 -> 0x1 (delta: 350.000 ms)
[  247.446950] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[  247.446964] *** vic_core_s_stream: VIC state transition 3  4 (STREAMING) ***
[  247.446971] *** vic_core_s_stream: VIC initialized, final state=4 ***
[  247.446980] *** vin_s_stream: SAFE implementation - sd=85f4f000, enable=1 ***
[  247.446988] vin_s_stream: VIN state = 3, enable = 1
[  247.446994] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  247.447003] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c15400 (name=gc2053) ***
[  247.447022] *** tx_isp_get_sensor: Found real sensor: 85c15400 ***
[  247.447029] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  247.447035] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  247.447044] gc2053: s_stream called with enable=1
[  247.447050] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  247.447057] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  247.447063] gc2053: About to write streaming registers for interface 1
[  247.447070] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  247.447080] sensor_write: reg=0xfe val=0x00, client=85431d00, adapter=i2c0, addr=0x37
[  247.447404] sensor_write: reg=0xfe val=0x00 SUCCESS
[  247.447411] sensor_write_array: reg[1] 0xfe=0x00 OK
[  247.447420] sensor_write: reg=0x3e val=0x91, client=85431d00, adapter=i2c0, addr=0x37
[  247.447732] sensor_write: reg=0x3e val=0x91 SUCCESS
[  247.447738] sensor_write_array: reg[2] 0x3e=0x91 OK
[  247.447745] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  247.447752] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  247.447758] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  247.447764] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  247.447771] gc2053: s_stream called with enable=1
[  247.447778] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  247.447784] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  247.447790] gc2053: About to write streaming registers for interface 1
[  247.447796] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  247.447805] sensor_write: reg=0xfe val=0x00, client=85431d00, adapter=i2c0, addr=0x37
[  247.454390] sensor_write: reg=0xfe val=0x00 SUCCESS
[  247.454403] sensor_write_array: reg[1] 0xfe=0x00 OK
[  247.454414] sensor_write: reg=0x3e val=0x91, client=85431d00, adapter=i2c0, addr=0x37
[  247.454731] sensor_write: reg=0x3e val=0x91 SUCCESS
[  247.454738] sensor_write_array: reg[2] 0x3e=0x91 OK
[  247.454744] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  247.454752] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  247.454780] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  247.454788] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  247.455030] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  247.455042] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[  247.455049] Set control: cmd=0x980918 value=2
[  247.455186] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  247.455196] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  247.455202] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  247.455333] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  247.455342] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  247.455348] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  247.455466] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  247.455476] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  247.455482] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  247.455592] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  247.455600] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  247.455606] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  247.455752] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  247.455761] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  247.455767] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  247.455886] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  247.455894] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  247.455900] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  247.456022] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  247.456030] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  247.456036] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  247.456158] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  247.456167] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  247.456172] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  247.456374] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  247.456383] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  247.456389] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  247.456514] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  247.456523] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  247.456529] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  247.727450] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[  247.727462] codec_codec_ctl: set sample rate...
[  247.727594] codec_codec_ctl: set device...
[  248.008610] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  248.008623] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  248.008629] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  248.008635] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  248.008641] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  248.179590] codec_set_device: set device: MIC...
[  248.371113] *** FRAME CHANNEL OPEN: minor=54 ***
[  248.371125] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 54 ***
[  248.371132] *** FRAME CHANNEL OPEN: Assigned to channel 0 ***
[  248.371139] *** FRAME CHANNEL 0: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[  248.371145] *** SAFE: Frame channel device stored in file->private_data ***
[  248.371151] *** FRAME CHANNEL 0 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[  248.371159] Channel 0: Format 1920x1080, pixfmt=0x32315659, minor=54
[  248.371177] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[  248.371185] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[  248.371193] Channel 0: Set format 1920x1080 pixfmt=0x3231564e
[  248.371791] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[  248.371801] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[  248.371808] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[  248.371815] Channel 0: Request 4 buffers, type=1 memory=2
[  248.371821] Channel 0: USERPTR mode - client will provide buffers
[  248.371828] Channel 0: USERPTR mode - 4 user buffers expected
[  248.371838] *** Channel 0: REQBUFS allocated VBM buffer array for 4 buffers at 811d8680 ***
[  248.371845] *** Channel 0: VIC active_buffer_count set to 4 ***
[  248.371851] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[  248.371857] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[  248.371881] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  248.371889] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  248.371896] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  248.371902] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  248.371909] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  248.371917] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[  248.371924] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  248.371931] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[  248.371938] *** Channel 0: QBUF - Queue buffer index=0 ***
[  248.371944] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  248.371952] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[  248.371958] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  248.371965] *** Channel 0: QBUF EVENT - No VIC callback ***
[  248.371972] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[  248.371981] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[  248.371989] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=1 ***
[  248.371996] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=811d8680, vbm_buffer_count=1 ***
[  248.372003] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[  248.372010] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[  248.372017] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  248.372027] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  248.372035] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  248.372041] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  248.372047] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  248.372054] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  248.372061] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[  248.372069] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  248.372075] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[  248.372082] *** Channel 0: QBUF - Queue buffer index=1 ***
[  248.372088] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  248.372095] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[  248.372101] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  248.372107] *** Channel 0: QBUF EVENT - No VIC callback ***
[  248.372114] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[  248.372122] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[  248.372130] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=2 ***
[  248.372137] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=811d8680, vbm_buffer_count=2 ***
[  248.372144] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[  248.372151] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[  248.372157] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  248.372166] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  248.372173] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  248.372179] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  248.372185] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  248.372192] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[  248.372199] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[  248.372207] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  248.372213] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[  248.372220] *** Channel 0: QBUF - Queue buffer index=2 ***
[  248.372226] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[  248.372233] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[  248.372239] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  248.372245] *** Channel 0: QBUF EVENT - No VIC callback ***
[  248.372252] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[  248.372260] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[  248.372268] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=3 ***
[  248.372275] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=811d8680, vbm_buffer_count=3 ***
[  248.372282] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[  248.372289] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[  248.372295] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  248.372303] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  248.372310] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  248.372316] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  248.372323] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  248.372330] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[  248.372337] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[  248.372344] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  248.372351] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[  248.372358] *** Channel 0: QBUF - Queue buffer index=3 ***
[  248.372363] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[  248.372371] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[  248.372377] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  248.372383] *** Channel 0: QBUF EVENT - No VIC callback ***
[  248.372390] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[  248.372398] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[  248.372405] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[  248.372413] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=811d8680, vbm_buffer_count=4 ***
[  248.372420] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[  248.372427] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[  248.372433] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  248.372525] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[  248.372535] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[  248.372542] *** Channel 0: VIDIOC_STREAMON - Binary Ninja implementation ***
[  248.372549] Channel 0: STREAMON - Enqueuing buffers in driver
[  248.372555] *** Channel 0: STREAMON - Core device is stateless, only managing streaming flag ***
[  248.379641] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  248.379655] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  248.379661] *** Channel 0: Frame completion wait ***
[  248.379667] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  248.379673] *** Channel 0: Frame wait returned 10 ***
[  248.379679] *** Channel 0: Frame was ready, consuming it ***
[  248.379783] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  248.379792] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  248.379799] *** Channel 0: DQBUF - dequeue buffer request ***
[  248.379804] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  248.379815] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c15400 (name=gc2053) ***
[  248.379821] *** tx_isp_get_sensor: Found real sensor: 85c15400 ***
[  248.379828] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  248.379843] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  248.379851] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  248.379857] *** Channel 0: Frame completion wait ***
[  248.379863] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  248.437055] *** FRAME CHANNEL OPEN: minor=53 ***
[  248.437067] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[  248.437073] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[  248.437080] *** FRAME CHANNEL 1: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[  248.437086] *** SAFE: Frame channel device stored in file->private_data ***
[  248.437092] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[  248.437100] Channel 1: Format 640x360, pixfmt=0x32315659, minor=53
[  248.437117] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[  248.437125] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[  248.437133] Channel 1: Set format 640x360 pixfmt=0x3231564e
[  248.437975] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[  248.437986] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[  248.437993] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[  248.438000] Channel 1: Request 2 buffers, type=1 memory=2
[  248.438006] Channel 1: USERPTR mode - client will provide buffers
[  248.438012] Channel 1: USERPTR mode - 2 user buffers expected
[  248.438022] *** Channel 1: REQBUFS allocated VBM buffer array for 2 buffers at 811d8100 ***
[  248.438029] *** Channel 1: VIC active_buffer_count set to 2 ***
[  248.438035] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[  248.438041] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[  248.438055] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  248.438062] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  248.438069] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  248.438075] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  248.438082] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  248.438089] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[  248.438097] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  248.438104] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[  248.438110] *** Channel 1: QBUF - Queue buffer index=0 ***
[  248.438117] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  248.438125] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[  248.438132] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[  248.438140] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[  248.438148] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=1 ***
[  248.438156] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=811d8100, vbm_buffer_count=1 ***
[  248.438163] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[  248.438169] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[  248.438177] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  248.438187] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  248.438193] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  248.438199] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  248.438205] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  248.438213] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  248.438221] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[  248.438227] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  248.438235] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[  248.438241] *** Channel 1: QBUF - Queue buffer index=1 ***
[  248.438247] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  248.438254] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[  248.438261] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[  248.438269] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[  248.438277] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[  248.438284] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=811d8100, vbm_buffer_count=2 ***
[  248.438291] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[  248.438298] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[  248.438304] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  248.438397] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[  248.438407] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[  248.438413] *** Channel 1: VIDIOC_STREAMON - Binary Ninja implementation ***
[  248.438419] Channel 1: STREAMON - Enqueuing buffers in driver
[  248.438426] *** Channel 1: STREAMON - Core device is stateless, only managing streaming flag ***
[  248.449193] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  248.449207] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  248.449214] *** Channel 1: Frame completion wait ***
[  248.449220] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  248.449227] *** Channel 1: Frame wait returned 10 ***
[  248.449233] *** Channel 1: Frame was ready, consuming it ***
[  248.449299] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  248.449307] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  248.449314] *** Channel 1: DQBUF - dequeue buffer request ***
[  248.449320] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  248.449331] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c15400 (name=gc2053) ***
[  248.449337] *** tx_isp_get_sensor: Found real sensor: 85c15400 ***
[  248.449344] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[  248.449359] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  248.449365] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  248.449371] *** Channel 1: Frame completion wait ***
[  248.449377] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  248.479579] *** Channel 0: Frame wait returned 0 ***
[  248.479591] *** Channel 0: Frame wait timeout/error, generating frame ***
[  248.479613] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  248.479621] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  248.479627] *** Channel 0: Frame completion wait ***
[  248.479633] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  248.479639] *** Channel 0: Frame wait returned 10 ***
[  248.479645] *** Channel 0: Frame was ready, consuming it ***
[  248.479653] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  248.479660] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  248.479666] *** Channel 0: Frame completion wait ***
[  248.479671] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  248.539586] *** Channel 1: Frame wait returned 0 ***
[  248.539599] *** Channel 1: Frame wait timeout/error, generating frame ***
[  248.539620] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  248.539628] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  248.539634] *** Channel 1: Frame completion wait ***
[  248.539640] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  248.539646] *** Channel 1: Frame wait returned 10 ***
[  248.539652] *** Channel 1: Frame was ready, consuming it ***
[  248.539660] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  248.539667] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  248.539673] *** Channel 1: Frame completion wait ***
[  248.539678] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  248.579585] *** Channel 0: DQBUF wait returned 0 ***
[  248.579597] *** Channel 0: DQBUF timeout, generating frame ***
[  248.579606] *** Channel 0: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[  248.579648] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  248.579656] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  248.579662] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  248.579668] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  248.579674] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  248.579806] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  248.579816] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  248.579823] *** Channel 0: DQBUF - dequeue buffer request ***
[  248.579915] *** Channel 0: Frame wait returned 0 ***
[  248.580298] *** Channel 0: Frame wait timeout/error, generating frame ***
[  248.580336] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  248.580344] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  248.580350] *** Channel 0: Frame completion wait ***
[  248.580356] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  248.580362] *** Channel 0: Frame wait returned 10 ***
[  248.580368] *** Channel 0: Frame was ready, consuming it ***
[  248.580376] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  248.580382] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  248.580388] *** Channel 0: Frame completion wait ***
[  248.580394] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  248.580591] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  248.580612] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c15400 (name=gc2053) ***
[  248.580619] *** tx_isp_get_sensor: Found real sensor: 85c15400 ***
[  248.580640] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  248.590264] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  248.590278] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  248.590284] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  248.590290] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  248.590298] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  248.590306] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[  248.590312] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  248.590320] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[  248.590326] *** Channel 0: QBUF - Queue buffer index=0 ***
[  248.590332] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  248.590340] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[  248.590348] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  248.590354] *** Channel 0: QBUF EVENT - No VIC callback ***
[  248.590361] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[  248.590370] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[  248.590378] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[  248.590386] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=811d8680, vbm_buffer_count=4 ***
[  248.590392] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[  248.590399] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[  248.590412] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  248.590482] *** Channel 0: DQBUF wait returned 19 ***
[  248.590492] *** Channel 0: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[  248.590508] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  248.590516] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  248.590522] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  248.590528] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  248.590533] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  248.590683] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  248.590695] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  248.590702] *** Channel 0: DQBUF - dequeue buffer request ***
[  248.590708] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  248.590717] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c15400 (name=gc2053) ***
[  248.590724] *** tx_isp_get_sensor: Found real sensor: 85c15400 ***
[  248.590731] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  248.601356] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  248.601370] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  248.601376] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  248.601383] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  248.601390] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  248.601398] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[  248.601405] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  248.601412] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[  248.601418] *** Channel 0: QBUF - Queue buffer index=1 ***
[  248.601425] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  248.601433] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[  248.601440] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  248.601446] *** Channel 0: QBUF EVENT - No VIC callback ***
[  248.601454] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[  248.601462] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[  248.601470] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=4 ***
[  248.601478] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=811d8680, vbm_buffer_count=4 ***
[  248.601484] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[  248.601492] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[  248.601504] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  248.601597] *** Channel 0: Frame wait returned 8 ***
[  248.601604] *** Channel 0: Frame was ready, consuming it ***
[  248.601617] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  248.601624] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  248.601631] *** Channel 0: Frame completion wait ***
[  248.601636] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  248.639570] *** Channel 1: DQBUF wait returned 0 ***
[  248.639582] *** Channel 1: DQBUF timeout, generating frame ***
[  248.639591] *** Channel 1: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[  248.639697] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  248.639705] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  248.639712] *** Channel 1: DQBUF - dequeue buffer request ***
[  248.639718] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  248.639728] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c15400 (name=gc2053) ***
[  248.639735] *** tx_isp_get_sensor: Found real sensor: 85c15400 ***
[  248.639742] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[  248.639758] *** Channel 1: Frame wait returned 0 ***
[  248.639765] *** Channel 1: Frame wait timeout/error, generating frame ***
[  248.639776] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  248.639784] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  248.639790] *** Channel 1: Frame completion wait ***
[  248.639796] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  248.639802] *** Channel 1: Frame wait returned 10 ***
[  248.639808] *** Channel 1: Frame was ready, consuming it ***
[  248.639816] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  248.639822] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  248.639828] *** Channel 1: Frame completion wait ***
[  248.639834] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  248.641477] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  248.641506] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  248.641512] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  248.641518] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  248.641526] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  248.641534] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[  248.641540] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  248.641548] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[  248.641554] *** Channel 1: QBUF - Queue buffer index=0 ***
[  248.641560] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  248.641568] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[  248.641576] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[  248.641584] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[  248.641592] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[  248.641600] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=811d8100, vbm_buffer_count=2 ***
[  248.641606] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[  248.641614] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[  248.641624] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  248.641710] *** Channel 1: Frame wait returned 10 ***
[  248.641717] *** Channel 1: Frame was ready, consuming it ***
[  248.641730] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  248.641737] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  248.641744] *** Channel 1: Frame completion wait ***
[  248.641749] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  248.699578] *** Channel 0: Frame wait returned 0 ***
[  248.699592] *** Channel 0: Frame wait timeout/error, generating frame ***
[  248.699612] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  248.699620] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  248.699626] *** Channel 0: Frame completion wait ***
[  248.699632] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  248.699638] *** Channel 0: Frame wait returned 10 ***
[  248.699644] *** Channel 0: Frame was ready, consuming it ***
[  248.699652] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  248.699659] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  248.699664] *** Channel 0: Frame completion wait ***
[  248.699670] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  248.739572] *** Channel 1: Frame wait returned 0 ***
[  248.739584] *** Channel 1: Frame wait timeout/error, generating frame ***
[  248.739604] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  248.739612] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  248.739618] *** Channel 1: Frame completion wait ***
[  248.739624] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  248.739630] *** Channel 1: Frame wait returned 10 ***
[  248.739636] *** Channel 1: Frame was ready, consuming it ***
[  248.739644] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  248.739651] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  248.739657] *** Channel 1: Frame completion wait ***
[  248.739662] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  248.789580] *** Channel 0: DQBUF wait returned 0 ***
[  248.789592] *** Channel 0: DQBUF timeout, generating frame ***
[  248.789601] *** Channel 0: DQBUF complete - buffer[2] seq=1 flags=0x3 ***
[  248.789625] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  248.789632] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  248.789639] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  248.789644] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  248.789650] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  248.789770] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  248.789779] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  248.789786] *** Channel 0: DQBUF - dequeue buffer request ***
[  248.789792] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  248.789802] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c15400 (name=gc2053) ***
[  248.789809] *** tx_isp_get_sensor: Found real sensor: 85c15400 ***
[  248.789815] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  248.799760] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  248.799773] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  248.799780] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  248.799786] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  248.799794] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[  248.799801] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[  248.799808] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  248.799816] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[  248.799822] *** Channel 0: QBUF - Queue buffer index=2 ***
[  248.799828] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[  248.799836] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[  248.799844] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  248.799850] *** Channel 0: QBUF EVENT - No VIC callback ***
[  248.799858] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[  248.799866] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[  248.799874] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=4 ***
[  248.799882] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=811d8680, vbm_buffer_count=4 ***
[  248.799889] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[  248.799896] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[  248.799907] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  248.799930] *** Channel 0: Frame wait returned 1 ***
[  248.799936] *** Channel 0: Frame was ready, consuming it ***
[  248.799948] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  248.799955] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  248.799962] *** Channel 0: Frame completion wait ***
[  248.799968] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  248.839579] *** Channel 1: DQBUF wait returned 0 ***
[  248.839590] *** Channel 1: DQBUF timeout, generating frame ***
[  248.839600] *** Channel 1: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[  248.839708] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  248.839716] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  248.839740] *** Channel 1: DQBUF - dequeue buffer request ***
[  248.839746] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  248.839757] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c15400 (name=gc2053) ***
[  248.839764] *** tx_isp_get_sensor: Found real sensor: 85c15400 ***
[  248.839770] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[  248.839788] *** Channel 1: Frame wait returned 0 ***
[  248.839794] *** Channel 1: Frame wait timeout/error, generating frame ***
[  248.839806] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  248.839813] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  248.839819] *** Channel 1: Frame completion wait ***
[  248.839825] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  248.839831] *** Channel 1: Frame wait returned 10 ***
[  248.839837] *** Channel 1: Frame was ready, consuming it ***
[  248.839844] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  248.839852] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  248.839857] *** Channel 1: Frame completion wait ***
[  248.839863] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  248.841434] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  248.841448] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  248.841454] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  248.841461] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  248.841468] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  248.841476] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[  248.841483] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  248.841490] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[  248.841497] *** Channel 1: QBUF - Queue buffer index=1 ***
[  248.841503] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  248.841511] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[  248.841518] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[  248.841526] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[  248.841534] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[  248.841542] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=811d8100, vbm_buffer_count=2 ***
[  248.841549] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[  248.841556] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[  248.841568] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  248.841632] *** Channel 1: Frame wait returned 10 ***
[  248.841638] *** Channel 1: Frame was ready, consuming it ***
[  248.841651] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  248.841658] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  248.841665] *** Channel 1: Frame completion wait ***
[  248.841671] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  248.899576] *** Channel 0: Frame wait returned 0 ***
[  248.899588] *** Channel 0: Frame wait timeout/error, generating frame ***
[  248.899608] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  248.899616] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  248.899622] *** Channel 0: Frame completion wait ***
[  248.899628] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  248.899634] *** Channel 0: Frame wait returned 10 ***
[  248.899640] *** Channel 0: Frame was ready, consuming it ***
[  248.899648] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  248.899655] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  248.899660] *** Channel 0: Frame completion wait ***
[  248.899666] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  248.939577] *** Channel 1: Frame wait returned 0 ***
[  248.939589] *** Channel 1: Frame wait timeout/error, generating frame ***
[  248.939610] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  248.939617] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  248.939624] *** Channel 1: Frame completion wait ***
[  248.939630] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  248.939636] *** Channel 1: Frame wait returned 10 ***
[  248.939641] *** Channel 1: Frame was ready, consuming it ***
[  248.939649] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  248.939656] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  248.939662] *** Channel 1: Frame completion wait ***
[  248.939668] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  248.989618] *** Channel 0: DQBUF wait returned 0 ***
[  248.989630] *** Channel 0: DQBUF timeout, generating frame ***
[  248.989639] *** Channel 0: DQBUF complete - buffer[3] seq=2 flags=0x3 ***
[  248.989662] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  248.989670] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  248.989676] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  248.989682] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  248.989687] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  248.989801] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  248.989811] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  248.989818] *** Channel 0: DQBUF - dequeue buffer request ***
[  248.989824] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  248.989833] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c15400 (name=gc2053) ***
[  248.989840] *** tx_isp_get_sensor: Found real sensor: 85c15400 ***
[  248.989847] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  248.999773] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  248.999787] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  248.999793] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  248.999800] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  248.999807] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[  248.999814] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[  248.999822] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  248.999829] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[  248.999835] *** Channel 0: QBUF - Queue buffer index=3 ***
[  248.999842] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[  248.999850] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[  248.999856] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  248.999863] *** Channel 0: QBUF EVENT - No VIC callback ***
[  248.999870] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[  248.999878] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[  248.999886] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[  248.999894] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=811d8680, vbm_buffer_count=4 ***
[  248.999901] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[  248.999908] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[  248.999919] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  248.999942] *** Channel 0: Frame wait returned 1 ***
[  248.999948] *** Channel 0: Frame was ready, consuming it ***
[  248.999960] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  248.999967] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  248.999974] *** Channel 0: Frame completion wait ***
[  248.999980] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  249.008966] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  249.008978] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  249.008985] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  249.008991] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  249.008996] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  249.039588] *** Channel 1: DQBUF wait returned 0 ***
[  249.039600] *** Channel 1: DQBUF timeout, generating frame ***
[  249.039609] *** Channel 1: DQBUF complete - buffer[0] seq=1 flags=0x3 ***
[  249.039716] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  249.039724] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  249.039731] *** Channel 1: DQBUF - dequeue buffer request ***
[  249.039737] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  249.039747] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c15400 (name=gc2053) ***
[  249.039754] *** tx_isp_get_sensor: Found real sensor: 85c15400 ***
[  249.039761] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[  249.039777] *** Channel 1: Frame wait returned 0 ***
[  249.039784] *** Channel 1: Frame wait timeout/error, generating frame ***
[  249.039795] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  249.039802] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  249.039808] *** Channel 1: Frame completion wait ***
[  249.039814] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  249.039820] *** Channel 1: Frame wait returned 10 ***
[  249.039826] *** Channel 1: Frame was ready, consuming it ***
[  249.039834] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  249.039858] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  249.039864] *** Channel 1: Frame completion wait ***
[  249.039870] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  249.039983] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  249.039993] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  249.039999] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  249.040006] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  249.040013] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  249.040020] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[  249.040028] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  249.040035] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[  249.040042] *** Channel 1: QBUF - Queue buffer index=0 ***
[  249.040048] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  249.040055] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[  249.040062] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[  249.040071] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[  249.040080] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[  249.040087] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=811d8100, vbm_buffer_count=2 ***
[  249.040094] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[  249.040101] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[  249.040114] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  249.040136] *** Channel 1: Frame wait returned 10 ***
[  249.040142] *** Channel 1: Frame was ready, consuming it ***
[  249.040152] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  249.040158] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  249.040165] *** Channel 1: Frame completion wait ***
[  249.040170] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  249.099586] *** Channel 0: Frame wait returned 0 ***
[  249.099597] *** Channel 0: Frame wait timeout/error, generating frame ***
[  249.099617] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  249.099625] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  249.099631] *** Channel 0: Frame completion wait ***
[  249.099637] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  249.099643] *** Channel 0: Frame wait returned 10 ***
[  249.099649] *** Channel 0: Frame was ready, consuming it ***
[  249.099657] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  249.099664] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  249.099670] *** Channel 0: Frame completion wait ***
[  249.099676] *** Channel 0: Waiting for frame (timeout=100ms) ***
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:      41946   jz-intc  jz-timerost
 14:         52   jz-intc  ipu
 15:      69763   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          1   jz-intc  isp-m0
 38:          0   jz-intc  isp-w02
 44:      16376   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        385   jz-intc  uart1
 68:        163   jz-intc  jz-i2c.0
 70:         18   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
root@ing-wyze-cam3-a000 ~# [INFO:IMPAudioServerMediaSubsession.cpp]: IMPAudioServerMediaSubsession init
[INFO:RTSP.cpp]: Audio stream 0 added to session
