--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml logibone_camera.twx logibone_camera.ncd -o
logibone_camera.twr logibone_camera.pcf -ucf logibone_ra2_1.ucf

Design file:              logibone_camera.ncd
Physical constraint file: logibone_camera.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.948ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: sys_clocks_gen/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: sys_clocks_gen/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: sys_clocks_gen/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: sys_clocks_gen/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: sys_clocks_gen/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PER_CLK100 = PERIOD TIMEGRP "clk100_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 185 paths analyzed, 101 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.698ns.
--------------------------------------------------------------------------------

Paths for end point gpmc2wishbone/address_bridge_12 (SLICE_X12Y61.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/burst_counter_16 (FF)
  Destination:          gpmc2wishbone/address_bridge_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.605ns (Levels of Logic = 1)
  Clock Path Skew:      -0.058ns (0.662 - 0.720)
  Source Clock:         GPMC_CLK_BUFGP falling at 10.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/burst_counter_16 to gpmc2wishbone/address_bridge_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y57.AQ       Tcko                  0.476   gpmc2wishbone/burst_counter<16>
                                                       gpmc2wishbone/burst_counter_16
    SLICE_X3Y57.A2       net (fanout=1)        0.751   gpmc2wishbone/burst_counter<16>
    SLICE_X3Y57.A        Tilo                  0.259   gpmc2wishbone/burst_counter<6>
                                                       gpmc2wishbone/_n0083_inv1
    SLICE_X12Y61.CE      net (fanout=4)        1.806   gpmc2wishbone/_n0083_inv
    SLICE_X12Y61.CLK     Tceck                 0.313   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/address_bridge_12
    -------------------------------------------------  ---------------------------
    Total                                      3.605ns (1.048ns logic, 2.557ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point gpmc2wishbone/address_bridge_8 (SLICE_X12Y60.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/burst_counter_16 (FF)
  Destination:          gpmc2wishbone/address_bridge_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.576ns (Levels of Logic = 1)
  Clock Path Skew:      -0.060ns (0.660 - 0.720)
  Source Clock:         GPMC_CLK_BUFGP falling at 10.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/burst_counter_16 to gpmc2wishbone/address_bridge_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y57.AQ       Tcko                  0.476   gpmc2wishbone/burst_counter<16>
                                                       gpmc2wishbone/burst_counter_16
    SLICE_X3Y57.A2       net (fanout=1)        0.751   gpmc2wishbone/burst_counter<16>
    SLICE_X3Y57.A        Tilo                  0.259   gpmc2wishbone/burst_counter<6>
                                                       gpmc2wishbone/_n0083_inv1
    SLICE_X12Y60.CE      net (fanout=4)        1.777   gpmc2wishbone/_n0083_inv
    SLICE_X12Y60.CLK     Tceck                 0.313   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/address_bridge_8
    -------------------------------------------------  ---------------------------
    Total                                      3.576ns (1.048ns logic, 2.528ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point gpmc2wishbone/address_bridge_14 (SLICE_X12Y61.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/burst_counter_16 (FF)
  Destination:          gpmc2wishbone/address_bridge_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.561ns (Levels of Logic = 1)
  Clock Path Skew:      -0.058ns (0.662 - 0.720)
  Source Clock:         GPMC_CLK_BUFGP falling at 10.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/burst_counter_16 to gpmc2wishbone/address_bridge_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y57.AQ       Tcko                  0.476   gpmc2wishbone/burst_counter<16>
                                                       gpmc2wishbone/burst_counter_16
    SLICE_X3Y57.A2       net (fanout=1)        0.751   gpmc2wishbone/burst_counter<16>
    SLICE_X3Y57.A        Tilo                  0.259   gpmc2wishbone/burst_counter<6>
                                                       gpmc2wishbone/_n0083_inv1
    SLICE_X12Y61.CE      net (fanout=4)        1.806   gpmc2wishbone/_n0083_inv
    SLICE_X12Y61.CLK     Tceck                 0.269   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/address_bridge_14
    -------------------------------------------------  ---------------------------
    Total                                      3.561ns (1.004ns logic, 2.557ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PER_CLK100 = PERIOD TIMEGRP "clk100_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point gpmc2wishbone/burst_counter_13 (SLICE_X1Y57.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gpmc2wishbone/burst_counter_12 (FF)
  Destination:          gpmc2wishbone/burst_counter_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         GPMC_CLK_BUFGP falling at 30.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gpmc2wishbone/burst_counter_12 to gpmc2wishbone/burst_counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y57.CQ       Tcko                  0.198   gpmc2wishbone/burst_counter<14>
                                                       gpmc2wishbone/burst_counter_12
    SLICE_X1Y57.C5       net (fanout=1)        0.052   gpmc2wishbone/burst_counter<12>
    SLICE_X1Y57.CLK      Tah         (-Th)    -0.155   gpmc2wishbone/burst_counter<14>
                                                       gpmc2wishbone/Mmux_burst_counter[16]_GND_22_o_mux_5_OUT51
                                                       gpmc2wishbone/burst_counter_13
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.353ns logic, 0.052ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Paths for end point gpmc2wishbone/burst_counter_5 (SLICE_X3Y57.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gpmc2wishbone/burst_counter_4 (FF)
  Destination:          gpmc2wishbone/burst_counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         GPMC_CLK_BUFGP falling at 30.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gpmc2wishbone/burst_counter_4 to gpmc2wishbone/burst_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y57.CQ       Tcko                  0.198   gpmc2wishbone/burst_counter<6>
                                                       gpmc2wishbone/burst_counter_4
    SLICE_X3Y57.C5       net (fanout=1)        0.052   gpmc2wishbone/burst_counter<4>
    SLICE_X3Y57.CLK      Tah         (-Th)    -0.155   gpmc2wishbone/burst_counter<6>
                                                       gpmc2wishbone/Mmux_burst_counter[16]_GND_22_o_mux_5_OUT131
                                                       gpmc2wishbone/burst_counter_5
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.353ns logic, 0.052ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Paths for end point gpmc2wishbone/burst_counter_11 (SLICE_X1Y57.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gpmc2wishbone/burst_counter_10 (FF)
  Destination:          gpmc2wishbone/burst_counter_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         GPMC_CLK_BUFGP falling at 30.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gpmc2wishbone/burst_counter_10 to gpmc2wishbone/burst_counter_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y57.BQ       Tcko                  0.198   gpmc2wishbone/burst_counter<14>
                                                       gpmc2wishbone/burst_counter_10
    SLICE_X1Y57.B5       net (fanout=1)        0.068   gpmc2wishbone/burst_counter<10>
    SLICE_X1Y57.CLK      Tah         (-Th)    -0.155   gpmc2wishbone/burst_counter<14>
                                                       gpmc2wishbone/Mmux_burst_counter[16]_GND_22_o_mux_5_OUT31
                                                       gpmc2wishbone/burst_counter_11
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.353ns logic, 0.068ns route)
                                                       (83.8% logic, 16.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK100 = PERIOD TIMEGRP "clk100_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: GPMC_CLK_BUFGP/BUFG/I0
  Logical resource: GPMC_CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: GPMC_CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: gpmc2wishbone/readdata<10>/CLK0
  Logical resource: gpmc2wishbone/readdata_10/CK0
  Location pin: OLOGIC_X11Y60.CLK0
  Clock network: GPMC_CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: gpmc2wishbone/readdata<11>/CLK0
  Logical resource: gpmc2wishbone/readdata_11/CK0
  Location pin: OLOGIC_X12Y46.CLK0
  Clock network: GPMC_CLK_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clocks_gen_clkout1 = PERIOD TIMEGRP 
"sys_clocks_gen_clkout1"         TS_PER_CLK50 / 0.48 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2557 paths analyzed, 433 endpoints analyzed, 89 failing endpoints
 89 timing errors detected. (89 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 181.219ns.
--------------------------------------------------------------------------------

Paths for end point camera_conf_block/i2c_data_2 (SLICE_X19Y26.CE), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conf_rom/Mram_rom (RAM)
  Destination:          camera_conf_block/i2c_data_2 (FF)
  Requirement:          1.666ns
  Data Path Delay:      6.314ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.661ns (1.450 - 2.111)
  Source Clock:         gls_clk rising at 40.000ns
  Destination Clock:    PMOD2_3_OBUF rising at 41.666ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: conf_rom/Mram_rom to camera_conf_block/i2c_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOADO0   Trcko_DOA             1.800   conf_rom/Mram_rom
                                                       conf_rom/Mram_rom
    SLICE_X18Y25.D5      net (fanout=2)        1.008   rom_data<0>
    SLICE_X18Y25.D       Tilo                  0.235   camera_conf_block/n0021<15>
                                                       camera_conf_block/n0021<15>1
    SLICE_X18Y25.C6      net (fanout=1)        0.143   camera_conf_block/n0021<15>
    SLICE_X18Y25.C       Tilo                  0.235   camera_conf_block/n0021<15>
                                                       camera_conf_block/n0021<15>2
    SLICE_X18Y25.B4      net (fanout=1)        0.303   camera_conf_block/n0021<15>1
    SLICE_X18Y25.B       Tilo                  0.235   camera_conf_block/n0021<15>
                                                       camera_conf_block/n0021<15>3
    SLICE_X17Y25.D5      net (fanout=3)        0.454   camera_conf_block/n0021
    SLICE_X17Y25.DMUX    Tilo                  0.337   camera_conf_block/i2c_data<1>
                                                       camera_conf_block/_n0110_inv_SW2
    SLICE_X17Y25.C4      net (fanout=1)        0.319   N10
    SLICE_X17Y25.C       Tilo                  0.259   camera_conf_block/i2c_data<1>
                                                       camera_conf_block/_n0110_inv
    SLICE_X19Y26.CE      net (fanout=4)        0.596   camera_conf_block/_n0110_inv
    SLICE_X19Y26.CLK     Tceck                 0.390   camera_conf_block/i2c_data<2>
                                                       camera_conf_block/i2c_data_2
    -------------------------------------------------  ---------------------------
    Total                                      6.314ns (3.491ns logic, 2.823ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conf_rom/Mram_rom (RAM)
  Destination:          camera_conf_block/i2c_data_2 (FF)
  Requirement:          1.666ns
  Data Path Delay:      6.304ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.661ns (1.450 - 2.111)
  Source Clock:         gls_clk rising at 40.000ns
  Destination Clock:    PMOD2_3_OBUF rising at 41.666ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: conf_rom/Mram_rom to camera_conf_block/i2c_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOADO7   Trcko_DOA             1.800   conf_rom/Mram_rom
                                                       conf_rom/Mram_rom
    SLICE_X18Y25.C1      net (fanout=2)        1.376   rom_data<7>
    SLICE_X18Y25.C       Tilo                  0.235   camera_conf_block/n0021<15>
                                                       camera_conf_block/n0021<15>2
    SLICE_X18Y25.B4      net (fanout=1)        0.303   camera_conf_block/n0021<15>1
    SLICE_X18Y25.B       Tilo                  0.235   camera_conf_block/n0021<15>
                                                       camera_conf_block/n0021<15>3
    SLICE_X17Y25.D5      net (fanout=3)        0.454   camera_conf_block/n0021
    SLICE_X17Y25.DMUX    Tilo                  0.337   camera_conf_block/i2c_data<1>
                                                       camera_conf_block/_n0110_inv_SW2
    SLICE_X17Y25.C4      net (fanout=1)        0.319   N10
    SLICE_X17Y25.C       Tilo                  0.259   camera_conf_block/i2c_data<1>
                                                       camera_conf_block/_n0110_inv
    SLICE_X19Y26.CE      net (fanout=4)        0.596   camera_conf_block/_n0110_inv
    SLICE_X19Y26.CLK     Tceck                 0.390   camera_conf_block/i2c_data<2>
                                                       camera_conf_block/i2c_data_2
    -------------------------------------------------  ---------------------------
    Total                                      6.304ns (3.256ns logic, 3.048ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conf_rom/Mram_rom (RAM)
  Destination:          camera_conf_block/i2c_data_2 (FF)
  Requirement:          1.666ns
  Data Path Delay:      6.252ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.661ns (1.450 - 2.111)
  Source Clock:         gls_clk rising at 40.000ns
  Destination Clock:    PMOD2_3_OBUF rising at 41.666ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: conf_rom/Mram_rom to camera_conf_block/i2c_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOADO3   Trcko_DOA             1.800   conf_rom/Mram_rom
                                                       conf_rom/Mram_rom
    SLICE_X18Y25.D1      net (fanout=2)        0.946   rom_data<3>
    SLICE_X18Y25.D       Tilo                  0.235   camera_conf_block/n0021<15>
                                                       camera_conf_block/n0021<15>1
    SLICE_X18Y25.C6      net (fanout=1)        0.143   camera_conf_block/n0021<15>
    SLICE_X18Y25.C       Tilo                  0.235   camera_conf_block/n0021<15>
                                                       camera_conf_block/n0021<15>2
    SLICE_X18Y25.B4      net (fanout=1)        0.303   camera_conf_block/n0021<15>1
    SLICE_X18Y25.B       Tilo                  0.235   camera_conf_block/n0021<15>
                                                       camera_conf_block/n0021<15>3
    SLICE_X17Y25.D5      net (fanout=3)        0.454   camera_conf_block/n0021
    SLICE_X17Y25.DMUX    Tilo                  0.337   camera_conf_block/i2c_data<1>
                                                       camera_conf_block/_n0110_inv_SW2
    SLICE_X17Y25.C4      net (fanout=1)        0.319   N10
    SLICE_X17Y25.C       Tilo                  0.259   camera_conf_block/i2c_data<1>
                                                       camera_conf_block/_n0110_inv
    SLICE_X19Y26.CE      net (fanout=4)        0.596   camera_conf_block/_n0110_inv
    SLICE_X19Y26.CLK     Tceck                 0.390   camera_conf_block/i2c_data<2>
                                                       camera_conf_block/i2c_data_2
    -------------------------------------------------  ---------------------------
    Total                                      6.252ns (3.491ns logic, 2.761ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point camera_conf_block/i2c_data_1 (SLICE_X17Y25.CE), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conf_rom/Mram_rom (RAM)
  Destination:          camera_conf_block/i2c_data_1 (FF)
  Requirement:          1.666ns
  Data Path Delay:      6.098ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.664ns (1.447 - 2.111)
  Source Clock:         gls_clk rising at 40.000ns
  Destination Clock:    PMOD2_3_OBUF rising at 41.666ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: conf_rom/Mram_rom to camera_conf_block/i2c_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOADO0   Trcko_DOA             1.800   conf_rom/Mram_rom
                                                       conf_rom/Mram_rom
    SLICE_X18Y25.D5      net (fanout=2)        1.008   rom_data<0>
    SLICE_X18Y25.D       Tilo                  0.235   camera_conf_block/n0021<15>
                                                       camera_conf_block/n0021<15>1
    SLICE_X18Y25.C6      net (fanout=1)        0.143   camera_conf_block/n0021<15>
    SLICE_X18Y25.C       Tilo                  0.235   camera_conf_block/n0021<15>
                                                       camera_conf_block/n0021<15>2
    SLICE_X18Y25.B4      net (fanout=1)        0.303   camera_conf_block/n0021<15>1
    SLICE_X18Y25.B       Tilo                  0.235   camera_conf_block/n0021<15>
                                                       camera_conf_block/n0021<15>3
    SLICE_X17Y25.D5      net (fanout=3)        0.454   camera_conf_block/n0021
    SLICE_X17Y25.DMUX    Tilo                  0.337   camera_conf_block/i2c_data<1>
                                                       camera_conf_block/_n0110_inv_SW2
    SLICE_X17Y25.C4      net (fanout=1)        0.319   N10
    SLICE_X17Y25.C       Tilo                  0.259   camera_conf_block/i2c_data<1>
                                                       camera_conf_block/_n0110_inv
    SLICE_X17Y25.CE      net (fanout=4)        0.380   camera_conf_block/_n0110_inv
    SLICE_X17Y25.CLK     Tceck                 0.390   camera_conf_block/i2c_data<1>
                                                       camera_conf_block/i2c_data_1
    -------------------------------------------------  ---------------------------
    Total                                      6.098ns (3.491ns logic, 2.607ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conf_rom/Mram_rom (RAM)
  Destination:          camera_conf_block/i2c_data_1 (FF)
  Requirement:          1.666ns
  Data Path Delay:      6.088ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.664ns (1.447 - 2.111)
  Source Clock:         gls_clk rising at 40.000ns
  Destination Clock:    PMOD2_3_OBUF rising at 41.666ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: conf_rom/Mram_rom to camera_conf_block/i2c_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOADO7   Trcko_DOA             1.800   conf_rom/Mram_rom
                                                       conf_rom/Mram_rom
    SLICE_X18Y25.C1      net (fanout=2)        1.376   rom_data<7>
    SLICE_X18Y25.C       Tilo                  0.235   camera_conf_block/n0021<15>
                                                       camera_conf_block/n0021<15>2
    SLICE_X18Y25.B4      net (fanout=1)        0.303   camera_conf_block/n0021<15>1
    SLICE_X18Y25.B       Tilo                  0.235   camera_conf_block/n0021<15>
                                                       camera_conf_block/n0021<15>3
    SLICE_X17Y25.D5      net (fanout=3)        0.454   camera_conf_block/n0021
    SLICE_X17Y25.DMUX    Tilo                  0.337   camera_conf_block/i2c_data<1>
                                                       camera_conf_block/_n0110_inv_SW2
    SLICE_X17Y25.C4      net (fanout=1)        0.319   N10
    SLICE_X17Y25.C       Tilo                  0.259   camera_conf_block/i2c_data<1>
                                                       camera_conf_block/_n0110_inv
    SLICE_X17Y25.CE      net (fanout=4)        0.380   camera_conf_block/_n0110_inv
    SLICE_X17Y25.CLK     Tceck                 0.390   camera_conf_block/i2c_data<1>
                                                       camera_conf_block/i2c_data_1
    -------------------------------------------------  ---------------------------
    Total                                      6.088ns (3.256ns logic, 2.832ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conf_rom/Mram_rom (RAM)
  Destination:          camera_conf_block/i2c_data_1 (FF)
  Requirement:          1.666ns
  Data Path Delay:      6.036ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.664ns (1.447 - 2.111)
  Source Clock:         gls_clk rising at 40.000ns
  Destination Clock:    PMOD2_3_OBUF rising at 41.666ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: conf_rom/Mram_rom to camera_conf_block/i2c_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOADO3   Trcko_DOA             1.800   conf_rom/Mram_rom
                                                       conf_rom/Mram_rom
    SLICE_X18Y25.D1      net (fanout=2)        0.946   rom_data<3>
    SLICE_X18Y25.D       Tilo                  0.235   camera_conf_block/n0021<15>
                                                       camera_conf_block/n0021<15>1
    SLICE_X18Y25.C6      net (fanout=1)        0.143   camera_conf_block/n0021<15>
    SLICE_X18Y25.C       Tilo                  0.235   camera_conf_block/n0021<15>
                                                       camera_conf_block/n0021<15>2
    SLICE_X18Y25.B4      net (fanout=1)        0.303   camera_conf_block/n0021<15>1
    SLICE_X18Y25.B       Tilo                  0.235   camera_conf_block/n0021<15>
                                                       camera_conf_block/n0021<15>3
    SLICE_X17Y25.D5      net (fanout=3)        0.454   camera_conf_block/n0021
    SLICE_X17Y25.DMUX    Tilo                  0.337   camera_conf_block/i2c_data<1>
                                                       camera_conf_block/_n0110_inv_SW2
    SLICE_X17Y25.C4      net (fanout=1)        0.319   N10
    SLICE_X17Y25.C       Tilo                  0.259   camera_conf_block/i2c_data<1>
                                                       camera_conf_block/_n0110_inv
    SLICE_X17Y25.CE      net (fanout=4)        0.380   camera_conf_block/_n0110_inv
    SLICE_X17Y25.CLK     Tceck                 0.390   camera_conf_block/i2c_data<1>
                                                       camera_conf_block/i2c_data_1
    -------------------------------------------------  ---------------------------
    Total                                      6.036ns (3.491ns logic, 2.545ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Paths for end point camera_conf_block/i2c_data_3 (SLICE_X17Y25.CE), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conf_rom/Mram_rom (RAM)
  Destination:          camera_conf_block/i2c_data_3 (FF)
  Requirement:          1.666ns
  Data Path Delay:      6.073ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.664ns (1.447 - 2.111)
  Source Clock:         gls_clk rising at 40.000ns
  Destination Clock:    PMOD2_3_OBUF rising at 41.666ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: conf_rom/Mram_rom to camera_conf_block/i2c_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOADO0   Trcko_DOA             1.800   conf_rom/Mram_rom
                                                       conf_rom/Mram_rom
    SLICE_X18Y25.D5      net (fanout=2)        1.008   rom_data<0>
    SLICE_X18Y25.D       Tilo                  0.235   camera_conf_block/n0021<15>
                                                       camera_conf_block/n0021<15>1
    SLICE_X18Y25.C6      net (fanout=1)        0.143   camera_conf_block/n0021<15>
    SLICE_X18Y25.C       Tilo                  0.235   camera_conf_block/n0021<15>
                                                       camera_conf_block/n0021<15>2
    SLICE_X18Y25.B4      net (fanout=1)        0.303   camera_conf_block/n0021<15>1
    SLICE_X18Y25.B       Tilo                  0.235   camera_conf_block/n0021<15>
                                                       camera_conf_block/n0021<15>3
    SLICE_X17Y25.D5      net (fanout=3)        0.454   camera_conf_block/n0021
    SLICE_X17Y25.DMUX    Tilo                  0.337   camera_conf_block/i2c_data<1>
                                                       camera_conf_block/_n0110_inv_SW2
    SLICE_X17Y25.C4      net (fanout=1)        0.319   N10
    SLICE_X17Y25.C       Tilo                  0.259   camera_conf_block/i2c_data<1>
                                                       camera_conf_block/_n0110_inv
    SLICE_X17Y25.CE      net (fanout=4)        0.380   camera_conf_block/_n0110_inv
    SLICE_X17Y25.CLK     Tceck                 0.365   camera_conf_block/i2c_data<1>
                                                       camera_conf_block/i2c_data_3
    -------------------------------------------------  ---------------------------
    Total                                      6.073ns (3.466ns logic, 2.607ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conf_rom/Mram_rom (RAM)
  Destination:          camera_conf_block/i2c_data_3 (FF)
  Requirement:          1.666ns
  Data Path Delay:      6.063ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.664ns (1.447 - 2.111)
  Source Clock:         gls_clk rising at 40.000ns
  Destination Clock:    PMOD2_3_OBUF rising at 41.666ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: conf_rom/Mram_rom to camera_conf_block/i2c_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOADO7   Trcko_DOA             1.800   conf_rom/Mram_rom
                                                       conf_rom/Mram_rom
    SLICE_X18Y25.C1      net (fanout=2)        1.376   rom_data<7>
    SLICE_X18Y25.C       Tilo                  0.235   camera_conf_block/n0021<15>
                                                       camera_conf_block/n0021<15>2
    SLICE_X18Y25.B4      net (fanout=1)        0.303   camera_conf_block/n0021<15>1
    SLICE_X18Y25.B       Tilo                  0.235   camera_conf_block/n0021<15>
                                                       camera_conf_block/n0021<15>3
    SLICE_X17Y25.D5      net (fanout=3)        0.454   camera_conf_block/n0021
    SLICE_X17Y25.DMUX    Tilo                  0.337   camera_conf_block/i2c_data<1>
                                                       camera_conf_block/_n0110_inv_SW2
    SLICE_X17Y25.C4      net (fanout=1)        0.319   N10
    SLICE_X17Y25.C       Tilo                  0.259   camera_conf_block/i2c_data<1>
                                                       camera_conf_block/_n0110_inv
    SLICE_X17Y25.CE      net (fanout=4)        0.380   camera_conf_block/_n0110_inv
    SLICE_X17Y25.CLK     Tceck                 0.365   camera_conf_block/i2c_data<1>
                                                       camera_conf_block/i2c_data_3
    -------------------------------------------------  ---------------------------
    Total                                      6.063ns (3.231ns logic, 2.832ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conf_rom/Mram_rom (RAM)
  Destination:          camera_conf_block/i2c_data_3 (FF)
  Requirement:          1.666ns
  Data Path Delay:      6.011ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.664ns (1.447 - 2.111)
  Source Clock:         gls_clk rising at 40.000ns
  Destination Clock:    PMOD2_3_OBUF rising at 41.666ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: conf_rom/Mram_rom to camera_conf_block/i2c_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y13.DOADO3   Trcko_DOA             1.800   conf_rom/Mram_rom
                                                       conf_rom/Mram_rom
    SLICE_X18Y25.D1      net (fanout=2)        0.946   rom_data<3>
    SLICE_X18Y25.D       Tilo                  0.235   camera_conf_block/n0021<15>
                                                       camera_conf_block/n0021<15>1
    SLICE_X18Y25.C6      net (fanout=1)        0.143   camera_conf_block/n0021<15>
    SLICE_X18Y25.C       Tilo                  0.235   camera_conf_block/n0021<15>
                                                       camera_conf_block/n0021<15>2
    SLICE_X18Y25.B4      net (fanout=1)        0.303   camera_conf_block/n0021<15>1
    SLICE_X18Y25.B       Tilo                  0.235   camera_conf_block/n0021<15>
                                                       camera_conf_block/n0021<15>3
    SLICE_X17Y25.D5      net (fanout=3)        0.454   camera_conf_block/n0021
    SLICE_X17Y25.DMUX    Tilo                  0.337   camera_conf_block/i2c_data<1>
                                                       camera_conf_block/_n0110_inv_SW2
    SLICE_X17Y25.C4      net (fanout=1)        0.319   N10
    SLICE_X17Y25.C       Tilo                  0.259   camera_conf_block/i2c_data<1>
                                                       camera_conf_block/_n0110_inv
    SLICE_X17Y25.CE      net (fanout=4)        0.380   camera_conf_block/_n0110_inv
    SLICE_X17Y25.CLK     Tceck                 0.365   camera_conf_block/i2c_data<1>
                                                       camera_conf_block/i2c_data_3
    -------------------------------------------------  ---------------------------
    Total                                      6.011ns (3.466ns logic, 2.545ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clocks_gen_clkout1 = PERIOD TIMEGRP "sys_clocks_gen_clkout1"
        TS_PER_CLK50 / 0.48 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point camera_conf_block/i2c_master0/slave_addr_i_5 (SLICE_X11Y22.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               camera_conf_block/i2c_master0/slave_addr_i_4 (FF)
  Destination:          camera_conf_block/i2c_master0/slave_addr_i_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PMOD2_3_OBUF rising at 0.000ns
  Destination Clock:    PMOD2_3_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: camera_conf_block/i2c_master0/slave_addr_i_4 to camera_conf_block/i2c_master0/slave_addr_i_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y22.CQ      Tcko                  0.198   camera_conf_block/i2c_master0/slave_addr_i<6>
                                                       camera_conf_block/i2c_master0/slave_addr_i_4
    SLICE_X11Y22.C5      net (fanout=1)        0.052   camera_conf_block/i2c_master0/slave_addr_i<4>
    SLICE_X11Y22.CLK     Tah         (-Th)    -0.155   camera_conf_block/i2c_master0/slave_addr_i<6>
                                                       camera_conf_block/i2c_master0/Mmux__n037151
                                                       camera_conf_block/i2c_master0/slave_addr_i_5
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.353ns logic, 0.052ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Paths for end point camera_conf_block/i2c_master0/slave_addr_i_3 (SLICE_X11Y22.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               camera_conf_block/i2c_master0/slave_addr_i_2 (FF)
  Destination:          camera_conf_block/i2c_master0/slave_addr_i_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PMOD2_3_OBUF rising at 0.000ns
  Destination Clock:    PMOD2_3_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: camera_conf_block/i2c_master0/slave_addr_i_2 to camera_conf_block/i2c_master0/slave_addr_i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y22.BQ      Tcko                  0.198   camera_conf_block/i2c_master0/slave_addr_i<6>
                                                       camera_conf_block/i2c_master0/slave_addr_i_2
    SLICE_X11Y22.B5      net (fanout=1)        0.068   camera_conf_block/i2c_master0/slave_addr_i<2>
    SLICE_X11Y22.CLK     Tah         (-Th)    -0.155   camera_conf_block/i2c_master0/slave_addr_i<6>
                                                       camera_conf_block/i2c_master0/Mmux__n037131
                                                       camera_conf_block/i2c_master0/slave_addr_i_3
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.353ns logic, 0.068ns route)
                                                       (83.8% logic, 16.2% route)

--------------------------------------------------------------------------------

Paths for end point camera_conf_block/i2c_master0/state[3]_clock_DFF_123 (SLICE_X15Y22.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               camera_conf_block/i2c_master0/state[3]_clock_DFF_123 (FF)
  Destination:          camera_conf_block/i2c_master0/state[3]_clock_DFF_123 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PMOD2_3_OBUF rising at 0.000ns
  Destination Clock:    PMOD2_3_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: camera_conf_block/i2c_master0/state[3]_clock_DFF_123 to camera_conf_block/i2c_master0/state[3]_clock_DFF_123
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.AQ      Tcko                  0.198   camera_conf_block/i2c_master0/state[3]_clock_DFF_124
                                                       camera_conf_block/i2c_master0/state[3]_clock_DFF_123
    SLICE_X15Y22.A6      net (fanout=2)        0.027   camera_conf_block/i2c_master0/state[3]_clock_DFF_123
    SLICE_X15Y22.CLK     Tah         (-Th)    -0.215   camera_conf_block/i2c_master0/state[3]_clock_DFF_124
                                                       camera_conf_block/i2c_master0/state[3]_clock_DFF_123_rstpot
                                                       camera_conf_block/i2c_master0/state[3]_clock_DFF_123
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clocks_gen_clkout1 = PERIOD TIMEGRP "sys_clocks_gen_clkout1"
        TS_PER_CLK50 / 0.48 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.000ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: sys_clocks_gen/clkout2_buf/I0
  Logical resource: sys_clocks_gen/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: sys_clocks_gen/clkout1
--------------------------------------------------------------------------------
Slack: 41.186ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: camera_conf_block/temp_counter/Qp<3>/CLK
  Logical resource: camera_conf_block/temp_counter/Qp_0/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: PMOD2_3_OBUF
--------------------------------------------------------------------------------
Slack: 41.186ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.666ns
  High pulse: 20.833ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: camera_conf_block/temp_counter/Qp<3>/SR
  Logical resource: camera_conf_block/temp_counter/Qp_0/SR
  Location pin: SLICE_X16Y22.SR
  Clock network: LED_0_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clocks_gen_clkout0 = PERIOD TIMEGRP 
"sys_clocks_gen_clkout0"         TS_PER_CLK50 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11047 paths analyzed, 1063 endpoints analyzed, 7 failing endpoints
 7 timing errors detected. (7 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.130ns.
--------------------------------------------------------------------------------

Paths for end point conf_rom/Mram_rom (RAMB8_X1Y13.ADDRAWRADDR6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               camera_conf_block/reg_addr_temp_2 (FF)
  Destination:          conf_rom/Mram_rom (RAM)
  Requirement:          1.667ns
  Data Path Delay:      1.760ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.658ns (1.450 - 2.108)
  Source Clock:         PMOD2_3_OBUF rising at 208.333ns
  Destination Clock:    gls_clk rising at 210.000ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: camera_conf_block/reg_addr_temp_2 to conf_rom/Mram_rom
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X18Y22.CQ          Tcko                  0.476   camera_conf_block/reg_addr_temp<3>
                                                           camera_conf_block/reg_addr_temp_2
    RAMB8_X1Y13.ADDRAWRADDR6 net (fanout=3)        0.884   camera_conf_block/reg_addr_temp<2>
    RAMB8_X1Y13.CLKAWRCLK    Trcck_ADDRA           0.400   conf_rom/Mram_rom
                                                           conf_rom/Mram_rom
    -----------------------------------------------------  ---------------------------
    Total                                          1.760ns (0.876ns logic, 0.884ns route)
                                                           (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Paths for end point conf_rom/Mram_rom (RAMB8_X1Y13.ADDRAWRADDR5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               camera_conf_block/reg_addr_temp_1 (FF)
  Destination:          conf_rom/Mram_rom (RAM)
  Requirement:          1.667ns
  Data Path Delay:      1.695ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.658ns (1.450 - 2.108)
  Source Clock:         PMOD2_3_OBUF rising at 208.333ns
  Destination Clock:    gls_clk rising at 210.000ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: camera_conf_block/reg_addr_temp_1 to conf_rom/Mram_rom
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X18Y22.BQ          Tcko                  0.476   camera_conf_block/reg_addr_temp<3>
                                                           camera_conf_block/reg_addr_temp_1
    RAMB8_X1Y13.ADDRAWRADDR5 net (fanout=3)        0.819   camera_conf_block/reg_addr_temp<1>
    RAMB8_X1Y13.CLKAWRCLK    Trcck_ADDRA           0.400   conf_rom/Mram_rom
                                                           conf_rom/Mram_rom
    -----------------------------------------------------  ---------------------------
    Total                                          1.695ns (0.876ns logic, 0.819ns route)
                                                           (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Paths for end point conf_rom/Mram_rom (RAMB8_X1Y13.ADDRAWRADDR4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               camera_conf_block/reg_addr_temp_0 (FF)
  Destination:          conf_rom/Mram_rom (RAM)
  Requirement:          1.667ns
  Data Path Delay:      1.513ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.658ns (1.450 - 2.108)
  Source Clock:         PMOD2_3_OBUF rising at 208.333ns
  Destination Clock:    gls_clk rising at 210.000ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: camera_conf_block/reg_addr_temp_0 to conf_rom/Mram_rom
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X18Y22.AQ          Tcko                  0.476   camera_conf_block/reg_addr_temp<3>
                                                           camera_conf_block/reg_addr_temp_0
    RAMB8_X1Y13.ADDRAWRADDR4 net (fanout=3)        0.637   camera_conf_block/reg_addr_temp<0>
    RAMB8_X1Y13.CLKAWRCLK    Trcck_ADDRA           0.400   conf_rom/Mram_rom
                                                           conf_rom/Mram_rom
    -----------------------------------------------------  ---------------------------
    Total                                          1.513ns (0.876ns logic, 0.637ns route)
                                                           (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clocks_gen_clkout0 = PERIOD TIMEGRP "sys_clocks_gen_clkout0"
        TS_PER_CLK50 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point bi_fifo0/fifo_B/dp_ram0/Mram_RAM7 (RAMB16_X1Y18.ADDRA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bi_fifo0/fifo_B/wr_addr_1 (FF)
  Destination:          bi_fifo0/fifo_B/dp_ram0/Mram_RAM7 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.345ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.070 - 0.065)
  Source Clock:         gls_clk rising at 10.000ns
  Destination Clock:    gls_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bi_fifo0/fifo_B/wr_addr_1 to bi_fifo0/fifo_B/dp_ram0/Mram_RAM7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.BQ      Tcko                  0.234   bi_fifo0/fifo_B/wr_addr<3>
                                                       bi_fifo0/fifo_B/wr_addr_1
    RAMB16_X1Y18.ADDRA2  net (fanout=9)        0.177   bi_fifo0/fifo_B/wr_addr<1>
    RAMB16_X1Y18.CLKA    Trckc_ADDRA (-Th)     0.066   bi_fifo0/fifo_B/dp_ram0/Mram_RAM7
                                                       bi_fifo0/fifo_B/dp_ram0/Mram_RAM7
    -------------------------------------------------  ---------------------------
    Total                                      0.345ns (0.168ns logic, 0.177ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point bi_fifo0/fifo_B/dp_ram0/Mram_RAM7 (RAMB16_X1Y18.ADDRA3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.350ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bi_fifo0/fifo_B/wr_addr_2 (FF)
  Destination:          bi_fifo0/fifo_B/dp_ram0/Mram_RAM7 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.355ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.070 - 0.065)
  Source Clock:         gls_clk rising at 10.000ns
  Destination Clock:    gls_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bi_fifo0/fifo_B/wr_addr_2 to bi_fifo0/fifo_B/dp_ram0/Mram_RAM7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.CQ      Tcko                  0.234   bi_fifo0/fifo_B/wr_addr<3>
                                                       bi_fifo0/fifo_B/wr_addr_2
    RAMB16_X1Y18.ADDRA3  net (fanout=9)        0.187   bi_fifo0/fifo_B/wr_addr<2>
    RAMB16_X1Y18.CLKA    Trckc_ADDRA (-Th)     0.066   bi_fifo0/fifo_B/dp_ram0/Mram_RAM7
                                                       bi_fifo0/fifo_B/dp_ram0/Mram_RAM7
    -------------------------------------------------  ---------------------------
    Total                                      0.355ns (0.168ns logic, 0.187ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Paths for end point bi_fifo0/fifo_B/dp_ram0/Mram_RAM7 (RAMB16_X1Y18.ADDRA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bi_fifo0/fifo_B/wr_addr_0 (FF)
  Destination:          bi_fifo0/fifo_B/dp_ram0/Mram_RAM7 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.070 - 0.065)
  Source Clock:         gls_clk rising at 10.000ns
  Destination Clock:    gls_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bi_fifo0/fifo_B/wr_addr_0 to bi_fifo0/fifo_B/dp_ram0/Mram_RAM7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.AQ      Tcko                  0.234   bi_fifo0/fifo_B/wr_addr<3>
                                                       bi_fifo0/fifo_B/wr_addr_0
    RAMB16_X1Y18.ADDRA1  net (fanout=9)        0.251   bi_fifo0/fifo_B/wr_addr<0>
    RAMB16_X1Y18.CLKA    Trckc_ADDRA (-Th)     0.066   bi_fifo0/fifo_B/dp_ram0/Mram_RAM7
                                                       bi_fifo0/fifo_B/dp_ram0/Mram_RAM7
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.168ns logic, 0.251ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clocks_gen_clkout0 = PERIOD TIMEGRP "sys_clocks_gen_clkout0"
        TS_PER_CLK50 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: conf_rom/Mram_rom/CLKAWRCLK
  Logical resource: conf_rom/Mram_rom/CLKAWRCLK
  Location pin: RAMB8_X1Y13.CLKAWRCLK
  Clock network: gls_clk
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: bi_fifo0/fifo_B/dp_ram0/Mram_RAM1/CLKA
  Logical resource: bi_fifo0/fifo_B/dp_ram0/Mram_RAM1/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: gls_clk
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: bi_fifo0/fifo_B/dp_ram0/Mram_RAM1/CLKB
  Logical resource: bi_fifo0/fifo_B/dp_ram0/Mram_RAM1/CLKB
  Location pin: RAMB16_X1Y22.CLKB
  Clock network: gls_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_PER_CLK50
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PER_CLK50                   |     20.000ns|      5.000ns|     86.985ns|            0|           96|            0|        13604|
| TS_sys_clocks_gen_clkout1     |     41.667ns|    181.219ns|          N/A|           89|            0|         2557|            0|
| TS_sys_clocks_gen_clkout0     |     10.000ns|     16.130ns|          N/A|            7|            0|        11047|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock GPMC_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GPMC_CLK       |         |         |         |    3.698|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock OSC_FPGA
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC_FPGA       |    8.390|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 96  Score: 187256  (Setup/Max: 187256, Hold: 0)

Constraints cover 13789 paths, 0 nets, and 2102 connections

Design statistics:
   Minimum period: 181.219ns{1}   (Maximum frequency:   5.518MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Feb  3 16:23:42 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 400 MB



