Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\GitHub\KBandGlobalPSA\Quartus\KBandDNA_DE10nano_affine\soc_system.qsys --synthesis=VHDL --output-directory=F:\GitHub\KBandGlobalPSA\Quartus\KBandDNA_DE10nano_affine\KBandIPsubAffine\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading KBandDNA_DE10nano_affine/soc_system.qsys
Progress: Reading input file
Progress: Adding FPGA_Slave_mm_bridge [altera_avalon_mm_bridge 16.1]
Progress: Parameterizing module FPGA_Slave_mm_bridge
Progress: Adding KBandIPsubAffine_0 [KBandIPsubAffine 1.0]
Progress: Reading input file
Progress: Adding DDR [altera_avalon_mm_bridge 16.1]
Progress: Parameterizing module DDR
Progress: Adding KBand21affine [KBand21affine 1.0]
Progress: Parameterizing module KBand21affine
Progress: Adding KBandInput_1 [altera_msgdma 16.1]
Progress: Parameterizing module KBandInput_1
Progress: Adding KBandOutput [altera_msgdma 16.1]
Progress: Parameterizing module KBandOutput
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding clk_internal [clock_source 16.1]
Progress: Parameterizing module clk_internal
Progress: Adding mm_bridge_FPGA_Slave [altera_avalon_mm_bridge 16.1]
Progress: Parameterizing module mm_bridge_FPGA_Slave
Progress: Adding mm_bridge_LW [altera_avalon_mm_bridge 16.1]
Progress: Parameterizing module mm_bridge_LW
Progress: Adding onchip_mem_FPGA_Slave [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_mem_FPGA_Slave
Progress: Adding onchip_mem_LW [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_mem_LW
Progress: Adding pio_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module KBandIPsubAffine_0
Progress: Adding axi_bridge_for_acp_128_0 [axi_bridge_for_acp_128 1.0]
Progress: Parameterizing module axi_bridge_for_acp_128_0
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding fft_ddr_bridge [altera_address_span_extender 16.1]
Progress: Parameterizing module fft_ddr_bridge
Progress: Adding fpga_only_master [altera_jtag_avalon_master 16.1]
Progress: Parameterizing module fpga_only_master
Progress: Adding hps_0 [altera_hps 16.1]
Progress: Parameterizing module hps_0
Progress: Adding hps_clk_out [clock_source 16.1]
Progress: Parameterizing module hps_clk_out
Progress: Adding intr_capturer_0 [intr_capturer 1.0]
Progress: Parameterizing module intr_capturer_0
Progress: Adding lw_mm_bridge [altera_avalon_mm_bridge 16.1]
Progress: Parameterizing module lw_mm_bridge
Progress: Adding pll_0 [altera_pll 16.1]
Progress: Parameterizing module pll_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.KBandIPsubAffine_0.KBandOutput: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: soc_system.KBandIPsubAffine_0.KBandInput_1.st_source/KBandOutput.st_sink: The source data signal is 32 bits, but the sink is 128 bits. Avalon-ST Adapter will be inserted.
Warning: soc_system.KBandIPsubAffine_0.KBand21affine.iADN1: KBand21affine.iADN1 must be connected to an Avalon-ST source
Warning: soc_system.KBandIPsubAffine_0.KBand21affine.oArrow: KBand21affine.oArrow must be connected to an Avalon-ST sink
Warning: soc_system.KBandIPsubAffine_0.mm_bridge_FPGA_Slave: mm_bridge_FPGA_Slave.m0 must be connected to an Avalon-MM slave
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: soc_system.pll_0: Able to implement PLL with user settings
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: soc_system.fft_ddr_bridge: fft_ddr_bridge.cntl must be connected to an Avalon-MM master
Warning: soc_system.hps_0: hps_0.f2h_sdram0_data must be connected to an Avalon-MM master
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master fft_ddr_bridge.expanded_master and slave axi_bridge_for_acp_128_0.s0 because the master is of type avalon and the slave is of type axi.
Info: Interconnect is inserted between master hps_0.h2f_axi_master and slave FPGA_Slave_mm_bridge.s0 because the master is of type axi and the slave is of type avalon.
Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave lw_mm_bridge.s0 because the master is of type axi and the slave is of type avalon.
Info: Interconnect is inserted between master KBandIPsubAffine_0.m0 and slave fft_ddr_bridge.windowed_slave because the master has address signal 30 bit wide, but the slave is 26 bit wide.
Info: Interconnect is inserted between master KBandIPsubAffine_0.m0 and slave fft_ddr_bridge.windowed_slave because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: FPGA_Slave_mm_bridge: "soc_system" instantiated altera_avalon_mm_bridge "FPGA_Slave_mm_bridge"
Info: avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0
Info: KBandIPsubAffine_0: "soc_system" instantiated KBandIPsubAffine "KBandIPsubAffine_0"
Info: axi_bridge_for_acp_128_0: "soc_system" instantiated axi_bridge_for_acp_128 "axi_bridge_for_acp_128_0"
Info: fft_ddr_bridge: "soc_system" instantiated altera_address_span_extender "fft_ddr_bridge"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: intr_capturer_0: "soc_system" instantiated intr_capturer "intr_capturer_0"
Info: pll_0: "soc_system" instantiated altera_pll "pll_0"
Info: sysid_qsys: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_2: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_3: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_3"
Info: mm_interconnect_6: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_6"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: KBand21affine: "KBandIPsubAffine_0" instantiated KBand21affine "KBand21affine"
Info: KBandInput_1: "KBandIPsubAffine_0" instantiated altera_msgdma "KBandInput_1"
Info: KBandOutput: "KBandIPsubAffine_0" instantiated altera_msgdma "KBandOutput"
Info: pio_0: Starting RTL generation for module 'soc_system_KBandIPsubAffine_0_pio_0'
Info: pio_0:   Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_KBandIPsubAffine_0_pio_0 --dir=C:/Users/Duverney/AppData/Local/Temp/alt7812_8307890101233915935.dir/0215_pio_0_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/Duverney/AppData/Local/Temp/alt7812_8307890101233915935.dir/0215_pio_0_gen//soc_system_KBandIPsubAffine_0_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'soc_system_KBandIPsubAffine_0_pio_0'
Info: pio_0: "KBandIPsubAffine_0" instantiated altera_avalon_pio "pio_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "KBandIPsubAffine_0" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "KBandIPsubAffine_0" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: avalon_st_adapter: "KBandIPsubAffine_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: fft_ddr_bridge_expanded_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "fft_ddr_bridge_expanded_master_translator"
Info: fft_ddr_bridge_expanded_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "fft_ddr_bridge_expanded_master_agent"
Info: axi_bridge_for_acp_128_0_s0_agent: "mm_interconnect_0" instantiated altera_merlin_axi_slave_ni "axi_bridge_for_acp_128_0_s0_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: fft_ddr_bridge_expanded_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "fft_ddr_bridge_expanded_master_limiter"
Info: Reusing file F:/GitHub/KBandGlobalPSA/Quartus/KBandDNA_DE10nano_affine/KBandIPsubAffine/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file F:/GitHub/KBandGlobalPSA/Quartus/KBandDNA_DE10nano_affine/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv
Info: FPGA_Slave_mm_bridge_s0_translator: "mm_interconnect_1" instantiated altera_merlin_slave_translator "FPGA_Slave_mm_bridge_s0_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_1" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: Reusing file F:/GitHub/KBandGlobalPSA/Quartus/KBandDNA_DE10nano_affine/KBandIPsubAffine/synthesis/submodules/altera_merlin_address_alignment.sv
Info: FPGA_Slave_mm_bridge_s0_agent: "mm_interconnect_1" instantiated altera_merlin_slave_agent "FPGA_Slave_mm_bridge_s0_agent"
Info: Reusing file F:/GitHub/KBandGlobalPSA/Quartus/KBandDNA_DE10nano_affine/KBandIPsubAffine/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: FPGA_Slave_mm_bridge_s0_agent_rsp_fifo: "mm_interconnect_1" instantiated altera_avalon_sc_fifo "FPGA_Slave_mm_bridge_s0_agent_rsp_fifo"
Info: Reusing file F:/GitHub/KBandGlobalPSA/Quartus/KBandDNA_DE10nano_affine/KBandIPsubAffine/synthesis/submodules/altera_avalon_sc_fifo.v
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: FPGA_Slave_mm_bridge_s0_burst_adapter: "mm_interconnect_1" instantiated altera_merlin_burst_adapter "FPGA_Slave_mm_bridge_s0_burst_adapter"
Info: Reusing file F:/GitHub/KBandGlobalPSA/Quartus/KBandDNA_DE10nano_affine/KBandIPsubAffine/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file F:/GitHub/KBandGlobalPSA/Quartus/KBandDNA_DE10nano_affine/KBandIPsubAffine/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file F:/GitHub/KBandGlobalPSA/Quartus/KBandDNA_DE10nano_affine/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file F:/GitHub/KBandGlobalPSA/Quartus/KBandDNA_DE10nano_affine/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_2" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file F:/GitHub/KBandGlobalPSA/Quartus/KBandDNA_DE10nano_affine/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file F:/GitHub/KBandGlobalPSA/Quartus/KBandDNA_DE10nano_affine/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_2" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_3" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_3" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file F:/GitHub/KBandGlobalPSA/Quartus/KBandDNA_DE10nano_affine/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file F:/GitHub/KBandGlobalPSA/Quartus/KBandDNA_DE10nano_affine/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv
Info: dispatcher_internal: "KBandInput_1" instantiated modular_sgdma_dispatcher "dispatcher_internal"
Info: read_mstr_internal: "KBandInput_1" instantiated dma_read_master "read_mstr_internal"
Info: write_mstr_internal: "KBandOutput" instantiated dma_write_master "write_mstr_internal"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file F:/GitHub/KBandGlobalPSA/Quartus/KBandDNA_DE10nano_affine/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file F:/GitHub/KBandGlobalPSA/Quartus/KBandDNA_DE10nano_affine/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv
Info: KBandOutput_descriptor_slave_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "KBandOutput_descriptor_slave_cmd_width_adapter"
Info: Reusing file F:/GitHub/KBandGlobalPSA/Quartus/KBandDNA_DE10nano_affine/KBandIPsubAffine/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file F:/GitHub/KBandGlobalPSA/Quartus/KBandDNA_DE10nano_affine/KBandIPsubAffine/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter_002: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file F:/GitHub/KBandGlobalPSA/Quartus/KBandDNA_DE10nano_affine/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file F:/GitHub/KBandGlobalPSA/Quartus/KBandDNA_DE10nano_affine/KBandIPsubAffine/synthesis/submodules/altera_merlin_arbitrator.sv
Info: data_format_adapter_0: "avalon_st_adapter" instantiated data_format_adapter "data_format_adapter_0"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 85 modules, 162 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
