Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat May 14 13:39:05 2022
| Host         : TRISERVERi7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file UART_wrapper_timing_summary_routed.rpt -pb UART_wrapper_timing_summary_routed.pb -rpx UART_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.925        0.000                      0                  645        0.106        0.000                      0                  645        4.020        0.000                       0                   314  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.925        0.000                      0                  645        0.106        0.000                      0                  645        4.020        0.000                       0                   314  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 packetiser/tx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packetiser/tx_byte_length_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 1.222ns (27.898%)  route 3.158ns (72.102%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.713     5.316    packetiser/ipClk_IBUF_BUFG
    SLICE_X7Y81          FDRE                                         r  packetiser/tx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.419     5.735 f  packetiser/tx_state_reg[1]/Q
                         net (fo=9, routed)           1.080     6.815    packetiser/tx_state[1]
    SLICE_X5Y81          LUT5 (Prop_lut5_I3_O)        0.327     7.142 r  packetiser/data_cache[7]_i_1/O
                         net (fo=11, routed)          0.831     7.973    packetiser/UART_Inst/tx_byte_length_reg[0]
    SLICE_X5Y82          LUT6 (Prop_lut6_I0_O)        0.326     8.299 r  packetiser/UART_Inst/tx_byte_length[5]_i_2/O
                         net (fo=9, routed)           0.658     8.957    packetiser/UART_Inst/FSM_sequential_tx_packet_reg[0]
    SLICE_X4Y82          LUT2 (Prop_lut2_I0_O)        0.150     9.107 r  packetiser/UART_Inst/tx_byte_length[5]_i_1/O
                         net (fo=1, routed)           0.589     9.696    packetiser/UART_Inst_n_30
    SLICE_X4Y82          FDRE                                         r  packetiser/tx_byte_length_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ipClk (IN)
                         net (fo=0)                   0.000    10.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.595    15.018    packetiser/ipClk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  packetiser/tx_byte_length_reg[5]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X4Y82          FDRE (Setup_fdre_C_R)       -0.637    14.621    packetiser/tx_byte_length_reg[5]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  4.925    

Slack (MET) :             5.025ns  (required time - arrival time)
  Source:                 packetiser/UART_Inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packetiser/UART_Inst/clk_cnt2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 0.897ns (20.443%)  route 3.491ns (79.557%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.715     5.318    packetiser/UART_Inst/ipClk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  packetiser/UART_Inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.478     5.796 f  packetiser/UART_Inst/rst_reg/Q
                         net (fo=91, routed)          2.273     8.069    packetiser/UART_Inst/rst_reg_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.295     8.364 r  packetiser/UART_Inst/clk_cnt2[9]_i_2/O
                         net (fo=11, routed)          0.481     8.845    packetiser/UART_Inst/clk_cnt2[9]_i_2_n_0
    SLICE_X10Y82         LUT4 (Prop_lut4_I0_O)        0.124     8.969 r  packetiser/UART_Inst/clk_cnt2[9]_i_1/O
                         net (fo=3, routed)           0.736     9.706    packetiser/UART_Inst/clk_cnt2[9]_i_1_n_0
    SLICE_X9Y80          FDRE                                         r  packetiser/UART_Inst/clk_cnt2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ipClk (IN)
                         net (fo=0)                   0.000    10.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.513    14.936    packetiser/UART_Inst/ipClk_IBUF_BUFG
    SLICE_X9Y80          FDRE                                         r  packetiser/UART_Inst/clk_cnt2_reg[8]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X9Y80          FDRE (Setup_fdre_C_R)       -0.429    14.730    packetiser/UART_Inst/clk_cnt2_reg[8]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                  5.025    

Slack (MET) :             5.025ns  (required time - arrival time)
  Source:                 packetiser/UART_Inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packetiser/UART_Inst/clk_cnt2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 0.897ns (20.443%)  route 3.491ns (79.557%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.715     5.318    packetiser/UART_Inst/ipClk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  packetiser/UART_Inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.478     5.796 f  packetiser/UART_Inst/rst_reg/Q
                         net (fo=91, routed)          2.273     8.069    packetiser/UART_Inst/rst_reg_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.295     8.364 r  packetiser/UART_Inst/clk_cnt2[9]_i_2/O
                         net (fo=11, routed)          0.481     8.845    packetiser/UART_Inst/clk_cnt2[9]_i_2_n_0
    SLICE_X10Y82         LUT4 (Prop_lut4_I0_O)        0.124     8.969 r  packetiser/UART_Inst/clk_cnt2[9]_i_1/O
                         net (fo=3, routed)           0.736     9.706    packetiser/UART_Inst/clk_cnt2[9]_i_1_n_0
    SLICE_X9Y80          FDRE                                         r  packetiser/UART_Inst/clk_cnt2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ipClk (IN)
                         net (fo=0)                   0.000    10.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.513    14.936    packetiser/UART_Inst/ipClk_IBUF_BUFG
    SLICE_X9Y80          FDRE                                         r  packetiser/UART_Inst/clk_cnt2_reg[9]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X9Y80          FDRE (Setup_fdre_C_R)       -0.429    14.730    packetiser/UART_Inst/clk_cnt2_reg[9]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                  5.025    

Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 packetiser/UART_Inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packetiser/UART_Inst/clk_cnt2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.897ns (21.461%)  route 3.283ns (78.539%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.715     5.318    packetiser/UART_Inst/ipClk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  packetiser/UART_Inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.478     5.796 f  packetiser/UART_Inst/rst_reg/Q
                         net (fo=91, routed)          2.273     8.069    packetiser/UART_Inst/rst_reg_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I2_O)        0.295     8.364 r  packetiser/UART_Inst/clk_cnt2[9]_i_2/O
                         net (fo=11, routed)          0.481     8.845    packetiser/UART_Inst/clk_cnt2[9]_i_2_n_0
    SLICE_X10Y82         LUT4 (Prop_lut4_I0_O)        0.124     8.969 r  packetiser/UART_Inst/clk_cnt2[9]_i_1/O
                         net (fo=3, routed)           0.528     9.497    packetiser/UART_Inst/clk_cnt2[9]_i_1_n_0
    SLICE_X10Y81         FDRE                                         r  packetiser/UART_Inst/clk_cnt2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ipClk (IN)
                         net (fo=0)                   0.000    10.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.517    14.940    packetiser/UART_Inst/ipClk_IBUF_BUFG
    SLICE_X10Y81         FDRE                                         r  packetiser/UART_Inst/clk_cnt2_reg[3]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X10Y81         FDRE (Setup_fdre_C_R)       -0.524    14.639    packetiser/UART_Inst/clk_cnt2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -9.497    
  -------------------------------------------------------------------
                         slack                                  5.142    

Slack (MET) :             5.209ns  (required time - arrival time)
  Source:                 packetiser/rx_len_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packetiser/rx_len_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.916ns (22.741%)  route 3.112ns (77.259%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.707     5.310    packetiser/ipClk_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  packetiser/rx_len_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  packetiser/rx_len_reg[3]/Q
                         net (fo=5, routed)           0.882     6.709    packetiser/rx_len_reg_n_0_[3]
    SLICE_X7Y77          LUT6 (Prop_lut6_I1_O)        0.124     6.833 r  packetiser/rx_len[7]_i_5/O
                         net (fo=1, routed)           0.622     7.456    packetiser/rx_len[7]_i_5_n_0
    SLICE_X7Y78          LUT4 (Prop_lut4_I3_O)        0.124     7.580 f  packetiser/rx_len[7]_i_3/O
                         net (fo=3, routed)           0.983     8.562    packetiser/rx_len[7]_i_3_n_0
    SLICE_X6Y80          LUT3 (Prop_lut3_I0_O)        0.150     8.712 r  packetiser/rx_len[5]_i_1/O
                         net (fo=4, routed)           0.625     9.338    packetiser/rx_len[5]_i_1_n_0
    SLICE_X6Y77          FDRE                                         r  packetiser/rx_len_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ipClk (IN)
                         net (fo=0)                   0.000    10.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.589    15.012    packetiser/ipClk_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  packetiser/rx_len_reg[0]/C
                         clock pessimism              0.298    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X6Y77          FDRE (Setup_fdre_C_R)       -0.728    14.546    packetiser/rx_len_reg[0]
  -------------------------------------------------------------------
                         required time                         14.546    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  5.209    

Slack (MET) :             5.209ns  (required time - arrival time)
  Source:                 packetiser/rx_len_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packetiser/rx_len_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.916ns (22.741%)  route 3.112ns (77.259%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.707     5.310    packetiser/ipClk_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  packetiser/rx_len_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  packetiser/rx_len_reg[3]/Q
                         net (fo=5, routed)           0.882     6.709    packetiser/rx_len_reg_n_0_[3]
    SLICE_X7Y77          LUT6 (Prop_lut6_I1_O)        0.124     6.833 r  packetiser/rx_len[7]_i_5/O
                         net (fo=1, routed)           0.622     7.456    packetiser/rx_len[7]_i_5_n_0
    SLICE_X7Y78          LUT4 (Prop_lut4_I3_O)        0.124     7.580 f  packetiser/rx_len[7]_i_3/O
                         net (fo=3, routed)           0.983     8.562    packetiser/rx_len[7]_i_3_n_0
    SLICE_X6Y80          LUT3 (Prop_lut3_I0_O)        0.150     8.712 r  packetiser/rx_len[5]_i_1/O
                         net (fo=4, routed)           0.625     9.338    packetiser/rx_len[5]_i_1_n_0
    SLICE_X6Y77          FDRE                                         r  packetiser/rx_len_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ipClk (IN)
                         net (fo=0)                   0.000    10.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.589    15.012    packetiser/ipClk_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  packetiser/rx_len_reg[2]/C
                         clock pessimism              0.298    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X6Y77          FDRE (Setup_fdre_C_R)       -0.728    14.546    packetiser/rx_len_reg[2]
  -------------------------------------------------------------------
                         required time                         14.546    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  5.209    

Slack (MET) :             5.209ns  (required time - arrival time)
  Source:                 packetiser/rx_len_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packetiser/rx_len_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.916ns (22.741%)  route 3.112ns (77.259%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.707     5.310    packetiser/ipClk_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  packetiser/rx_len_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  packetiser/rx_len_reg[3]/Q
                         net (fo=5, routed)           0.882     6.709    packetiser/rx_len_reg_n_0_[3]
    SLICE_X7Y77          LUT6 (Prop_lut6_I1_O)        0.124     6.833 r  packetiser/rx_len[7]_i_5/O
                         net (fo=1, routed)           0.622     7.456    packetiser/rx_len[7]_i_5_n_0
    SLICE_X7Y78          LUT4 (Prop_lut4_I3_O)        0.124     7.580 f  packetiser/rx_len[7]_i_3/O
                         net (fo=3, routed)           0.983     8.562    packetiser/rx_len[7]_i_3_n_0
    SLICE_X6Y80          LUT3 (Prop_lut3_I0_O)        0.150     8.712 r  packetiser/rx_len[5]_i_1/O
                         net (fo=4, routed)           0.625     9.338    packetiser/rx_len[5]_i_1_n_0
    SLICE_X6Y77          FDRE                                         r  packetiser/rx_len_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ipClk (IN)
                         net (fo=0)                   0.000    10.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.589    15.012    packetiser/ipClk_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  packetiser/rx_len_reg[3]/C
                         clock pessimism              0.298    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X6Y77          FDRE (Setup_fdre_C_R)       -0.728    14.546    packetiser/rx_len_reg[3]
  -------------------------------------------------------------------
                         required time                         14.546    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  5.209    

Slack (MET) :             5.209ns  (required time - arrival time)
  Source:                 packetiser/rx_len_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packetiser/rx_len_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.916ns (22.741%)  route 3.112ns (77.259%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.707     5.310    packetiser/ipClk_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  packetiser/rx_len_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  packetiser/rx_len_reg[3]/Q
                         net (fo=5, routed)           0.882     6.709    packetiser/rx_len_reg_n_0_[3]
    SLICE_X7Y77          LUT6 (Prop_lut6_I1_O)        0.124     6.833 r  packetiser/rx_len[7]_i_5/O
                         net (fo=1, routed)           0.622     7.456    packetiser/rx_len[7]_i_5_n_0
    SLICE_X7Y78          LUT4 (Prop_lut4_I3_O)        0.124     7.580 f  packetiser/rx_len[7]_i_3/O
                         net (fo=3, routed)           0.983     8.562    packetiser/rx_len[7]_i_3_n_0
    SLICE_X6Y80          LUT3 (Prop_lut3_I0_O)        0.150     8.712 r  packetiser/rx_len[5]_i_1/O
                         net (fo=4, routed)           0.625     9.338    packetiser/rx_len[5]_i_1_n_0
    SLICE_X6Y77          FDRE                                         r  packetiser/rx_len_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ipClk (IN)
                         net (fo=0)                   0.000    10.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.589    15.012    packetiser/ipClk_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  packetiser/rx_len_reg[5]/C
                         clock pessimism              0.298    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X6Y77          FDRE (Setup_fdre_C_R)       -0.728    14.546    packetiser/rx_len_reg[5]
  -------------------------------------------------------------------
                         required time                         14.546    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  5.209    

Slack (MET) :             5.649ns  (required time - arrival time)
  Source:                 packetiser/opRxStream_reg[Destination][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/opAddress_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.994ns (25.742%)  route 2.867ns (74.258%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.711     5.314    packetiser/ipClk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  packetiser/opRxStream_reg[Destination][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.419     5.733 f  packetiser/opRxStream_reg[Destination][4]/Q
                         net (fo=2, routed)           0.899     6.632    packetiser/opRxStream_reg[Destination][7]_0[4]
    SLICE_X5Y79          LUT4 (Prop_lut4_I2_O)        0.299     6.931 f  packetiser/FSM_onehot_state[2]_i_4/O
                         net (fo=5, routed)           0.520     7.451    packetiser/FSM_onehot_state[2]_i_4_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I2_O)        0.124     7.575 r  packetiser/opAddress[7]_i_2/O
                         net (fo=3, routed)           0.814     8.389    packetiser/UART_Inst/opAddress_reg[7]
    SLICE_X5Y78          LUT2 (Prop_lut2_I0_O)        0.152     8.541 r  packetiser/UART_Inst/opAddress[7]_i_1/O
                         net (fo=8, routed)           0.634     9.175    control/opAddress_reg[7]_0[0]
    SLICE_X3Y77          FDRE                                         r  control/opAddress_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ipClk (IN)
                         net (fo=0)                   0.000    10.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.591    15.014    control/ipClk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  control/opAddress_reg[1]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X3Y77          FDRE (Setup_fdre_C_CE)      -0.413    14.824    control/opAddress_reg[1]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                  5.649    

Slack (MET) :             5.649ns  (required time - arrival time)
  Source:                 packetiser/opRxStream_reg[Destination][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/opAddress_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.994ns (25.742%)  route 2.867ns (74.258%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.711     5.314    packetiser/ipClk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  packetiser/opRxStream_reg[Destination][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.419     5.733 f  packetiser/opRxStream_reg[Destination][4]/Q
                         net (fo=2, routed)           0.899     6.632    packetiser/opRxStream_reg[Destination][7]_0[4]
    SLICE_X5Y79          LUT4 (Prop_lut4_I2_O)        0.299     6.931 f  packetiser/FSM_onehot_state[2]_i_4/O
                         net (fo=5, routed)           0.520     7.451    packetiser/FSM_onehot_state[2]_i_4_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I2_O)        0.124     7.575 r  packetiser/opAddress[7]_i_2/O
                         net (fo=3, routed)           0.814     8.389    packetiser/UART_Inst/opAddress_reg[7]
    SLICE_X5Y78          LUT2 (Prop_lut2_I0_O)        0.152     8.541 r  packetiser/UART_Inst/opAddress[7]_i_1/O
                         net (fo=8, routed)           0.634     9.175    control/opAddress_reg[7]_0[0]
    SLICE_X3Y77          FDRE                                         r  control/opAddress_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ipClk (IN)
                         net (fo=0)                   0.000    10.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.591    15.014    control/ipClk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  control/opAddress_reg[2]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X3Y77          FDRE (Setup_fdre_C_CE)      -0.413    14.824    control/opAddress_reg[2]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                  5.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 control/rd_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/opTxPkt_reg[Data][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.597     1.516    control/ipClk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  control/rd_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  control/rd_data_reg[21]/Q
                         net (fo=1, routed)           0.054     1.711    control/data2[5]
    SLICE_X2Y81          LUT6 (Prop_lut6_I0_O)        0.045     1.756 r  control/opTxPkt[Data][5]_i_1/O
                         net (fo=1, routed)           0.000     1.756    control/opTxPkt[Data][5]_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  control/opTxPkt_reg[Data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.868     2.033    control/ipClk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  control/opTxPkt_reg[Data][5]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.121     1.650    control/opTxPkt_reg[Data][5]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 packetiser/opRxStream_reg[Data][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/opWrData_reg[16]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.318%)  route 0.129ns (47.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.593     1.512    packetiser/ipClk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  packetiser/opRxStream_reg[Data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  packetiser/opRxStream_reg[Data][0]/Q
                         net (fo=2, routed)           0.129     1.782    control/Q[0]
    SLICE_X2Y77          SRL16E                                       r  control/opWrData_reg[16]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.864     2.029    control/ipClk_IBUF_BUFG
    SLICE_X2Y77          SRL16E                                       r  control/opWrData_reg[16]_srl2/CLK
                         clock pessimism             -0.479     1.549    
    SLICE_X2Y77          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.651    control/opWrData_reg[16]_srl2
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 control/rd_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/opTxPkt_reg[Data][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.597     1.516    control/ipClk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  control/rd_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  control/rd_data_reg[23]/Q
                         net (fo=1, routed)           0.080     1.737    control/data2[7]
    SLICE_X2Y81          LUT6 (Prop_lut6_I0_O)        0.045     1.782 r  control/opTxPkt[Data][7]_i_2/O
                         net (fo=1, routed)           0.000     1.782    control/opTxPkt[Data][7]_i_2_n_0
    SLICE_X2Y81          FDRE                                         r  control/opTxPkt_reg[Data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.868     2.033    control/ipClk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  control/opTxPkt_reg[Data][7]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.121     1.650    control/opTxPkt_reg[Data][7]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 packetiser/opRxStream_reg[Data][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/opWrData_reg[18]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.306%)  route 0.129ns (47.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.593     1.512    packetiser/ipClk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  packetiser/opRxStream_reg[Data][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  packetiser/opRxStream_reg[Data][2]/Q
                         net (fo=2, routed)           0.129     1.782    control/Q[2]
    SLICE_X2Y77          SRL16E                                       r  control/opWrData_reg[18]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.864     2.029    control/ipClk_IBUF_BUFG
    SLICE_X2Y77          SRL16E                                       r  control/opWrData_reg[18]_srl2/CLK
                         clock pessimism             -0.479     1.549    
    SLICE_X2Y77          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.643    control/opWrData_reg[18]_srl2
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 packetiser/data_cache_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packetiser/UART_TxData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.186ns (75.768%)  route 0.059ns (24.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.596     1.515    packetiser/ipClk_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  packetiser/data_cache_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  packetiser/data_cache_reg[1]/Q
                         net (fo=1, routed)           0.059     1.716    packetiser/data_cache[1]
    SLICE_X4Y81          LUT6 (Prop_lut6_I3_O)        0.045     1.761 r  packetiser/UART_TxData[1]_i_1/O
                         net (fo=1, routed)           0.000     1.761    packetiser/UART_TxData[1]_i_1_n_0
    SLICE_X4Y81          FDRE                                         r  packetiser/UART_TxData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.865     2.030    packetiser/ipClk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  packetiser/UART_TxData_reg[1]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X4Y81          FDRE (Hold_fdre_C_D)         0.092     1.620    packetiser/UART_TxData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 register/opRdData_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/rd_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.595     1.514    register/ipClk_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  register/opRdData_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  register/opRdData_reg[10]/Q
                         net (fo=1, routed)           0.102     1.758    control/opRdData[10]
    SLICE_X2Y79          FDRE                                         r  control/rd_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.866     2.031    control/ipClk_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  control/rd_data_reg[10]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.075     1.603    control/rd_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 packetiser/opRxStream_reg[Destination][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/opTxPkt_reg[Source][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.594     1.513    packetiser/ipClk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  packetiser/opRxStream_reg[Destination][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  packetiser/opRxStream_reg[Destination][3]/Q
                         net (fo=2, routed)           0.122     1.776    control/opTxPkt_reg[Source][7]_1[3]
    SLICE_X5Y80          FDRE                                         r  control/opTxPkt_reg[Source][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.864     2.029    control/ipClk_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  control/opTxPkt_reg[Source][3]/C
                         clock pessimism             -0.500     1.528    
    SLICE_X5Y80          FDRE (Hold_fdre_C_D)         0.076     1.604    control/opTxPkt_reg[Source][3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 packetiser/opRxStream_reg[Destination][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/opTxPkt_reg[Source][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.128ns (61.443%)  route 0.080ns (38.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.594     1.513    packetiser/ipClk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  packetiser/opRxStream_reg[Destination][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.128     1.641 r  packetiser/opRxStream_reg[Destination][6]/Q
                         net (fo=6, routed)           0.080     1.722    control/opTxPkt_reg[Source][7]_1[6]
    SLICE_X4Y79          FDRE                                         r  control/opTxPkt_reg[Source][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.863     2.028    control/ipClk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  control/opTxPkt_reg[Source][6]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X4Y79          FDRE (Hold_fdre_C_D)         0.022     1.548    control/opTxPkt_reg[Source][6]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 register/opRdData_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/rd_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.598     1.517    register/ipClk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  register/opRdData_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  register/opRdData_reg[17]/Q
                         net (fo=1, routed)           0.112     1.770    control/opRdData[17]
    SLICE_X3Y81          FDRE                                         r  control/rd_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.868     2.033    control/ipClk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  control/rd_data_reg[17]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.066     1.596    control/rd_data_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 packetiser/opRxStream_reg[Destination][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/opTxPkt_reg[Source][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.128ns (62.108%)  route 0.078ns (37.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.594     1.513    packetiser/ipClk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  packetiser/opRxStream_reg[Destination][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.128     1.641 r  packetiser/opRxStream_reg[Destination][5]/Q
                         net (fo=6, routed)           0.078     1.719    control/opTxPkt_reg[Source][7]_1[5]
    SLICE_X4Y79          FDRE                                         r  control/opTxPkt_reg[Source][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.863     2.028    control/ipClk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  control/opTxPkt_reg[Source][5]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X4Y79          FDRE (Hold_fdre_C_D)         0.019     1.545    control/opTxPkt_reg[Source][5]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ipClk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ipClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y77     clk_cnt_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y79     clk_cnt_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y79     clk_cnt_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y80     clk_cnt_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y80     clk_cnt_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y80     clk_cnt_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y80     clk_cnt_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y81     clk_cnt_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y81     clk_cnt_reg[17]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y77     control/opWrData_reg[16]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y77     control/opWrData_reg[16]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y77     control/opWrData_reg[17]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y77     control/opWrData_reg[17]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y77     control/opWrData_reg[18]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y77     control/opWrData_reg[18]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y77     control/opWrData_reg[19]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y77     control/opWrData_reg[19]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y77     control/opWrData_reg[20]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y77     control/opWrData_reg[20]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y77     control/opWrData_reg[16]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y77     control/opWrData_reg[16]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y77     control/opWrData_reg[17]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y77     control/opWrData_reg[17]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y77     control/opWrData_reg[18]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y77     control/opWrData_reg[18]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y77     control/opWrData_reg[19]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y77     control/opWrData_reg[19]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y77     control/opWrData_reg[20]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y77     control/opWrData_reg[20]_srl2/CLK



