
module T_register_group(
//write port
 input [3:0] WD,
 input WE,
 input WA,
 input CLK,
//read port
 input RA1,
 input RA2,
 output [3:0] RD1,
 output [3:0] RD2
);
  wire [3:0] LOAD;
  wire [3:0] reg Q;
//write port
always_comb
	begin
	 if(WE)
	  begin
			case(WA)
			00：LOAD = 0001;
			01：LOAD = 0010;
			10：LOAD = 0100;
			11：LOAD = 1000;
			default：LOAD = 4'bxxxx;	
			endcase
	   end
	  else LOAD = 4'b0000;
	 end
 
//register group
always@(posedge CLK)
 begin
 interger i;
 	assign Q[0]=1'b0;
   for(i=1;i++,i<4)
   	 if(LOAD[i]) 
    		Q[i] <= WD[i];
end
//read port
always_comb
	begin
			case(RA1)
			    00：RD1 = Q[0];
			    01：RD1 = Q[1];
			    10：RD1 = Q[2];
			    11：RD1 = Q[3];
			    default：QO = 4'b0000;	
			endcase
			
			case(RA2)
			    00：RD2 = Q[0];
			    01：RD2 = Q[1];
			    10：RD2 = Q[2];
			    11：RD2 = Q[3];
			    default：QO = 4'b0000;	
			endcase
	 end
 
endmodule
