{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589106295694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589106295702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 10 15:24:54 2020 " "Processing started: Sun May 10 15:24:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589106295702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589106295702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_hand_ball_game -c top_hand_ball_game " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_hand_ball_game -c top_hand_ball_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589106295702 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589106296374 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589106296374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personals/paklogictech/vhdl/timer/rtl/top_hand_ball_game.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /personals/paklogictech/vhdl/timer/rtl/top_hand_ball_game.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_hand_ball_game-behvior " "Found design unit 1: top_hand_ball_game-behvior" {  } { { "../rtl/top_hand_ball_game.vhd" "" { Text "E:/personals/PaklogicTech/VHDL/Timer/rtl/top_hand_ball_game.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589106305749 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_hand_ball_game " "Found entity 1: top_hand_ball_game" {  } { { "../rtl/top_hand_ball_game.vhd" "" { Text "E:/personals/PaklogicTech/VHDL/Timer/rtl/top_hand_ball_game.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589106305749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589106305749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personals/paklogictech/vhdl/timer/rtl/counter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /personals/paklogictech/vhdl/timer/rtl/counter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behavior " "Found design unit 1: counter-behavior" {  } { { "../rtl/counter.vhdl" "" { Text "E:/personals/PaklogicTech/VHDL/Timer/rtl/counter.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589106305752 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../rtl/counter.vhdl" "" { Text "E:/personals/PaklogicTech/VHDL/Timer/rtl/counter.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589106305752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589106305752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personals/paklogictech/vhdl/timer/rtl/control_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /personals/paklogictech/vhdl/timer/rtl/control_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_logic-behav " "Found design unit 1: control_logic-behav" {  } { { "../rtl/control_logic.vhd" "" { Text "E:/personals/PaklogicTech/VHDL/Timer/rtl/control_logic.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589106305754 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_logic " "Found entity 1: control_logic" {  } { { "../rtl/control_logic.vhd" "" { Text "E:/personals/PaklogicTech/VHDL/Timer/rtl/control_logic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589106305754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589106305754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personals/paklogictech/vhdl/timer/rtl/bcd_to_seven_segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /personals/paklogictech/vhdl/timer/rtl/bcd_to_seven_segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_seven_segment-Behavioral " "Found design unit 1: bcd_to_seven_segment-Behavioral" {  } { { "../rtl/bcd_to_seven_segment.vhd" "" { Text "E:/personals/PaklogicTech/VHDL/Timer/rtl/bcd_to_seven_segment.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589106305756 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_seven_segment " "Found entity 1: bcd_to_seven_segment" {  } { { "../rtl/bcd_to_seven_segment.vhd" "" { Text "E:/personals/PaklogicTech/VHDL/Timer/rtl/bcd_to_seven_segment.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589106305756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589106305756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personals/paklogictech/vhdl/timer/rtl/adjust_freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /personals/paklogictech/vhdl/timer/rtl/adjust_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adjust_freq-behav " "Found design unit 1: adjust_freq-behav" {  } { { "../rtl/adjust_freq.vhd" "" { Text "E:/personals/PaklogicTech/VHDL/Timer/rtl/adjust_freq.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589106305758 ""} { "Info" "ISGN_ENTITY_NAME" "1 adjust_freq " "Found entity 1: adjust_freq" {  } { { "../rtl/adjust_freq.vhd" "" { Text "E:/personals/PaklogicTech/VHDL/Timer/rtl/adjust_freq.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589106305758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589106305758 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_hand_ball_game " "Elaborating entity \"top_hand_ball_game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589106305813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adjust_freq adjust_freq:i_adjust_freq " "Elaborating entity \"adjust_freq\" for hierarchy \"adjust_freq:i_adjust_freq\"" {  } { { "../rtl/top_hand_ball_game.vhd" "i_adjust_freq" { Text "E:/personals/PaklogicTech/VHDL/Timer/rtl/top_hand_ball_game.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589106305903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_logic control_logic:i_control_logic " "Elaborating entity \"control_logic\" for hierarchy \"control_logic:i_control_logic\"" {  } { { "../rtl/top_hand_ball_game.vhd" "i_control_logic" { Text "E:/personals/PaklogicTech/VHDL/Timer/rtl/top_hand_ball_game.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589106306018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:i_counter " "Elaborating entity \"counter\" for hierarchy \"counter:i_counter\"" {  } { { "../rtl/top_hand_ball_game.vhd" "i_counter" { Text "E:/personals/PaklogicTech/VHDL/Timer/rtl/top_hand_ball_game.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589106306034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_seven_segment bcd_to_seven_segment:i_bcd_to_seven_segment_0 " "Elaborating entity \"bcd_to_seven_segment\" for hierarchy \"bcd_to_seven_segment:i_bcd_to_seven_segment_0\"" {  } { { "../rtl/top_hand_ball_game.vhd" "i_bcd_to_seven_segment_0" { Text "E:/personals/PaklogicTech/VHDL/Timer/rtl/top_hand_ball_game.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589106306057 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/counter.vhdl" "" { Text "E:/personals/PaklogicTech/VHDL/Timer/rtl/counter.vhdl" 43 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1589106306797 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1589106306797 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex_4\[0\] VCC " "Pin \"hex_4\[0\]\" is stuck at VCC" {  } { { "../rtl/top_hand_ball_game.vhd" "" { Text "E:/personals/PaklogicTech/VHDL/Timer/rtl/top_hand_ball_game.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589106306828 "|top_hand_ball_game|hex_4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_4\[4\] GND " "Pin \"hex_4\[4\]\" is stuck at GND" {  } { { "../rtl/top_hand_ball_game.vhd" "" { Text "E:/personals/PaklogicTech/VHDL/Timer/rtl/top_hand_ball_game.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589106306828 "|top_hand_ball_game|hex_4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_4\[5\] GND " "Pin \"hex_4\[5\]\" is stuck at GND" {  } { { "../rtl/top_hand_ball_game.vhd" "" { Text "E:/personals/PaklogicTech/VHDL/Timer/rtl/top_hand_ball_game.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589106306828 "|top_hand_ball_game|hex_4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_5\[0\] VCC " "Pin \"hex_5\[0\]\" is stuck at VCC" {  } { { "../rtl/top_hand_ball_game.vhd" "" { Text "E:/personals/PaklogicTech/VHDL/Timer/rtl/top_hand_ball_game.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589106306828 "|top_hand_ball_game|hex_5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_5\[1\] GND " "Pin \"hex_5\[1\]\" is stuck at GND" {  } { { "../rtl/top_hand_ball_game.vhd" "" { Text "E:/personals/PaklogicTech/VHDL/Timer/rtl/top_hand_ball_game.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589106306828 "|top_hand_ball_game|hex_5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_5\[2\] GND " "Pin \"hex_5\[2\]\" is stuck at GND" {  } { { "../rtl/top_hand_ball_game.vhd" "" { Text "E:/personals/PaklogicTech/VHDL/Timer/rtl/top_hand_ball_game.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589106306828 "|top_hand_ball_game|hex_5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_5\[3\] GND " "Pin \"hex_5\[3\]\" is stuck at GND" {  } { { "../rtl/top_hand_ball_game.vhd" "" { Text "E:/personals/PaklogicTech/VHDL/Timer/rtl/top_hand_ball_game.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589106306828 "|top_hand_ball_game|hex_5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_5\[4\] GND " "Pin \"hex_5\[4\]\" is stuck at GND" {  } { { "../rtl/top_hand_ball_game.vhd" "" { Text "E:/personals/PaklogicTech/VHDL/Timer/rtl/top_hand_ball_game.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589106306828 "|top_hand_ball_game|hex_5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_5\[5\] GND " "Pin \"hex_5\[5\]\" is stuck at GND" {  } { { "../rtl/top_hand_ball_game.vhd" "" { Text "E:/personals/PaklogicTech/VHDL/Timer/rtl/top_hand_ball_game.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589106306828 "|top_hand_ball_game|hex_5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_5\[6\] GND " "Pin \"hex_5\[6\]\" is stuck at GND" {  } { { "../rtl/top_hand_ball_game.vhd" "" { Text "E:/personals/PaklogicTech/VHDL/Timer/rtl/top_hand_ball_game.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589106306828 "|top_hand_ball_game|hex_5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1589106306828 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1589106306898 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1589106307578 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589106307578 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "168 " "Implemented 168 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1589106307790 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1589106307790 ""} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Implemented 113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1589106307790 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1589106307790 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589106307824 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 10 15:25:07 2020 " "Processing ended: Sun May 10 15:25:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589106307824 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589106307824 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589106307824 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589106307824 ""}
