Info: constrained 'LED' to bel 'X13/Y11/io1'
Info: constrained 'CLK' to bel 'X0/Y8/io1'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:        1 LCs used as LUT4 only
Info:       24 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:        0 LCs used as DFF only
Info: Packing carries..
Info:        1 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting CLK$SB_IO_IN (fanout 24)
Info: Constraining chains...
Info:        1 LCs used to legalise carry chains.
Info: Checksum: 0x16643623

Info: Annotating ports with timing budgets for target frequency 36.00 MHz
Info: Checksum: 0xa83d7b59

Info: Device utilisation:
Info: 	         ICESTORM_LC:    29/ 1280     2%
Info: 	        ICESTORM_RAM:     0/   16     0%
Info: 	               SB_IO:     2/  112     1%
Info: 	               SB_GB:     1/    8    12%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 2 cells based on constraints.
Info: Creating initial analytic placement for 6 cells, random placement wirelen = 53.
Info:     at initial placer iter 0, wirelen = 2
Info:     at initial placer iter 1, wirelen = 2
Info:     at initial placer iter 2, wirelen = 2
Info:     at initial placer iter 3, wirelen = 2
Info: Running main analytical placer.
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 2, spread = 9, legal = 17; time = 0.00s
Info:     at iteration #1, type SB_GB: wirelen solved = 17, spread = 17, legal = 17; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 2, spread = 9, legal = 12; time = 0.00s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 3, spread = 10, legal = 13; time = 0.00s
Info:     at iteration #2, type SB_GB: wirelen solved = 13, spread = 13, legal = 13; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 3, spread = 10, legal = 13; time = 0.00s
Info:     at iteration #3, type ICESTORM_LC: wirelen solved = 4, spread = 10, legal = 13; time = 0.00s
Info:     at iteration #3, type SB_GB: wirelen solved = 13, spread = 13, legal = 13; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 4, spread = 10, legal = 11; time = 0.00s
Info:     at iteration #4, type ICESTORM_LC: wirelen solved = 4, spread = 4, legal = 7; time = 0.00s
Info:     at iteration #4, type SB_GB: wirelen solved = 7, spread = 7, legal = 7; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 4, spread = 10, legal = 13; time = 0.00s
Info:     at iteration #5, type ICESTORM_LC: wirelen solved = 4, spread = 4, legal = 8; time = 0.00s
Info:     at iteration #5, type SB_GB: wirelen solved = 8, spread = 8, legal = 8; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 4, spread = 4, legal = 11; time = 0.00s
Info:     at iteration #6, type ICESTORM_LC: wirelen solved = 4, spread = 6, legal = 10; time = 0.00s
Info:     at iteration #6, type SB_GB: wirelen solved = 10, spread = 10, legal = 10; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 4, spread = 6, legal = 10; time = 0.00s
Info:     at iteration #7, type ICESTORM_LC: wirelen solved = 5, spread = 5, legal = 8; time = 0.00s
Info:     at iteration #7, type SB_GB: wirelen solved = 8, spread = 8, legal = 8; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 5, spread = 5, legal = 11; time = 0.00s
Info:     at iteration #8, type ICESTORM_LC: wirelen solved = 6, spread = 6, legal = 12; time = 0.00s
Info:     at iteration #8, type SB_GB: wirelen solved = 12, spread = 12, legal = 12; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 6, spread = 6, legal = 10; time = 0.00s
Info:     at iteration #9, type ICESTORM_LC: wirelen solved = 7, spread = 7, legal = 11; time = 0.00s
Info:     at iteration #9, type SB_GB: wirelen solved = 11, spread = 11, legal = 11; time = 0.00s
Info:     at iteration #9, type ALL: wirelen solved = 7, spread = 7, legal = 10; time = 0.00s
Info:     at iteration #10, type ICESTORM_LC: wirelen solved = 8, spread = 8, legal = 12; time = 0.00s
Info:     at iteration #10, type SB_GB: wirelen solved = 12, spread = 12, legal = 12; time = 0.00s
Info:     at iteration #10, type ALL: wirelen solved = 8, spread = 8, legal = 10; time = 0.00s
Info:     at iteration #11, type ICESTORM_LC: wirelen solved = 7, spread = 7, legal = 11; time = 0.00s
Info:     at iteration #11, type SB_GB: wirelen solved = 11, spread = 11, legal = 11; time = 0.00s
Info:     at iteration #11, type ALL: wirelen solved = 7, spread = 7, legal = 12; time = 0.00s
Info: HeAP Placer Time: 0.06s
Info:   of which solving equations: 0.01s
Info:   of which spreading cells: 0.00s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 3, wirelen = 10
Info:   at iteration #5: temp = 0.000000, timing cost = 4, wirelen = 7
Info:   at iteration #5: temp = 0.000000, timing cost = 4, wirelen = 7 
Info: SA placement time 0.01s

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 133.14 MHz (PASS at 36.00 MHz)

Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>: 3.19 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 20266,  20554) |** 
Info: [ 20554,  20842) |** 
Info: [ 20842,  21130) |* 
Info: [ 21130,  21418) |** 
Info: [ 21418,  21706) |* 
Info: [ 21706,  21994) | 
Info: [ 21994,  22282) |** 
Info: [ 22282,  22570) |** 
Info: [ 22570,  22858) |* 
Info: [ 22858,  23146) |** 
Info: [ 23146,  23434) |* 
Info: [ 23434,  23722) | 
Info: [ 23722,  24010) |** 
Info: [ 24010,  24298) |* 
Info: [ 24298,  24586) |** 
Info: [ 24586,  24874) |** 
Info: [ 24874,  25162) | 
Info: [ 25162,  25450) |* 
Info: [ 25450,  25738) |*********************** 
Info: [ 25738,  26026) |* 
Info: Checksum: 0x8124d163

Info: Routing..
Info: Setting up routing queue.
Info: Routing 80 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:         80 |        0         60 |    0    60 |         0|       0.11       0.11|
Info: Routing complete.
Info: Router1 time 0.11s
Info: Checksum: 0x9aa1a6e7

Info: Critical path report for clock 'CLK$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source $auto$alumacc.cc:474:replace_alu$6.slice[0].adder_LC.O
Info:  0.9  1.7    Net counter[0] budget 21.632999 ns (11,7) -> (12,8)
Info:                Sink $nextpnr_ICESTORM_LC_0.I1
Info:                Defined in:
Info:                  blink.v:6
Info:  0.4  2.0  Source $nextpnr_ICESTORM_LC_0.COUT
Info:  0.0  2.0    Net $nextpnr_ICESTORM_LC_0$O budget 0.000000 ns (12,8) -> (12,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$6.slice[1].carry$CARRY.CIN
Info:  0.2  2.2  Source $auto$alumacc.cc:474:replace_alu$6.slice[1].carry$CARRY.COUT
Info:  0.0  2.2    Net $auto$alumacc.cc:474:replace_alu$6.C[2] budget 0.000000 ns (12,8) -> (12,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$6.slice[2].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:20
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  2.4  Source $auto$alumacc.cc:474:replace_alu$6.slice[2].adder_LC.COUT
Info:  0.0  2.4    Net $auto$alumacc.cc:474:replace_alu$6.C[3] budget 0.000000 ns (12,8) -> (12,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$6.slice[3].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:20
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  2.6  Source $auto$alumacc.cc:474:replace_alu$6.slice[3].adder_LC.COUT
Info:  0.0  2.6    Net $auto$alumacc.cc:474:replace_alu$6.C[4] budget 0.000000 ns (12,8) -> (12,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$6.slice[4].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:20
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  2.8  Source $auto$alumacc.cc:474:replace_alu$6.slice[4].adder_LC.COUT
Info:  0.0  2.8    Net $auto$alumacc.cc:474:replace_alu$6.C[5] budget 0.000000 ns (12,8) -> (12,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$6.slice[5].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:20
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  3.0  Source $auto$alumacc.cc:474:replace_alu$6.slice[5].adder_LC.COUT
Info:  0.0  3.0    Net $auto$alumacc.cc:474:replace_alu$6.C[6] budget 0.000000 ns (12,8) -> (12,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$6.slice[6].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:20
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  3.2  Source $auto$alumacc.cc:474:replace_alu$6.slice[6].adder_LC.COUT
Info:  0.0  3.2    Net $auto$alumacc.cc:474:replace_alu$6.C[7] budget 0.000000 ns (12,8) -> (12,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$6.slice[7].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:20
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  3.3  Source $auto$alumacc.cc:474:replace_alu$6.slice[7].adder_LC.COUT
Info:  0.3  3.6    Net $auto$alumacc.cc:474:replace_alu$6.C[8] budget 0.290000 ns (12,8) -> (12,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$6.slice[8].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:20
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  3.8  Source $auto$alumacc.cc:474:replace_alu$6.slice[8].adder_LC.COUT
Info:  0.0  3.8    Net $auto$alumacc.cc:474:replace_alu$6.C[9] budget 0.000000 ns (12,9) -> (12,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$6.slice[9].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:20
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  4.0  Source $auto$alumacc.cc:474:replace_alu$6.slice[9].adder_LC.COUT
Info:  0.0  4.0    Net $auto$alumacc.cc:474:replace_alu$6.C[10] budget 0.000000 ns (12,9) -> (12,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$6.slice[10].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:20
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  4.2  Source $auto$alumacc.cc:474:replace_alu$6.slice[10].adder_LC.COUT
Info:  0.0  4.2    Net $auto$alumacc.cc:474:replace_alu$6.C[11] budget 0.000000 ns (12,9) -> (12,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$6.slice[11].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:20
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  4.4  Source $auto$alumacc.cc:474:replace_alu$6.slice[11].adder_LC.COUT
Info:  0.0  4.4    Net $auto$alumacc.cc:474:replace_alu$6.C[12] budget 0.000000 ns (12,9) -> (12,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$6.slice[12].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:20
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  4.6  Source $auto$alumacc.cc:474:replace_alu$6.slice[12].adder_LC.COUT
Info:  0.0  4.6    Net $auto$alumacc.cc:474:replace_alu$6.C[13] budget 0.000000 ns (12,9) -> (12,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$6.slice[13].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:20
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  4.8  Source $auto$alumacc.cc:474:replace_alu$6.slice[13].adder_LC.COUT
Info:  0.0  4.8    Net $auto$alumacc.cc:474:replace_alu$6.C[14] budget 0.000000 ns (12,9) -> (12,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$6.slice[14].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:20
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  4.9  Source $auto$alumacc.cc:474:replace_alu$6.slice[14].adder_LC.COUT
Info:  0.0  4.9    Net $auto$alumacc.cc:474:replace_alu$6.C[15] budget 0.000000 ns (12,9) -> (12,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$6.slice[15].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:20
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.1  Source $auto$alumacc.cc:474:replace_alu$6.slice[15].adder_LC.COUT
Info:  0.3  5.4    Net $auto$alumacc.cc:474:replace_alu$6.C[16] budget 0.290000 ns (12,9) -> (12,10)
Info:                Sink $auto$alumacc.cc:474:replace_alu$6.slice[16].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:20
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.6  Source $auto$alumacc.cc:474:replace_alu$6.slice[16].adder_LC.COUT
Info:  0.0  5.6    Net $auto$alumacc.cc:474:replace_alu$6.C[17] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink $auto$alumacc.cc:474:replace_alu$6.slice[17].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:20
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.8  Source $auto$alumacc.cc:474:replace_alu$6.slice[17].adder_LC.COUT
Info:  0.0  5.8    Net $auto$alumacc.cc:474:replace_alu$6.C[18] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink $auto$alumacc.cc:474:replace_alu$6.slice[18].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:20
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.0  Source $auto$alumacc.cc:474:replace_alu$6.slice[18].adder_LC.COUT
Info:  0.0  6.0    Net $auto$alumacc.cc:474:replace_alu$6.C[19] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink $auto$alumacc.cc:474:replace_alu$6.slice[19].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:20
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.2  Source $auto$alumacc.cc:474:replace_alu$6.slice[19].adder_LC.COUT
Info:  0.0  6.2    Net $auto$alumacc.cc:474:replace_alu$6.C[20] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink $auto$alumacc.cc:474:replace_alu$6.slice[20].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:20
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.3  Source $auto$alumacc.cc:474:replace_alu$6.slice[20].adder_LC.COUT
Info:  0.0  6.3    Net $auto$alumacc.cc:474:replace_alu$6.C[21] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink $auto$alumacc.cc:474:replace_alu$6.slice[21].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:20
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.5  Source $auto$alumacc.cc:474:replace_alu$6.slice[21].adder_LC.COUT
Info:  0.0  6.5    Net $auto$alumacc.cc:474:replace_alu$6.C[22] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink $auto$alumacc.cc:474:replace_alu$6.slice[22].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:20
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.7  Source $auto$alumacc.cc:474:replace_alu$6.slice[22].adder_LC.COUT
Info:  0.4  7.1    Net $auto$alumacc.cc:474:replace_alu$6.C[23] budget 0.380000 ns (12,10) -> (12,10)
Info:                Sink $auto$alumacc.cc:474:replace_alu$6.slice[23].adder_LC.I3
Info:                Defined in:
Info:                  blink.v:20
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.5  7.6  Setup $auto$alumacc.cc:474:replace_alu$6.slice[23].adder_LC.I3
Info: 5.8 ns logic, 1.8 ns routing

Info: Critical path report for cross-domain path 'posedge CLK$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source $auto$alumacc.cc:474:replace_alu$6.slice[23].adder_LC.O
Info:  0.9  1.7    Net counter[23] budget 13.161000 ns (12,10) -> (12,11)
Info:                Sink $abc$229$auto$blifparse.cc:492:parse_blif$231_LC.I0
Info:                Defined in:
Info:                  blink.v:6
Info:  0.7  2.3  Source $abc$229$auto$blifparse.cc:492:parse_blif$231_LC.O
Info:  0.9  3.2    Net LED$SB_IO_OUT budget 13.160000 ns (12,11) -> (13,11)
Info:                Sink LED$sb_io.D_OUT_0
Info:                Defined in:
Info:                  blink.v:3
Info: 1.5 ns logic, 1.7 ns routing

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 131.77 MHz (PASS at 36.00 MHz)

Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>: 3.19 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 20188,  20455) |** 
Info: [ 20455,  20722) |* 
Info: [ 20722,  20989) |** 
Info: [ 20989,  21256) |* 
Info: [ 21256,  21523) |** 
Info: [ 21523,  21790) | 
Info: [ 21790,  22057) |* 
Info: [ 22057,  22324) |* 
Info: [ 22324,  22591) |** 
Info: [ 22591,  22858) |* 
Info: [ 22858,  23125) |** 
Info: [ 23125,  23392) |* 
Info: [ 23392,  23659) | 
Info: [ 23659,  23926) |* 
Info: [ 23926,  24193) |** 
Info: [ 24193,  24460) |* 
Info: [ 24460,  24727) |**** 
Info: [ 24727,  24994) | 
Info: [ 24994,  25261) | 
Info: [ 25261,  25528) |************************ 

Info: Program finished normally.
