HelpInfo,D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin\assistant
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||SlowFast.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SlowFast.srr'/linenumber/49||std1164.vhd(888);liberoaction://cross_probe/hdl/file/'D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/888
Implementation;Synthesis||CD630||@N: Synthesizing work.slowfast.architecture_slowfast.||SlowFast.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SlowFast.srr'/linenumber/50||SlowFast.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\SlowFast.vhd'/linenumber/23
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||SlowFast.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SlowFast.srr'/linenumber/51||SlowFast.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\hdl\SlowFast.vhd'/linenumber/76
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=21 on top level netlist SlowFast ||SlowFast.srr(181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SlowFast.srr'/linenumber/181||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock SlowFast|Aclk which controls 10 sequential elements including syncOut[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||SlowFast.srr(211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SlowFast.srr'/linenumber/211||slowfast.vhd(70);liberoaction://cross_probe/hdl/file/'<project>\hdl\SlowFast.vhd'/linenumber/70
Implementation;Synthesis||MT530||@W:Found inferred clock SlowFast|Bclk which controls 5 sequential elements including Dout[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||SlowFast.srr(212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SlowFast.srr'/linenumber/212||slowfast.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\SlowFast.vhd'/linenumber/83
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||SlowFast.srr(214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SlowFast.srr'/linenumber/214||null;null
Implementation;Synthesis||FP130||@N: Promoting Net reset_c on CLKINT  I_6 ||SlowFast.srr(310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SlowFast.srr'/linenumber/310||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Aclk_c on CLKINT  I_7 ||SlowFast.srr(311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SlowFast.srr'/linenumber/311||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Bclk_c on CLKINT  I_8 ||SlowFast.srr(312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SlowFast.srr'/linenumber/312||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock SlowFast|Aclk with period 10.00ns. Please declare a user-defined clock on port Aclk.||SlowFast.srr(362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SlowFast.srr'/linenumber/362||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock SlowFast|Bclk with period 10.00ns. Please declare a user-defined clock on port Bclk.||SlowFast.srr(363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SlowFast.srr'/linenumber/363||null;null
Implementation;Place and Route;RootName:SlowFast
Implementation;Place and Route||(null)||Please refer to the log file for details about 4 Info(s)||SlowFast_layout_log.log;liberoaction://open_report/file/SlowFast_layout_log.log||(null);(null)
