$date
	Thu Jan  9 15:24:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_delay $end
$var wire 8 ! ov_data [7:0] $end
$var reg 1 " i_clk $end
$var reg 1 # i_rst_n $end
$var reg 8 $ iv_data [7:0] $end
$var integer 32 % i [31:0] $end
$scope module u_delay $end
$var wire 1 " i_clk $end
$var wire 1 # i_rst_n $end
$var wire 8 & iv_data [7:0] $end
$var wire 8 ' ov_data [7:0] $end
$var reg 8 ( ov_reg1 [7:0] $end
$var reg 8 ) ov_reg2 [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
b0 (
b0 '
b0 &
bx %
b0 $
0#
1"
b0 !
$end
#5
0"
#10
1"
b0 %
1#
#15
0"
#20
1"
b1 %
#25
0"
#30
b1 $
b1 &
1"
b10 %
#35
0"
#40
b1 (
b10 $
b10 &
1"
b11 %
#45
0"
#50
b1 !
b1 '
b1 )
b10 (
b11 $
b11 &
1"
b100 %
#55
0"
#60
b10 !
b10 '
b10 )
b11 (
b100 $
b100 &
1"
b101 %
#65
0"
#70
b11 !
b11 '
b11 )
b100 (
b101 $
b101 &
1"
b110 %
#75
0"
#80
b100 !
b100 '
b100 )
b101 (
b110 $
b110 &
1"
b111 %
#85
0"
#90
b101 !
b101 '
b101 )
b110 (
b111 $
b111 &
1"
b1000 %
#95
0"
#100
b110 !
b110 '
b110 )
b111 (
b1000 $
b1000 &
1"
b1001 %
#105
0"
#110
b111 !
b111 '
b111 )
b1000 (
b1001 $
b1001 &
1"
b1010 %
#115
0"
#120
b1000 !
b1000 '
b1000 )
b1001 (
b1010 $
b1010 &
1"
b1011 %
#125
0"
#130
b1001 !
b1001 '
b1001 )
b1010 (
b1011 $
b1011 &
1"
b1100 %
#135
0"
#140
b1010 !
b1010 '
b1010 )
b1011 (
b1100 $
b1100 &
1"
b1101 %
#145
0"
#150
b1011 !
b1011 '
b1011 )
b1100 (
b1101 $
b1101 &
1"
b1110 %
#155
0"
#160
b1100 !
b1100 '
b1100 )
b1101 (
b1110 $
b1110 &
1"
b1111 %
#165
0"
#170
b1101 !
b1101 '
b1101 )
b1110 (
b1111 $
b1111 &
1"
b10000 %
#175
0"
#180
b1110 !
b1110 '
b1110 )
b1111 (
1"
#185
0"
#190
b1111 !
b1111 '
b1111 )
1"
#195
0"
#200
1"
#205
0"
#210
1"
#215
0"
#220
1"
