{"Source Block": ["hdl/library/axi_dacfifo/axi_dacfifo_dac.v@256:274@HdlStmProcess", "      dac_mem_enable <= (dac_mem_init_d & ~dac_mem_init) ? 1'b1 : dac_mem_enable;\n    end\n    dac_xfer_init <= dac_xfer_init_s;\n  end\n\n  always @(posedge dac_clk) begin\n    if (dac_xfer_out == 1'b0) begin\n      dac_mem_waddr <= 'b0;\n      dac_mem_waddr_m <= 'b0;\n    end else begin\n      dac_mem_waddr_m <= g2b(axi_mem_waddr_g);\n      dac_mem_waddr <= dac_mem_waddr_m;\n    end\n  end\n\n  assign dac_mem_addr_diff_s = {1'b1, dac_mem_waddr} - dac_mem_raddr;\n  assign dac_mem_raddr_diff_s = {1'b1, dac_mem_raddr_next} - dac_mem_raddr;\n  assign dac_mem_valid_s = (dac_mem_enable) ? dac_valid : 1'b0;\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[264, "      dac_mem_waddr_m <= 'b0;\n"], [266, "      dac_mem_waddr_m <= g2b(axi_mem_waddr_g);\n"], [267, "      dac_mem_waddr <= dac_mem_waddr_m;\n"]], "Add": [[264, "      dac_mem_waddr_m1 <= 'b0;\n"], [264, "      dac_mem_waddr_m2 <= 'b0;\n"], [267, "      dac_mem_waddr_m1 <= axi_mem_waddr_g;\n"], [267, "      dac_mem_waddr_m2 <= dac_mem_waddr_m1;\n"], [267, "      dac_mem_waddr <= g2b(dac_mem_waddr_m2);\n"]]}}