ram_simple-0_8_10 ram_simple_0_8_10
altera_16to8_dc_ram altera_16to8_dc_ram
dc_fifo dc_fifo
gen_reg-0_8_1_11_4_1_1_0_0_1 gen_reg_0_8_1_11_4_1_1_0_0_1
opcode_store opcode_store
reset_blk_top-0 reset_blk_top_0
mem_ctrl_rd-0_0_640_480 mem_ctrl_rd_0_0_640_480
uart_rx-0_0_1_115200_100000000_8_0 uart_rx_0_0_1_115200_100000000_8_0
wbs_reg-0_8_10 wbs_reg_0_8_10
DCFIFO_LOW_LATENCY_RTLC_LONGENT9 DCFIFO_LOW_LATENCY_RTLC_LONGENT9
mem_ctrl_rd_wbm-0_0_640_480 mem_ctrl_rd_wbm_0_0_640_480
mem_ctrl_rd_wbs-0 mem_ctrl_rd_wbs_0
gen_reg-0_8_1_14_10_1_1_0_0_1 gen_reg_0_8_1_14_10_1_1_0_0_1
mux2-8 mux2_8
altera_8to16_dc_ram altera_8to16_dc_ram
DCFIFO_SYNC_RTLC_LONGENT8 DCFIFO_SYNC_RTLC_LONGENT8
global_nets_top-0 global_nets_top_0
pixel_mng-0_1_800_640_480_1 pixel_mng_0_1_800_640_480_1
general_fifo-0_8_9_4_8_1 general_fifo_0_8_9_4_8_1
gen_reg-0_8_1_10_4_1_1_0_0_1 gen_reg_0_8_1_10_4_1_1_0_0_1
mds_top-100000000_115200 mds_top_100000000_115200
general_fifo-0_8_640_10_8_1 general_fifo_0_8_640_10_8_1
mem_ctrl_wr-0_0_1_640_480 mem_ctrl_wr_0_0_1_640_480
wbs_reg-0_8_4 wbs_reg_0_8_4
gen_reg-0_8_1_15_4_1_1_0_0_1 gen_reg_0_8_1_15_4_1_1_0_0_1
gen_reg-0_8_1_1_10_1_1_0_1_1 gen_reg_0_8_1_1_10_1_1_0_1_1
gen_reg-0_8_1_4_4_1_1_0_0_1 gen_reg_0_8_1_4_4_1_1_0_0_1
gen_reg-0_8_1_12_4_1_1_1_0_1 gen_reg_0_8_1_12_4_1_1_1_0_1
DCFIFO_ASYNC_RTLC_LONGENT7 DCFIFO_ASYNC_RTLC_LONGENT7
gen_reg-0_8_1_9_4_1_1_0_0_1 gen_reg_0_8_1_9_4_1_1_0_0_1
pll pll
rx_path-0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8 rx_path_0_1_1_1_2_2_1_1_100_200_8_0_0_1_115200_100000000_8_8_10_0_0_8_8
SG_WBM_IF-32 SG_WBM_IF_32
x_y_location_top-5_4_0_19_14 x_y_location_top_5_4_0_19_14
altpll_RTLC_LONGENT0 altpll_RTLC_LONGENT0
mp_dec-0_1_1_1_2_2_1_1_100_200_8 mp_dec_0_1_1_1_2_2_1_1_100_200_8
gen_reg-0_8_1_7_10_1_1_0_60_1 gen_reg_0_8_1_7_10_1_1_0_60_1
synthetic_frame_generator-0_1_1_120000000_640_480_800_600_8_8_8 synthetic_frame_generator_0_1_1_120000000_640_480_800_600_8_8_8
manager-15_20_32_16_640_480_0_0_48_16_96_0_0_31_11_2 manager_15_20_32_16_640_480_0_0_48_16_96_0_0_31_11_2
uart_tx-1_0_1_115200_100000000_8_0 uart_tx_1_0_1_115200_100000000_8_0
gen_reg-0_8_1_3_4_1_1_0_0_1 gen_reg_0_8_1_3_4_1_1_0_0_1
sync_rst_gen-0 sync_rst_gen_0
checksum_calc-0_0_0_8_8 checksum_calc_0_0_0_8_8
gen_reg-0_8_1_8_10_1_1_0_60_1 gen_reg_0_8_1_8_10_1_1_0_60_1
gen_reg-0_8_1_16_10_1_1_0_42_900 gen_reg_0_8_1_16_10_1_1_0_42_900
Symbol_Generator_Top-640_480_0_0_48_16_96_0_0_31_11_2_5_4_0_50000000 Symbol_Generator_Top_640_480_0_0_48_16_96_0_0_31_11_2_5_4_0_50000000
mem_ctrl_wr_wbm-0_0_1_640_480 mem_ctrl_wr_wbm_0_0_1_640_480
intercon_mux-10_10_8 intercon_mux_10_10_8
MF_stratixii_pll_RTLC_LONGENT1 MF_stratixii_pll_RTLC_LONGENT1
update_upon_vsync-5_4_0 update_upon_vsync_5_4_0
mem_mng_top-0_0_1_640_480 mem_mng_top_0_0_1_640_480
vesa_gen_ctrl-0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4 vesa_gen_ctrl_0_1_1_0_0_0_0_8_8_8_1_1_800_600_0_0_88_40_128_0_0_23_1_4
DCFIFO_RTLC_LONGENT5 DCFIFO_RTLC_LONGENT5
gen_reg-0_8_1_13_4_1_1_0_0_1 gen_reg_0_8_1_13_4_1_1_0_0_1
gen_reg-0_8_1_2_4_1_1_0_0_1 gen_reg_0_8_1_2_4_1_1_0_0_1
general_fifo-0_24_400_9_8_1 general_fifo_0_24_400_9_8_1
intercon-_0__2__3__l1__r3__105__99___2d2__10__10__8_ intercon__0__2__3__l1__r3__105__99___2d2__10__10__8_
x_y_location-5_4_0_19_14 x_y_location_5_4_0_19_14
debouncer-50000000_0 debouncer_50000000_0
DCFIFO_MIXED_WIDTHS_RTLC_LONGENT6 DCFIFO_MIXED_WIDTHS_RTLC_LONGENT6
intercon-0_2_1_l1_r3_105_99_121_10_10_8 intercon_0_2_1_l1_r3_105_99_121_10_10_8
general_fifo-0_8_4864_13_8_1 general_fifo_0_8_4864_13_8_1
mp_enc-0_1_1_1_1_2_1_1_100_200_8 mp_enc_0_1_1_1_1_2_1_1_100_200_8
tx_path_RTLC_LONGENT10 tx_path_RTLC_LONGENT10
opcode_unite opcode_unite
sdram_controller-0 sdram_controller_0
mem_mng_arbiter-0 mem_mng_arbiter_0
altsyncram_RTLC_LONGENT2 altsyncram_RTLC_LONGENT2
hexss hexss
altpll altpll
altsyncram_RTLC_LONGENT3 altsyncram_RTLC_LONGENT3
dcfifo_RTLC_LONGENTBBox2 dcfifo_RTLC_LONGENTBBox2
navigator-5_4_0_19_14_50000000 navigator_5_4_0_19_14_50000000
top_synthesis top_synthesis
tx_path_wbm-0_8_10 tx_path_wbm_0_8_10
altsyncram_RTLC_LONGENTBBox0 altsyncram_RTLC_LONGENTBBox0
clk_blk_top clk_blk_top
led-0_1_100000000 led_0_1_100000000
reset_debouncer-0 reset_debouncer_0
altsyncram_RTLC_LONGENTBBox1 altsyncram_RTLC_LONGENTBBox1
disp_ctrl_top_RTLC_LONGENT4 disp_ctrl_top_RTLC_LONGENT4
mem_ctrl_wr_wbs-0 mem_ctrl_wr_wbs_0
#LEGALIZEDMOD_COUNTER 0
