// Seed: 2210551217
module module_0 (
    input wire id_0,
    input tri1 id_1,
    input supply0 id_2,
    input supply1 id_3
);
  always @(posedge 1);
  bit id_5;
  always @(*) begin : LABEL_0
    id_5 <= -1'd0;
    id_5 <= -1;
  end
  logic id_6;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd82
) (
    output wor id_0,
    output supply1 id_1,
    input wor _id_2,
    input uwire id_3
);
  wire [id_2 : -1 'b0] id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
