// Seed: 772570871
module module_0 (
    output supply1 id_0,
    input supply1 id_1,
    input wand id_2
);
  id_4(
      .id_0(id_2),
      .id_1(1),
      .id_2(-id_0),
      .id_3(1),
      .id_4(~(1)),
      .id_5(id_0),
      .id_6(1'b0),
      .id_7(id_5),
      .id_8(),
      .id_9(1),
      .id_10(id_2),
      .id_11(1),
      .id_12(id_5)
  );
  assign module_1.id_10 = 0;
  wire id_6;
  wire id_7;
  always @(id_5) begin : LABEL_0
    id_5 <= 1;
  end
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1
    , id_31,
    input wire id_2,
    input tri id_3,
    output tri id_4,
    output tri0 id_5,
    output tri1 id_6,
    input tri0 id_7,
    input supply1 id_8,
    output supply1 id_9,
    input supply0 id_10,
    input supply0 id_11,
    input wor id_12,
    input wire id_13,
    output logic id_14,
    input supply1 id_15,
    input wor id_16,
    output tri0 id_17,
    output tri0 id_18,
    input supply1 id_19,
    input supply0 id_20,
    input supply1 id_21,
    output tri0 id_22,
    input wire id_23
    , id_32,
    input wire id_24,
    input wor id_25,
    input wand id_26,
    input supply0 id_27,
    input logic id_28,
    output wand id_29
);
  always @(*) begin : LABEL_0
    id_14 <= id_28;
  end
  module_0 modCall_1 (
      id_4,
      id_23,
      id_27
  );
endmodule
