* ******************************************************************************

* iCEcube Report

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     May 14 2022 23:05:32

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 1 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX1K
    Package:       VQ100

Design statistics:
------------------
    FFs:                  21
    LUTs:                 32
    RAMs:                 0
    IOBs:                 3
    GBs:                  2
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 33/1280
        Combinational Logic Cells: 12       out of   1280      0.9375%
        Sequential Logic Cells:    21       out of   1280      1.64063%
        Logic Tiles:               9        out of   160       5.625%
    Registers: 
        Logic Registers:           21       out of   1280      1.64063%
        IO Registers:              0        out of   560       0
    Block RAMs:                    0        out of   16        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                2        out of   72        2.77778%
        Output Pins:               1        out of   72        1.38889%
        InOut Pins:                0        out of   72        0%
    Global Buffers:                2        out of   8         25%
    PLLs:                          0        out of   0       

IO Bank Utilization:
--------------------
    Bank 3: 1        out of   18        5.55556%
    Bank 1: 2        out of   19        10.5263%
    Bank 0: 0        out of   19        0%
    Bank 2: 0        out of   16        0%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name 
    ----------  ---------  -----------  -------  -------  -----------    ----------- 
    15          Input      SB_LVCMOS    No       3        Simple Input   i_Clk       
    53          Input      SB_LVCMOS    No       1        Simple Input   i_Switch_1  

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name 
    ----------  ---------  -----------  -------  -------  -----------    ----------- 
    56          Output     SB_LVCMOS    No       1        Simple Output  o_LED_1     

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name      
    -------------  -------  ---------  ------  -----------      
    1              3        IO         21      i_Clk_c_g        
    6              3                   18      du.r_Count7_i_g  
