$date
	Wed Apr 17 13:11:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module fsm_eg_mult_seg_tb $end
$var wire 1 ! y1 $end
$var wire 1 " y0 $end
$var parameter 32 # T $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & clk $end
$var reg 1 ' reset $end
$scope module dut $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & clk $end
$var wire 1 ' reset $end
$var wire 1 " y0 $end
$var wire 1 ! y1 $end
$var parameter 2 ( s0 $end
$var parameter 2 ) s1 $end
$var parameter 2 * s2 $end
$var reg 2 + state_next [1:0] $end
$var reg 2 , state_reg [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 *
b1 )
b0 (
b10100 #
$end
#0
$dumpvars
b0 ,
b0 +
1'
1&
x%
x$
x"
1!
$end
#1000
0"
1%
0$
0&
#2000
1&
#3000
0&
0'
#4000
1&
#5000
0&
#6000
1&
#7000
0&
#8000
1&
#9000
1"
b10 +
0&
1$
#10000
0"
b0 +
0!
b10 ,
1&
#11000
0&
#12000
1"
b10 +
1!
b0 ,
1&
#13000
0"
b1 +
0&
0%
#14000
b0 +
b1 ,
1&
#15000
b1 +
0&
0$
#16000
1&
#17000
0&
#18000
1&
#19000
0&
#20000
1&
#21000
b0 +
0&
1$
#22000
b1 +
b0 ,
1&
#23000
0&
#24000
b0 +
b1 ,
1&
#25000
0&
