TARGETS:= \
AaddVV16VInt16VBVIVISL_m \
AaddVV16VInt16VIVISL \
AaddVV32VInt32VBVIVISL_m \
AaddVV32VInt32VIVISL \
AaddVV64VInt64VBVIVISL_m \
AaddVV64VInt64VIVISL \
AaddVV8VInt8VBVIVISL_m \
AaddVV8VInt8VIVISL \
AaddVX16VInt16VBVISISL_m \
AaddVX16VInt16VISISL \
AaddVX32VInt32VBVISISL_m \
AaddVX32VInt32VISISL \
AaddVX64VInt64VBVISISL_m \
AaddVX64VInt64VISISL \
AaddVX8VInt8VBVISISL_m \
AaddVX8VInt8VISISL \
AadduVV16VUInt16VBVUVUSL_m \
AadduVV16VUInt16VUVUSL \
AadduVV32VUInt32VBVUVUSL_m \
AadduVV32VUInt32VUVUSL \
AadduVV64VUInt64VBVUVUSL_m \
AadduVV64VUInt64VUVUSL \
AadduVV8VUInt8VBVUVUSL_m \
AadduVV8VUInt8VUVUSL \
AadduVX16VUInt16VBVUSUSL_m \
AadduVX16VUInt16VUSUSL \
AadduVX32VUInt32VBVUSUSL_m \
AadduVX32VUInt32VUSUSL \
AadduVX64VUInt64VBVUSUSL_m \
AadduVX64VUInt64VUSUSL \
AadduVX8VUInt8VBVUSUSL_m \
AadduVX8VUInt8VUSUSL \
AdcVVM16VInt16VIVIVB \
AdcVVM16VUInt16VUVUVB \
AdcVVM32VInt32VIVIVB \
AdcVVM32VUInt32VUVUVB \
AdcVVM64VInt64VIVIVB \
AdcVVM64VUInt64VUVUVB \
AdcVVM8VInt8VIVIVB \
AdcVVM8VUInt8VUVUVB \
AdcVXM16VInt16VISIVB \
AdcVXM16VUInt16VUSUVB \
AdcVXM32VInt32VISIVB \
AdcVXM32VUInt32VUSUVB \
AdcVXM64VInt64VISIVB \
AdcVXM64VUInt64VUSUVB \
AdcVXM8VInt8VISIVB \
AdcVXM8VUInt8VUSUVB \
AddVV16VInt16VBVIVI_m \
AddVV16VInt16VIVI \
AddVV16VUInt16VBVUVU_m \
AddVV16VUInt16VUVU \
AddVV32VInt32VBVIVI_m \
AddVV32VInt32VIVI \
AddVV32VUInt32VBVUVU_m \
AddVV32VUInt32VUVU \
AddVV64VInt64VBVIVI_m \
AddVV64VInt64VIVI \
AddVV64VUInt64VBVUVU_m \
AddVV64VUInt64VUVU \
AddVV8VInt8VBVIVI_m \
AddVV8VInt8VIVI \
AddVV8VUInt8VBVUVU_m \
AddVV8VUInt8VUVU \
AddVX16VInt16VBVISI_m \
AddVX16VInt16VISI \
AddVX16VUInt16VBVUSU_m \
AddVX16VUInt16VUSU \
AddVX32VInt32VBVISI_m \
AddVX32VInt32VISI \
AddVX32VUInt32VBVUSU_m \
AddVX32VUInt32VUSU \
AddVX64VInt64VBVISI_m \
AddVX64VInt64VISI \
AddVX64VUInt64VBVUSU_m \
AddVX64VUInt64VUSU \
AddVX8VInt8VBVISI_m \
AddVX8VInt8VISI \
AddVX8VUInt8VBVUSU_m \
AddVX8VUInt8VUSU \
AndVV16VInt16VBVIVI_m \
AndVV16VInt16VIVI \
AndVV16VUInt16VBVUVU_m \
AndVV16VUInt16VUVU \
AndVV32VInt32VBVIVI_m \
AndVV32VInt32VIVI \
AndVV32VUInt32VBVUVU_m \
AndVV32VUInt32VUVU \
AndVV64VInt64VBVIVI_m \
AndVV64VInt64VIVI \
AndVV64VUInt64VBVUVU_m \
AndVV64VUInt64VUVU \
AndVV8VInt8VBVIVI_m \
AndVV8VInt8VIVI \
AndVV8VUInt8VBVUVU_m \
AndVV8VUInt8VUVU \
AndVX16VInt16VBVISI_m \
AndVX16VInt16VISI \
AndVX16VUInt16VBVUSU_m \
AndVX16VUInt16VUSU \
AndVX32VInt32VBVISI_m \
AndVX32VInt32VISI \
AndVX32VUInt32VBVUSU_m \
AndVX32VUInt32VUSU \
AndVX64VInt64VBVISI_m \
AndVX64VInt64VISI \
AndVX64VUInt64VBVUSU_m \
AndVX64VUInt64VUSU \
AndVX8VInt8VBVISI_m \
AndVX8VInt8VISI \
AndVX8VUInt8VBVUSU_m \
AndVX8VUInt8VUSU \
AsubVV16VInt16VBVIVISL_m \
AsubVV16VInt16VIVISL \
AsubVV32VInt32VBVIVISL_m \
AsubVV32VInt32VIVISL \
AsubVV64VInt64VBVIVISL_m \
AsubVV64VInt64VIVISL \
AsubVV8VInt8VBVIVISL_m \
AsubVV8VInt8VIVISL \
AsubVX16VInt16VBVISISL_m \
AsubVX16VInt16VISISL \
AsubVX32VInt32VBVISISL_m \
AsubVX32VInt32VISISL \
AsubVX64VInt64VBVISISL_m \
AsubVX64VInt64VISISL \
AsubVX8VInt8VBVISISL_m \
AsubVX8VInt8VISISL \
AsubuVV16VUInt16VBVUVUSL_m \
AsubuVV16VUInt16VUVUSL \
AsubuVV32VUInt32VBVUVUSL_m \
AsubuVV32VUInt32VUVUSL \
AsubuVV64VUInt64VBVUVUSL_m \
AsubuVV64VUInt64VUVUSL \
AsubuVV8VUInt8VBVUVUSL_m \
AsubuVV8VUInt8VUVUSL \
AsubuVX16VUInt16VBVUSUSL_m \
AsubuVX16VUInt16VUSUSL \
AsubuVX32VUInt32VBVUSUSL_m \
AsubuVX32VUInt32VUSUSL \
AsubuVX64VUInt64VBVUSUSL_m \
AsubuVX64VUInt64VUSUSL \
AsubuVX8VUInt8VBVUSUSL_m \
AsubuVX8VUInt8VUSUSL \
C16VoidSISISISI \
C16VoidSISISISU \
C32VoidSISISISI \
C32VoidSISISISU \
C64VoidSISISISI \
C64VoidSISISISU \
C8VoidSISISISI \
C8VoidSISISISU \
CF16VoidSISIVUSF \
CF32VoidSISIVUSF \
CF64VoidSISIVUSF \
CI16VUInt16SISISI \
CI16VoidSISIVUSI \
CI32VUInt32SISISI \
CI32VoidSISIVUSI \
CI64VUInt64SISISI \
CI64VoidSISIVUSI \
CI8VUInt8SISISI \
CI8VoidSISIVUSI \
CV16VoidSISIVUVU \
CV32VoidSISIVUVU \
CV64VoidSISIVUVU \
CV8VoidSISIVUVU \
CVF16VUInt16SIVUSF \
CVF16VUInt16SIVUVUSF \
CVF16VUInt32SIVUVUSF \
CVF16VoidSIVUVUSF \
CVF32VUInt32SIVUSF \
CVF32VUInt32SIVUVUSF \
CVF32VUInt64SIVUVUSF \
CVF32VoidSIVUVUSF \
CVF64VUInt64SIVUSF \
CVF64VUInt64SIVUVUSF \
CVF64VoidSIVUVUSF \
CVI16VUInt16SIVUSI \
CVI16VUInt16SIVUVUSI \
CVI16VUInt32SIVUVUSI \
CVI16VoidSIVUVUSI \
CVI32VUInt32SIVUSI \
CVI32VUInt32SIVUVUSI \
CVI32VUInt64SIVUVUSI \
CVI32VoidSIVUVUSI \
CVI64VUInt64SIVUSI \
CVI64VUInt64SIVUVUSI \
CVI64VoidSIVUVUSI \
CVI8VUInt16SIVUVUSI \
CVI8VUInt8SIVUSI \
CVI8VUInt8SIVUVUSI \
CVI8VoidSIVUVUSI \
CVV16VUInt16SIVUVU \
CVV16VUInt16SIVUVUVU \
CVV16VUInt32SIVUVUVU \
CVV16VoidSIVUVUVU \
CVV32VUInt32SIVUVU \
CVV32VUInt32SIVUVUVU \
CVV32VUInt64SIVUVUVU \
CVV32VoidSIVUVUVU \
CVV64VUInt64SIVUVU \
CVV64VUInt64SIVUVUVU \
CVV64VoidSIVUVUVU \
CVV8VUInt16SIVUVUVU \
CVV8VUInt8SIVUVU \
CVV8VUInt8SIVUVUVU \
CVV8VoidSIVUVUVU \
CVX16VUInt16SIVUSU \
CVX16VUInt16SIVUVUSU \
CVX16VUInt32SIVUVUSU \
CVX16VoidSIVUVUSU \
CVX32VUInt32SIVUSU \
CVX32VUInt32SIVUVUSU \
CVX32VUInt64SIVUVUSU \
CVX32VoidSIVUVUSU \
CVX64VUInt64SIVUSU \
CVX64VUInt64SIVUVUSU \
CVX64VoidSIVUVUSU \
CVX8VUInt16SIVUVUSU \
CVX8VUInt8SIVUSU \
CVX8VUInt8SIVUVUSU \
CVX8VoidSIVUVUSU \
CX16VUInt16SISISU \
CX16VoidSISIVUSU \
CX32VUInt32SISISU \
CX32VoidSISIVUSU \
CX64VUInt64SISISU \
CX64VoidSISIVUSU \
CX8VUInt8SISISU \
CX8VoidSISIVUSU \
CompressVV16VFloat16VFVB \
CompressVV16VInt16VIVB \
CompressVV16VUInt16VUVB \
CompressVV32VFloat32VFVB \
CompressVV32VInt32VIVB \
CompressVV32VUInt32VUVB \
CompressVV64VFloat64VFVB \
CompressVV64VInt64VIVB \
CompressVV64VUInt64VUVB \
CompressVV8VInt8VIVB \
CompressVV8VUInt8VUVB \
CpopM0SUIntXLenVB \
CpopM0SUIntXLenVBVB_m \
CreateCREATE16VFloat16VFVF \
CreateCREATE16VFloat16VFVFVFVF \
CreateCREATE16VFloat16VFVFVFVFVFVFVFVF \
CreateCREATE16VInt16VIVI \
CreateCREATE16VInt16VIVIVIVI \
CreateCREATE16VInt16VIVIVIVIVIVIVIVI \
CreateCREATE16VUInt16VUVU \
CreateCREATE16VUInt16VUVUVUVU \
CreateCREATE16VUInt16VUVUVUVUVUVUVUVU \
CreateCREATE32VFloat32VFVF \
CreateCREATE32VFloat32VFVFVFVF \
CreateCREATE32VFloat32VFVFVFVFVFVFVFVF \
CreateCREATE32VInt32VIVI \
CreateCREATE32VInt32VIVIVIVI \
CreateCREATE32VInt32VIVIVIVIVIVIVIVI \
CreateCREATE32VUInt32VUVU \
CreateCREATE32VUInt32VUVUVUVU \
CreateCREATE32VUInt32VUVUVUVUVUVUVUVU \
CreateCREATE64VFloat64VFVF \
CreateCREATE64VFloat64VFVFVFVF \
CreateCREATE64VFloat64VFVFVFVFVFVFVFVF \
CreateCREATE64VInt64VIVI \
CreateCREATE64VInt64VIVIVIVI \
CreateCREATE64VInt64VIVIVIVIVIVIVIVI \
CreateCREATE64VUInt64VUVU \
CreateCREATE64VUInt64VUVUVUVU \
CreateCREATE64VUInt64VUVUVUVUVUVUVUVU \
CreateCREATE8VInt8VIVI \
CreateCREATE8VInt8VIVIVIVI \
CreateCREATE8VInt8VIVIVIVIVIVIVIVI \
CreateCREATE8VUInt8VUVU \
CreateCREATE8VUInt8VUVUVUVU \
CreateCREATE8VUInt8VUVUVUVUVUVUVUVU \
DivVV16VInt16VBVIVI_m \
DivVV16VInt16VIVI \
DivVV32VInt32VBVIVI_m \
DivVV32VInt32VIVI \
DivVV64VInt64VBVIVI_m \
DivVV64VInt64VIVI \
DivVV8VInt8VBVIVI_m \
DivVV8VInt8VIVI \
DivVX16VInt16VBVISI_m \
DivVX16VInt16VISI \
DivVX32VInt32VBVISI_m \
DivVX32VInt32VISI \
DivVX64VInt64VBVISI_m \
DivVX64VInt64VISI \
DivVX8VInt8VBVISI_m \
DivVX8VInt8VISI \
DivuVV16VUInt16VBVUVU_m \
DivuVV16VUInt16VUVU \
DivuVV32VUInt32VBVUVU_m \
DivuVV32VUInt32VUVU \
DivuVV64VUInt64VBVUVU_m \
DivuVV64VUInt64VUVU \
DivuVV8VUInt8VBVUVU_m \
DivuVV8VUInt8VUVU \
DivuVX16VUInt16VBVUSU_m \
DivuVX16VUInt16VUSU \
DivuVX32VUInt32VBVUSU_m \
DivuVX32VUInt32VUSU \
DivuVX64VUInt64VBVUSU_m \
DivuVX64VUInt64VUSU \
DivuVX8VUInt8VBVUSU_m \
DivuVX8VUInt8VUSU \
FabsV16VFloat16VBVF_m \
FabsV16VFloat16VF \
FabsV32VFloat32VBVF_m \
FabsV32VFloat32VF \
FabsV64VFloat64VBVF_m \
FabsV64VFloat64VF \
FaddVF16VFloat16VBVFSF16SL_m \
FaddVF16VFloat16VBVFSF16_m \
FaddVF16VFloat16VFSF16 \
FaddVF16VFloat16VFSF16SL \
FaddVF32VFloat32VBVFSF32SL_m \
FaddVF32VFloat32VBVFSF32_m \
FaddVF32VFloat32VFSF32 \
FaddVF32VFloat32VFSF32SL \
FaddVF64VFloat64VBVFSF64SL_m \
FaddVF64VFloat64VBVFSF64_m \
FaddVF64VFloat64VFSF64 \
FaddVF64VFloat64VFSF64SL \
FaddVV16VFloat16VBVFVFSL_m \
FaddVV16VFloat16VBVFVF_m \
FaddVV16VFloat16VFVF \
FaddVV16VFloat16VFVFSL \
FaddVV32VFloat32VBVFVFSL_m \
FaddVV32VFloat32VBVFVF_m \
FaddVV32VFloat32VFVF \
FaddVV32VFloat32VFVFSL \
FaddVV64VFloat64VBVFVFSL_m \
FaddVV64VFloat64VBVFVF_m \
FaddVV64VFloat64VFVF \
FaddVV64VFloat64VFVFSL \
FclassV16VUInt16VBVF_m \
FclassV16VUInt16VF \
FclassV32VUInt32VBVF_m \
FclassV32VUInt32VF \
FclassV64VUInt64VBVF_m \
FclassV64VUInt64VF \
FcvtV16VFloat16VBVISL_m \
FcvtV16VFloat16VBVI_m \
FcvtV16VFloat16VBVUSL_m \
FcvtV16VFloat16VBVU_m \
FcvtV16VFloat16VI \
FcvtV16VFloat16VISL \
FcvtV16VFloat16VU \
FcvtV16VFloat16VUSL \
FcvtV16VInt16VBVFSL_m \
FcvtV16VInt16VBVF_m \
FcvtV16VInt16VF \
FcvtV16VInt16VFSL \
FcvtV16VUInt16VBVFSL_m \
FcvtV16VUInt16VBVF_m \
FcvtV16VUInt16VF \
FcvtV16VUInt16VFSL \
FcvtV32VFloat32VBVISL_m \
FcvtV32VFloat32VBVI_m \
FcvtV32VFloat32VBVUSL_m \
FcvtV32VFloat32VBVU_m \
FcvtV32VFloat32VI \
FcvtV32VFloat32VISL \
FcvtV32VFloat32VU \
FcvtV32VFloat32VUSL \
FcvtV32VInt32VBVFSL_m \
FcvtV32VInt32VBVF_m \
FcvtV32VInt32VF \
FcvtV32VInt32VFSL \
FcvtV32VUInt32VBVFSL_m \
FcvtV32VUInt32VBVF_m \
FcvtV32VUInt32VF \
FcvtV32VUInt32VFSL \
FcvtV64VFloat64VBVISL_m \
FcvtV64VFloat64VBVI_m \
FcvtV64VFloat64VBVUSL_m \
FcvtV64VFloat64VBVU_m \
FcvtV64VFloat64VI \
FcvtV64VFloat64VISL \
FcvtV64VFloat64VU \
FcvtV64VFloat64VUSL \
FcvtV64VInt64VBVFSL_m \
FcvtV64VInt64VBVF_m \
FcvtV64VInt64VF \
FcvtV64VInt64VFSL \
FcvtV64VUInt64VBVFSL_m \
FcvtV64VUInt64VBVF_m \
FcvtV64VUInt64VF \
FcvtV64VUInt64VFSL \
Fcvt_rtzV16VInt16VBVF_m \
Fcvt_rtzV16VInt16VF \
Fcvt_rtzV16VUInt16VBVF_m \
Fcvt_rtzV16VUInt16VF \
Fcvt_rtzV32VInt32VBVF_m \
Fcvt_rtzV32VInt32VF \
Fcvt_rtzV32VUInt32VBVF_m \
Fcvt_rtzV32VUInt32VF \
Fcvt_rtzV64VInt64VBVF_m \
Fcvt_rtzV64VInt64VF \
Fcvt_rtzV64VUInt64VBVF_m \
Fcvt_rtzV64VUInt64VF \
FdivVF16VFloat16VBVFSF16SL_m \
FdivVF16VFloat16VBVFSF16_m \
FdivVF16VFloat16VFSF16 \
FdivVF16VFloat16VFSF16SL \
FdivVF32VFloat32VBVFSF32SL_m \
FdivVF32VFloat32VBVFSF32_m \
FdivVF32VFloat32VFSF32 \
FdivVF32VFloat32VFSF32SL \
FdivVF64VFloat64VBVFSF64SL_m \
FdivVF64VFloat64VBVFSF64_m \
FdivVF64VFloat64VFSF64 \
FdivVF64VFloat64VFSF64SL \
FdivVV16VFloat16VBVFVFSL_m \
FdivVV16VFloat16VBVFVF_m \
FdivVV16VFloat16VFVF \
FdivVV16VFloat16VFVFSL \
FdivVV32VFloat32VBVFVFSL_m \
FdivVV32VFloat32VBVFVF_m \
FdivVV32VFloat32VFVF \
FdivVV32VFloat32VFVFSL \
FdivVV64VFloat64VBVFVFSL_m \
FdivVV64VFloat64VBVFVF_m \
FdivVV64VFloat64VFVF \
FdivVV64VFloat64VFVFSL \
FirstM0SIntXLenVB \
FirstM0SIntXLenVBVB_m \
FmaccVF16VFloat16VBVFSF16VFSL_m \
FmaccVF16VFloat16VBVFSF16VF_m \
FmaccVF16VFloat16VFSF16VF \
FmaccVF16VFloat16VFSF16VFSL \
FmaccVF32VFloat32VBVFSF32VFSL_m \
FmaccVF32VFloat32VBVFSF32VF_m \
FmaccVF32VFloat32VFSF32VF \
FmaccVF32VFloat32VFSF32VFSL \
FmaccVF64VFloat64VBVFSF64VFSL_m \
FmaccVF64VFloat64VBVFSF64VF_m \
FmaccVF64VFloat64VFSF64VF \
FmaccVF64VFloat64VFSF64VFSL \
FmaccVV16VFloat16VBVFVFVFSL_m \
FmaccVV16VFloat16VBVFVFVF_m \
FmaccVV16VFloat16VFVFVF \
FmaccVV16VFloat16VFVFVFSL \
FmaccVV32VFloat32VBVFVFVFSL_m \
FmaccVV32VFloat32VBVFVFVF_m \
FmaccVV32VFloat32VFVFVF \
FmaccVV32VFloat32VFVFVFSL \
FmaccVV64VFloat64VBVFVFVFSL_m \
FmaccVV64VFloat64VBVFVFVF_m \
FmaccVV64VFloat64VFVFVF \
FmaccVV64VFloat64VFVFVFSL \
FmaddVF16VFloat16VBVFSF16VFSL_m \
FmaddVF16VFloat16VBVFSF16VF_m \
FmaddVF16VFloat16VFSF16VF \
FmaddVF16VFloat16VFSF16VFSL \
FmaddVF32VFloat32VBVFSF32VFSL_m \
FmaddVF32VFloat32VBVFSF32VF_m \
FmaddVF32VFloat32VFSF32VF \
FmaddVF32VFloat32VFSF32VFSL \
FmaddVF64VFloat64VBVFSF64VFSL_m \
FmaddVF64VFloat64VBVFSF64VF_m \
FmaddVF64VFloat64VFSF64VF \
FmaddVF64VFloat64VFSF64VFSL \
FmaddVV16VFloat16VBVFVFVFSL_m \
FmaddVV16VFloat16VBVFVFVF_m \
FmaddVV16VFloat16VFVFVF \
FmaddVV16VFloat16VFVFVFSL \
FmaddVV32VFloat32VBVFVFVFSL_m \
FmaddVV32VFloat32VBVFVFVF_m \
FmaddVV32VFloat32VFVFVF \
FmaddVV32VFloat32VFVFVFSL \
FmaddVV64VFloat64VBVFVFVFSL_m \
FmaddVV64VFloat64VBVFVFVF_m \
FmaddVV64VFloat64VFVFVF \
FmaddVV64VFloat64VFVFVFSL \
FmaxVF16VFloat16VBVFSF16_m \
FmaxVF16VFloat16VFSF16 \
FmaxVF32VFloat32VBVFSF32_m \
FmaxVF32VFloat32VFSF32 \
FmaxVF64VFloat64VBVFSF64_m \
FmaxVF64VFloat64VFSF64 \
FmaxVV16VFloat16VBVFVF_m \
FmaxVV16VFloat16VFVF \
FmaxVV32VFloat32VBVFVF_m \
FmaxVV32VFloat32VFVF \
FmaxVV64VFloat64VBVFVF_m \
FmaxVV64VFloat64VFVF \
FmergeVFM16VFloat16VFSF16VB \
FmergeVFM32VFloat32VFSF32VB \
FmergeVFM64VFloat64VFSF64VB \
FminVF16VFloat16VBVFSF16_m \
FminVF16VFloat16VFSF16 \
FminVF32VFloat32VBVFSF32_m \
FminVF32VFloat32VFSF32 \
FminVF64VFloat64VBVFSF64_m \
FminVF64VFloat64VFSF64 \
FminVV16VFloat16VBVFVF_m \
FminVV16VFloat16VFVF \
FminVV32VFloat32VBVFVF_m \
FminVV32VFloat32VFVF \
FminVV64VFloat64VBVFVF_m \
FminVV64VFloat64VFVF \
FmsacVF16VFloat16VBVFSF16VFSL_m \
FmsacVF16VFloat16VBVFSF16VF_m \
FmsacVF16VFloat16VFSF16VF \
FmsacVF16VFloat16VFSF16VFSL \
FmsacVF32VFloat32VBVFSF32VFSL_m \
FmsacVF32VFloat32VBVFSF32VF_m \
FmsacVF32VFloat32VFSF32VF \
FmsacVF32VFloat32VFSF32VFSL \
FmsacVF64VFloat64VBVFSF64VFSL_m \
FmsacVF64VFloat64VBVFSF64VF_m \
FmsacVF64VFloat64VFSF64VF \
FmsacVF64VFloat64VFSF64VFSL \
FmsacVV16VFloat16VBVFVFVFSL_m \
FmsacVV16VFloat16VBVFVFVF_m \
FmsacVV16VFloat16VFVFVF \
FmsacVV16VFloat16VFVFVFSL \
FmsacVV32VFloat32VBVFVFVFSL_m \
FmsacVV32VFloat32VBVFVFVF_m \
FmsacVV32VFloat32VFVFVF \
FmsacVV32VFloat32VFVFVFSL \
FmsacVV64VFloat64VBVFVFVFSL_m \
FmsacVV64VFloat64VBVFVFVF_m \
FmsacVV64VFloat64VFVFVF \
FmsacVV64VFloat64VFVFVFSL \
FmsubVF16VFloat16VBVFSF16VFSL_m \
FmsubVF16VFloat16VBVFSF16VF_m \
FmsubVF16VFloat16VFSF16VF \
FmsubVF16VFloat16VFSF16VFSL \
FmsubVF32VFloat32VBVFSF32VFSL_m \
FmsubVF32VFloat32VBVFSF32VF_m \
FmsubVF32VFloat32VFSF32VF \
FmsubVF32VFloat32VFSF32VFSL \
FmsubVF64VFloat64VBVFSF64VFSL_m \
FmsubVF64VFloat64VBVFSF64VF_m \
FmsubVF64VFloat64VFSF64VF \
FmsubVF64VFloat64VFSF64VFSL \
FmsubVV16VFloat16VBVFVFVFSL_m \
FmsubVV16VFloat16VBVFVFVF_m \
FmsubVV16VFloat16VFVFVF \
FmsubVV16VFloat16VFVFVFSL \
FmsubVV32VFloat32VBVFVFVFSL_m \
FmsubVV32VFloat32VBVFVFVF_m \
FmsubVV32VFloat32VFVFVF \
FmsubVV32VFloat32VFVFVFSL \
FmsubVV64VFloat64VBVFVFVFSL_m \
FmsubVV64VFloat64VBVFVFVF_m \
FmsubVV64VFloat64VFVFVF \
FmsubVV64VFloat64VFVFVFSL \
FmulVF16VFloat16VBVFSF16SL_m \
FmulVF16VFloat16VBVFSF16_m \
FmulVF16VFloat16VFSF16 \
FmulVF16VFloat16VFSF16SL \
FmulVF32VFloat32VBVFSF32SL_m \
FmulVF32VFloat32VBVFSF32_m \
FmulVF32VFloat32VFSF32 \
FmulVF32VFloat32VFSF32SL \
FmulVF64VFloat64VBVFSF64SL_m \
FmulVF64VFloat64VBVFSF64_m \
FmulVF64VFloat64VFSF64 \
FmulVF64VFloat64VFSF64SL \
FmulVV16VFloat16VBVFVFSL_m \
FmulVV16VFloat16VBVFVF_m \
FmulVV16VFloat16VFVF \
FmulVV16VFloat16VFVFSL \
FmulVV32VFloat32VBVFVFSL_m \
FmulVV32VFloat32VBVFVF_m \
FmulVV32VFloat32VFVF \
FmulVV32VFloat32VFVFSL \
FmulVV64VFloat64VBVFVFSL_m \
FmulVV64VFloat64VBVFVF_m \
FmulVV64VFloat64VFVF \
FmulVV64VFloat64VFVFSL \
FmvF16VFloat16SF16 \
FmvF32VFloat32SF32 \
FmvF64VFloat64SF64 \
FmvV16SFloatVF \
FmvV32SFloat32VF \
FmvV64SFloat64VF \
FncvtV16VInt8VBVFSL_m \
FncvtV16VInt8VBVF_m \
FncvtV16VInt8VF \
FncvtV16VInt8VFSL \
FncvtV16VUInt8VBVFSL_m \
FncvtV16VUInt8VBVF_m \
FncvtV16VUInt8VF \
FncvtV16VUInt8VFSL \
FncvtV32VFloat16VBVFSL_m \
FncvtV32VFloat16VBVF_m \
FncvtV32VFloat16VBVISL_m \
FncvtV32VFloat16VBVI_m \
FncvtV32VFloat16VBVUSL_m \
FncvtV32VFloat16VBVU_m \
FncvtV32VFloat16VF \
FncvtV32VFloat16VFSL \
FncvtV32VFloat16VI \
FncvtV32VFloat16VISL \
FncvtV32VFloat16VU \
FncvtV32VFloat16VUSL \
FncvtV32VInt16VBVFSL_m \
FncvtV32VInt16VBVF_m \
FncvtV32VInt16VF \
FncvtV32VInt16VFSL \
FncvtV32VUInt16VBVFSL_m \
FncvtV32VUInt16VBVF_m \
FncvtV32VUInt16VF \
FncvtV32VUInt16VFSL \
FncvtV64VFloat32VBVFSL_m \
FncvtV64VFloat32VBVF_m \
FncvtV64VFloat32VBVISL_m \
FncvtV64VFloat32VBVI_m \
FncvtV64VFloat32VBVUSL_m \
FncvtV64VFloat32VBVU_m \
FncvtV64VFloat32VF \
FncvtV64VFloat32VFSL \
FncvtV64VFloat32VI \
FncvtV64VFloat32VISL \
FncvtV64VFloat32VU \
FncvtV64VFloat32VUSL \
FncvtV64VInt32VBVFSL_m \
FncvtV64VInt32VBVF_m \
FncvtV64VInt32VF \
FncvtV64VInt32VFSL \
FncvtV64VUInt32VBVFSL_m \
FncvtV64VUInt32VBVF_m \
FncvtV64VUInt32VF \
FncvtV64VUInt32VFSL \
Fncvt_rodV16VFloat16VBVF_m \
Fncvt_rodV16VFloat16VF \
Fncvt_rodV32VFloat32VBVF_m \
Fncvt_rodV32VFloat32VF \
Fncvt_rtzV16VInt16VBVF_m \
Fncvt_rtzV16VInt16VF \
Fncvt_rtzV16VUInt16VBVF_m \
Fncvt_rtzV16VUInt16VF \
Fncvt_rtzV32VInt32VBVF_m \
Fncvt_rtzV32VInt32VF \
Fncvt_rtzV32VUInt32VBVF_m \
Fncvt_rtzV32VUInt32VF \
Fncvt_rtzV8VInt8VBVF_m \
Fncvt_rtzV8VInt8VF \
Fncvt_rtzV8VUInt8VBVF_m \
Fncvt_rtzV8VUInt8VF \
FnegV16VFloat16VBVF_m \
FnegV16VFloat16VF \
FnegV32VFloat32VBVF_m \
FnegV32VFloat32VF \
FnegV64VFloat64VBVF_m \
FnegV64VFloat64VF \
FnmaccVF16VFloat16VBVFSF16VFSL_m \
FnmaccVF16VFloat16VBVFSF16VF_m \
FnmaccVF16VFloat16VFSF16VF \
FnmaccVF16VFloat16VFSF16VFSL \
FnmaccVF32VFloat32VBVFSF32VFSL_m \
FnmaccVF32VFloat32VBVFSF32VF_m \
FnmaccVF32VFloat32VFSF32VF \
FnmaccVF32VFloat32VFSF32VFSL \
FnmaccVF64VFloat64VBVFSF64VFSL_m \
FnmaccVF64VFloat64VBVFSF64VF_m \
FnmaccVF64VFloat64VFSF64VF \
FnmaccVF64VFloat64VFSF64VFSL \
FnmaccVV16VFloat16VBVFVFVFSL_m \
FnmaccVV16VFloat16VBVFVFVF_m \
FnmaccVV16VFloat16VFVFVF \
FnmaccVV16VFloat16VFVFVFSL \
FnmaccVV32VFloat32VBVFVFVFSL_m \
FnmaccVV32VFloat32VBVFVFVF_m \
FnmaccVV32VFloat32VFVFVF \
FnmaccVV32VFloat32VFVFVFSL \
FnmaccVV64VFloat64VBVFVFVFSL_m \
FnmaccVV64VFloat64VBVFVFVF_m \
FnmaccVV64VFloat64VFVFVF \
FnmaccVV64VFloat64VFVFVFSL \
FnmaddVF16VFloat16VBVFSF16VFSL_m \
FnmaddVF16VFloat16VBVFSF16VF_m \
FnmaddVF16VFloat16VFSF16VF \
FnmaddVF16VFloat16VFSF16VFSL \
FnmaddVF32VFloat32VBVFSF32VFSL_m \
FnmaddVF32VFloat32VBVFSF32VF_m \
FnmaddVF32VFloat32VFSF32VF \
FnmaddVF32VFloat32VFSF32VFSL \
FnmaddVF64VFloat64VBVFSF64VFSL_m \
FnmaddVF64VFloat64VBVFSF64VF_m \
FnmaddVF64VFloat64VFSF64VF \
FnmaddVF64VFloat64VFSF64VFSL \
FnmaddVV16VFloat16VBVFVFVFSL_m \
FnmaddVV16VFloat16VBVFVFVF_m \
FnmaddVV16VFloat16VFVFVF \
FnmaddVV16VFloat16VFVFVFSL \
FnmaddVV32VFloat32VBVFVFVFSL_m \
FnmaddVV32VFloat32VBVFVFVF_m \
FnmaddVV32VFloat32VFVFVF \
FnmaddVV32VFloat32VFVFVFSL \
FnmaddVV64VFloat64VBVFVFVFSL_m \
FnmaddVV64VFloat64VBVFVFVF_m \
FnmaddVV64VFloat64VFVFVF \
FnmaddVV64VFloat64VFVFVFSL \
FnmsacVF16VFloat16VBVFSF16VFSL_m \
FnmsacVF16VFloat16VBVFSF16VF_m \
FnmsacVF16VFloat16VFSF16VF \
FnmsacVF16VFloat16VFSF16VFSL \
FnmsacVF32VFloat32VBVFSF32VFSL_m \
FnmsacVF32VFloat32VBVFSF32VF_m \
FnmsacVF32VFloat32VFSF32VF \
FnmsacVF32VFloat32VFSF32VFSL \
FnmsacVF64VFloat64VBVFSF64VFSL_m \
FnmsacVF64VFloat64VBVFSF64VF_m \
FnmsacVF64VFloat64VFSF64VF \
FnmsacVF64VFloat64VFSF64VFSL \
FnmsacVV16VFloat16VBVFVFVFSL_m \
FnmsacVV16VFloat16VBVFVFVF_m \
FnmsacVV16VFloat16VFVFVF \
FnmsacVV16VFloat16VFVFVFSL \
FnmsacVV32VFloat32VBVFVFVFSL_m \
FnmsacVV32VFloat32VBVFVFVF_m \
FnmsacVV32VFloat32VFVFVF \
FnmsacVV32VFloat32VFVFVFSL \
FnmsacVV64VFloat64VBVFVFVFSL_m \
FnmsacVV64VFloat64VBVFVFVF_m \
FnmsacVV64VFloat64VFVFVF \
FnmsacVV64VFloat64VFVFVFSL \
FnmsubVF16VFloat16VBVFSF16VFSL_m \
FnmsubVF16VFloat16VBVFSF16VF_m \
FnmsubVF16VFloat16VFSF16VF \
FnmsubVF16VFloat16VFSF16VFSL \
FnmsubVF32VFloat32VBVFSF32VFSL_m \
FnmsubVF32VFloat32VBVFSF32VF_m \
FnmsubVF32VFloat32VFSF32VF \
FnmsubVF32VFloat32VFSF32VFSL \
FnmsubVF64VFloat64VBVFSF64VFSL_m \
FnmsubVF64VFloat64VBVFSF64VF_m \
FnmsubVF64VFloat64VFSF64VF \
FnmsubVF64VFloat64VFSF64VFSL \
FnmsubVV16VFloat16VBVFVFVFSL_m \
FnmsubVV16VFloat16VBVFVFVF_m \
FnmsubVV16VFloat16VFVFVF \
FnmsubVV16VFloat16VFVFVFSL \
FnmsubVV32VFloat32VBVFVFVFSL_m \
FnmsubVV32VFloat32VBVFVFVF_m \
FnmsubVV32VFloat32VFVFVF \
FnmsubVV32VFloat32VFVFVFSL \
FnmsubVV64VFloat64VBVFVFVFSL_m \
FnmsubVV64VFloat64VBVFVFVF_m \
FnmsubVV64VFloat64VFVFVF \
FnmsubVV64VFloat64VFVFVFSL \
FnrclipVF8VInt8VBVFSF32_m \
FnrclipVF8VInt8VFSF32 \
FnrclipVF8VUInt8VBVFSF32_m \
FnrclipVF8VUInt8VFSF32 \
FrdivVF16VFloat16VBVFSF16SL_m \
FrdivVF16VFloat16VBVFSF16_m \
FrdivVF16VFloat16VFSF16 \
FrdivVF16VFloat16VFSF16SL \
FrdivVF32VFloat32VBVFSF32SL_m \
FrdivVF32VFloat32VBVFSF32_m \
FrdivVF32VFloat32VFSF32 \
FrdivVF32VFloat32VFSF32SL \
FrdivVF64VFloat64VBVFSF64SL_m \
FrdivVF64VFloat64VBVFSF64_m \
FrdivVF64VFloat64VFSF64 \
FrdivVF64VFloat64VFSF64SL \
Frec7V16VFloat16VBVFSL_m \
Frec7V16VFloat16VBVF_m \
Frec7V16VFloat16VF \
Frec7V16VFloat16VFSL \
Frec7V32VFloat32VBVFSL_m \
Frec7V32VFloat32VBVF_m \
Frec7V32VFloat32VF \
Frec7V32VFloat32VFSL \
Frec7V64VFloat64VBVFSL_m \
Frec7V64VFloat64VBVF_m \
Frec7V64VFloat64VF \
Frec7V64VFloat64VFSL \
FredmaxVS16SFloat16VBVFVF_m \
FredmaxVS16SFloat16VFVF \
FredmaxVS32SFloat32VBVFVF_m \
FredmaxVS32SFloat32VFVF \
FredmaxVS64SFloat64VBVFVF_m \
FredmaxVS64SFloat64VFVF \
FredminVS16SFloat16VBVFVF_m \
FredminVS16SFloat16VFVF \
FredminVS32SFloat32VBVFVF_m \
FredminVS32SFloat32VFVF \
FredminVS64SFloat64VBVFVF_m \
FredminVS64SFloat64VFVF \
FredosumVS16SFloat16VBVFVFSL_m \
FredosumVS16SFloat16VBVFVF_m \
FredosumVS16SFloat16VFVF \
FredosumVS16SFloat16VFVFSL \
FredosumVS32SFloat32VBVFVFSL_m \
FredosumVS32SFloat32VBVFVF_m \
FredosumVS32SFloat32VFVF \
FredosumVS32SFloat32VFVFSL \
FredosumVS64SFloat64VBVFVFSL_m \
FredosumVS64SFloat64VBVFVF_m \
FredosumVS64SFloat64VFVF \
FredosumVS64SFloat64VFVFSL \
FredusumVS16SFloat16VBVFVFSL_m \
FredusumVS16SFloat16VBVFVF_m \
FredusumVS16SFloat16VFVF \
FredusumVS16SFloat16VFVFSL \
FredusumVS32SFloat32VBVFVFSL_m \
FredusumVS32SFloat32VBVFVF_m \
FredusumVS32SFloat32VFVF \
FredusumVS32SFloat32VFVFSL \
FredusumVS64SFloat64VBVFVFSL_m \
FredusumVS64SFloat64VBVFVF_m \
FredusumVS64SFloat64VFVF \
FredusumVS64SFloat64VFVFSL \
Frsqrt7V16VFloat16VBVF_m \
Frsqrt7V16VFloat16VF \
Frsqrt7V32VFloat32VBVF_m \
Frsqrt7V32VFloat32VF \
Frsqrt7V64VFloat64VBVF_m \
Frsqrt7V64VFloat64VF \
FrsubVF16VFloat16VBVFSF16SL_m \
FrsubVF16VFloat16VBVFSF16_m \
FrsubVF16VFloat16VFSF16 \
FrsubVF16VFloat16VFSF16SL \
FrsubVF32VFloat32VBVFSF32SL_m \
FrsubVF32VFloat32VBVFSF32_m \
FrsubVF32VFloat32VFSF32 \
FrsubVF32VFloat32VFSF32SL \
FrsubVF64VFloat64VBVFSF64SL_m \
FrsubVF64VFloat64VBVFSF64_m \
FrsubVF64VFloat64VFSF64 \
FrsubVF64VFloat64VFSF64SL \
FsgnjVF16VFloat16VBVFSF16_m \
FsgnjVF16VFloat16VFSF16 \
FsgnjVF32VFloat32VBVFSF32_m \
FsgnjVF32VFloat32VFSF32 \
FsgnjVF64VFloat64VBVFSF64_m \
FsgnjVF64VFloat64VFSF64 \
FsgnjVV16VFloat16VBVFVF_m \
FsgnjVV16VFloat16VFVF \
FsgnjVV32VFloat32VBVFVF_m \
FsgnjVV32VFloat32VFVF \
FsgnjVV64VFloat64VBVFVF_m \
FsgnjVV64VFloat64VFVF \
FsgnjnVF16VFloat16VBVFSF16_m \
FsgnjnVF16VFloat16VFSF16 \
FsgnjnVF32VFloat32VBVFSF32_m \
FsgnjnVF32VFloat32VFSF32 \
FsgnjnVF64VFloat64VBVFSF64_m \
FsgnjnVF64VFloat64VFSF64 \
FsgnjnVV16VFloat16VBVFVF_m \
FsgnjnVV16VFloat16VFVF \
FsgnjnVV32VFloat32VBVFVF_m \
FsgnjnVV32VFloat32VFVF \
FsgnjnVV64VFloat64VBVFVF_m \
FsgnjnVV64VFloat64VFVF \
FsgnjxVF16VFloat16VBVFSF16_m \
FsgnjxVF16VFloat16VFSF16 \
FsgnjxVF32VFloat32VBVFSF32_m \
FsgnjxVF32VFloat32VFSF32 \
FsgnjxVF64VFloat64VBVFSF64_m \
FsgnjxVF64VFloat64VFSF64 \
FsgnjxVV16VFloat16VBVFVF_m \
FsgnjxVV16VFloat16VFVF \
FsgnjxVV32VFloat32VBVFVF_m \
FsgnjxVV32VFloat32VFVF \
FsgnjxVV64VFloat64VBVFVF_m \
FsgnjxVV64VFloat64VFVF \
Fslide1downVF16VFloat16VBVFSF16_m \
Fslide1downVF16VFloat16VFSF16 \
Fslide1downVF32VFloat32VBVFSF32_m \
Fslide1downVF32VFloat32VFSF32 \
Fslide1downVF64VFloat64VBVFSF64_m \
Fslide1downVF64VFloat64VFSF64 \
Fslide1upVF16VFloat16VBVFSF16_m \
Fslide1upVF16VFloat16VFSF16 \
Fslide1upVF32VFloat32VBVFSF32_m \
Fslide1upVF32VFloat32VFSF32 \
Fslide1upVF64VFloat64VBVFSF64_m \
Fslide1upVF64VFloat64VFSF64 \
FsqrtV16VFloat16VBVFSL_m \
FsqrtV16VFloat16VBVF_m \
FsqrtV16VFloat16VF \
FsqrtV16VFloat16VFSL \
FsqrtV32VFloat32VBVFSL_m \
FsqrtV32VFloat32VBVF_m \
FsqrtV32VFloat32VF \
FsqrtV32VFloat32VFSL \
FsqrtV64VFloat64VBVFSL_m \
FsqrtV64VFloat64VBVF_m \
FsqrtV64VFloat64VF \
FsqrtV64VFloat64VFSL \
FsubVF16VFloat16VBVFSF16SL_m \
FsubVF16VFloat16VBVFSF16_m \
FsubVF16VFloat16VFSF16 \
FsubVF16VFloat16VFSF16SL \
FsubVF32VFloat32VBVFSF32SL_m \
FsubVF32VFloat32VBVFSF32_m \
FsubVF32VFloat32VFSF32 \
FsubVF32VFloat32VFSF32SL \
FsubVF64VFloat64VBVFSF64SL_m \
FsubVF64VFloat64VBVFSF64_m \
FsubVF64VFloat64VFSF64 \
FsubVF64VFloat64VFSF64SL \
FsubVV16VFloat16VBVFVFSL_m \
FsubVV16VFloat16VBVFVF_m \
FsubVV16VFloat16VFVF \
FsubVV16VFloat16VFVFSL \
FsubVV32VFloat32VBVFVFSL_m \
FsubVV32VFloat32VBVFVF_m \
FsubVV32VFloat32VFVF \
FsubVV32VFloat32VFVFSL \
FsubVV64VFloat64VBVFVFSL_m \
FsubVV64VFloat64VBVFVF_m \
FsubVV64VFloat64VFVF \
FsubVV64VFloat64VFVFSL \
FwaddVF16VFloat32VBVFSF16SL_m \
FwaddVF16VFloat32VBVFSF16_m \
FwaddVF16VFloat32VFSF16 \
FwaddVF16VFloat32VFSF16SL \
FwaddVF32VFloat64VBVFSF32SL_m \
FwaddVF32VFloat64VBVFSF32_m \
FwaddVF32VFloat64VFSF32 \
FwaddVF32VFloat64VFSF32SL \
FwaddVV16VFloat32VBVFVFSL_m \
FwaddVV16VFloat32VBVFVF_m \
FwaddVV16VFloat32VFVF \
FwaddVV16VFloat32VFVFSL \
FwaddVV32VFloat64VBVFVFSL_m \
FwaddVV32VFloat64VBVFVF_m \
FwaddVV32VFloat64VFVF \
FwaddVV32VFloat64VFVFSL \
FwaddWF16VFloat32VBVFSF16SL_m \
FwaddWF16VFloat32VBVFSF16_m \
FwaddWF16VFloat32VFSF16 \
FwaddWF16VFloat32VFSF16SL \
FwaddWF32VFloat64VBVFSF32SL_m \
FwaddWF32VFloat64VBVFSF32_m \
FwaddWF32VFloat64VFSF32 \
FwaddWF32VFloat64VFSF32SL \
FwaddWV16VFloat32VBVFVFSL_m \
FwaddWV16VFloat32VBVFVF_m \
FwaddWV16VFloat32VFVF \
FwaddWV16VFloat32VFVFSL \
FwaddWV32VFloat64VBVFVFSL_m \
FwaddWV32VFloat64VBVFVF_m \
FwaddWV32VFloat64VFVF \
FwaddWV32VFloat64VFVFSL \
FwcvtV16VFloat32VBVF_m \
FwcvtV16VFloat32VBVI_m \
FwcvtV16VFloat32VBVU_m \
FwcvtV16VFloat32VF \
FwcvtV16VFloat32VI \
FwcvtV16VFloat32VU \
FwcvtV16VInt32VBVFSL_m \
FwcvtV16VInt32VBVF_m \
FwcvtV16VInt32VF \
FwcvtV16VInt32VFSL \
FwcvtV16VUInt32VBVFSL_m \
FwcvtV16VUInt32VBVF_m \
FwcvtV16VUInt32VF \
FwcvtV16VUInt32VFSL \
FwcvtV32VFloat64VBVF_m \
FwcvtV32VFloat64VBVI_m \
FwcvtV32VFloat64VBVU_m \
FwcvtV32VFloat64VF \
FwcvtV32VFloat64VI \
FwcvtV32VFloat64VU \
FwcvtV32VInt64VBVFSL_m \
FwcvtV32VInt64VBVF_m \
FwcvtV32VInt64VF \
FwcvtV32VInt64VFSL \
FwcvtV32VUInt64VBVFSL_m \
FwcvtV32VUInt64VBVF_m \
FwcvtV32VUInt64VF \
FwcvtV32VUInt64VFSL \
FwcvtV8VFloat16VBVI_m \
FwcvtV8VFloat16VBVU_m \
FwcvtV8VFloat16VI \
FwcvtV8VFloat16VU \
Fwcvt_rtzV32VInt32VBVF_m \
Fwcvt_rtzV32VInt32VF \
Fwcvt_rtzV32VUInt32VBVF_m \
Fwcvt_rtzV32VUInt32VF \
Fwcvt_rtzV64VInt64VBVF_m \
Fwcvt_rtzV64VInt64VF \
Fwcvt_rtzV64VUInt64VBVF_m \
Fwcvt_rtzV64VUInt64VF \
FwmaccVF16VFloat32VBVFSF16VFSL_m \
FwmaccVF16VFloat32VBVFSF16VF_m \
FwmaccVF16VFloat32VFSF16VF \
FwmaccVF16VFloat32VFSF16VFSL \
FwmaccVF32VFloat64VBVFSF32VFSL_m \
FwmaccVF32VFloat64VBVFSF32VF_m \
FwmaccVF32VFloat64VFSF32VF \
FwmaccVF32VFloat64VFSF32VFSL \
FwmaccVV16VFloat32VBVFVFVFSL_m \
FwmaccVV16VFloat32VBVFVFVF_m \
FwmaccVV16VFloat32VFVFVF \
FwmaccVV16VFloat32VFVFVFSL \
FwmaccVV32VFloat64VBVFVFVFSL_m \
FwmaccVV32VFloat64VBVFVFVF_m \
FwmaccVV32VFloat64VFVFVF \
FwmaccVV32VFloat64VFVFVFSL \
FwmsacVF16VFloat32VBVFSF16VFSL_m \
FwmsacVF16VFloat32VBVFSF16VF_m \
FwmsacVF16VFloat32VFSF16VF \
FwmsacVF16VFloat32VFSF16VFSL \
FwmsacVF32VFloat64VBVFSF32VFSL_m \
FwmsacVF32VFloat64VBVFSF32VF_m \
FwmsacVF32VFloat64VFSF32VF \
FwmsacVF32VFloat64VFSF32VFSL \
FwmsacVV16VFloat32VBVFVFVFSL_m \
FwmsacVV16VFloat32VBVFVFVF_m \
FwmsacVV16VFloat32VFVFVF \
FwmsacVV16VFloat32VFVFVFSL \
FwmsacVV32VFloat64VBVFVFVFSL_m \
FwmsacVV32VFloat64VBVFVFVF_m \
FwmsacVV32VFloat64VFVFVF \
FwmsacVV32VFloat64VFVFVFSL \
FwmulVF16VFloat32VBVFSF16SL_m \
FwmulVF16VFloat32VBVFSF16_m \
FwmulVF16VFloat32VFSF16 \
FwmulVF16VFloat32VFSF16SL \
FwmulVF32VFloat64VBVFSF32SL_m \
FwmulVF32VFloat64VBVFSF32_m \
FwmulVF32VFloat64VFSF32 \
FwmulVF32VFloat64VFSF32SL \
FwmulVV16VFloat32VBVFVFSL_m \
FwmulVV16VFloat32VBVFVF_m \
FwmulVV16VFloat32VFVF \
FwmulVV16VFloat32VFVFSL \
FwmulVV32VFloat64VBVFVFSL_m \
FwmulVV32VFloat64VBVFVF_m \
FwmulVV32VFloat64VFVF \
FwmulVV32VFloat64VFVFSL \
FwnmaccVF16VFloat32VBVFSF16VFSL_m \
FwnmaccVF16VFloat32VBVFSF16VF_m \
FwnmaccVF16VFloat32VFSF16VF \
FwnmaccVF16VFloat32VFSF16VFSL \
FwnmaccVF32VFloat64VBVFSF32VFSL_m \
FwnmaccVF32VFloat64VBVFSF32VF_m \
FwnmaccVF32VFloat64VFSF32VF \
FwnmaccVF32VFloat64VFSF32VFSL \
FwnmaccVV16VFloat32VBVFVFVFSL_m \
FwnmaccVV16VFloat32VBVFVFVF_m \
FwnmaccVV16VFloat32VFVFVF \
FwnmaccVV16VFloat32VFVFVFSL \
FwnmaccVV32VFloat64VBVFVFVFSL_m \
FwnmaccVV32VFloat64VBVFVFVF_m \
FwnmaccVV32VFloat64VFVFVF \
FwnmaccVV32VFloat64VFVFVFSL \
FwnmsacVF16VFloat32VBVFSF16VFSL_m \
FwnmsacVF16VFloat32VBVFSF16VF_m \
FwnmsacVF16VFloat32VFSF16VF \
FwnmsacVF16VFloat32VFSF16VFSL \
FwnmsacVF32VFloat64VBVFSF32VFSL_m \
FwnmsacVF32VFloat64VBVFSF32VF_m \
FwnmsacVF32VFloat64VFSF32VF \
FwnmsacVF32VFloat64VFSF32VFSL \
FwnmsacVV16VFloat32VBVFVFVFSL_m \
FwnmsacVV16VFloat32VBVFVFVF_m \
FwnmsacVV16VFloat32VFVFVF \
FwnmsacVV16VFloat32VFVFVFSL \
FwnmsacVV32VFloat64VBVFVFVFSL_m \
FwnmsacVV32VFloat64VBVFVFVF_m \
FwnmsacVV32VFloat64VFVFVF \
FwnmsacVV32VFloat64VFVFVFSL \
FwredosumVS16SFloat32VBVFVFSL_m \
FwredosumVS16SFloat32VBVFVF_m \
FwredosumVS16SFloat32VFVF \
FwredosumVS16SFloat32VFVFSL \
FwredosumVS32SFloat64VBVFVFSL_m \
FwredosumVS32SFloat64VBVFVF_m \
FwredosumVS32SFloat64VFVF \
FwredosumVS32SFloat64VFVFSL \
FwredusumVS16SFloat32VBVFVFSL_m \
FwredusumVS16SFloat32VBVFVF_m \
FwredusumVS16SFloat32VFVF \
FwredusumVS16SFloat32VFVFSL \
FwredusumVS32SFloat64VBVFVFSL_m \
FwredusumVS32SFloat64VBVFVF_m \
FwredusumVS32SFloat64VFVF \
FwredusumVS32SFloat64VFVFSL \
FwsubVF16VFloat32VBVFSF16SL_m \
FwsubVF16VFloat32VBVFSF16_m \
FwsubVF16VFloat32VFSF16 \
FwsubVF16VFloat32VFSF16SL \
FwsubVF32VFloat64VBVFSF32SL_m \
FwsubVF32VFloat64VBVFSF32_m \
FwsubVF32VFloat64VFSF32 \
FwsubVF32VFloat64VFSF32SL \
FwsubVV16VFloat32VBVFVFSL_m \
FwsubVV16VFloat32VBVFVF_m \
FwsubVV16VFloat32VFVF \
FwsubVV16VFloat32VFVFSL \
FwsubVV32VFloat64VBVFVFSL_m \
FwsubVV32VFloat64VBVFVF_m \
FwsubVV32VFloat64VFVF \
FwsubVV32VFloat64VFVFSL \
FwsubWF16VFloat32VBVFSF16SL_m \
FwsubWF16VFloat32VBVFSF16_m \
FwsubWF16VFloat32VFSF16 \
FwsubWF16VFloat32VFSF16SL \
FwsubWF32VFloat64VBVFSF32SL_m \
FwsubWF32VFloat64VBVFSF32_m \
FwsubWF32VFloat64VFSF32 \
FwsubWF32VFloat64VFSF32SL \
FwsubWV16VFloat32VBVFVFSL_m \
FwsubWV16VFloat32VBVFVF_m \
FwsubWV16VFloat32VFVF \
FwsubWV16VFloat32VFVFSL \
FwsubWV32VFloat64VBVFVFSL_m \
FwsubWV32VFloat64VBVFVF_m \
FwsubWV32VFloat64VFVF \
FwsubWV32VFloat64VFVFSL \
GetGET16VFloat16VFSL \
GetGET16VInt16VISL \
GetGET16VUInt16VUSL \
GetGET32VFloat32VFSL \
GetGET32VInt32VISL \
GetGET32VUInt32VUSL \
GetGET64VFloat64VFSL \
GetGET64VInt64VISL \
GetGET64VUInt64VUSL \
GetGET8VInt8VISL \
GetGET8VUInt8VUSL \
IdM16VUInt16 \
IdM16VUInt16VB_m \
IdM32VUInt32 \
IdM32VUInt32VB_m \
IdM64VUInt64 \
IdM64VUInt64VB_m \
IdM8VUInt8 \
IdM8VUInt8VB_m \
IotaM16VUInt16VB \
IotaM16VUInt16VBVB_m \
IotaM32VUInt32VB \
IotaM32VUInt32VBVB_m \
IotaM64VUInt64VB \
IotaM64VUInt64VBVB_m \
IotaM8VUInt8VB \
IotaM8VUInt8VBVB_m \
Lm0VBoolSU \
Lmul_ext_vMUL_EXT16VFloat16VF \
Lmul_ext_vMUL_EXT16VInt16VI \
Lmul_ext_vMUL_EXT16VUInt16VU \
Lmul_ext_vMUL_EXT32VFloat32VF \
Lmul_ext_vMUL_EXT32VInt32VI \
Lmul_ext_vMUL_EXT32VUInt32VU \
Lmul_ext_vMUL_EXT64VFloat64VF \
Lmul_ext_vMUL_EXT64VInt64VI \
Lmul_ext_vMUL_EXT64VUInt64VU \
Lmul_ext_vMUL_EXT8VInt8VI \
Lmul_ext_vMUL_EXT8VUInt8VU \
Lmul_trunc_vMUL_TRUNC16VFloat16VF \
Lmul_trunc_vMUL_TRUNC16VInt16VI \
Lmul_trunc_vMUL_TRUNC16VUInt16VU \
Lmul_trunc_vMUL_TRUNC32VFloat32VF \
Lmul_trunc_vMUL_TRUNC32VInt32VI \
Lmul_trunc_vMUL_TRUNC32VUInt32VU \
Lmul_trunc_vMUL_TRUNC8VInt8VI \
Lmul_trunc_vMUL_TRUNC8VUInt8VU \
MaccVV16VInt16VBVIVIVI_m \
MaccVV16VInt16VIVIVI \
MaccVV16VUInt16VBVUVUVU_m \
MaccVV16VUInt16VUVUVU \
MaccVV32VInt32VBVIVIVI_m \
MaccVV32VInt32VIVIVI \
MaccVV32VUInt32VBVUVUVU_m \
MaccVV32VUInt32VUVUVU \
MaccVV64VInt64VBVIVIVI_m \
MaccVV64VInt64VIVIVI \
MaccVV64VUInt64VBVUVUVU_m \
MaccVV64VUInt64VUVUVU \
MaccVV8VInt8VBVIVIVI_m \
MaccVV8VInt8VIVIVI \
MaccVV8VUInt8VBVUVUVU_m \
MaccVV8VUInt8VUVUVU \
MaccVX16VInt16VBVISIVI_m \
MaccVX16VInt16VISIVI \
MaccVX16VUInt16VBVUSUVU_m \
MaccVX16VUInt16VUSUVU \
MaccVX32VInt32VBVISIVI_m \
MaccVX32VInt32VISIVI \
MaccVX32VUInt32VBVUSUVU_m \
MaccVX32VUInt32VUSUVU \
MaccVX64VInt64VBVISIVI_m \
MaccVX64VInt64VISIVI \
MaccVX64VUInt64VBVUSUVU_m \
MaccVX64VUInt64VUSUVU \
MaccVX8VInt8VBVISIVI_m \
MaccVX8VInt8VISIVI \
MaccVX8VUInt8VBVUSUVU_m \
MaccVX8VUInt8VUSUVU \
MadcVV16VBoolVIVI \
MadcVV16VBoolVUVU \
MadcVV32VBoolVIVI \
MadcVV32VBoolVUVU \
MadcVV64VBoolVIVI \
MadcVV64VBoolVUVU \
MadcVV8VBoolVIVI \
MadcVV8VBoolVUVU \
MadcVVM16VBoolVIVIVB \
MadcVVM16VBoolVUVUVB \
MadcVVM32VBoolVIVIVB \
MadcVVM32VBoolVUVUVB \
MadcVVM64VBoolVIVIVB \
MadcVVM64VBoolVUVUVB \
MadcVVM8VBoolVIVIVB \
MadcVVM8VBoolVUVUVB \
MadcVX16VBoolVISI \
MadcVX16VBoolVUSU \
MadcVX32VBoolVISI \
MadcVX32VBoolVUSU \
MadcVX64VBoolVISI \
MadcVX64VBoolVUSU \
MadcVX8VBoolVISI \
MadcVX8VBoolVUSU \
MadcVXM16VBoolVISIVB \
MadcVXM16VBoolVUSUVB \
MadcVXM32VBoolVISIVB \
MadcVXM32VBoolVUSUVB \
MadcVXM64VBoolVISIVB \
MadcVXM64VBoolVUSUVB \
MadcVXM8VBoolVISIVB \
MadcVXM8VBoolVUSUVB \
MaddVV16VInt16VBVIVIVI_m \
MaddVV16VInt16VIVIVI \
MaddVV16VUInt16VBVUVUVU_m \
MaddVV16VUInt16VUVUVU \
MaddVV32VInt32VBVIVIVI_m \
MaddVV32VInt32VIVIVI \
MaddVV32VUInt32VBVUVUVU_m \
MaddVV32VUInt32VUVUVU \
MaddVV64VInt64VBVIVIVI_m \
MaddVV64VInt64VIVIVI \
MaddVV64VUInt64VBVUVUVU_m \
MaddVV64VUInt64VUVUVU \
MaddVV8VInt8VBVIVIVI_m \
MaddVV8VInt8VIVIVI \
MaddVV8VUInt8VBVUVUVU_m \
MaddVV8VUInt8VUVUVU \
MaddVX16VInt16VBVISIVI_m \
MaddVX16VInt16VISIVI \
MaddVX16VUInt16VBVUSUVU_m \
MaddVX16VUInt16VUSUVU \
MaddVX32VInt32VBVISIVI_m \
MaddVX32VInt32VISIVI \
MaddVX32VUInt32VBVUSUVU_m \
MaddVX32VUInt32VUSUVU \
MaddVX64VInt64VBVISIVI_m \
MaddVX64VInt64VISIVI \
MaddVX64VUInt64VBVUSUVU_m \
MaddVX64VUInt64VUSUVU \
MaddVX8VInt8VBVISIVI_m \
MaddVX8VInt8VISIVI \
MaddVX8VUInt8VBVUSUVU_m \
MaddVX8VUInt8VUSUVU \
MandMM0VBoolVBVB \
MandnMM0VBoolVBVB \
MaxVV16VInt16VBVIVI_m \
MaxVV16VInt16VIVI \
MaxVV32VInt32VBVIVI_m \
MaxVV32VInt32VIVI \
MaxVV64VInt64VBVIVI_m \
MaxVV64VInt64VIVI \
MaxVV8VInt8VBVIVI_m \
MaxVV8VInt8VIVI \
MaxVX16VInt16VBVISI_m \
MaxVX16VInt16VISI \
MaxVX32VInt32VBVISI_m \
MaxVX32VInt32VISI \
MaxVX64VInt64VBVISI_m \
MaxVX64VInt64VISI \
MaxVX8VInt8VBVISI_m \
MaxVX8VInt8VISI \
MaxuVV16VUInt16VBVUVU_m \
MaxuVV16VUInt16VUVU \
MaxuVV32VUInt32VBVUVU_m \
MaxuVV32VUInt32VUVU \
MaxuVV64VUInt64VBVUVU_m \
MaxuVV64VUInt64VUVU \
MaxuVV8VUInt8VBVUVU_m \
MaxuVV8VUInt8VUVU \
MaxuVX16VUInt16VBVUSU_m \
MaxuVX16VUInt16VUSU \
MaxuVX32VUInt32VBVUSU_m \
MaxuVX32VUInt32VUSU \
MaxuVX64VUInt64VBVUSU_m \
MaxuVX64VUInt64VUSU \
MaxuVX8VUInt8VBVUSU_m \
MaxuVX8VUInt8VUSU \
MclrM0VBool \
MergeVVM16VFloat16VFVFVB \
MergeVVM16VInt16VIVIVB \
MergeVVM16VUInt16VUVUVB \
MergeVVM32VFloat32VFVFVB \
MergeVVM32VInt32VIVIVB \
MergeVVM32VUInt32VUVUVB \
MergeVVM64VFloat64VFVFVB \
MergeVVM64VInt64VIVIVB \
MergeVVM64VUInt64VUVUVB \
MergeVVM8VInt8VIVIVB \
MergeVVM8VUInt8VUVUVB \
MergeVXM16VInt16VISIVB \
MergeVXM16VUInt16VUSUVB \
MergeVXM32VInt32VISIVB \
MergeVXM32VUInt32VUSUVB \
MergeVXM64VInt64VISIVB \
MergeVXM64VUInt64VUSUVB \
MergeVXM8VInt8VISIVB \
MergeVXM8VUInt8VUSUVB \
MfeqVF16VBoolVBVFSF16_m \
MfeqVF16VBoolVFSF16 \
MfeqVF32VBoolVBVFSF32_m \
MfeqVF32VBoolVFSF32 \
MfeqVF64VBoolVBVFSF64_m \
MfeqVF64VBoolVFSF64 \
MfeqVV16VBoolVBVFVF_m \
MfeqVV16VBoolVFVF \
MfeqVV32VBoolVBVFVF_m \
MfeqVV32VBoolVFVF \
MfeqVV64VBoolVBVFVF_m \
MfeqVV64VBoolVFVF \
MfgeVF16VBoolVBVFSF16_m \
MfgeVF16VBoolVFSF16 \
MfgeVF32VBoolVBVFSF32_m \
MfgeVF32VBoolVFSF32 \
MfgeVF64VBoolVBVFSF64_m \
MfgeVF64VBoolVFSF64 \
MfgeVV16VBoolVBVFVF_m \
MfgeVV16VBoolVFVF \
MfgeVV32VBoolVBVFVF_m \
MfgeVV32VBoolVFVF \
MfgeVV64VBoolVBVFVF_m \
MfgeVV64VBoolVFVF \
MfgtVF16VBoolVBVFSF16_m \
MfgtVF16VBoolVFSF16 \
MfgtVF32VBoolVBVFSF32_m \
MfgtVF32VBoolVFSF32 \
MfgtVF64VBoolVBVFSF64_m \
MfgtVF64VBoolVFSF64 \
MfgtVV16VBoolVBVFVF_m \
MfgtVV16VBoolVFVF \
MfgtVV32VBoolVBVFVF_m \
MfgtVV32VBoolVFVF \
MfgtVV64VBoolVBVFVF_m \
MfgtVV64VBoolVFVF \
MfleVF16VBoolVBVFSF16_m \
MfleVF16VBoolVFSF16 \
MfleVF32VBoolVBVFSF32_m \
MfleVF32VBoolVFSF32 \
MfleVF64VBoolVBVFSF64_m \
MfleVF64VBoolVFSF64 \
MfleVV16VBoolVBVFVF_m \
MfleVV16VBoolVFVF \
MfleVV32VBoolVBVFVF_m \
MfleVV32VBoolVFVF \
MfleVV64VBoolVBVFVF_m \
MfleVV64VBoolVFVF \
MfltVF16VBoolVBVFSF16_m \
MfltVF16VBoolVFSF16 \
MfltVF32VBoolVBVFSF32_m \
MfltVF32VBoolVFSF32 \
MfltVF64VBoolVBVFSF64_m \
MfltVF64VBoolVFSF64 \
MfltVV16VBoolVBVFVF_m \
MfltVV16VBoolVFVF \
MfltVV32VBoolVBVFVF_m \
MfltVV32VBoolVFVF \
MfltVV64VBoolVBVFVF_m \
MfltVV64VBoolVFVF \
MfneVF16VBoolVBVFSF16_m \
MfneVF16VBoolVFSF16 \
MfneVF32VBoolVBVFSF32_m \
MfneVF32VBoolVFSF32 \
MfneVF64VBoolVBVFSF64_m \
MfneVF64VBoolVFSF64 \
MfneVV16VBoolVBVFVF_m \
MfneVV16VBoolVFVF \
MfneVV32VBoolVBVFVF_m \
MfneVV32VBoolVFVF \
MfneVV64VBoolVBVFVF_m \
MfneVV64VBoolVFVF \
MinVV16VInt16VBVIVI_m \
MinVV16VInt16VIVI \
MinVV32VInt32VBVIVI_m \
MinVV32VInt32VIVI \
MinVV64VInt64VBVIVI_m \
MinVV64VInt64VIVI \
MinVV8VInt8VBVIVI_m \
MinVV8VInt8VIVI \
MinVX16VInt16VBVISI_m \
MinVX16VInt16VISI \
MinVX32VInt32VBVISI_m \
MinVX32VInt32VISI \
MinVX64VInt64VBVISI_m \
MinVX64VInt64VISI \
MinVX8VInt8VBVISI_m \
MinVX8VInt8VISI \
MinuVV16VUInt16VBVUVU_m \
MinuVV16VUInt16VUVU \
MinuVV32VUInt32VBVUVU_m \
MinuVV32VUInt32VUVU \
MinuVV64VUInt64VBVUVU_m \
MinuVV64VUInt64VUVU \
MinuVV8VUInt8VBVUVU_m \
MinuVV8VUInt8VUVU \
MinuVX16VUInt16VBVUSU_m \
MinuVX16VUInt16VUSU \
MinuVX32VUInt32VBVUSU_m \
MinuVX32VUInt32VUSU \
MinuVX64VUInt64VBVUSU_m \
MinuVX64VUInt64VUSU \
MinuVX8VUInt8VBVUSU_m \
MinuVX8VUInt8VUSU \
MmvM0VBoolVB \
MnandMM0VBoolVBVB \
MnorMM0VBoolVBVB \
MnotM0VBoolVB \
MorMM0VBoolVBVB \
MornMM0VBoolVBVB \
MsbcVV16VBoolVIVI \
MsbcVV16VBoolVUVU \
MsbcVV32VBoolVIVI \
MsbcVV32VBoolVUVU \
MsbcVV64VBoolVIVI \
MsbcVV64VBoolVUVU \
MsbcVV8VBoolVIVI \
MsbcVV8VBoolVUVU \
MsbcVVM16VBoolVIVIVB \
MsbcVVM16VBoolVUVUVB \
MsbcVVM32VBoolVIVIVB \
MsbcVVM32VBoolVUVUVB \
MsbcVVM64VBoolVIVIVB \
MsbcVVM64VBoolVUVUVB \
MsbcVVM8VBoolVIVIVB \
MsbcVVM8VBoolVUVUVB \
MsbcVX16VBoolVISI \
MsbcVX16VBoolVUSU \
MsbcVX32VBoolVISI \
MsbcVX32VBoolVUSU \
MsbcVX64VBoolVISI \
MsbcVX64VBoolVUSU \
MsbcVX8VBoolVISI \
MsbcVX8VBoolVUSU \
MsbcVXM16VBoolVISIVB \
MsbcVXM16VBoolVUSUVB \
MsbcVXM32VBoolVISIVB \
MsbcVXM32VBoolVUSUVB \
MsbcVXM64VBoolVISIVB \
MsbcVXM64VBoolVUSUVB \
MsbcVXM8VBoolVISIVB \
MsbcVXM8VBoolVUSUVB \
MsbfM0VBoolVB \
MsbfM0VBoolVBVB_m \
MseqVV16VBoolVBVIVI_m \
MseqVV16VBoolVBVUVU_m \
MseqVV16VBoolVIVI \
MseqVV16VBoolVUVU \
MseqVV32VBoolVBVIVI_m \
MseqVV32VBoolVBVUVU_m \
MseqVV32VBoolVIVI \
MseqVV32VBoolVUVU \
MseqVV64VBoolVBVIVI_m \
MseqVV64VBoolVBVUVU_m \
MseqVV64VBoolVIVI \
MseqVV64VBoolVUVU \
MseqVV8VBoolVBVIVI_m \
MseqVV8VBoolVBVUVU_m \
MseqVV8VBoolVIVI \
MseqVV8VBoolVUVU \
MseqVX16VBoolVBVISI_m \
MseqVX16VBoolVBVUSU_m \
MseqVX16VBoolVISI \
MseqVX16VBoolVUSU \
MseqVX32VBoolVBVISI_m \
MseqVX32VBoolVBVUSU_m \
MseqVX32VBoolVISI \
MseqVX32VBoolVUSU \
MseqVX64VBoolVBVISI_m \
MseqVX64VBoolVBVUSU_m \
MseqVX64VBoolVISI \
MseqVX64VBoolVUSU \
MseqVX8VBoolVBVISI_m \
MseqVX8VBoolVBVUSU_m \
MseqVX8VBoolVISI \
MseqVX8VBoolVUSU \
MsetM0VBool \
MsgeVV16VBoolVBVIVI_m \
MsgeVV16VBoolVIVI \
MsgeVV32VBoolVBVIVI_m \
MsgeVV32VBoolVIVI \
MsgeVV64VBoolVBVIVI_m \
MsgeVV64VBoolVIVI \
MsgeVV8VBoolVBVIVI_m \
MsgeVV8VBoolVIVI \
MsgeVX16VBoolVBVISI_m \
MsgeVX16VBoolVISI \
MsgeVX32VBoolVBVISI_m \
MsgeVX32VBoolVISI \
MsgeVX64VBoolVBVISI_m \
MsgeVX64VBoolVISI \
MsgeVX8VBoolVBVISI_m \
MsgeVX8VBoolVISI \
MsgeuVV16VBoolVBVUVU_m \
MsgeuVV16VBoolVUVU \
MsgeuVV32VBoolVBVUVU_m \
MsgeuVV32VBoolVUVU \
MsgeuVV64VBoolVBVUVU_m \
MsgeuVV64VBoolVUVU \
MsgeuVV8VBoolVBVUVU_m \
MsgeuVV8VBoolVUVU \
MsgeuVX16VBoolVBVUSU_m \
MsgeuVX16VBoolVUSU \
MsgeuVX32VBoolVBVUSU_m \
MsgeuVX32VBoolVUSU \
MsgeuVX64VBoolVBVUSU_m \
MsgeuVX64VBoolVUSU \
MsgeuVX8VBoolVBVUSU_m \
MsgeuVX8VBoolVUSU \
MsgtVV16VBoolVBVIVI_m \
MsgtVV16VBoolVIVI \
MsgtVV32VBoolVBVIVI_m \
MsgtVV32VBoolVIVI \
MsgtVV64VBoolVBVIVI_m \
MsgtVV64VBoolVIVI \
MsgtVV8VBoolVBVIVI_m \
MsgtVV8VBoolVIVI \
MsgtVX16VBoolVBVISI_m \
MsgtVX16VBoolVISI \
MsgtVX32VBoolVBVISI_m \
MsgtVX32VBoolVISI \
MsgtVX64VBoolVBVISI_m \
MsgtVX64VBoolVISI \
MsgtVX8VBoolVBVISI_m \
MsgtVX8VBoolVISI \
MsgtuVV16VBoolVBVUVU_m \
MsgtuVV16VBoolVUVU \
MsgtuVV32VBoolVBVUVU_m \
MsgtuVV32VBoolVUVU \
MsgtuVV64VBoolVBVUVU_m \
MsgtuVV64VBoolVUVU \
MsgtuVV8VBoolVBVUVU_m \
MsgtuVV8VBoolVUVU \
MsgtuVX16VBoolVBVUSU_m \
MsgtuVX16VBoolVUSU \
MsgtuVX32VBoolVBVUSU_m \
MsgtuVX32VBoolVUSU \
MsgtuVX64VBoolVBVUSU_m \
MsgtuVX64VBoolVUSU \
MsgtuVX8VBoolVBVUSU_m \
MsgtuVX8VBoolVUSU \
MsifM0VBoolVB \
MsifM0VBoolVBVB_m \
MsleVV16VBoolVBVIVI_m \
MsleVV16VBoolVIVI \
MsleVV32VBoolVBVIVI_m \
MsleVV32VBoolVIVI \
MsleVV64VBoolVBVIVI_m \
MsleVV64VBoolVIVI \
MsleVV8VBoolVBVIVI_m \
MsleVV8VBoolVIVI \
MsleVX16VBoolVBVISI_m \
MsleVX16VBoolVISI \
MsleVX32VBoolVBVISI_m \
MsleVX32VBoolVISI \
MsleVX64VBoolVBVISI_m \
MsleVX64VBoolVISI \
MsleVX8VBoolVBVISI_m \
MsleVX8VBoolVISI \
MsleuVV16VBoolVBVUVU_m \
MsleuVV16VBoolVUVU \
MsleuVV32VBoolVBVUVU_m \
MsleuVV32VBoolVUVU \
MsleuVV64VBoolVBVUVU_m \
MsleuVV64VBoolVUVU \
MsleuVV8VBoolVBVUVU_m \
MsleuVV8VBoolVUVU \
MsleuVX16VBoolVBVUSU_m \
MsleuVX16VBoolVUSU \
MsleuVX32VBoolVBVUSU_m \
MsleuVX32VBoolVUSU \
MsleuVX64VBoolVBVUSU_m \
MsleuVX64VBoolVUSU \
MsleuVX8VBoolVBVUSU_m \
MsleuVX8VBoolVUSU \
MsltVV16VBoolVBVIVI_m \
MsltVV16VBoolVIVI \
MsltVV32VBoolVBVIVI_m \
MsltVV32VBoolVIVI \
MsltVV64VBoolVBVIVI_m \
MsltVV64VBoolVIVI \
MsltVV8VBoolVBVIVI_m \
MsltVV8VBoolVIVI \
MsltVX16VBoolVBVISI_m \
MsltVX16VBoolVISI \
MsltVX32VBoolVBVISI_m \
MsltVX32VBoolVISI \
MsltVX64VBoolVBVISI_m \
MsltVX64VBoolVISI \
MsltVX8VBoolVBVISI_m \
MsltVX8VBoolVISI \
MsltuVV16VBoolVBVUVU_m \
MsltuVV16VBoolVUVU \
MsltuVV32VBoolVBVUVU_m \
MsltuVV32VBoolVUVU \
MsltuVV64VBoolVBVUVU_m \
MsltuVV64VBoolVUVU \
MsltuVV8VBoolVBVUVU_m \
MsltuVV8VBoolVUVU \
MsltuVX16VBoolVBVUSU_m \
MsltuVX16VBoolVUSU \
MsltuVX32VBoolVBVUSU_m \
MsltuVX32VBoolVUSU \
MsltuVX64VBoolVBVUSU_m \
MsltuVX64VBoolVUSU \
MsltuVX8VBoolVBVUSU_m \
MsltuVX8VBoolVUSU \
MsneVV16VBoolVBVIVI_m \
MsneVV16VBoolVBVUVU_m \
MsneVV16VBoolVIVI \
MsneVV16VBoolVUVU \
MsneVV32VBoolVBVIVI_m \
MsneVV32VBoolVBVUVU_m \
MsneVV32VBoolVIVI \
MsneVV32VBoolVUVU \
MsneVV64VBoolVBVIVI_m \
MsneVV64VBoolVBVUVU_m \
MsneVV64VBoolVIVI \
MsneVV64VBoolVUVU \
MsneVV8VBoolVBVIVI_m \
MsneVV8VBoolVBVUVU_m \
MsneVV8VBoolVIVI \
MsneVV8VBoolVUVU \
MsneVX16VBoolVBVISI_m \
MsneVX16VBoolVBVUSU_m \
MsneVX16VBoolVISI \
MsneVX16VBoolVUSU \
MsneVX32VBoolVBVISI_m \
MsneVX32VBoolVBVUSU_m \
MsneVX32VBoolVISI \
MsneVX32VBoolVUSU \
MsneVX64VBoolVBVISI_m \
MsneVX64VBoolVBVUSU_m \
MsneVX64VBoolVISI \
MsneVX64VBoolVUSU \
MsneVX8VBoolVBVISI_m \
MsneVX8VBoolVBVUSU_m \
MsneVX8VBoolVISI \
MsneVX8VBoolVUSU \
MsofM0VBoolVB \
MsofM0VBoolVBVB_m \
MulVV16VInt16VBVIVI_m \
MulVV16VInt16VIVI \
MulVV16VUInt16VBVUVU_m \
MulVV16VUInt16VUVU \
MulVV32VInt32VBVIVI_m \
MulVV32VInt32VIVI \
MulVV32VUInt32VBVUVU_m \
MulVV32VUInt32VUVU \
MulVV64VInt64VBVIVI_m \
MulVV64VInt64VIVI \
MulVV64VUInt64VBVUVU_m \
MulVV64VUInt64VUVU \
MulVV8VInt8VBVIVI_m \
MulVV8VInt8VIVI \
MulVV8VUInt8VBVUVU_m \
MulVV8VUInt8VUVU \
MulVX16VInt16VBVISI_m \
MulVX16VInt16VISI \
MulVX16VUInt16VBVUSU_m \
MulVX16VUInt16VUSU \
MulVX32VInt32VBVISI_m \
MulVX32VInt32VISI \
MulVX32VUInt32VBVUSU_m \
MulVX32VUInt32VUSU \
MulVX64VInt64VBVISI_m \
MulVX64VInt64VISI \
MulVX64VUInt64VBVUSU_m \
MulVX64VUInt64VUSU \
MulVX8VInt8VBVISI_m \
MulVX8VInt8VISI \
MulVX8VUInt8VBVUSU_m \
MulVX8VUInt8VUSU \
MulhVV16VInt16VBVIVI_m \
MulhVV16VInt16VIVI \
MulhVV32VInt32VBVIVI_m \
MulhVV32VInt32VIVI \
MulhVV64VInt64VBVIVI_m \
MulhVV64VInt64VIVI \
MulhVV8VInt8VBVIVI_m \
MulhVV8VInt8VIVI \
MulhVX16VInt16VBVISI_m \
MulhVX16VInt16VISI \
MulhVX32VInt32VBVISI_m \
MulhVX32VInt32VISI \
MulhVX64VInt64VBVISI_m \
MulhVX64VInt64VISI \
MulhVX8VInt8VBVISI_m \
MulhVX8VInt8VISI \
MulhsuVV16VInt16VBVIVU_m \
MulhsuVV16VInt16VIVU \
MulhsuVV32VInt32VBVIVU_m \
MulhsuVV32VInt32VIVU \
MulhsuVV64VInt64VBVIVU_m \
MulhsuVV64VInt64VIVU \
MulhsuVV8VInt8VBVIVU_m \
MulhsuVV8VInt8VIVU \
MulhsuVX16VInt16VBVISU_m \
MulhsuVX16VInt16VISU \
MulhsuVX32VInt32VBVISU_m \
MulhsuVX32VInt32VISU \
MulhsuVX64VInt64VBVISU_m \
MulhsuVX64VInt64VISU \
MulhsuVX8VInt8VBVISU_m \
MulhsuVX8VInt8VISU \
MulhuVV16VUInt16VBVUVU_m \
MulhuVV16VUInt16VUVU \
MulhuVV32VUInt32VBVUVU_m \
MulhuVV32VUInt32VUVU \
MulhuVV64VUInt64VBVUVU_m \
MulhuVV64VUInt64VUVU \
MulhuVV8VUInt8VBVUVU_m \
MulhuVV8VUInt8VUVU \
MulhuVX16VUInt16VBVUSU_m \
MulhuVX16VUInt16VUSU \
MulhuVX32VUInt32VBVUSU_m \
MulhuVX32VUInt32VUSU \
MulhuVX64VUInt64VBVUSU_m \
MulhuVX64VUInt64VUSU \
MulhuVX8VUInt8VBVUSU_m \
MulhuVX8VUInt8VUSU \
MvV16SInt16VI \
MvV16SUInt16VU \
MvV16VFloat16VF \
MvV16VInt16VI \
MvV16VUInt16VU \
MvV32SInt32VI \
MvV32SUInt32VU \
MvV32VFloat32VF \
MvV32VInt32VI \
MvV32VUInt32VU \
MvV64SInt64VI \
MvV64SUInt64VU \
MvV64VFloat64VF \
MvV64VInt64VI \
MvV64VUInt64VU \
MvV8SInt8VI \
MvV8SUInt8VU \
MvV8VInt8VI \
MvV8VUInt8VU \
MvX16VInt16SI \
MvX16VUInt16SU \
MvX32VInt32SI \
MvX32VUInt32SU \
MvX64VInt64SI \
MvX64VUInt64SU \
MvX8VInt8SI \
MvX8VUInt8SU \
MxnorMM0VBoolVBVB \
MxorMM0VBoolVBVB \
NclipWV16VInt16VBVIVUSL_m \
NclipWV16VInt16VIVUSL \
NclipWV32VInt32VBVIVUSL_m \
NclipWV32VInt32VIVUSL \
NclipWV8VInt8VBVIVUSL_m \
NclipWV8VInt8VIVUSL \
NclipWX16VInt16VBVISLSL_m \
NclipWX16VInt16VISLSL \
NclipWX32VInt32VBVISLSL_m \
NclipWX32VInt32VISLSL \
NclipWX8VInt8VBVISLSL_m \
NclipWX8VInt8VISLSL \
NclipuWV16VUInt16VBVUVUSL_m \
NclipuWV16VUInt16VUVUSL \
NclipuWV32VUInt32VBVUVUSL_m \
NclipuWV32VUInt32VUVUSL \
NclipuWV8VUInt8VBVUVUSL_m \
NclipuWV8VUInt8VUVUSL \
NclipuWX16VUInt16VBVUSLSL_m \
NclipuWX16VUInt16VUSLSL \
NclipuWX32VUInt32VBVUSLSL_m \
NclipuWX32VUInt32VUSLSL \
NclipuWX8VUInt8VBVUSLSL_m \
NclipuWX8VUInt8VUSLSL \
NcvtV16VInt8VBVI_m \
NcvtV16VInt8VI \
NcvtV16VUInt8VBVU_m \
NcvtV16VUInt8VU \
NcvtV32VInt16VBVI_m \
NcvtV32VInt16VI \
NcvtV32VUInt16VBVU_m \
NcvtV32VUInt16VU \
NcvtV64VInt32VBVI_m \
NcvtV64VInt32VI \
NcvtV64VUInt32VBVU_m \
NcvtV64VUInt32VU \
NegV16VInt16VBVI_m \
NegV16VInt16VI \
NegV32VInt32VBVI_m \
NegV32VInt32VI \
NegV64VInt64VBVI_m \
NegV64VInt64VI \
NegV8VInt8VBVI_m \
NegV8VInt8VI \
NmsacVV16VInt16VBVIVIVI_m \
NmsacVV16VInt16VIVIVI \
NmsacVV16VUInt16VBVUVUVU_m \
NmsacVV16VUInt16VUVUVU \
NmsacVV32VInt32VBVIVIVI_m \
NmsacVV32VInt32VIVIVI \
NmsacVV32VUInt32VBVUVUVU_m \
NmsacVV32VUInt32VUVUVU \
NmsacVV64VInt64VBVIVIVI_m \
NmsacVV64VInt64VIVIVI \
NmsacVV64VUInt64VBVUVUVU_m \
NmsacVV64VUInt64VUVUVU \
NmsacVV8VInt8VBVIVIVI_m \
NmsacVV8VInt8VIVIVI \
NmsacVV8VUInt8VBVUVUVU_m \
NmsacVV8VUInt8VUVUVU \
NmsacVX16VInt16VBVISIVI_m \
NmsacVX16VInt16VISIVI \
NmsacVX16VUInt16VBVUSUVU_m \
NmsacVX16VUInt16VUSUVU \
NmsacVX32VInt32VBVISIVI_m \
NmsacVX32VInt32VISIVI \
NmsacVX32VUInt32VBVUSUVU_m \
NmsacVX32VUInt32VUSUVU \
NmsacVX64VInt64VBVISIVI_m \
NmsacVX64VInt64VISIVI \
NmsacVX64VUInt64VBVUSUVU_m \
NmsacVX64VUInt64VUSUVU \
NmsacVX8VInt8VBVISIVI_m \
NmsacVX8VInt8VISIVI \
NmsacVX8VUInt8VBVUSUVU_m \
NmsacVX8VUInt8VUSUVU \
NmsubVV16VInt16VBVIVIVI_m \
NmsubVV16VInt16VIVIVI \
NmsubVV16VUInt16VBVUVUVU_m \
NmsubVV16VUInt16VUVUVU \
NmsubVV32VInt32VBVIVIVI_m \
NmsubVV32VInt32VIVIVI \
NmsubVV32VUInt32VBVUVUVU_m \
NmsubVV32VUInt32VUVUVU \
NmsubVV64VInt64VBVIVIVI_m \
NmsubVV64VInt64VIVIVI \
NmsubVV64VUInt64VBVUVUVU_m \
NmsubVV64VUInt64VUVUVU \
NmsubVV8VInt8VBVIVIVI_m \
NmsubVV8VInt8VIVIVI \
NmsubVV8VUInt8VBVUVUVU_m \
NmsubVV8VUInt8VUVUVU \
NmsubVX16VInt16VBVISIVI_m \
NmsubVX16VInt16VISIVI \
NmsubVX16VUInt16VBVUSUVU_m \
NmsubVX16VUInt16VUSUVU \
NmsubVX32VInt32VBVISIVI_m \
NmsubVX32VInt32VISIVI \
NmsubVX32VUInt32VBVUSUVU_m \
NmsubVX32VUInt32VUSUVU \
NmsubVX64VInt64VBVISIVI_m \
NmsubVX64VInt64VISIVI \
NmsubVX64VUInt64VBVUSUVU_m \
NmsubVX64VUInt64VUSUVU \
NmsubVX8VInt8VBVISIVI_m \
NmsubVX8VInt8VISIVI \
NmsubVX8VUInt8VBVUSUVU_m \
NmsubVX8VUInt8VUSUVU \
NotV16VInt16VBVI_m \
NotV16VInt16VI \
NotV16VUInt16VBVU_m \
NotV16VUInt16VU \
NotV32VInt32VBVI_m \
NotV32VInt32VI \
NotV32VUInt32VBVU_m \
NotV32VUInt32VU \
NotV64VInt64VBVI_m \
NotV64VInt64VI \
NotV64VUInt64VBVU_m \
NotV64VUInt64VU \
NotV8VInt8VBVI_m \
NotV8VInt8VI \
NotV8VUInt8VBVU_m \
NotV8VUInt8VU \
NsraWV16VInt16VBVIVU_m \
NsraWV16VInt16VIVU \
NsraWV32VInt32VBVIVU_m \
NsraWV32VInt32VIVU \
NsraWV8VInt8VBVIVU_m \
NsraWV8VInt8VIVU \
NsraWX16VInt16VBVISL_m \
NsraWX16VInt16VISL \
NsraWX32VInt32VBVISL_m \
NsraWX32VInt32VISL \
NsraWX8VInt8VBVISL_m \
NsraWX8VInt8VISL \
NsrlWV16VUInt16VBVUVU_m \
NsrlWV16VUInt16VUVU \
NsrlWV32VUInt32VBVUVU_m \
NsrlWV32VUInt32VUVU \
NsrlWV8VUInt8VBVUVU_m \
NsrlWV8VUInt8VUVU \
NsrlWX16VUInt16VBVUSL_m \
NsrlWX16VUInt16VUSL \
NsrlWX32VUInt32VBVUSL_m \
NsrlWX32VUInt32VUSL \
NsrlWX8VUInt8VBVUSL_m \
NsrlWX8VUInt8VUSL \
OrVV16VInt16VBVIVI_m \
OrVV16VInt16VIVI \
OrVV16VUInt16VBVUVU_m \
OrVV16VUInt16VUVU \
OrVV32VInt32VBVIVI_m \
OrVV32VInt32VIVI \
OrVV32VUInt32VBVUVU_m \
OrVV32VUInt32VUVU \
OrVV64VInt64VBVIVI_m \
OrVV64VInt64VIVI \
OrVV64VUInt64VBVUVU_m \
OrVV64VUInt64VUVU \
OrVV8VInt8VBVIVI_m \
OrVV8VInt8VIVI \
OrVV8VUInt8VBVUVU_m \
OrVV8VUInt8VUVU \
OrVX16VInt16VBVISI_m \
OrVX16VInt16VISI \
OrVX16VUInt16VBVUSU_m \
OrVX16VUInt16VUSU \
OrVX32VInt32VBVISI_m \
OrVX32VInt32VISI \
OrVX32VUInt32VBVUSU_m \
OrVX32VUInt32VUSU \
OrVX64VInt64VBVISI_m \
OrVX64VInt64VISI \
OrVX64VUInt64VBVUSU_m \
OrVX64VUInt64VUSU \
OrVX8VInt8VBVISI_m \
OrVX8VInt8VISI \
OrVX8VUInt8VBVUSU_m \
OrVX8VUInt8VUSU \
QmaccVV32VInt32VIVIVI \
QmaccsuVV32VInt32VIVIVU \
QmaccuVV32VInt32VIVUVU \
QmaccusVV32VInt32VIVUVI \
RedandVS16SInt16VBVIVI_m \
RedandVS16SInt16VIVI \
RedandVS16SUInt16VBVUVU_m \
RedandVS16SUInt16VUVU \
RedandVS32SInt32VBVIVI_m \
RedandVS32SInt32VIVI \
RedandVS32SUInt32VBVUVU_m \
RedandVS32SUInt32VUVU \
RedandVS64SInt64VBVIVI_m \
RedandVS64SInt64VIVI \
RedandVS64SUInt64VBVUVU_m \
RedandVS64SUInt64VUVU \
RedandVS8SInt8VBVIVI_m \
RedandVS8SInt8VIVI \
RedandVS8SUInt8VBVUVU_m \
RedandVS8SUInt8VUVU \
RedmaxVS16SInt16VBVIVI_m \
RedmaxVS16SInt16VIVI \
RedmaxVS32SInt32VBVIVI_m \
RedmaxVS32SInt32VIVI \
RedmaxVS64SInt64VBVIVI_m \
RedmaxVS64SInt64VIVI \
RedmaxVS8SInt8VBVIVI_m \
RedmaxVS8SInt8VIVI \
RedmaxuVS16SUInt16VBVUVU_m \
RedmaxuVS16SUInt16VUVU \
RedmaxuVS32SUInt32VBVUVU_m \
RedmaxuVS32SUInt32VUVU \
RedmaxuVS64SUInt64VBVUVU_m \
RedmaxuVS64SUInt64VUVU \
RedmaxuVS8SUInt8VBVUVU_m \
RedmaxuVS8SUInt8VUVU \
RedminVS16SInt16VBVIVI_m \
RedminVS16SInt16VIVI \
RedminVS32SInt32VBVIVI_m \
RedminVS32SInt32VIVI \
RedminVS64SInt64VBVIVI_m \
RedminVS64SInt64VIVI \
RedminVS8SInt8VBVIVI_m \
RedminVS8SInt8VIVI \
RedminuVS16SUInt16VBVUVU_m \
RedminuVS16SUInt16VUVU \
RedminuVS32SUInt32VBVUVU_m \
RedminuVS32SUInt32VUVU \
RedminuVS64SUInt64VBVUVU_m \
RedminuVS64SUInt64VUVU \
RedminuVS8SUInt8VBVUVU_m \
RedminuVS8SUInt8VUVU \
RedorVS16SInt16VBVIVI_m \
RedorVS16SInt16VIVI \
RedorVS16SUInt16VBVUVU_m \
RedorVS16SUInt16VUVU \
RedorVS32SInt32VBVIVI_m \
RedorVS32SInt32VIVI \
RedorVS32SUInt32VBVUVU_m \
RedorVS32SUInt32VUVU \
RedorVS64SInt64VBVIVI_m \
RedorVS64SInt64VIVI \
RedorVS64SUInt64VBVUVU_m \
RedorVS64SUInt64VUVU \
RedorVS8SInt8VBVIVI_m \
RedorVS8SInt8VIVI \
RedorVS8SUInt8VBVUVU_m \
RedorVS8SUInt8VUVU \
RedsumVS16SInt16VBVIVI_m \
RedsumVS16SInt16VIVI \
RedsumVS16SUInt16VBVUVU_m \
RedsumVS16SUInt16VUVU \
RedsumVS32SInt32VBVIVI_m \
RedsumVS32SInt32VIVI \
RedsumVS32SUInt32VBVUVU_m \
RedsumVS32SUInt32VUVU \
RedsumVS64SInt64VBVIVI_m \
RedsumVS64SInt64VIVI \
RedsumVS64SUInt64VBVUVU_m \
RedsumVS64SUInt64VUVU \
RedsumVS8SInt8VBVIVI_m \
RedsumVS8SInt8VIVI \
RedsumVS8SUInt8VBVUVU_m \
RedsumVS8SUInt8VUVU \
RedxorVS16SInt16VBVIVI_m \
RedxorVS16SInt16VIVI \
RedxorVS16SUInt16VBVUVU_m \
RedxorVS16SUInt16VUVU \
RedxorVS32SInt32VBVIVI_m \
RedxorVS32SInt32VIVI \
RedxorVS32SUInt32VBVUVU_m \
RedxorVS32SUInt32VUVU \
RedxorVS64SInt64VBVIVI_m \
RedxorVS64SInt64VIVI \
RedxorVS64SUInt64VBVUVU_m \
RedxorVS64SUInt64VUVU \
RedxorVS8SInt8VBVIVI_m \
RedxorVS8SInt8VIVI \
RedxorVS8SUInt8VBVUVU_m \
RedxorVS8SUInt8VUVU \
ReinterpretEINT16VBoolVI \
ReinterpretEINT16VBoolVU \
ReinterpretEINT16VFloat16VI \
ReinterpretEINT16VFloat16VU \
ReinterpretEINT16VInt16VB \
ReinterpretEINT16VInt16VF \
ReinterpretEINT16VInt16VU \
ReinterpretEINT16VInt32VI \
ReinterpretEINT16VInt64VI \
ReinterpretEINT16VInt8VI \
ReinterpretEINT16VUInt16VB \
ReinterpretEINT16VUInt16VF \
ReinterpretEINT16VUInt16VI \
ReinterpretEINT16VUInt32VU \
ReinterpretEINT16VUInt64VU \
ReinterpretEINT16VUInt8VU \
ReinterpretEINT32VBoolVI \
ReinterpretEINT32VBoolVU \
ReinterpretEINT32VFloat32VI \
ReinterpretEINT32VFloat32VU \
ReinterpretEINT32VInt16VI \
ReinterpretEINT32VInt32VB \
ReinterpretEINT32VInt32VF \
ReinterpretEINT32VInt32VU \
ReinterpretEINT32VInt64VI \
ReinterpretEINT32VInt8VI \
ReinterpretEINT32VUInt16VU \
ReinterpretEINT32VUInt32VB \
ReinterpretEINT32VUInt32VF \
ReinterpretEINT32VUInt32VI \
ReinterpretEINT32VUInt64VU \
ReinterpretEINT32VUInt8VU \
ReinterpretEINT64VBoolVI \
ReinterpretEINT64VBoolVU \
ReinterpretEINT64VFloat64VI \
ReinterpretEINT64VFloat64VU \
ReinterpretEINT64VInt16VI \
ReinterpretEINT64VInt32VI \
ReinterpretEINT64VInt64VB \
ReinterpretEINT64VInt64VF \
ReinterpretEINT64VInt64VU \
ReinterpretEINT64VInt8VI \
ReinterpretEINT64VUInt16VU \
ReinterpretEINT64VUInt32VU \
ReinterpretEINT64VUInt64VB \
ReinterpretEINT64VUInt64VF \
ReinterpretEINT64VUInt64VI \
ReinterpretEINT64VUInt8VU \
ReinterpretEINT8VBoolVI \
ReinterpretEINT8VBoolVU \
ReinterpretEINT8VInt16VI \
ReinterpretEINT8VInt32VI \
ReinterpretEINT8VInt64VI \
ReinterpretEINT8VInt8VB \
ReinterpretEINT8VInt8VU \
ReinterpretEINT8VUInt16VU \
ReinterpretEINT8VUInt32VU \
ReinterpretEINT8VUInt64VU \
ReinterpretEINT8VUInt8VB \
ReinterpretEINT8VUInt8VI \
RemVV16VInt16VBVIVI_m \
RemVV16VInt16VIVI \
RemVV32VInt32VBVIVI_m \
RemVV32VInt32VIVI \
RemVV64VInt64VBVIVI_m \
RemVV64VInt64VIVI \
RemVV8VInt8VBVIVI_m \
RemVV8VInt8VIVI \
RemVX16VInt16VBVISI_m \
RemVX16VInt16VISI \
RemVX32VInt32VBVISI_m \
RemVX32VInt32VISI \
RemVX64VInt64VBVISI_m \
RemVX64VInt64VISI \
RemVX8VInt8VBVISI_m \
RemVX8VInt8VISI \
RemuVV16VUInt16VBVUVU_m \
RemuVV16VUInt16VUVU \
RemuVV32VUInt32VBVUVU_m \
RemuVV32VUInt32VUVU \
RemuVV64VUInt64VBVUVU_m \
RemuVV64VUInt64VUVU \
RemuVV8VUInt8VBVUVU_m \
RemuVV8VUInt8VUVU \
RemuVX16VUInt16VBVUSU_m \
RemuVX16VUInt16VUSU \
RemuVX32VUInt32VBVUSU_m \
RemuVX32VUInt32VUSU \
RemuVX64VUInt64VBVUSU_m \
RemuVX64VUInt64VUSU \
RemuVX8VUInt8VBVUSU_m \
RemuVX8VUInt8VUSU \
RgatherVV16VFloat16VBVFSL_m \
RgatherVV16VFloat16VBVFVU_m \
RgatherVV16VFloat16VFSL \
RgatherVV16VFloat16VFVU \
RgatherVV16VInt16VBVISL_m \
RgatherVV16VInt16VBVIVU_m \
RgatherVV16VInt16VISL \
RgatherVV16VInt16VIVU \
RgatherVV16VUInt16VBVUSL_m \
RgatherVV16VUInt16VBVUVU_m \
RgatherVV16VUInt16VUSL \
RgatherVV16VUInt16VUVU \
RgatherVV32VFloat32VBVFSL_m \
RgatherVV32VFloat32VBVFVU_m \
RgatherVV32VFloat32VFSL \
RgatherVV32VFloat32VFVU \
RgatherVV32VInt32VBVISL_m \
RgatherVV32VInt32VBVIVU_m \
RgatherVV32VInt32VISL \
RgatherVV32VInt32VIVU \
RgatherVV32VUInt32VBVUSL_m \
RgatherVV32VUInt32VBVUVU_m \
RgatherVV32VUInt32VUSL \
RgatherVV32VUInt32VUVU \
RgatherVV64VFloat64VBVFSL_m \
RgatherVV64VFloat64VBVFVU_m \
RgatherVV64VFloat64VFSL \
RgatherVV64VFloat64VFVU \
RgatherVV64VInt64VBVISL_m \
RgatherVV64VInt64VBVIVU_m \
RgatherVV64VInt64VISL \
RgatherVV64VInt64VIVU \
RgatherVV64VUInt64VBVUSL_m \
RgatherVV64VUInt64VBVUVU_m \
RgatherVV64VUInt64VUSL \
RgatherVV64VUInt64VUVU \
RgatherVV8VInt8VBVISL_m \
RgatherVV8VInt8VBVIVU_m \
RgatherVV8VInt8VISL \
RgatherVV8VInt8VIVU \
RgatherVV8VUInt8VBVUSL_m \
RgatherVV8VUInt8VBVUVU_m \
RgatherVV8VUInt8VUSL \
RgatherVV8VUInt8VUVU \
Rgatherei16VV16VFloat16VBVFVU_m \
Rgatherei16VV16VFloat16VFVU \
Rgatherei16VV16VInt16VBVIVU_m \
Rgatherei16VV16VInt16VIVU \
Rgatherei16VV16VUInt16VBVUVU_m \
Rgatherei16VV16VUInt16VUVU \
Rgatherei16VV32VFloat32VBVFVU_m \
Rgatherei16VV32VFloat32VFVU \
Rgatherei16VV32VInt32VBVIVU_m \
Rgatherei16VV32VInt32VIVU \
Rgatherei16VV32VUInt32VBVUVU_m \
Rgatherei16VV32VUInt32VUVU \
Rgatherei16VV64VFloat64VBVFVU_m \
Rgatherei16VV64VFloat64VFVU \
Rgatherei16VV64VInt64VBVIVU_m \
Rgatherei16VV64VInt64VIVU \
Rgatherei16VV64VUInt64VBVUVU_m \
Rgatherei16VV64VUInt64VUVU \
Rgatherei16VV8VInt8VBVIVU_m \
Rgatherei16VV8VInt8VIVU \
Rgatherei16VV8VUInt8VBVUVU_m \
Rgatherei16VV8VUInt8VUVU \
RsubVX16VInt16VBVISI_m \
RsubVX16VInt16VISI \
RsubVX16VUInt16VBVUSU_m \
RsubVX16VUInt16VUSU \
RsubVX32VInt32VBVISI_m \
RsubVX32VInt32VISI \
RsubVX32VUInt32VBVUSU_m \
RsubVX32VUInt32VUSU \
RsubVX64VInt64VBVISI_m \
RsubVX64VInt64VISI \
RsubVX64VUInt64VBVUSU_m \
RsubVX64VUInt64VUSU \
RsubVX8VInt8VBVISI_m \
RsubVX8VInt8VISI \
RsubVX8VUInt8VBVUSU_m \
RsubVX8VUInt8VUSU \
SaddVV16VInt16VBVIVI_m \
SaddVV16VInt16VIVI \
SaddVV32VInt32VBVIVI_m \
SaddVV32VInt32VIVI \
SaddVV64VInt64VBVIVI_m \
SaddVV64VInt64VIVI \
SaddVV8VInt8VBVIVI_m \
SaddVV8VInt8VIVI \
SaddVX16VInt16VBVISI_m \
SaddVX16VInt16VISI \
SaddVX32VInt32VBVISI_m \
SaddVX32VInt32VISI \
SaddVX64VInt64VBVISI_m \
SaddVX64VInt64VISI \
SaddVX8VInt8VBVISI_m \
SaddVX8VInt8VISI \
SadduVV16VUInt16VBVUVU_m \
SadduVV16VUInt16VUVU \
SadduVV32VUInt32VBVUVU_m \
SadduVV32VUInt32VUVU \
SadduVV64VUInt64VBVUVU_m \
SadduVV64VUInt64VUVU \
SadduVV8VUInt8VBVUVU_m \
SadduVV8VUInt8VUVU \
SadduVX16VUInt16VBVUSU_m \
SadduVX16VUInt16VUSU \
SadduVX32VUInt32VBVUSU_m \
SadduVX32VUInt32VUSU \
SadduVX64VUInt64VBVUSU_m \
SadduVX64VUInt64VUSU \
SadduVX8VUInt8VBVUSU_m \
SadduVX8VUInt8VUSU \
SbcVVM16VInt16VIVIVB \
SbcVVM16VUInt16VUVUVB \
SbcVVM32VInt32VIVIVB \
SbcVVM32VUInt32VUVUVB \
SbcVVM64VInt64VIVIVB \
SbcVVM64VUInt64VUVUVB \
SbcVVM8VInt8VIVIVB \
SbcVVM8VUInt8VUVUVB \
SbcVXM16VInt16VISIVB \
SbcVXM16VUInt16VUSUVB \
SbcVXM32VInt32VISIVB \
SbcVXM32VUInt32VUSUVB \
SbcVXM64VInt64VISIVB \
SbcVXM64VUInt64VUSUVB \
SbcVXM8VInt8VISIVB \
SbcVXM8VUInt8VUSUVB \
SetvlETVL16SUIntXLenSL \
SetvlETVL32SUIntXLenSL \
SetvlETVL64SUIntXLenSL \
SetvlETVL8SUIntXLenSL \
SetvlmaxETVLMAX16SUIntXLen \
SetvlmaxETVLMAX32SUIntXLen \
SetvlmaxETVLMAX64SUIntXLen \
SetvlmaxETVLMAX8SUIntXLen \
Sext_vf2V16VInt16VBVI_m \
Sext_vf2V16VInt16VI \
Sext_vf2V32VInt32VBVI_m \
Sext_vf2V32VInt32VI \
Sext_vf2V64VInt64VBVI_m \
Sext_vf2V64VInt64VI \
Sext_vf4V32VInt32VBVI_m \
Sext_vf4V32VInt32VI \
Sext_vf4V64VInt64VBVI_m \
Sext_vf4V64VInt64VI \
Sext_vf8V64VInt64VBVI_m \
Sext_vf8V64VInt64VI \
Slide1downVX16VInt16VBVISI_m \
Slide1downVX16VInt16VISI \
Slide1downVX16VUInt16VBVUSU_m \
Slide1downVX16VUInt16VUSU \
Slide1downVX32VInt32VBVISI_m \
Slide1downVX32VInt32VISI \
Slide1downVX32VUInt32VBVUSU_m \
Slide1downVX32VUInt32VUSU \
Slide1downVX64VInt64VBVISI_m \
Slide1downVX64VInt64VISI \
Slide1downVX64VUInt64VBVUSU_m \
Slide1downVX64VUInt64VUSU \
Slide1downVX8VInt8VBVISI_m \
Slide1downVX8VInt8VISI \
Slide1downVX8VUInt8VBVUSU_m \
Slide1downVX8VUInt8VUSU \
Slide1upVX16VInt16VBVISI_m \
Slide1upVX16VInt16VISI \
Slide1upVX16VUInt16VBVUSU_m \
Slide1upVX16VUInt16VUSU \
Slide1upVX32VInt32VBVISI_m \
Slide1upVX32VInt32VISI \
Slide1upVX32VUInt32VBVUSU_m \
Slide1upVX32VUInt32VUSU \
Slide1upVX64VInt64VBVISI_m \
Slide1upVX64VInt64VISI \
Slide1upVX64VUInt64VBVUSU_m \
Slide1upVX64VUInt64VUSU \
Slide1upVX8VInt8VBVISI_m \
Slide1upVX8VInt8VISI \
Slide1upVX8VUInt8VBVUSU_m \
Slide1upVX8VUInt8VUSU \
SlidedownVX16VFloat16VBVFSL_m \
SlidedownVX16VFloat16VFSL \
SlidedownVX16VInt16VBVISL_m \
SlidedownVX16VInt16VISL \
SlidedownVX16VUInt16VBVUSL_m \
SlidedownVX16VUInt16VUSL \
SlidedownVX32VFloat32VBVFSL_m \
SlidedownVX32VFloat32VFSL \
SlidedownVX32VInt32VBVISL_m \
SlidedownVX32VInt32VISL \
SlidedownVX32VUInt32VBVUSL_m \
SlidedownVX32VUInt32VUSL \
SlidedownVX64VFloat64VBVFSL_m \
SlidedownVX64VFloat64VFSL \
SlidedownVX64VInt64VBVISL_m \
SlidedownVX64VInt64VISL \
SlidedownVX64VUInt64VBVUSL_m \
SlidedownVX64VUInt64VUSL \
SlidedownVX8VInt8VBVISL_m \
SlidedownVX8VInt8VISL \
SlidedownVX8VUInt8VBVUSL_m \
SlidedownVX8VUInt8VUSL \
SlideupVX16VFloat16VBVFVFSL_m \
SlideupVX16VFloat16VFVFSL \
SlideupVX16VInt16VBVIVISL_m \
SlideupVX16VInt16VIVISL \
SlideupVX16VUInt16VBVUVUSL_m \
SlideupVX16VUInt16VUVUSL \
SlideupVX32VFloat32VBVFVFSL_m \
SlideupVX32VFloat32VFVFSL \
SlideupVX32VInt32VBVIVISL_m \
SlideupVX32VInt32VIVISL \
SlideupVX32VUInt32VBVUVUSL_m \
SlideupVX32VUInt32VUVUSL \
SlideupVX64VFloat64VBVFVFSL_m \
SlideupVX64VFloat64VFVFSL \
SlideupVX64VInt64VBVIVISL_m \
SlideupVX64VInt64VIVISL \
SlideupVX64VUInt64VBVUVUSL_m \
SlideupVX64VUInt64VUVUSL \
SlideupVX8VInt8VBVIVISL_m \
SlideupVX8VInt8VIVISL \
SlideupVX8VUInt8VBVUVUSL_m \
SlideupVX8VUInt8VUVUSL \
SllVV16VInt16VBVIVU_m \
SllVV16VInt16VIVU \
SllVV16VUInt16VBVUVU_m \
SllVV16VUInt16VUVU \
SllVV32VInt32VBVIVU_m \
SllVV32VInt32VIVU \
SllVV32VUInt32VBVUVU_m \
SllVV32VUInt32VUVU \
SllVV64VInt64VBVIVU_m \
SllVV64VInt64VIVU \
SllVV64VUInt64VBVUVU_m \
SllVV64VUInt64VUVU \
SllVV8VInt8VBVIVU_m \
SllVV8VInt8VIVU \
SllVV8VUInt8VBVUVU_m \
SllVV8VUInt8VUVU \
SllVX16VInt16VBVISL_m \
SllVX16VInt16VISL \
SllVX16VUInt16VBVUSL_m \
SllVX16VUInt16VUSL \
SllVX32VInt32VBVISL_m \
SllVX32VInt32VISL \
SllVX32VUInt32VBVUSL_m \
SllVX32VUInt32VUSL \
SllVX64VInt64VBVISL_m \
SllVX64VInt64VISL \
SllVX64VUInt64VBVUSL_m \
SllVX64VUInt64VUSL \
SllVX8VInt8VBVISL_m \
SllVX8VInt8VISL \
SllVX8VUInt8VBVUSL_m \
SllVX8VUInt8VUSL \
Sm0VoidSUVB \
SmulVV16VInt16VBVIVISL_m \
SmulVV16VInt16VIVISL \
SmulVV32VInt32VBVIVISL_m \
SmulVV32VInt32VIVISL \
SmulVV64VInt64VBVIVISL_m \
SmulVV64VInt64VIVISL \
SmulVV8VInt8VBVIVISL_m \
SmulVV8VInt8VIVISL \
SmulVX16VInt16VBVISISL_m \
SmulVX16VInt16VISISL \
SmulVX32VInt32VBVISISL_m \
SmulVX32VInt32VISISL \
SmulVX64VInt64VBVISISL_m \
SmulVX64VInt64VISISL \
SmulVX8VInt8VBVISISL_m \
SmulVX8VInt8VISISL \
SraVV16VInt16VBVIVU_m \
SraVV16VInt16VIVU \
SraVV32VInt32VBVIVU_m \
SraVV32VInt32VIVU \
SraVV64VInt64VBVIVU_m \
SraVV64VInt64VIVU \
SraVV8VInt8VBVIVU_m \
SraVV8VInt8VIVU \
SraVX16VInt16VBVISL_m \
SraVX16VInt16VISL \
SraVX32VInt32VBVISL_m \
SraVX32VInt32VISL \
SraVX64VInt64VBVISL_m \
SraVX64VInt64VISL \
SraVX8VInt8VBVISL_m \
SraVX8VInt8VISL \
SrlVV16VUInt16VBVUVU_m \
SrlVV16VUInt16VUVU \
SrlVV32VUInt32VBVUVU_m \
SrlVV32VUInt32VUVU \
SrlVV64VUInt64VBVUVU_m \
SrlVV64VUInt64VUVU \
SrlVV8VUInt8VBVUVU_m \
SrlVV8VUInt8VUVU \
SrlVX16VUInt16VBVUSL_m \
SrlVX16VUInt16VUSL \
SrlVX32VUInt32VBVUSL_m \
SrlVX32VUInt32VUSL \
SrlVX64VUInt64VBVUSL_m \
SrlVX64VUInt64VUSL \
SrlVX8VUInt8VBVUSL_m \
SrlVX8VUInt8VUSL \
SsraVV16VInt16VBVIVUSL_m \
SsraVV16VInt16VIVUSL \
SsraVV32VInt32VBVIVUSL_m \
SsraVV32VInt32VIVUSL \
SsraVV64VInt64VBVIVUSL_m \
SsraVV64VInt64VIVUSL \
SsraVV8VInt8VBVIVUSL_m \
SsraVV8VInt8VIVUSL \
SsraVX16VInt16VBVISLSL_m \
SsraVX16VInt16VISLSL \
SsraVX32VInt32VBVISLSL_m \
SsraVX32VInt32VISLSL \
SsraVX64VInt64VBVISLSL_m \
SsraVX64VInt64VISLSL \
SsraVX8VInt8VBVISLSL_m \
SsraVX8VInt8VISLSL \
SsrlVV16VUInt16VBVUVUSL_m \
SsrlVV16VUInt16VUVUSL \
SsrlVV32VUInt32VBVUVUSL_m \
SsrlVV32VUInt32VUVUSL \
SsrlVV64VUInt64VBVUVUSL_m \
SsrlVV64VUInt64VUVUSL \
SsrlVV8VUInt8VBVUVUSL_m \
SsrlVV8VUInt8VUVUSL \
SsrlVX16VUInt16VBVUSLSL_m \
SsrlVX16VUInt16VUSLSL \
SsrlVX32VUInt32VBVUSLSL_m \
SsrlVX32VUInt32VUSLSL \
SsrlVX64VUInt64VBVUSLSL_m \
SsrlVX64VUInt64VUSLSL \
SsrlVX8VUInt8VBVUSLSL_m \
SsrlVX8VUInt8VUSLSL \
SsubVV16VInt16VBVIVI_m \
SsubVV16VInt16VIVI \
SsubVV32VInt32VBVIVI_m \
SsubVV32VInt32VIVI \
SsubVV64VInt64VBVIVI_m \
SsubVV64VInt64VIVI \
SsubVV8VInt8VBVIVI_m \
SsubVV8VInt8VIVI \
SsubVX16VInt16VBVISI_m \
SsubVX16VInt16VISI \
SsubVX32VInt32VBVISI_m \
SsubVX32VInt32VISI \
SsubVX64VInt64VBVISI_m \
SsubVX64VInt64VISI \
SsubVX8VInt8VBVISI_m \
SsubVX8VInt8VISI \
SsubuVV16VUInt16VBVUVU_m \
SsubuVV16VUInt16VUVU \
SsubuVV32VUInt32VBVUVU_m \
SsubuVV32VUInt32VUVU \
SsubuVV64VUInt64VBVUVU_m \
SsubuVV64VUInt64VUVU \
SsubuVV8VUInt8VBVUVU_m \
SsubuVV8VUInt8VUVU \
SsubuVX16VUInt16VBVUSU_m \
SsubuVX16VUInt16VUSU \
SsubuVX32VUInt32VBVUSU_m \
SsubuVX32VUInt32VUSU \
SsubuVX64VUInt64VBVUSU_m \
SsubuVX64VUInt64VUSU \
SsubuVX8VUInt8VBVUSU_m \
SsubuVX8VUInt8VUSU \
SubVV16VInt16VBVIVI_m \
SubVV16VInt16VIVI \
SubVV16VUInt16VBVUVU_m \
SubVV16VUInt16VUVU \
SubVV32VInt32VBVIVI_m \
SubVV32VInt32VIVI \
SubVV32VUInt32VBVUVU_m \
SubVV32VUInt32VUVU \
SubVV64VInt64VBVIVI_m \
SubVV64VInt64VIVI \
SubVV64VUInt64VBVUVU_m \
SubVV64VUInt64VUVU \
SubVV8VInt8VBVIVI_m \
SubVV8VInt8VIVI \
SubVV8VUInt8VBVUVU_m \
SubVV8VUInt8VUVU \
SubVX16VInt16VBVISI_m \
SubVX16VInt16VISI \
SubVX16VUInt16VBVUSU_m \
SubVX16VUInt16VUSU \
SubVX32VInt32VBVISI_m \
SubVX32VInt32VISI \
SubVX32VUInt32VBVUSU_m \
SubVX32VUInt32VUSU \
SubVX64VInt64VBVISI_m \
SubVX64VInt64VISI \
SubVX64VUInt64VBVUSU_m \
SubVX64VUInt64VUSU \
SubVX8VInt8VBVISI_m \
SubVX8VInt8VISI \
SubVX8VUInt8VBVUSU_m \
SubVX8VUInt8VUSU \
UndefinedUNDEF16VFloat16 \
UndefinedUNDEF16VInt16 \
UndefinedUNDEF16VUInt16 \
UndefinedUNDEF32VFloat32 \
UndefinedUNDEF32VInt32 \
UndefinedUNDEF32VUInt32 \
UndefinedUNDEF64VFloat64 \
UndefinedUNDEF64VInt64 \
UndefinedUNDEF64VUInt64 \
UndefinedUNDEF8VInt8 \
UndefinedUNDEF8VUInt8 \
Vle16X16VFloat16SF16 \
Vle16X16VFloat16VBSF16_m \
Vle16X16VInt16SI \
Vle16X16VInt16VBSI_m \
Vle16X16VUInt16SU \
Vle16X16VUInt16VBSU_m \
Vle16ffX16VFloat16SF16SZP \
Vle16ffX16VFloat16VBSF16SZP_m \
Vle16ffX16VInt16SISZP \
Vle16ffX16VInt16VBSISZP_m \
Vle16ffX16VUInt16SUSZP \
Vle16ffX16VUInt16VBSUSZP_m \
Vle32X32VFloat32SF32 \
Vle32X32VFloat32VBSF32_m \
Vle32X32VInt32SI \
Vle32X32VInt32VBSI_m \
Vle32X32VUInt32SU \
Vle32X32VUInt32VBSU_m \
Vle32ffX32VFloat32SF32SZP \
Vle32ffX32VFloat32VBSF32SZP_m \
Vle32ffX32VInt32SISZP \
Vle32ffX32VInt32VBSISZP_m \
Vle32ffX32VUInt32SUSZP \
Vle32ffX32VUInt32VBSUSZP_m \
Vle64X64VFloat64SF64 \
Vle64X64VFloat64VBSF64_m \
Vle64X64VInt64SI \
Vle64X64VInt64VBSI_m \
Vle64X64VUInt64SU \
Vle64X64VUInt64VBSU_m \
Vle64ffX64VFloat64SF64SZP \
Vle64ffX64VFloat64VBSF64SZP_m \
Vle64ffX64VInt64SISZP \
Vle64ffX64VInt64VBSISZP_m \
Vle64ffX64VUInt64SUSZP \
Vle64ffX64VUInt64VBSUSZP_m \
Vle8X8VInt8SI \
Vle8X8VInt8VBSI_m \
Vle8X8VUInt8SU \
Vle8X8VUInt8VBSU_m \
Vle8ffX8VInt8SISZP \
Vle8ffX8VInt8VBSISZP_m \
Vle8ffX8VUInt8SUSZP \
Vle8ffX8VUInt8VBSUSZP_m \
Vloxei16V16VFloat16SF16VU \
Vloxei16V16VFloat16VBSF16VU_m \
Vloxei16V16VInt16SIVU \
Vloxei16V16VInt16VBSIVU_m \
Vloxei16V16VUInt16SUVU \
Vloxei16V16VUInt16VBSUVU_m \
Vloxei16V32VFloat32SF32VU \
Vloxei16V32VFloat32VBSF32VU_m \
Vloxei16V32VInt32SIVU \
Vloxei16V32VInt32VBSIVU_m \
Vloxei16V32VUInt32SUVU \
Vloxei16V32VUInt32VBSUVU_m \
Vloxei16V64VFloat64SF64VU \
Vloxei16V64VFloat64VBSF64VU_m \
Vloxei16V64VInt64SIVU \
Vloxei16V64VInt64VBSIVU_m \
Vloxei16V64VUInt64SUVU \
Vloxei16V64VUInt64VBSUVU_m \
Vloxei16V8VInt8SIVU \
Vloxei16V8VInt8VBSIVU_m \
Vloxei16V8VUInt8SUVU \
Vloxei16V8VUInt8VBSUVU_m \
Vloxei32V16VFloat16SF16VU \
Vloxei32V16VFloat16VBSF16VU_m \
Vloxei32V16VInt16SIVU \
Vloxei32V16VInt16VBSIVU_m \
Vloxei32V16VUInt16SUVU \
Vloxei32V16VUInt16VBSUVU_m \
Vloxei32V32VFloat32SF32VU \
Vloxei32V32VFloat32VBSF32VU_m \
Vloxei32V32VInt32SIVU \
Vloxei32V32VInt32VBSIVU_m \
Vloxei32V32VUInt32SUVU \
Vloxei32V32VUInt32VBSUVU_m \
Vloxei32V64VFloat64SF64VU \
Vloxei32V64VFloat64VBSF64VU_m \
Vloxei32V64VInt64SIVU \
Vloxei32V64VInt64VBSIVU_m \
Vloxei32V64VUInt64SUVU \
Vloxei32V64VUInt64VBSUVU_m \
Vloxei32V8VInt8SIVU \
Vloxei32V8VInt8VBSIVU_m \
Vloxei32V8VUInt8SUVU \
Vloxei32V8VUInt8VBSUVU_m \
Vloxei64V16VFloat16SF16VU \
Vloxei64V16VFloat16VBSF16VU_m \
Vloxei64V16VInt16SIVU \
Vloxei64V16VInt16VBSIVU_m \
Vloxei64V16VUInt16SUVU \
Vloxei64V16VUInt16VBSUVU_m \
Vloxei64V32VFloat32SF32VU \
Vloxei64V32VFloat32VBSF32VU_m \
Vloxei64V32VInt32SIVU \
Vloxei64V32VInt32VBSIVU_m \
Vloxei64V32VUInt32SUVU \
Vloxei64V32VUInt32VBSUVU_m \
Vloxei64V64VFloat64SF64VU \
Vloxei64V64VFloat64VBSF64VU_m \
Vloxei64V64VInt64SIVU \
Vloxei64V64VInt64VBSIVU_m \
Vloxei64V64VUInt64SUVU \
Vloxei64V64VUInt64VBSUVU_m \
Vloxei64V8VInt8SIVU \
Vloxei64V8VInt8VBSIVU_m \
Vloxei64V8VUInt8SUVU \
Vloxei64V8VUInt8VBSUVU_m \
Vloxei8V16VFloat16SF16VU \
Vloxei8V16VFloat16VBSF16VU_m \
Vloxei8V16VInt16SIVU \
Vloxei8V16VInt16VBSIVU_m \
Vloxei8V16VUInt16SUVU \
Vloxei8V16VUInt16VBSUVU_m \
Vloxei8V32VFloat32SF32VU \
Vloxei8V32VFloat32VBSF32VU_m \
Vloxei8V32VInt32SIVU \
Vloxei8V32VInt32VBSIVU_m \
Vloxei8V32VUInt32SUVU \
Vloxei8V32VUInt32VBSUVU_m \
Vloxei8V64VFloat64SF64VU \
Vloxei8V64VFloat64VBSF64VU_m \
Vloxei8V64VInt64SIVU \
Vloxei8V64VInt64VBSIVU_m \
Vloxei8V64VUInt64SUVU \
Vloxei8V64VUInt64VBSUVU_m \
Vloxei8V8VInt8SIVU \
Vloxei8V8VInt8VBSIVU_m \
Vloxei8V8VUInt8SUVU \
Vloxei8V8VUInt8VBSUVU_m \
Vlse16XX16VFloat16SF16SI \
Vlse16XX16VFloat16VBSF16SI_m \
Vlse16XX16VInt16SISI \
Vlse16XX16VInt16VBSISI_m \
Vlse16XX16VUInt16SUSI \
Vlse16XX16VUInt16VBSUSI_m \
Vlse32XX32VFloat32SF32SI \
Vlse32XX32VFloat32VBSF32SI_m \
Vlse32XX32VInt32SISI \
Vlse32XX32VInt32VBSISI_m \
Vlse32XX32VUInt32SUSI \
Vlse32XX32VUInt32VBSUSI_m \
Vlse64XX64VFloat64SF64SI \
Vlse64XX64VFloat64VBSF64SI_m \
Vlse64XX64VInt64SISI \
Vlse64XX64VInt64VBSISI_m \
Vlse64XX64VUInt64SUSI \
Vlse64XX64VUInt64VBSUSI_m \
Vlse8XX8VInt8SISI \
Vlse8XX8VInt8VBSISI_m \
Vlse8XX8VUInt8SUSI \
Vlse8XX8VUInt8VBSUSI_m \
Vluxei16V16VFloat16SF16VU \
Vluxei16V16VFloat16VBSF16VU_m \
Vluxei16V16VInt16SIVU \
Vluxei16V16VInt16VBSIVU_m \
Vluxei16V16VUInt16SUVU \
Vluxei16V16VUInt16VBSUVU_m \
Vluxei16V32VFloat32SF32VU \
Vluxei16V32VFloat32VBSF32VU_m \
Vluxei16V32VInt32SIVU \
Vluxei16V32VInt32VBSIVU_m \
Vluxei16V32VUInt32SUVU \
Vluxei16V32VUInt32VBSUVU_m \
Vluxei16V64VFloat64SF64VU \
Vluxei16V64VFloat64VBSF64VU_m \
Vluxei16V64VInt64SIVU \
Vluxei16V64VInt64VBSIVU_m \
Vluxei16V64VUInt64SUVU \
Vluxei16V64VUInt64VBSUVU_m \
Vluxei16V8VInt8SIVU \
Vluxei16V8VInt8VBSIVU_m \
Vluxei16V8VUInt8SUVU \
Vluxei16V8VUInt8VBSUVU_m \
Vluxei32V16VFloat16SF16VU \
Vluxei32V16VFloat16VBSF16VU_m \
Vluxei32V16VInt16SIVU \
Vluxei32V16VInt16VBSIVU_m \
Vluxei32V16VUInt16SUVU \
Vluxei32V16VUInt16VBSUVU_m \
Vluxei32V32VFloat32SF32VU \
Vluxei32V32VFloat32VBSF32VU_m \
Vluxei32V32VInt32SIVU \
Vluxei32V32VInt32VBSIVU_m \
Vluxei32V32VUInt32SUVU \
Vluxei32V32VUInt32VBSUVU_m \
Vluxei32V64VFloat64SF64VU \
Vluxei32V64VFloat64VBSF64VU_m \
Vluxei32V64VInt64SIVU \
Vluxei32V64VInt64VBSIVU_m \
Vluxei32V64VUInt64SUVU \
Vluxei32V64VUInt64VBSUVU_m \
Vluxei32V8VInt8SIVU \
Vluxei32V8VInt8VBSIVU_m \
Vluxei32V8VUInt8SUVU \
Vluxei32V8VUInt8VBSUVU_m \
Vluxei64V16VFloat16SF16VU \
Vluxei64V16VFloat16VBSF16VU_m \
Vluxei64V16VInt16SIVU \
Vluxei64V16VInt16VBSIVU_m \
Vluxei64V16VUInt16SUVU \
Vluxei64V16VUInt16VBSUVU_m \
Vluxei64V32VFloat32SF32VU \
Vluxei64V32VFloat32VBSF32VU_m \
Vluxei64V32VInt32SIVU \
Vluxei64V32VInt32VBSIVU_m \
Vluxei64V32VUInt32SUVU \
Vluxei64V32VUInt32VBSUVU_m \
Vluxei64V64VFloat64SF64VU \
Vluxei64V64VFloat64VBSF64VU_m \
Vluxei64V64VInt64SIVU \
Vluxei64V64VInt64VBSIVU_m \
Vluxei64V64VUInt64SUVU \
Vluxei64V64VUInt64VBSUVU_m \
Vluxei64V8VInt8SIVU \
Vluxei64V8VInt8VBSIVU_m \
Vluxei64V8VUInt8SUVU \
Vluxei64V8VUInt8VBSUVU_m \
Vluxei8V16VFloat16SF16VU \
Vluxei8V16VFloat16VBSF16VU_m \
Vluxei8V16VInt16SIVU \
Vluxei8V16VInt16VBSIVU_m \
Vluxei8V16VUInt16SUVU \
Vluxei8V16VUInt16VBSUVU_m \
Vluxei8V32VFloat32SF32VU \
Vluxei8V32VFloat32VBSF32VU_m \
Vluxei8V32VInt32SIVU \
Vluxei8V32VInt32VBSIVU_m \
Vluxei8V32VUInt32SUVU \
Vluxei8V32VUInt32VBSUVU_m \
Vluxei8V64VFloat64SF64VU \
Vluxei8V64VFloat64VBSF64VU_m \
Vluxei8V64VInt64SIVU \
Vluxei8V64VInt64VBSIVU_m \
Vluxei8V64VUInt64SUVU \
Vluxei8V64VUInt64VBSUVU_m \
Vluxei8V8VInt8SIVU \
Vluxei8V8VInt8VBSIVU_m \
Vluxei8V8VUInt8SUVU \
Vluxei8V8VUInt8VBSUVU_m \
Vse16X16VoidSF16VF \
Vse16X16VoidSIVI \
Vse16X16VoidSUVU \
Vse16X16VoidVBSF16VF_m \
Vse16X16VoidVBSIVI_m \
Vse16X16VoidVBSUVU_m \
Vse32X32VoidSF32VF \
Vse32X32VoidSIVI \
Vse32X32VoidSUVU \
Vse32X32VoidVBSF32VF_m \
Vse32X32VoidVBSIVI_m \
Vse32X32VoidVBSUVU_m \
Vse64X64VoidSF64VF \
Vse64X64VoidSIVI \
Vse64X64VoidSUVU \
Vse64X64VoidVBSF64VF_m \
Vse64X64VoidVBSIVI_m \
Vse64X64VoidVBSUVU_m \
Vse8X8VoidSIVI \
Vse8X8VoidSUVU \
Vse8X8VoidVBSIVI_m \
Vse8X8VoidVBSUVU_m \
Vsoxei16V16VoidSF16VUVF \
Vsoxei16V16VoidSIVUVI \
Vsoxei16V16VoidSUVUVU \
Vsoxei16V16VoidVBSF16VUVF_m \
Vsoxei16V16VoidVBSIVUVI_m \
Vsoxei16V16VoidVBSUVUVU_m \
Vsoxei16V32VoidSF32VUVF \
Vsoxei16V32VoidSIVUVI \
Vsoxei16V32VoidSUVUVU \
Vsoxei16V32VoidVBSF32VUVF_m \
Vsoxei16V32VoidVBSIVUVI_m \
Vsoxei16V32VoidVBSUVUVU_m \
Vsoxei16V64VoidSF64VUVF \
Vsoxei16V64VoidSIVUVI \
Vsoxei16V64VoidSUVUVU \
Vsoxei16V64VoidVBSF64VUVF_m \
Vsoxei16V64VoidVBSIVUVI_m \
Vsoxei16V64VoidVBSUVUVU_m \
Vsoxei16V8VoidSIVUVI \
Vsoxei16V8VoidSUVUVU \
Vsoxei16V8VoidVBSIVUVI_m \
Vsoxei16V8VoidVBSUVUVU_m \
Vsoxei32V16VoidSF16VUVF \
Vsoxei32V16VoidSIVUVI \
Vsoxei32V16VoidSUVUVU \
Vsoxei32V16VoidVBSF16VUVF_m \
Vsoxei32V16VoidVBSIVUVI_m \
Vsoxei32V16VoidVBSUVUVU_m \
Vsoxei32V32VoidSF32VUVF \
Vsoxei32V32VoidSIVUVI \
Vsoxei32V32VoidSUVUVU \
Vsoxei32V32VoidVBSF32VUVF_m \
Vsoxei32V32VoidVBSIVUVI_m \
Vsoxei32V32VoidVBSUVUVU_m \
Vsoxei32V64VoidSF64VUVF \
Vsoxei32V64VoidSIVUVI \
Vsoxei32V64VoidSUVUVU \
Vsoxei32V64VoidVBSF64VUVF_m \
Vsoxei32V64VoidVBSIVUVI_m \
Vsoxei32V64VoidVBSUVUVU_m \
Vsoxei32V8VoidSIVUVI \
Vsoxei32V8VoidSUVUVU \
Vsoxei32V8VoidVBSIVUVI_m \
Vsoxei32V8VoidVBSUVUVU_m \
Vsoxei64V16VoidSF16VUVF \
Vsoxei64V16VoidSIVUVI \
Vsoxei64V16VoidSUVUVU \
Vsoxei64V16VoidVBSF16VUVF_m \
Vsoxei64V16VoidVBSIVUVI_m \
Vsoxei64V16VoidVBSUVUVU_m \
Vsoxei64V32VoidSF32VUVF \
Vsoxei64V32VoidSIVUVI \
Vsoxei64V32VoidSUVUVU \
Vsoxei64V32VoidVBSF32VUVF_m \
Vsoxei64V32VoidVBSIVUVI_m \
Vsoxei64V32VoidVBSUVUVU_m \
Vsoxei64V64VoidSF64VUVF \
Vsoxei64V64VoidSIVUVI \
Vsoxei64V64VoidSUVUVU \
Vsoxei64V64VoidVBSF64VUVF_m \
Vsoxei64V64VoidVBSIVUVI_m \
Vsoxei64V64VoidVBSUVUVU_m \
Vsoxei64V8VoidSIVUVI \
Vsoxei64V8VoidSUVUVU \
Vsoxei64V8VoidVBSIVUVI_m \
Vsoxei64V8VoidVBSUVUVU_m \
Vsoxei8V16VoidSF16VUVF \
Vsoxei8V16VoidSIVUVI \
Vsoxei8V16VoidSUVUVU \
Vsoxei8V16VoidVBSF16VUVF_m \
Vsoxei8V16VoidVBSIVUVI_m \
Vsoxei8V16VoidVBSUVUVU_m \
Vsoxei8V32VoidSF32VUVF \
Vsoxei8V32VoidSIVUVI \
Vsoxei8V32VoidSUVUVU \
Vsoxei8V32VoidVBSF32VUVF_m \
Vsoxei8V32VoidVBSIVUVI_m \
Vsoxei8V32VoidVBSUVUVU_m \
Vsoxei8V64VoidSF64VUVF \
Vsoxei8V64VoidSIVUVI \
Vsoxei8V64VoidSUVUVU \
Vsoxei8V64VoidVBSF64VUVF_m \
Vsoxei8V64VoidVBSIVUVI_m \
Vsoxei8V64VoidVBSUVUVU_m \
Vsoxei8V8VoidSIVUVI \
Vsoxei8V8VoidSUVUVU \
Vsoxei8V8VoidVBSIVUVI_m \
Vsoxei8V8VoidVBSUVUVU_m \
Vsse16XX16VoidSF16SIVF \
Vsse16XX16VoidSISIVI \
Vsse16XX16VoidSUSIVU \
Vsse16XX16VoidVBSF16SIVF_m \
Vsse16XX16VoidVBSISIVI_m \
Vsse16XX16VoidVBSUSIVU_m \
Vsse32XX32VoidSF32SIVF \
Vsse32XX32VoidSISIVI \
Vsse32XX32VoidSUSIVU \
Vsse32XX32VoidVBSF32SIVF_m \
Vsse32XX32VoidVBSISIVI_m \
Vsse32XX32VoidVBSUSIVU_m \
Vsse64XX64VoidSF64SIVF \
Vsse64XX64VoidSISIVI \
Vsse64XX64VoidSUSIVU \
Vsse64XX64VoidVBSF64SIVF_m \
Vsse64XX64VoidVBSISIVI_m \
Vsse64XX64VoidVBSUSIVU_m \
Vsse8XX8VoidSISIVI \
Vsse8XX8VoidSUSIVU \
Vsse8XX8VoidVBSISIVI_m \
Vsse8XX8VoidVBSUSIVU_m \
Vsuxei16V16VoidSF16VUVF \
Vsuxei16V16VoidSIVUVI \
Vsuxei16V16VoidSUVUVU \
Vsuxei16V16VoidVBSF16VUVF_m \
Vsuxei16V16VoidVBSIVUVI_m \
Vsuxei16V16VoidVBSUVUVU_m \
Vsuxei16V32VoidSF32VUVF \
Vsuxei16V32VoidSIVUVI \
Vsuxei16V32VoidSUVUVU \
Vsuxei16V32VoidVBSF32VUVF_m \
Vsuxei16V32VoidVBSIVUVI_m \
Vsuxei16V32VoidVBSUVUVU_m \
Vsuxei16V64VoidSF64VUVF \
Vsuxei16V64VoidSIVUVI \
Vsuxei16V64VoidSUVUVU \
Vsuxei16V64VoidVBSF64VUVF_m \
Vsuxei16V64VoidVBSIVUVI_m \
Vsuxei16V64VoidVBSUVUVU_m \
Vsuxei16V8VoidSIVUVI \
Vsuxei16V8VoidSUVUVU \
Vsuxei16V8VoidVBSIVUVI_m \
Vsuxei16V8VoidVBSUVUVU_m \
Vsuxei32V16VoidSF16VUVF \
Vsuxei32V16VoidSIVUVI \
Vsuxei32V16VoidSUVUVU \
Vsuxei32V16VoidVBSF16VUVF_m \
Vsuxei32V16VoidVBSIVUVI_m \
Vsuxei32V16VoidVBSUVUVU_m \
Vsuxei32V32VoidSF32VUVF \
Vsuxei32V32VoidSIVUVI \
Vsuxei32V32VoidSUVUVU \
Vsuxei32V32VoidVBSF32VUVF_m \
Vsuxei32V32VoidVBSIVUVI_m \
Vsuxei32V32VoidVBSUVUVU_m \
Vsuxei32V64VoidSF64VUVF \
Vsuxei32V64VoidSIVUVI \
Vsuxei32V64VoidSUVUVU \
Vsuxei32V64VoidVBSF64VUVF_m \
Vsuxei32V64VoidVBSIVUVI_m \
Vsuxei32V64VoidVBSUVUVU_m \
Vsuxei32V8VoidSIVUVI \
Vsuxei32V8VoidSUVUVU \
Vsuxei32V8VoidVBSIVUVI_m \
Vsuxei32V8VoidVBSUVUVU_m \
Vsuxei64V16VoidSF16VUVF \
Vsuxei64V16VoidSIVUVI \
Vsuxei64V16VoidSUVUVU \
Vsuxei64V16VoidVBSF16VUVF_m \
Vsuxei64V16VoidVBSIVUVI_m \
Vsuxei64V16VoidVBSUVUVU_m \
Vsuxei64V32VoidSF32VUVF \
Vsuxei64V32VoidSIVUVI \
Vsuxei64V32VoidSUVUVU \
Vsuxei64V32VoidVBSF32VUVF_m \
Vsuxei64V32VoidVBSIVUVI_m \
Vsuxei64V32VoidVBSUVUVU_m \
Vsuxei64V64VoidSF64VUVF \
Vsuxei64V64VoidSIVUVI \
Vsuxei64V64VoidSUVUVU \
Vsuxei64V64VoidVBSF64VUVF_m \
Vsuxei64V64VoidVBSIVUVI_m \
Vsuxei64V64VoidVBSUVUVU_m \
Vsuxei64V8VoidSIVUVI \
Vsuxei64V8VoidSUVUVU \
Vsuxei64V8VoidVBSIVUVI_m \
Vsuxei64V8VoidVBSUVUVU_m \
Vsuxei8V16VoidSF16VUVF \
Vsuxei8V16VoidSIVUVI \
Vsuxei8V16VoidSUVUVU \
Vsuxei8V16VoidVBSF16VUVF_m \
Vsuxei8V16VoidVBSIVUVI_m \
Vsuxei8V16VoidVBSUVUVU_m \
Vsuxei8V32VoidSF32VUVF \
Vsuxei8V32VoidSIVUVI \
Vsuxei8V32VoidSUVUVU \
Vsuxei8V32VoidVBSF32VUVF_m \
Vsuxei8V32VoidVBSIVUVI_m \
Vsuxei8V32VoidVBSUVUVU_m \
Vsuxei8V64VoidSF64VUVF \
Vsuxei8V64VoidSIVUVI \
Vsuxei8V64VoidSUVUVU \
Vsuxei8V64VoidVBSF64VUVF_m \
Vsuxei8V64VoidVBSIVUVI_m \
Vsuxei8V64VoidVBSUVUVU_m \
Vsuxei8V8VoidSIVUVI \
Vsuxei8V8VoidSUVUVU \
Vsuxei8V8VoidVBSIVUVI_m \
Vsuxei8V8VoidVBSUVUVU_m \
WaddVV16VInt32VBVIVI_m \
WaddVV16VInt32VIVI \
WaddVV32VInt64VBVIVI_m \
WaddVV32VInt64VIVI \
WaddVV8VInt16VBVIVI_m \
WaddVV8VInt16VIVI \
WaddVX16VInt32VBVISI_m \
WaddVX16VInt32VISI \
WaddVX32VInt64VBVISI_m \
WaddVX32VInt64VISI \
WaddVX8VInt16VBVISI_m \
WaddVX8VInt16VISI \
WaddWV16VInt32VBVIVI_m \
WaddWV16VInt32VIVI \
WaddWV32VInt64VBVIVI_m \
WaddWV32VInt64VIVI \
WaddWV8VInt16VBVIVI_m \
WaddWV8VInt16VIVI \
WaddWX16VInt32VBVISI_m \
WaddWX16VInt32VISI \
WaddWX32VInt64VBVISI_m \
WaddWX32VInt64VISI \
WaddWX8VInt16VBVISI_m \
WaddWX8VInt16VISI \
WadduVV16VUInt32VBVUVU_m \
WadduVV16VUInt32VUVU \
WadduVV32VUInt64VBVUVU_m \
WadduVV32VUInt64VUVU \
WadduVV8VUInt16VBVUVU_m \
WadduVV8VUInt16VUVU \
WadduVX16VUInt32VBVUSU_m \
WadduVX16VUInt32VUSU \
WadduVX32VUInt64VBVUSU_m \
WadduVX32VUInt64VUSU \
WadduVX8VUInt16VBVUSU_m \
WadduVX8VUInt16VUSU \
WadduWV16VUInt32VBVUVU_m \
WadduWV16VUInt32VUVU \
WadduWV32VUInt64VBVUVU_m \
WadduWV32VUInt64VUVU \
WadduWV8VUInt16VBVUVU_m \
WadduWV8VUInt16VUVU \
WadduWX16VUInt32VBVUSU_m \
WadduWX16VUInt32VUSU \
WadduWX32VUInt64VBVUSU_m \
WadduWX32VUInt64VUSU \
WadduWX8VUInt16VBVUSU_m \
WadduWX8VUInt16VUSU \
WcvtV16VInt32VBVI_m \
WcvtV16VInt32VI \
WcvtV32VInt64VBVI_m \
WcvtV32VInt64VI \
WcvtV8VInt16VBVI_m \
WcvtV8VInt16VI \
WcvtuV16VUInt32VBVU_m \
WcvtuV16VUInt32VU \
WcvtuV32VUInt64VBVU_m \
WcvtuV32VUInt64VU \
WcvtuV8VUInt16VBVU_m \
WcvtuV8VUInt16VU \
WmaccVV16VInt32VBVIVIVI_m \
WmaccVV16VInt32VIVIVI \
WmaccVV32VInt64VBVIVIVI_m \
WmaccVV32VInt64VIVIVI \
WmaccVV8VInt16VBVIVIVI_m \
WmaccVV8VInt16VIVIVI \
WmaccVX16VInt32VBVISIVI_m \
WmaccVX16VInt32VISIVI \
WmaccVX32VInt64VBVISIVI_m \
WmaccVX32VInt64VISIVI \
WmaccVX8VInt16VBVISIVI_m \
WmaccVX8VInt16VISIVI \
WmaccsuVV16VInt32VBVIVIVU_m \
WmaccsuVV16VInt32VIVIVU \
WmaccsuVV32VInt64VBVIVIVU_m \
WmaccsuVV32VInt64VIVIVU \
WmaccsuVV8VInt16VBVIVIVU_m \
WmaccsuVV8VInt16VIVIVU \
WmaccsuVX16VInt32VBVISIVU_m \
WmaccsuVX16VInt32VISIVU \
WmaccsuVX32VInt64VBVISIVU_m \
WmaccsuVX32VInt64VISIVU \
WmaccsuVX8VInt16VBVISIVU_m \
WmaccsuVX8VInt16VISIVU \
WmaccuVV16VUInt32VBVUVUVU_m \
WmaccuVV16VUInt32VUVUVU \
WmaccuVV32VUInt64VBVUVUVU_m \
WmaccuVV32VUInt64VUVUVU \
WmaccuVV8VUInt16VBVUVUVU_m \
WmaccuVV8VUInt16VUVUVU \
WmaccuVX16VUInt32VBVUSUVU_m \
WmaccuVX16VUInt32VUSUVU \
WmaccuVX32VUInt64VBVUSUVU_m \
WmaccuVX32VUInt64VUSUVU \
WmaccuVX8VUInt16VBVUSUVU_m \
WmaccuVX8VUInt16VUSUVU \
WmaccusVX16VInt32VBVISUVI_m \
WmaccusVX16VInt32VISUVI \
WmaccusVX32VInt64VBVISUVI_m \
WmaccusVX32VInt64VISUVI \
WmaccusVX8VInt16VBVISUVI_m \
WmaccusVX8VInt16VISUVI \
WmulVV16VInt32VBVIVI_m \
WmulVV16VInt32VIVI \
WmulVV32VInt64VBVIVI_m \
WmulVV32VInt64VIVI \
WmulVV8VInt16VBVIVI_m \
WmulVV8VInt16VIVI \
WmulVX16VInt32VBVISI_m \
WmulVX16VInt32VISI \
WmulVX32VInt64VBVISI_m \
WmulVX32VInt64VISI \
WmulVX8VInt16VBVISI_m \
WmulVX8VInt16VISI \
WmulsuVV16VInt32VBVIVU_m \
WmulsuVV16VInt32VIVU \
WmulsuVV32VInt64VBVIVU_m \
WmulsuVV32VInt64VIVU \
WmulsuVV8VInt16VBVIVU_m \
WmulsuVV8VInt16VIVU \
WmulsuVX16VInt32VBVISU_m \
WmulsuVX16VInt32VISU \
WmulsuVX32VInt64VBVISU_m \
WmulsuVX32VInt64VISU \
WmulsuVX8VInt16VBVISU_m \
WmulsuVX8VInt16VISU \
WmuluVV16VUInt32VBVUVU_m \
WmuluVV16VUInt32VUVU \
WmuluVV32VUInt64VBVUVU_m \
WmuluVV32VUInt64VUVU \
WmuluVV8VUInt16VBVUVU_m \
WmuluVV8VUInt16VUVU \
WmuluVX16VUInt32VBVUSU_m \
WmuluVX16VUInt32VUSU \
WmuluVX32VUInt64VBVUSU_m \
WmuluVX32VUInt64VUSU \
WmuluVX8VUInt16VBVUSU_m \
WmuluVX8VUInt16VUSU \
WredsumVS16SInt32VBVIVI_m \
WredsumVS16SInt32VIVI \
WredsumVS32SInt64VBVIVI_m \
WredsumVS32SInt64VIVI \
WredsumVS8SInt16VBVIVI_m \
WredsumVS8SInt16VIVI \
WredsumuVS16SUInt32VBVUVU_m \
WredsumuVS16SUInt32VUVU \
WredsumuVS32SUInt64VBVUVU_m \
WredsumuVS32SUInt64VUVU \
WredsumuVS8SUInt16VBVUVU_m \
WredsumuVS8SUInt16VUVU \
WsubVV16VInt32VBVIVI_m \
WsubVV16VInt32VIVI \
WsubVV32VInt64VBVIVI_m \
WsubVV32VInt64VIVI \
WsubVV8VInt16VBVIVI_m \
WsubVV8VInt16VIVI \
WsubVX16VInt32VBVISI_m \
WsubVX16VInt32VISI \
WsubVX32VInt64VBVISI_m \
WsubVX32VInt64VISI \
WsubVX8VInt16VBVISI_m \
WsubVX8VInt16VISI \
WsubWV16VInt32VBVIVI_m \
WsubWV16VInt32VIVI \
WsubWV32VInt64VBVIVI_m \
WsubWV32VInt64VIVI \
WsubWV8VInt16VBVIVI_m \
WsubWV8VInt16VIVI \
WsubWX16VInt32VBVISI_m \
WsubWX16VInt32VISI \
WsubWX32VInt64VBVISI_m \
WsubWX32VInt64VISI \
WsubWX8VInt16VBVISI_m \
WsubWX8VInt16VISI \
WsubuVV16VUInt32VBVUVU_m \
WsubuVV16VUInt32VUVU \
WsubuVV32VUInt64VBVUVU_m \
WsubuVV32VUInt64VUVU \
WsubuVV8VUInt16VBVUVU_m \
WsubuVV8VUInt16VUVU \
WsubuVX16VUInt32VBVUSU_m \
WsubuVX16VUInt32VUSU \
WsubuVX32VUInt64VBVUSU_m \
WsubuVX32VUInt64VUSU \
WsubuVX8VUInt16VBVUSU_m \
WsubuVX8VUInt16VUSU \
WsubuWV16VUInt32VBVUVU_m \
WsubuWV16VUInt32VUVU \
WsubuWV32VUInt64VBVUVU_m \
WsubuWV32VUInt64VUVU \
WsubuWV8VUInt16VBVUVU_m \
WsubuWV8VUInt16VUVU \
WsubuWX16VUInt32VBVUSU_m \
WsubuWX16VUInt32VUSU \
WsubuWX32VUInt64VBVUSU_m \
WsubuWX32VUInt64VUSU \
WsubuWX8VUInt16VBVUSU_m \
WsubuWX8VUInt16VUSU \
XorVV16VInt16VBVIVI_m \
XorVV16VInt16VIVI \
XorVV16VUInt16VBVUVU_m \
XorVV16VUInt16VUVU \
XorVV32VInt32VBVIVI_m \
XorVV32VInt32VIVI \
XorVV32VUInt32VBVUVU_m \
XorVV32VUInt32VUVU \
XorVV64VInt64VBVIVI_m \
XorVV64VInt64VIVI \
XorVV64VUInt64VBVUVU_m \
XorVV64VUInt64VUVU \
XorVV8VInt8VBVIVI_m \
XorVV8VInt8VIVI \
XorVV8VUInt8VBVUVU_m \
XorVV8VUInt8VUVU \
XorVX16VInt16VBVISI_m \
XorVX16VInt16VISI \
XorVX16VUInt16VBVUSU_m \
XorVX16VUInt16VUSU \
XorVX32VInt32VBVISI_m \
XorVX32VInt32VISI \
XorVX32VUInt32VBVUSU_m \
XorVX32VUInt32VUSU \
XorVX64VInt64VBVISI_m \
XorVX64VInt64VISI \
XorVX64VUInt64VBVUSU_m \
XorVX64VUInt64VUSU \
XorVX8VInt8VBVISI_m \
XorVX8VInt8VISI \
XorVX8VUInt8VBVUSU_m \
XorVX8VUInt8VUSU \
Zext_vf2V16VUInt16VBVU_m \
Zext_vf2V16VUInt16VU \
Zext_vf2V32VUInt32VBVU_m \
Zext_vf2V32VUInt32VU \
Zext_vf2V64VUInt64VBVU_m \
Zext_vf2V64VUInt64VU \
Zext_vf4V32VUInt32VBVU_m \
Zext_vf4V32VUInt32VU \
Zext_vf4V64VUInt64VBVU_m \
Zext_vf4V64VUInt64VU \
Zext_vf8V64VUInt64VBVU_m \
Zext_vf8V64VUInt64VU