[13:52:02.841] <TB3>     INFO: *** Welcome to pxar ***
[13:52:02.841] <TB3>     INFO: *** Today: 2016/09/07
[13:52:02.848] <TB3>     INFO: *** Version: 47bc-dirty
[13:52:02.848] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C15.dat
[13:52:02.849] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:52:02.849] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//defaultMaskFile.dat
[13:52:02.849] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters_C15.dat
[13:52:02.926] <TB3>     INFO:         clk: 4
[13:52:02.926] <TB3>     INFO:         ctr: 4
[13:52:02.926] <TB3>     INFO:         sda: 19
[13:52:02.926] <TB3>     INFO:         tin: 9
[13:52:02.926] <TB3>     INFO:         level: 15
[13:52:02.926] <TB3>     INFO:         triggerdelay: 0
[13:52:02.926] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:52:02.926] <TB3>     INFO: Log level: DEBUG
[13:52:02.937] <TB3>     INFO: Found DTB DTB_WRE7QJ
[13:52:02.947] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[13:52:02.950] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[13:52:02.952] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[13:52:04.507] <TB3>     INFO: DUT info: 
[13:52:04.507] <TB3>     INFO: The DUT currently contains the following objects:
[13:52:04.507] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:52:04.507] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[13:52:04.507] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[13:52:04.507] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:52:04.507] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:04.507] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:04.507] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:04.507] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:04.507] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:04.507] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:04.507] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:04.507] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:04.507] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:04.507] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:04.507] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:04.507] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:04.507] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:04.507] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:04.507] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:04.507] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:52:04.508] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:52:04.509] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:52:04.510] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:52:04.510] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:52:04.510] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:52:04.510] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:52:04.510] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:52:04.510] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:52:04.510] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:52:04.510] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:52:04.510] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:04.510] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:52:04.510] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:52:04.510] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:52:04.510] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:52:04.510] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:52:04.510] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:52:04.510] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:52:04.510] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:52:04.510] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:52:04.510] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:52:04.510] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:52:04.510] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:52:04.510] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:52:04.510] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:52:04.510] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:52:04.510] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:52:04.510] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:52:04.510] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:52:04.510] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:52:04.510] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:52:04.510] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:52:04.510] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:52:04.510] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:52:04.510] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:52:04.510] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:52:04.510] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:52:04.510] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:52:04.512] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30863360
[13:52:04.512] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1b62310
[13:52:04.512] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1ad4770
[13:52:04.512] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f9ef1d94010
[13:52:04.512] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f9ef7fff510
[13:52:04.512] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30928896 fPxarMemory = 0x7f9ef1d94010
[13:52:04.513] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 361.8mA
[13:52:04.514] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 451.8mA
[13:52:04.514] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.0 C
[13:52:04.514] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:52:04.914] <TB3>     INFO: enter 'restricted' command line mode
[13:52:04.915] <TB3>     INFO: enter test to run
[13:52:04.915] <TB3>     INFO:   test: FPIXTest no parameter change
[13:52:04.915] <TB3>     INFO:   running: fpixtest
[13:52:04.915] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:52:04.917] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:52:04.918] <TB3>     INFO: ######################################################################
[13:52:04.918] <TB3>     INFO: PixTestFPIXTest::doTest()
[13:52:04.918] <TB3>     INFO: ######################################################################
[13:52:04.921] <TB3>     INFO: ######################################################################
[13:52:04.921] <TB3>     INFO: PixTestPretest::doTest()
[13:52:04.921] <TB3>     INFO: ######################################################################
[13:52:04.924] <TB3>     INFO:    ----------------------------------------------------------------------
[13:52:04.924] <TB3>     INFO:    PixTestPretest::programROC() 
[13:52:04.924] <TB3>     INFO:    ----------------------------------------------------------------------
[13:52:22.941] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:52:22.941] <TB3>     INFO: IA differences per ROC:  17.7 16.9 17.7 18.5 16.9 18.5 16.9 16.9 16.9 17.7 18.5 17.7 17.7 18.5 17.7 19.3
[13:52:23.006] <TB3>     INFO:    ----------------------------------------------------------------------
[13:52:23.006] <TB3>     INFO:    PixTestPretest::checkIdig() 
[13:52:23.006] <TB3>     INFO:    ----------------------------------------------------------------------
[13:52:24.259] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:52:24.760] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[13:52:25.262] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[13:52:25.763] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 3.2 mA
[13:52:26.265] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[13:52:26.767] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:52:27.269] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 3.2 mA
[13:52:27.770] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 3.2 mA
[13:52:28.272] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[13:52:28.774] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[13:52:29.275] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[13:52:29.777] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[13:52:30.279] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[13:52:30.780] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[13:52:31.282] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[13:52:31.783] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[13:52:32.037] <TB3>     INFO: Idig [mA/ROC]: 1.6 2.4 2.4 3.2 2.4 2.4 3.2 3.2 2.4 2.4 2.4 2.4 2.4 1.6 2.4 2.4 
[13:52:32.037] <TB3>     INFO: Test took 9034 ms.
[13:52:32.037] <TB3>     INFO: PixTestPretest::checkIdig() done.
[13:52:32.068] <TB3>     INFO:    ----------------------------------------------------------------------
[13:52:32.068] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:52:32.068] <TB3>     INFO:    ----------------------------------------------------------------------
[13:52:32.170] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 66.2812 mA
[13:52:32.272] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 22.9188 mA
[13:52:32.373] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  85 Ia 25.3187 mA
[13:52:32.474] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  78 Ia 22.9188 mA
[13:52:32.575] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  85 Ia 25.3187 mA
[13:52:32.675] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  78 Ia 22.9188 mA
[13:52:32.776] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  85 Ia 25.3187 mA
[13:52:32.877] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  78 Ia 22.9188 mA
[13:52:32.977] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  85 Ia 25.3187 mA
[13:52:33.078] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  78 Ia 22.9188 mA
[13:52:33.179] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  85 Ia 24.5188 mA
[13:52:33.280] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  83 Ia 24.5188 mA
[13:52:33.380] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  81 Ia 24.5188 mA
[13:52:33.482] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 21.3187 mA
[13:52:33.582] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  94 Ia 25.3187 mA
[13:52:33.683] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  87 Ia 23.7188 mA
[13:52:33.784] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  89 Ia 23.7188 mA
[13:52:33.885] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  91 Ia 24.5188 mA
[13:52:33.986] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  89 Ia 23.7188 mA
[13:52:34.087] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  91 Ia 24.5188 mA
[13:52:34.188] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  89 Ia 23.7188 mA
[13:52:34.288] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  91 Ia 24.5188 mA
[13:52:34.389] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  89 Ia 23.7188 mA
[13:52:34.489] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  91 Ia 24.5188 mA
[13:52:34.590] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  89 Ia 24.5188 mA
[13:52:34.692] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 22.1188 mA
[13:52:34.792] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  89 Ia 25.3187 mA
[13:52:34.893] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  82 Ia 23.7188 mA
[13:52:34.994] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  84 Ia 24.5188 mA
[13:52:35.095] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  82 Ia 23.7188 mA
[13:52:35.196] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  84 Ia 24.5188 mA
[13:52:35.296] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  82 Ia 23.7188 mA
[13:52:35.397] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  84 Ia 24.5188 mA
[13:52:35.497] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  82 Ia 23.7188 mA
[13:52:35.598] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  84 Ia 24.5188 mA
[13:52:35.699] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  82 Ia 23.7188 mA
[13:52:35.800] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  84 Ia 24.5188 mA
[13:52:35.902] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 22.9188 mA
[13:52:35.002] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  85 Ia 24.5188 mA
[13:52:36.103] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  83 Ia 23.7188 mA
[13:52:36.204] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  85 Ia 24.5188 mA
[13:52:36.305] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  83 Ia 24.5188 mA
[13:52:36.405] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  81 Ia 23.7188 mA
[13:52:36.506] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  83 Ia 23.7188 mA
[13:52:36.607] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  85 Ia 24.5188 mA
[13:52:36.707] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  83 Ia 24.5188 mA
[13:52:36.808] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  81 Ia 23.7188 mA
[13:52:36.909] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  83 Ia 24.5188 mA
[13:52:37.010] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  81 Ia 23.7188 mA
[13:52:37.111] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 22.1188 mA
[13:52:37.212] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  89 Ia 24.5188 mA
[13:52:37.313] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  87 Ia 24.5188 mA
[13:52:37.414] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  85 Ia 23.7188 mA
[13:52:37.515] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  87 Ia 23.7188 mA
[13:52:37.616] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  89 Ia 24.5188 mA
[13:52:37.717] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  87 Ia 24.5188 mA
[13:52:37.817] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  85 Ia 23.7188 mA
[13:52:37.918] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  87 Ia 24.5188 mA
[13:52:38.019] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  85 Ia 24.5188 mA
[13:52:38.120] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  83 Ia 22.9188 mA
[13:52:38.221] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  90 Ia 25.3187 mA
[13:52:38.322] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 22.9188 mA
[13:52:38.423] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  85 Ia 25.3187 mA
[13:52:38.523] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  78 Ia 22.9188 mA
[13:52:38.624] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  85 Ia 25.3187 mA
[13:52:38.725] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  78 Ia 22.9188 mA
[13:52:38.826] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  85 Ia 25.3187 mA
[13:52:38.926] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  78 Ia 22.9188 mA
[13:52:39.027] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  85 Ia 25.3187 mA
[13:52:39.128] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  78 Ia 22.9188 mA
[13:52:39.228] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  85 Ia 25.3187 mA
[13:52:39.329] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  78 Ia 22.9188 mA
[13:52:39.430] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  85 Ia 25.3187 mA
[13:52:39.532] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 21.3187 mA
[13:52:39.633] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  94 Ia 25.3187 mA
[13:52:39.733] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  87 Ia 23.7188 mA
[13:52:39.834] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  89 Ia 23.7188 mA
[13:52:39.935] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  91 Ia 24.5188 mA
[13:52:40.036] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  89 Ia 23.7188 mA
[13:52:40.137] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  91 Ia 24.5188 mA
[13:52:40.237] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  89 Ia 23.7188 mA
[13:52:40.338] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  91 Ia 24.5188 mA
[13:52:40.439] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  89 Ia 23.7188 mA
[13:52:40.540] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  91 Ia 24.5188 mA
[13:52:40.640] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  89 Ia 23.7188 mA
[13:52:40.742] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 21.3187 mA
[13:52:40.842] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  94 Ia 25.3187 mA
[13:52:40.944] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  87 Ia 23.7188 mA
[13:52:41.044] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  89 Ia 23.7188 mA
[13:52:41.145] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  91 Ia 24.5188 mA
[13:52:41.246] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  89 Ia 23.7188 mA
[13:52:41.346] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  91 Ia 23.7188 mA
[13:52:41.447] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  93 Ia 24.5188 mA
[13:52:41.548] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  91 Ia 24.5188 mA
[13:52:41.649] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  89 Ia 23.7188 mA
[13:52:41.749] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  91 Ia 24.5188 mA
[13:52:41.850] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  89 Ia 22.9188 mA
[13:52:41.952] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 21.3187 mA
[13:52:42.053] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  94 Ia 25.3187 mA
[13:52:42.154] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  87 Ia 23.7188 mA
[13:52:42.255] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  89 Ia 23.7188 mA
[13:52:42.356] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  91 Ia 24.5188 mA
[13:52:42.456] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  89 Ia 23.7188 mA
[13:52:42.558] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  91 Ia 24.5188 mA
[13:52:42.658] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  89 Ia 23.7188 mA
[13:52:42.759] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  91 Ia 24.5188 mA
[13:52:42.859] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  89 Ia 24.5188 mA
[13:52:42.960] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  87 Ia 23.7188 mA
[13:52:43.061] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  89 Ia 23.7188 mA
[13:52:43.163] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 22.1188 mA
[13:52:43.264] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  89 Ia 24.5188 mA
[13:52:43.365] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  87 Ia 24.5188 mA
[13:52:43.466] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  85 Ia 23.7188 mA
[13:52:43.567] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  87 Ia 25.3187 mA
[13:52:43.667] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  80 Ia 22.9188 mA
[13:52:43.768] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  87 Ia 24.5188 mA
[13:52:43.868] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  85 Ia 24.5188 mA
[13:52:43.969] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  83 Ia 23.7188 mA
[13:52:44.070] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  85 Ia 24.5188 mA
[13:52:44.170] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  83 Ia 23.7188 mA
[13:52:44.271] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  85 Ia 24.5188 mA
[13:52:44.373] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.9188 mA
[13:52:44.473] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  85 Ia 25.3187 mA
[13:52:44.574] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  78 Ia 22.9188 mA
[13:52:44.675] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  85 Ia 25.3187 mA
[13:52:44.775] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  78 Ia 22.9188 mA
[13:52:44.876] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  85 Ia 25.3187 mA
[13:52:44.977] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  78 Ia 22.9188 mA
[13:52:45.078] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  85 Ia 25.3187 mA
[13:52:45.179] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  78 Ia 22.9188 mA
[13:52:45.280] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  85 Ia 24.5188 mA
[13:52:45.381] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  83 Ia 24.5188 mA
[13:52:45.482] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  81 Ia 23.7188 mA
[13:52:45.583] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 22.1188 mA
[13:52:45.684] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  89 Ia 24.5188 mA
[13:52:45.785] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  87 Ia 24.5188 mA
[13:52:45.885] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  85 Ia 23.7188 mA
[13:52:45.987] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  87 Ia 24.5188 mA
[13:52:46.087] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  85 Ia 23.7188 mA
[13:52:46.188] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  87 Ia 24.5188 mA
[13:52:46.291] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  85 Ia 23.7188 mA
[13:52:46.391] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  87 Ia 23.7188 mA
[13:52:46.492] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  89 Ia 24.5188 mA
[13:52:46.593] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  87 Ia 24.5188 mA
[13:52:46.694] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  85 Ia 23.7188 mA
[13:52:46.795] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 22.9188 mA
[13:52:46.896] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  85 Ia 24.5188 mA
[13:52:46.997] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  83 Ia 24.5188 mA
[13:52:47.097] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  81 Ia 23.7188 mA
[13:52:47.198] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  83 Ia 24.5188 mA
[13:52:47.299] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  81 Ia 23.7188 mA
[13:52:47.400] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  83 Ia 24.5188 mA
[13:52:47.501] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  81 Ia 23.7188 mA
[13:52:47.601] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  83 Ia 24.5188 mA
[13:52:47.702] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  81 Ia 23.7188 mA
[13:52:47.803] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  83 Ia 23.7188 mA
[13:52:47.904] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  85 Ia 24.5188 mA
[13:52:47.005] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 22.9188 mA
[13:52:48.106] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  85 Ia 24.5188 mA
[13:52:48.207] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  83 Ia 24.5188 mA
[13:52:48.307] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  81 Ia 23.7188 mA
[13:52:48.408] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  83 Ia 24.5188 mA
[13:52:48.509] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  81 Ia 23.7188 mA
[13:52:48.610] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  83 Ia 24.5188 mA
[13:52:48.711] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  81 Ia 23.7188 mA
[13:52:48.816] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  83 Ia 24.5188 mA
[13:52:48.916] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  81 Ia 23.7188 mA
[13:52:49.017] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  83 Ia 24.5188 mA
[13:52:49.118] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  81 Ia 23.7188 mA
[13:52:49.220] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 22.9188 mA
[13:52:49.321] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  85 Ia 24.5188 mA
[13:52:49.421] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  83 Ia 23.7188 mA
[13:52:49.522] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  85 Ia 24.5188 mA
[13:52:49.623] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  83 Ia 23.7188 mA
[13:52:49.723] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  85 Ia 24.5188 mA
[13:52:49.824] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  83 Ia 24.5188 mA
[13:52:49.925] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  81 Ia 23.7188 mA
[13:52:50.025] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  83 Ia 23.7188 mA
[13:52:50.126] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  85 Ia 24.5188 mA
[13:52:50.227] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  83 Ia 24.5188 mA
[13:52:50.327] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  81 Ia 23.7188 mA
[13:52:50.429] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.7188 mA
[13:52:50.529] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  80 Ia 24.5188 mA
[13:52:50.630] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  78 Ia 23.7188 mA
[13:52:50.732] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  80 Ia 24.5188 mA
[13:52:50.833] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  78 Ia 22.9188 mA
[13:52:50.933] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  85 Ia 25.3187 mA
[13:52:51.034] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  78 Ia 23.7188 mA
[13:52:51.134] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  80 Ia 24.5188 mA
[13:52:51.235] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  78 Ia 23.7188 mA
[13:52:51.336] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  80 Ia 24.5188 mA
[13:52:51.437] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  78 Ia 23.7188 mA
[13:52:51.538] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  80 Ia 24.5188 mA
[13:52:51.564] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  81
[13:52:51.564] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  89
[13:52:51.564] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  84
[13:52:51.564] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  81
[13:52:51.565] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  90
[13:52:51.565] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  85
[13:52:51.565] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  89
[13:52:51.565] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  89
[13:52:51.565] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  89
[13:52:51.565] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  85
[13:52:51.565] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  81
[13:52:51.565] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  85
[13:52:51.566] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  85
[13:52:51.567] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  81
[13:52:51.567] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  81
[13:52:51.567] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  80
[13:52:53.393] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 393.9 mA = 24.6187 mA/ROC
[13:52:53.393] <TB3>     INFO: i(loss) [mA/ROC]:     20.1  20.1  20.9  20.1  21.7  21.7  20.1  20.1  20.1  20.9  20.9  20.1  20.9  20.1  20.1  20.9
[13:52:53.427] <TB3>     INFO:    ----------------------------------------------------------------------
[13:52:53.427] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[13:52:53.427] <TB3>     INFO:    ----------------------------------------------------------------------
[13:52:53.563] <TB3>     INFO: Expecting 231680 events.
[13:53:01.836] <TB3>     INFO: 231680 events read in total (7556ms).
[13:53:01.990] <TB3>     INFO: Test took 8560ms.
[13:53:02.193] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 125 and Delta(CalDel) = 55
[13:53:02.196] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 104 and Delta(CalDel) = 58
[13:53:02.200] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 102 and Delta(CalDel) = 60
[13:53:02.203] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 84 and Delta(CalDel) = 61
[13:53:02.207] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 97 and Delta(CalDel) = 59
[13:53:02.210] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 100 and Delta(CalDel) = 59
[13:53:02.213] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 82 and Delta(CalDel) = 63
[13:53:02.217] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 88 and Delta(CalDel) = 64
[13:53:02.220] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 109 and Delta(CalDel) = 61
[13:53:02.224] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 97 and Delta(CalDel) = 61
[13:53:02.228] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 91 and Delta(CalDel) = 59
[13:53:02.232] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 113 and Delta(CalDel) = 63
[13:53:02.235] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 127 and Delta(CalDel) = 55
[13:53:02.239] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 95 and Delta(CalDel) = 61
[13:53:02.242] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 83 and Delta(CalDel) = 64
[13:53:02.246] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 97 and Delta(CalDel) = 66
[13:53:02.287] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:53:02.323] <TB3>     INFO:    ----------------------------------------------------------------------
[13:53:02.323] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:53:02.323] <TB3>     INFO:    ----------------------------------------------------------------------
[13:53:02.459] <TB3>     INFO: Expecting 231680 events.
[13:53:10.742] <TB3>     INFO: 231680 events read in total (7568ms).
[13:53:10.747] <TB3>     INFO: Test took 8419ms.
[13:53:10.772] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 111 +/- 29.5
[13:53:11.083] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 110 +/- 30
[13:53:11.087] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 30.5
[13:53:11.090] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 29.5
[13:53:11.094] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30.5
[13:53:11.097] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 116 +/- 29
[13:53:11.101] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31.5
[13:53:11.104] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 168 +/- 32.5
[13:53:11.107] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 30.5
[13:53:11.111] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 30
[13:53:11.114] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 30
[13:53:11.118] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 31
[13:53:11.121] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 109 +/- 29
[13:53:11.125] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 118 +/- 30
[13:53:11.128] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 149 +/- 31.5
[13:53:11.131] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 155 +/- 32
[13:53:11.167] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:53:11.167] <TB3>     INFO: CalDel:      111   110   125   134   127   116   144   168   115   123   123   140   109   118   149   155
[13:53:11.167] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    53    51    51    52    51    51    51    51
[13:53:11.171] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C0.dat
[13:53:11.172] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C1.dat
[13:53:11.172] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C2.dat
[13:53:11.172] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C3.dat
[13:53:11.172] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C4.dat
[13:53:11.172] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C5.dat
[13:53:11.172] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C6.dat
[13:53:11.172] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C7.dat
[13:53:11.173] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C8.dat
[13:53:11.173] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C9.dat
[13:53:11.173] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C10.dat
[13:53:11.173] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C11.dat
[13:53:11.173] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C12.dat
[13:53:11.173] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C13.dat
[13:53:11.173] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C14.dat
[13:53:11.173] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C15.dat
[13:53:11.174] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:53:11.174] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:53:11.174] <TB3>     INFO: PixTestPretest::doTest() done, duration: 66 seconds
[13:53:11.174] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:53:11.260] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:53:11.260] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:53:11.260] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:53:11.260] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:53:11.262] <TB3>     INFO: ######################################################################
[13:53:11.262] <TB3>     INFO: PixTestTiming::doTest()
[13:53:11.262] <TB3>     INFO: ######################################################################
[13:53:11.262] <TB3>     INFO:    ----------------------------------------------------------------------
[13:53:11.262] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[13:53:11.262] <TB3>     INFO:    ----------------------------------------------------------------------
[13:53:11.263] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:53:13.159] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:53:15.431] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:53:17.711] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:53:19.985] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:53:22.260] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:53:24.533] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:53:26.806] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:53:29.079] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:53:31.353] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:53:33.627] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:53:35.899] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:53:38.173] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:53:40.446] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:53:42.719] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:53:44.992] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:53:47.266] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:53:48.785] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:53:50.305] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:53:51.824] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:53:53.344] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:53:54.864] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:53:56.384] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:53:57.904] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:53:59.424] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:54:04.330] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:54:07.735] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:54:11.137] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:54:14.538] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:54:17.940] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:54:21.341] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:54:24.747] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:54:28.148] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:54:29.670] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:54:31.192] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:54:32.714] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:54:34.235] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:54:35.757] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:54:37.279] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:54:38.800] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:54:40.322] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:54:42.595] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:54:44.870] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:54:47.143] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:54:49.416] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:54:51.689] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:54:53.963] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:54:56.236] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:54:58.509] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:55:00.782] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:55:03.055] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:55:05.328] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:55:07.601] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:55:09.874] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:55:12.147] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:55:14.420] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:55:16.693] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:55:18.967] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:55:21.240] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:55:23.514] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:55:25.787] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:55:28.061] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:55:30.334] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:55:32.607] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:55:34.881] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:55:37.154] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:55:39.428] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:55:41.701] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:55:43.974] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:55:46.248] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:55:48.521] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:55:50.793] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:55:53.067] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:55:55.340] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:55:57.613] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:55:59.886] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:56:02.159] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:56:04.433] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:56:06.706] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:56:08.979] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:56:11.252] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:56:12.773] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:56:14.293] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:56:15.813] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:56:17.333] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:56:18.853] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:56:20.373] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:56:21.893] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:56:23.413] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:56:24.934] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:56:26.455] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:56:27.975] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:56:29.497] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:56:31.018] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:56:32.539] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:56:34.060] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:56:35.581] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:56:37.102] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:56:38.623] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:56:40.144] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:56:41.665] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:56:43.187] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:56:44.708] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:56:46.229] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:56:47.749] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:56:50.022] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:56:52.296] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:56:54.569] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:56:56.842] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:56:59.116] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:57:01.389] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:57:03.662] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:57:05.935] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:57:08.208] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:57:10.481] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:57:12.755] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:57:15.029] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:57:17.302] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:57:19.578] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:57:21.851] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:57:24.128] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:57:26.401] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:57:28.674] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:57:30.947] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:57:33.220] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:57:35.493] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:57:37.766] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:57:40.040] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:57:42.698] <TB3>     INFO: TBM Phase Settings: 236
[13:57:42.698] <TB3>     INFO: 400MHz Phase: 3
[13:57:42.698] <TB3>     INFO: 160MHz Phase: 7
[13:57:42.698] <TB3>     INFO: Functional Phase Area: 5
[13:57:42.702] <TB3>     INFO: Test took 271440 ms.
[13:57:42.702] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:57:42.702] <TB3>     INFO:    ----------------------------------------------------------------------
[13:57:42.702] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[13:57:42.702] <TB3>     INFO:    ----------------------------------------------------------------------
[13:57:42.702] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:57:45.723] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:57:47.623] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:57:49.518] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:57:51.414] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:57:53.309] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:57:55.204] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:57:57.100] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:58:00.502] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:58:02.022] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:58:03.542] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:58:05.062] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:58:06.582] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:58:08.102] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:58:09.623] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:58:11.144] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:58:12.664] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:58:14.184] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:58:15.704] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:58:17.977] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:58:20.250] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:58:22.524] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:58:24.797] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:58:26.317] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:58:27.836] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:58:29.359] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:58:30.879] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:58:33.153] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:58:35.426] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:58:37.700] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:58:39.973] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:58:41.495] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:58:43.015] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:58:44.534] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:58:46.055] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:58:48.328] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:58:50.601] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:58:52.874] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:58:55.148] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:58:57.421] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:58:58.940] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:59:00.463] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:59:01.982] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:59:04.255] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:59:06.529] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:59:08.802] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:59:11.076] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:59:12.595] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:59:14.115] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:59:15.637] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:59:17.158] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:59:19.431] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:59:21.705] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:59:23.978] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:59:26.251] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:59:27.771] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:59:29.291] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:59:30.812] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:59:32.332] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:59:33.852] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:59:35.372] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:59:36.893] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:59:38.412] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:59:39.932] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:59:41.834] <TB3>     INFO: ROC Delay Settings: 227
[13:59:41.834] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[13:59:41.834] <TB3>     INFO: ROC Port 0 Delay: 3
[13:59:41.834] <TB3>     INFO: ROC Port 1 Delay: 4
[13:59:41.834] <TB3>     INFO: Functional ROC Area: 4
[13:59:41.837] <TB3>     INFO: Test took 119135 ms.
[13:59:41.837] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[13:59:41.837] <TB3>     INFO:    ----------------------------------------------------------------------
[13:59:41.837] <TB3>     INFO:    PixTestTiming::TimingTest()
[13:59:41.837] <TB3>     INFO:    ----------------------------------------------------------------------
[13:59:42.976] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4189 4188 4189 4188 4188 4188 4188 4189 e062 c000 a101 8000 4189 4189 4188 4189 4189 4189 4189 4188 e062 c000 
[13:59:42.976] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4189 4188 4189 4188 4188 4188 4189 4189 e022 c000 a102 8040 4189 4189 4189 4189 4189 4189 4189 4188 e022 c000 
[13:59:42.976] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4188 4189 4188 4189 4188 4189 418b 4188 e022 c000 a103 80b1 4188 4188 418b 4188 4188 4188 4188 4189 e022 c000 
[13:59:42.976] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:59:57.039] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:57.039] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:00:11.132] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:11.133] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:00:16.756] <TB3>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (192) !=  TBM ID (193)
[14:00:16.756] <TB3>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 1 Event ID mismatch:  local ID (192) !=  TBM ID (193)
[14:00:16.756] <TB3>  WARNING: Channel 1 ROC 2: Readback start marker after 15 readouts!
[14:00:16.756] <TB3>  WARNING: Channel 0 ROC 3: Readback start marker after 15 readouts!
[14:00:16.756] <TB3>  WARNING: Channel 0 ROC 5: Readback start marker after 15 readouts!
[14:00:16.756] <TB3>  WARNING: Channel 1 ROC 7: Readback start marker after 15 readouts!
[14:00:16.756] <TB3>  WARNING: Channel 0 ROC 0: Readback start marker after 15 readouts!
[14:00:16.756] <TB3>  WARNING: Channel 0 ROC 2: Readback start marker after 15 readouts!
[14:00:16.756] <TB3>  WARNING: Channel 0 ROC 7: Readback start marker after 15 readouts!
[14:00:16.756] <TB3>  WARNING: Channel 1 ROC 0: Readback start marker after 15 readouts!
[14:00:16.756] <TB3>  WARNING: Channel 1 ROC 1: Readback start marker after 15 readouts!
[14:00:16.756] <TB3>  WARNING: Channel 1 ROC 3: Readback start marker after 15 readouts!
[14:00:16.756] <TB3>  WARNING: Channel 1 ROC 4: Readback start marker after 15 readouts!
[14:00:16.756] <TB3>  WARNING: Channel 1 ROC 6: Readback start marker after 15 readouts!
[14:00:16.756] <TB3>  WARNING: Channel 0 ROC 1: Readback start marker after 15 readouts!
[14:00:16.756] <TB3>  WARNING: Channel 0 ROC 4: Readback start marker after 15 readouts!
[14:00:16.756] <TB3>  WARNING: Channel 1 ROC 5: Readback start marker after 31 readouts!
[14:00:25.218] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:25.218] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:00:39.331] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:39.331] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:00:53.378] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:53.378] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:01:07.448] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:07.448] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:01:21.499] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:21.500] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:01:35.563] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:35.563] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:01:49.561] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:49.561] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:02:03.663] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:04.046] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:04.058] <TB3>     INFO: Decoding statistics:
[14:02:04.058] <TB3>     INFO:   General information:
[14:02:04.058] <TB3>     INFO: 	 16bit words read:         239999976
[14:02:04.058] <TB3>     INFO: 	 valid events total:       19999998
[14:02:04.058] <TB3>     INFO: 	 empty events:             19999998
[14:02:04.058] <TB3>     INFO: 	 valid events with pixels: 0
[14:02:04.058] <TB3>     INFO: 	 valid pixel hits:         0
[14:02:04.058] <TB3>     INFO:   Event errors: 	           0
[14:02:04.058] <TB3>     INFO: 	 start marker:             0
[14:02:04.058] <TB3>     INFO: 	 stop marker:              0
[14:02:04.058] <TB3>     INFO: 	 overflow:                 0
[14:02:04.058] <TB3>     INFO: 	 invalid 5bit words:       0
[14:02:04.058] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[14:02:04.058] <TB3>     INFO:   TBM errors: 		           2
[14:02:04.058] <TB3>     INFO: 	 flawed TBM headers:       0
[14:02:04.058] <TB3>     INFO: 	 flawed TBM trailers:      0
[14:02:04.058] <TB3>     INFO: 	 event ID mismatches:      2
[14:02:04.058] <TB3>     INFO:   ROC errors: 		           15
[14:02:04.058] <TB3>     INFO: 	 missing ROC header(s):    0
[14:02:04.058] <TB3>     INFO: 	 misplaced readback start: 15
[14:02:04.058] <TB3>     INFO:   Pixel decoding errors:	   0
[14:02:04.058] <TB3>     INFO: 	 pixel data incomplete:    0
[14:02:04.059] <TB3>     INFO: 	 pixel address:            0
[14:02:04.059] <TB3>     INFO: 	 pulse height fill bit:    0
[14:02:04.059] <TB3>     INFO: 	 buffer corruption:        0
[14:02:04.059] <TB3>     INFO:    ----------------------------------------------------------------------
[14:02:04.059] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 9999999/10000000
[14:02:04.059] <TB3>     INFO:    ----------------------------------------------------------------------
[14:02:04.059] <TB3>     INFO:    ----------------------------------------------------------------------
[14:02:04.059] <TB3>     INFO:    Read back bit status: 1
[14:02:04.059] <TB3>     INFO:    ----------------------------------------------------------------------
[14:02:04.059] <TB3>    ERROR: <PixTest.cc/banner:L1418>    ----------------------------------------------------------------------
[14:02:04.059] <TB3>    ERROR: <PixTest.cc/banner:L1419>    Timings are not good :(
[14:02:04.059] <TB3>    ERROR: <PixTest.cc/banner:L1420>    ----------------------------------------------------------------------
[14:02:04.059] <TB3>     INFO: Test took 142222 ms.
[14:02:04.059] <TB3>     INFO: PixTestTiming::TimingTest() done.
[14:02:04.059] <TB3>     INFO: Problem with TimingTest! Timings not saved!
[14:02:04.059] <TB3>     INFO: PixTestTiming::doTest took 532799 ms.
[14:02:04.059] <TB3>     INFO: PixTestTiming::doTest() done
[14:02:04.059] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:02:04.059] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[14:02:04.059] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[14:02:04.059] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[14:02:04.059] <TB3>     INFO: Write out ROCDelayScan3_V0
[14:02:04.060] <TB3>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:02:04.060] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:02:04.412] <TB3>     INFO: ######################################################################
[14:02:04.412] <TB3>     INFO: PixTestAlive::doTest()
[14:02:04.412] <TB3>     INFO: ######################################################################
[14:02:04.415] <TB3>     INFO:    ----------------------------------------------------------------------
[14:02:04.415] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:02:04.415] <TB3>     INFO:    ----------------------------------------------------------------------
[14:02:04.416] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:02:04.766] <TB3>     INFO: Expecting 41600 events.
[14:02:08.844] <TB3>     INFO: 41600 events read in total (3363ms).
[14:02:08.845] <TB3>     INFO: Test took 4429ms.
[14:02:08.853] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:08.853] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66538
[14:02:08.853] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:02:09.223] <TB3>     INFO: PixTestAlive::aliveTest() done
[14:02:09.223] <TB3>     INFO: number of dead pixels (per ROC):     0    1    0    1    0    0    0    9    1    0    0    0    0    1    0    9
[14:02:09.223] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    1    0    1    0    0    0   10    2    0    0    0    0    1    0    9
[14:02:09.226] <TB3>     INFO:    ----------------------------------------------------------------------
[14:02:09.226] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:02:09.226] <TB3>     INFO:    ----------------------------------------------------------------------
[14:02:09.227] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:02:09.574] <TB3>     INFO: Expecting 41600 events.
[14:02:12.548] <TB3>     INFO: 41600 events read in total (2259ms).
[14:02:12.549] <TB3>     INFO: Test took 3322ms.
[14:02:12.549] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:12.549] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:02:12.549] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:02:12.549] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:02:12.956] <TB3>     INFO: PixTestAlive::maskTest() done
[14:02:12.956] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:02:12.959] <TB3>     INFO:    ----------------------------------------------------------------------
[14:02:12.959] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:02:12.959] <TB3>     INFO:    ----------------------------------------------------------------------
[14:02:12.961] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:02:13.304] <TB3>     INFO: Expecting 41600 events.
[14:02:17.413] <TB3>     INFO: 41600 events read in total (3394ms).
[14:02:17.414] <TB3>     INFO: Test took 4453ms.
[14:02:17.421] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:17.421] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66539
[14:02:17.422] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:02:17.796] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[14:02:17.796] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:02:17.797] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:02:17.797] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:02:17.805] <TB3>     INFO: ######################################################################
[14:02:17.805] <TB3>     INFO: PixTestTrim::doTest()
[14:02:17.805] <TB3>     INFO: ######################################################################
[14:02:17.808] <TB3>     INFO:    ----------------------------------------------------------------------
[14:02:17.808] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:02:17.808] <TB3>     INFO:    ----------------------------------------------------------------------
[14:02:17.889] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:02:17.889] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:02:17.901] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:02:17.901] <TB3>     INFO:     run 1 of 1
[14:02:17.901] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:02:18.248] <TB3>     INFO: Expecting 5025280 events.
[14:03:03.168] <TB3>     INFO: 1411472 events read in total (44205ms).
[14:03:47.029] <TB3>     INFO: 2808240 events read in total (88066ms).
[14:04:30.934] <TB3>     INFO: 4209904 events read in total (131972ms).
[14:04:56.982] <TB3>     INFO: 5025280 events read in total (158019ms).
[14:04:57.025] <TB3>     INFO: Test took 159123ms.
[14:04:57.089] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:57.199] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:04:58.817] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:05:00.673] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:05:02.252] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:05:03.667] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:05:05.099] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:05:06.578] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:05:07.955] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:05:09.328] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:05:10.717] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:05:12.142] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:05:13.542] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:05:14.949] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:05:16.413] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:05:17.858] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:05:19.220] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:05:20.649] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 235646976
[14:05:20.652] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.057 minThrLimit = 105.792 minThrNLimit = 134.369 -> result = 106.057 -> 106
[14:05:20.653] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.904 minThrLimit = 105.685 minThrNLimit = 131.664 -> result = 105.904 -> 105
[14:05:20.653] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.298 minThrLimit = 103.282 minThrNLimit = 129.464 -> result = 103.298 -> 103
[14:05:20.654] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.9591 minThrLimit = 97.9367 minThrNLimit = 119.992 -> result = 97.9591 -> 97
[14:05:20.654] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.192 minThrLimit = 104.119 minThrNLimit = 126.506 -> result = 104.192 -> 104
[14:05:20.654] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.215 minThrLimit = 106.189 minThrNLimit = 134.99 -> result = 106.215 -> 106
[14:05:20.655] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.1447 minThrLimit = 91.1434 minThrNLimit = 112.235 -> result = 91.1447 -> 91
[14:05:20.655] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.1763 minThrLimit = 95.1759 minThrNLimit = 116.048 -> result = 95.1763 -> 95
[14:05:20.656] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.131 minThrLimit = 104.097 minThrNLimit = 127.626 -> result = 104.131 -> 104
[14:05:20.656] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.287 minThrLimit = 106.245 minThrNLimit = 130.005 -> result = 106.287 -> 106
[14:05:20.656] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.9634 minThrLimit = 97.9579 minThrNLimit = 120.709 -> result = 97.9634 -> 97
[14:05:20.657] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.104 minThrLimit = 103.09 minThrNLimit = 125.53 -> result = 103.104 -> 103
[14:05:20.657] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 111.454 minThrLimit = 111.442 minThrNLimit = 141.682 -> result = 111.454 -> 111
[14:05:20.658] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.821 minThrLimit = 101.811 minThrNLimit = 128.545 -> result = 101.821 -> 101
[14:05:20.658] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.7318 minThrLimit = 91.7234 minThrNLimit = 111.755 -> result = 91.7318 -> 91
[14:05:20.658] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.003 minThrLimit = 100.995 minThrNLimit = 123.847 -> result = 101.003 -> 101
[14:05:20.658] <TB3>     INFO: ROC 0 VthrComp = 106
[14:05:20.659] <TB3>     INFO: ROC 1 VthrComp = 105
[14:05:20.659] <TB3>     INFO: ROC 2 VthrComp = 103
[14:05:20.659] <TB3>     INFO: ROC 3 VthrComp = 97
[14:05:20.659] <TB3>     INFO: ROC 4 VthrComp = 104
[14:05:20.659] <TB3>     INFO: ROC 5 VthrComp = 106
[14:05:20.659] <TB3>     INFO: ROC 6 VthrComp = 91
[14:05:20.659] <TB3>     INFO: ROC 7 VthrComp = 95
[14:05:20.660] <TB3>     INFO: ROC 8 VthrComp = 104
[14:05:20.660] <TB3>     INFO: ROC 9 VthrComp = 106
[14:05:20.660] <TB3>     INFO: ROC 10 VthrComp = 97
[14:05:20.660] <TB3>     INFO: ROC 11 VthrComp = 103
[14:05:20.660] <TB3>     INFO: ROC 12 VthrComp = 111
[14:05:20.660] <TB3>     INFO: ROC 13 VthrComp = 101
[14:05:20.660] <TB3>     INFO: ROC 14 VthrComp = 91
[14:05:20.660] <TB3>     INFO: ROC 15 VthrComp = 101
[14:05:20.660] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:05:20.660] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:05:20.672] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:05:20.672] <TB3>     INFO:     run 1 of 1
[14:05:20.672] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:05:21.015] <TB3>     INFO: Expecting 5025280 events.
[14:05:56.769] <TB3>     INFO: 889616 events read in total (35039ms).
[14:06:31.748] <TB3>     INFO: 1777848 events read in total (70018ms).
[14:07:06.776] <TB3>     INFO: 2665400 events read in total (105046ms).
[14:07:41.723] <TB3>     INFO: 3543632 events read in total (139993ms).
[14:08:15.838] <TB3>     INFO: 4418192 events read in total (174108ms).
[14:08:42.531] <TB3>     INFO: 5025280 events read in total (200801ms).
[14:08:42.600] <TB3>     INFO: Test took 201928ms.
[14:08:42.819] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:43.179] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:08:44.850] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:08:46.561] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:08:48.353] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:08:49.941] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:51.547] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:08:53.113] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:08:54.677] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:56.267] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:57.888] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:59.482] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:01.053] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:02.658] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:04.222] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:05.795] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:09:07.384] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:09:08.978] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 324014080
[14:09:08.981] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 59.5763 for pixel 22/78 mean/min/max = 46.5459/33.4598/59.632
[14:09:08.981] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.9124 for pixel 0/17 mean/min/max = 46.5892/35.2347/57.9436
[14:09:08.981] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 59.6683 for pixel 30/3 mean/min/max = 45.8917/32.0997/59.6836
[14:09:08.982] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.5682 for pixel 24/79 mean/min/max = 44.3721/32.4256/56.3185
[14:09:08.982] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 61.4886 for pixel 6/8 mean/min/max = 47.6325/33.6592/61.6059
[14:09:08.982] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.1338 for pixel 12/73 mean/min/max = 45.3184/34.4738/56.1629
[14:09:08.983] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.1176 for pixel 22/28 mean/min/max = 45.7494/34.2266/57.2722
[14:09:08.983] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 60.7017 for pixel 51/26 mean/min/max = 45.9435/30.954/60.9329
[14:09:08.983] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 68.8552 for pixel 0/35 mean/min/max = 49.7021/30.1971/69.2072
[14:09:08.984] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 58.0407 for pixel 2/3 mean/min/max = 46.4323/34.4377/58.427
[14:09:08.984] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.5228 for pixel 51/4 mean/min/max = 45.1284/33.0695/57.1874
[14:09:08.984] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 61.9395 for pixel 0/57 mean/min/max = 46.7614/31.5026/62.0202
[14:09:08.985] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.396 for pixel 25/7 mean/min/max = 46.0339/34.5147/57.5531
[14:09:08.985] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.1015 for pixel 20/79 mean/min/max = 44.7471/32.3032/57.1911
[14:09:08.985] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 60.0526 for pixel 6/1 mean/min/max = 46.4963/32.8909/60.1017
[14:09:08.985] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 60.9359 for pixel 8/3 mean/min/max = 46.3075/31.3123/61.3027
[14:09:08.986] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:09:09.118] <TB3>     INFO: Expecting 411648 events.
[14:09:16.796] <TB3>     INFO: 411648 events read in total (6963ms).
[14:09:16.802] <TB3>     INFO: Expecting 411648 events.
[14:09:24.354] <TB3>     INFO: 411648 events read in total (6891ms).
[14:09:24.363] <TB3>     INFO: Expecting 411648 events.
[14:09:31.956] <TB3>     INFO: 411648 events read in total (6931ms).
[14:09:31.967] <TB3>     INFO: Expecting 411648 events.
[14:09:39.557] <TB3>     INFO: 411648 events read in total (6929ms).
[14:09:39.570] <TB3>     INFO: Expecting 411648 events.
[14:09:47.133] <TB3>     INFO: 411648 events read in total (6902ms).
[14:09:47.149] <TB3>     INFO: Expecting 411648 events.
[14:09:54.696] <TB3>     INFO: 411648 events read in total (6893ms).
[14:09:54.715] <TB3>     INFO: Expecting 411648 events.
[14:10:02.324] <TB3>     INFO: 411648 events read in total (6957ms).
[14:10:02.345] <TB3>     INFO: Expecting 411648 events.
[14:10:09.880] <TB3>     INFO: 411648 events read in total (6883ms).
[14:10:09.903] <TB3>     INFO: Expecting 411648 events.
[14:10:17.416] <TB3>     INFO: 411648 events read in total (6854ms).
[14:10:17.444] <TB3>     INFO: Expecting 411648 events.
[14:10:24.949] <TB3>     INFO: 411648 events read in total (6854ms).
[14:10:24.978] <TB3>     INFO: Expecting 411648 events.
[14:10:32.512] <TB3>     INFO: 411648 events read in total (6891ms).
[14:10:32.544] <TB3>     INFO: Expecting 411648 events.
[14:10:40.121] <TB3>     INFO: 411648 events read in total (6939ms).
[14:10:40.151] <TB3>     INFO: Expecting 411648 events.
[14:10:47.756] <TB3>     INFO: 411648 events read in total (6960ms).
[14:10:47.793] <TB3>     INFO: Expecting 411648 events.
[14:10:55.327] <TB3>     INFO: 411648 events read in total (6904ms).
[14:10:55.366] <TB3>     INFO: Expecting 411648 events.
[14:11:02.945] <TB3>     INFO: 411648 events read in total (6947ms).
[14:11:02.983] <TB3>     INFO: Expecting 411648 events.
[14:11:10.539] <TB3>     INFO: 411648 events read in total (6922ms).
[14:11:10.581] <TB3>     INFO: Test took 121595ms.
[14:11:11.073] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.4685 < 35 for itrim+1 = 110; old thr = 34.5976 ... break
[14:11:11.110] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8692 < 35 for itrim+1 = 104; old thr = 34.4575 ... break
[14:11:11.146] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5825 < 35 for itrim+1 = 110; old thr = 34.5719 ... break
[14:11:11.182] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2901 < 35 for itrim+1 = 99; old thr = 34.983 ... break
[14:11:11.215] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2062 < 35 for itrim = 114; old thr = 34.1426 ... break
[14:11:11.256] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0583 < 35 for itrim = 103; old thr = 34.396 ... break
[14:11:11.293] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2222 < 35 for itrim = 98; old thr = 34.1578 ... break
[14:11:11.315] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6619 < 35 for itrim = 93; old thr = 33.9835 ... break
[14:11:11.324] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2264 < 35 for itrim = 109; old thr = 34.2184 ... break
[14:11:11.354] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6207 < 35 for itrim+1 = 96; old thr = 34.8891 ... break
[14:11:11.388] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0502 < 35 for itrim+1 = 95; old thr = 34.9753 ... break
[14:11:11.414] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.253 < 35 for itrim = 102; old thr = 34.2856 ... break
[14:11:11.456] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2505 < 35 for itrim = 107; old thr = 34.5616 ... break
[14:11:11.490] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1985 < 35 for itrim = 99; old thr = 33.8059 ... break
[14:11:11.520] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1403 < 35 for itrim = 108; old thr = 33.6447 ... break
[14:11:11.553] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2263 < 35 for itrim = 115; old thr = 34.6433 ... break
[14:11:11.629] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:11:11.640] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:11:11.640] <TB3>     INFO:     run 1 of 1
[14:11:11.640] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:11:11.984] <TB3>     INFO: Expecting 5025280 events.
[14:11:46.164] <TB3>     INFO: 874456 events read in total (33465ms).
[14:12:21.228] <TB3>     INFO: 1747712 events read in total (68529ms).
[14:12:56.237] <TB3>     INFO: 2620744 events read in total (103538ms).
[14:13:31.024] <TB3>     INFO: 3482976 events read in total (138325ms).
[14:14:05.756] <TB3>     INFO: 4340344 events read in total (173057ms).
[14:14:36.617] <TB3>     INFO: 5025280 events read in total (203918ms).
[14:14:36.704] <TB3>     INFO: Test took 205064ms.
[14:14:36.911] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:37.300] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:14:39.129] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:14:40.836] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:14:42.386] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:14:43.910] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:14:45.459] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:14:46.992] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:14:48.522] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:14:50.072] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:14:51.656] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:14:53.216] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:14:54.747] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:14:56.304] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:14:57.850] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:14:59.381] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:15:00.934] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:15:02.487] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 362479616
[14:15:02.489] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 10.775189 .. 95.807771
[14:15:02.563] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 105 (-1/-1) hits flags = 528 (plus default)
[14:15:02.573] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:15:02.573] <TB3>     INFO:     run 1 of 1
[14:15:02.573] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:15:02.916] <TB3>     INFO: Expecting 3527680 events.
[14:15:39.981] <TB3>     INFO: 947816 events read in total (36350ms).
[14:16:15.772] <TB3>     INFO: 1895648 events read in total (72141ms).
[14:16:52.578] <TB3>     INFO: 2840352 events read in total (108947ms).
[14:17:19.832] <TB3>     INFO: 3527680 events read in total (136201ms).
[14:17:19.893] <TB3>     INFO: Test took 137320ms.
[14:17:20.007] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:20.254] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:17:21.591] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:17:22.926] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:17:24.256] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:17:25.592] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:17:26.926] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:17:28.263] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:17:29.594] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:17:30.926] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:17:32.260] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:17:33.595] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:17:34.928] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:17:36.259] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:17:37.595] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:17:38.931] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:17:40.264] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:17:41.600] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 329314304
[14:17:41.684] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 14.318780 .. 70.503289
[14:17:41.768] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 4 .. 80 (-1/-1) hits flags = 528 (plus default)
[14:17:41.777] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:17:41.777] <TB3>     INFO:     run 1 of 1
[14:17:41.778] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:17:42.120] <TB3>     INFO: Expecting 2562560 events.
[14:18:21.798] <TB3>     INFO: 997992 events read in total (38963ms).
[14:18:58.591] <TB3>     INFO: 1994800 events read in total (75756ms).
[14:19:19.706] <TB3>     INFO: 2562560 events read in total (96871ms).
[14:19:19.736] <TB3>     INFO: Test took 97958ms.
[14:19:19.806] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:19.952] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:19:21.127] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:19:22.410] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:19:23.584] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:19:24.806] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:19:25.976] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:27.148] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:28.445] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:29.606] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:30.760] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:31.924] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:33.079] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:34.237] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:35.394] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:36.558] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:37.714] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:38.866] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 344453120
[14:19:38.946] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 19.791252 .. 70.503289
[14:19:39.021] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 9 .. 80 (-1/-1) hits flags = 528 (plus default)
[14:19:39.033] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:19:39.033] <TB3>     INFO:     run 1 of 1
[14:19:39.034] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:39.380] <TB3>     INFO: Expecting 2396160 events.
[14:20:16.954] <TB3>     INFO: 968112 events read in total (36859ms).
[14:20:53.295] <TB3>     INFO: 1935328 events read in total (73200ms).
[14:21:10.853] <TB3>     INFO: 2396160 events read in total (90758ms).
[14:21:10.883] <TB3>     INFO: Test took 91850ms.
[14:21:10.954] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:11.107] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:12.336] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:13.568] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:14.817] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:16.067] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:17.315] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:18.580] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:21:19.755] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:21:20.935] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:21:22.102] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:21:23.280] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:21:24.456] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:21:25.656] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:21:26.828] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:21:27.996] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:21:29.167] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:21:30.336] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 420036608
[14:21:30.417] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.237191 .. 66.285973
[14:21:30.491] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 76 (-1/-1) hits flags = 528 (plus default)
[14:21:30.501] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:21:30.501] <TB3>     INFO:     run 1 of 1
[14:21:30.501] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:21:30.843] <TB3>     INFO: Expecting 2163200 events.
[14:22:08.669] <TB3>     INFO: 965232 events read in total (37106ms).
[14:22:44.713] <TB3>     INFO: 1929032 events read in total (73151ms).
[14:22:53.959] <TB3>     INFO: 2163200 events read in total (82397ms).
[14:22:53.991] <TB3>     INFO: Test took 83491ms.
[14:22:54.058] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:54.191] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:22:55.327] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:22:56.464] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:22:57.599] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:22:58.736] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:22:59.871] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:23:00.001] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:02.136] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:03.266] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:04.393] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:05.526] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:23:06.657] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:23:07.789] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:08.922] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:10.058] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:23:11.188] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:23:12.322] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 423567360
[14:23:12.404] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:23:12.404] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:23:12.415] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:23:12.415] <TB3>     INFO:     run 1 of 1
[14:23:12.415] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:12.759] <TB3>     INFO: Expecting 1364480 events.
[14:23:51.990] <TB3>     INFO: 1077264 events read in total (38516ms).
[14:24:02.816] <TB3>     INFO: 1364480 events read in total (49342ms).
[14:24:02.837] <TB3>     INFO: Test took 50423ms.
[14:24:02.874] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:02.947] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:24:03.910] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:24:04.865] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:24:05.826] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:24:06.780] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:24:07.737] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:24:08.698] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:24:09.659] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:24:10.608] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:24:11.561] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:24:12.515] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:24:13.473] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:24:14.433] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:24:15.388] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:24:16.349] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:24:17.307] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:24:18.266] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 423682048
[14:24:18.300] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C0.dat
[14:24:18.301] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C1.dat
[14:24:18.301] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C2.dat
[14:24:18.301] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C3.dat
[14:24:18.301] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C4.dat
[14:24:18.301] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C5.dat
[14:24:18.301] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C6.dat
[14:24:18.301] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C7.dat
[14:24:18.301] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C8.dat
[14:24:18.302] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C9.dat
[14:24:18.302] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C10.dat
[14:24:18.302] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C11.dat
[14:24:18.302] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C12.dat
[14:24:18.302] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C13.dat
[14:24:18.302] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C14.dat
[14:24:18.302] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C15.dat
[14:24:18.303] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C0.dat
[14:24:18.311] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C1.dat
[14:24:18.318] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C2.dat
[14:24:18.325] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C3.dat
[14:24:18.331] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C4.dat
[14:24:18.338] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C5.dat
[14:24:18.345] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C6.dat
[14:24:18.352] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C7.dat
[14:24:18.359] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C8.dat
[14:24:18.366] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C9.dat
[14:24:18.373] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C10.dat
[14:24:18.379] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C11.dat
[14:24:18.386] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C12.dat
[14:24:18.393] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C13.dat
[14:24:18.400] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C14.dat
[14:24:18.407] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C15.dat
[14:24:18.413] <TB3>     INFO: PixTestTrim::trimTest() done
[14:24:18.413] <TB3>     INFO: vtrim:     110 104 110  99 114 103  98  93 109  96  95 102 107  99 108 115 
[14:24:18.413] <TB3>     INFO: vthrcomp:  106 105 103  97 104 106  91  95 104 106  97 103 111 101  91 101 
[14:24:18.414] <TB3>     INFO: vcal mean:  35.01  35.04  34.99  34.99  35.05  35.03  35.01  35.01  35.09  35.03  34.99  34.96  35.00  34.99  35.03  34.90 
[14:24:18.414] <TB3>     INFO: vcal RMS:    0.85   0.97   0.86   0.98   0.84   0.77   0.79   1.60   1.17   0.85   0.82   0.89   0.78   0.98   0.86   1.88 
[14:24:18.414] <TB3>     INFO: bits mean:   9.23   8.19   9.39   9.63   8.59   9.00   9.12   8.64   7.54   8.67   8.74   9.09   8.81   9.59   9.16   9.86 
[14:24:18.414] <TB3>     INFO: bits RMS:    2.58   2.71   2.70   2.62   2.70   2.64   2.60   2.99   2.95   2.64   2.94   2.81   2.60   2.70   2.67   2.62 
[14:24:18.424] <TB3>     INFO:    ----------------------------------------------------------------------
[14:24:18.424] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:24:18.424] <TB3>     INFO:    ----------------------------------------------------------------------
[14:24:18.426] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:24:18.426] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:24:18.437] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:24:18.437] <TB3>     INFO:     run 1 of 1
[14:24:18.437] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:18.780] <TB3>     INFO: Expecting 4160000 events.
[14:25:06.623] <TB3>     INFO: 1191330 events read in total (47129ms).
[14:25:51.822] <TB3>     INFO: 2369685 events read in total (92328ms).
[14:26:38.245] <TB3>     INFO: 3535460 events read in total (138751ms).
[14:27:03.197] <TB3>     INFO: 4160000 events read in total (163703ms).
[14:27:03.248] <TB3>     INFO: Test took 164811ms.
[14:27:03.360] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:03.586] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:27:05.420] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:27:07.270] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:27:09.119] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:27:10.990] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:27:12.847] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:27:14.714] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:27:16.569] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:27:18.458] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:27:20.280] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:27:22.141] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:27:23.993] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:27:25.846] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:27:27.689] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:27:29.548] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:27:31.443] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:27:33.302] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 423690240
[14:27:33.303] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:27:33.377] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:27:33.377] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 207 (-1/-1) hits flags = 528 (plus default)
[14:27:33.387] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:27:33.387] <TB3>     INFO:     run 1 of 1
[14:27:33.387] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:27:33.735] <TB3>     INFO: Expecting 4326400 events.
[14:28:19.795] <TB3>     INFO: 1121695 events read in total (45346ms).
[14:29:04.277] <TB3>     INFO: 2234730 events read in total (89828ms).
[14:29:48.789] <TB3>     INFO: 3335340 events read in total (134340ms).
[14:30:29.185] <TB3>     INFO: 4326400 events read in total (174736ms).
[14:30:29.250] <TB3>     INFO: Test took 175863ms.
[14:30:29.384] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:30:29.653] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:30:31.571] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:30:33.500] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:30:35.440] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:30:37.350] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:30:39.287] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:30:41.189] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:30:43.133] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:30:45.058] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:30:46.986] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:30:48.950] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:30:50.867] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:30:52.813] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:30:54.749] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:30:56.652] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:30:58.563] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:31:00.497] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 449163264
[14:31:00.498] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:31:00.573] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:31:00.573] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 215 (-1/-1) hits flags = 528 (plus default)
[14:31:00.583] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:31:00.583] <TB3>     INFO:     run 1 of 1
[14:31:00.583] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:31:00.926] <TB3>     INFO: Expecting 4492800 events.
[14:31:46.392] <TB3>     INFO: 1102560 events read in total (44751ms).
[14:32:31.465] <TB3>     INFO: 2197630 events read in total (89825ms).
[14:33:16.056] <TB3>     INFO: 3281015 events read in total (134415ms).
[14:34:00.659] <TB3>     INFO: 4364270 events read in total (179018ms).
[14:34:06.262] <TB3>     INFO: 4492800 events read in total (184621ms).
[14:34:06.320] <TB3>     INFO: Test took 185737ms.
[14:34:06.469] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:06.768] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:34:08.723] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:34:10.697] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:34:12.663] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:34:14.594] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:34:16.564] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:34:18.487] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:34:20.454] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:34:22.397] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:34:24.369] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:34:26.355] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:34:28.276] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:34:30.251] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:34:32.203] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:34:34.136] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:34:36.081] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:34:38.055] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 449224704
[14:34:38.056] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:34:38.130] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:34:38.130] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 219 (-1/-1) hits flags = 528 (plus default)
[14:34:38.140] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:34:38.140] <TB3>     INFO:     run 1 of 1
[14:34:38.140] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:34:38.486] <TB3>     INFO: Expecting 4576000 events.
[14:35:23.326] <TB3>     INFO: 1093385 events read in total (44125ms).
[14:36:07.899] <TB3>     INFO: 2180130 events read in total (88698ms).
[14:36:52.087] <TB3>     INFO: 3255585 events read in total (132886ms).
[14:37:35.738] <TB3>     INFO: 4329715 events read in total (176537ms).
[14:37:46.062] <TB3>     INFO: 4576000 events read in total (186862ms).
[14:37:46.123] <TB3>     INFO: Test took 187983ms.
[14:37:46.279] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:46.606] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:37:48.706] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:37:50.815] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:37:52.941] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:37:55.044] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:37:57.128] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:37:59.125] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:38:01.192] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:38:03.230] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:38:05.296] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:38:07.398] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:38:09.424] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:38:11.493] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:38:13.547] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:38:15.569] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:38:17.608] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:38:19.673] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 451252224
[14:38:19.673] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:38:19.748] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:38:19.748] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 222 (-1/-1) hits flags = 528 (plus default)
[14:38:19.758] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:38:19.759] <TB3>     INFO:     run 1 of 1
[14:38:19.759] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:38:20.102] <TB3>     INFO: Expecting 4638400 events.
[14:39:04.772] <TB3>     INFO: 1086875 events read in total (43956ms).
[14:39:49.104] <TB3>     INFO: 2166460 events read in total (88288ms).
[14:40:33.827] <TB3>     INFO: 3236230 events read in total (133011ms).
[14:41:17.910] <TB3>     INFO: 4303900 events read in total (177094ms).
[14:41:32.022] <TB3>     INFO: 4638400 events read in total (191206ms).
[14:41:32.083] <TB3>     INFO: Test took 192324ms.
[14:41:32.238] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:41:32.585] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:41:34.639] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:41:36.708] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:41:38.725] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:41:40.703] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:41:42.738] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:41:44.701] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:41:46.723] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:41:48.711] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:41:50.724] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:41:52.758] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:41:54.728] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:41:56.749] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:41:58.756] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:42:00.731] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:42:02.720] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:42:04.742] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 479608832
[14:42:04.743] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.96382, thr difference RMS: 1.32377
[14:42:04.743] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.60807, thr difference RMS: 1.24604
[14:42:04.744] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.7677, thr difference RMS: 1.31145
[14:42:04.744] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.19224, thr difference RMS: 1.52195
[14:42:04.744] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.89067, thr difference RMS: 1.22949
[14:42:04.744] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.25588, thr difference RMS: 1.5985
[14:42:04.745] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.70973, thr difference RMS: 1.55512
[14:42:04.745] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.29667, thr difference RMS: 1.66274
[14:42:04.745] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.78431, thr difference RMS: 1.55422
[14:42:04.745] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 10.9082, thr difference RMS: 1.20899
[14:42:04.745] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 7.67146, thr difference RMS: 1.56317
[14:42:04.745] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 10.4405, thr difference RMS: 1.26901
[14:42:04.746] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.95697, thr difference RMS: 1.14451
[14:42:04.746] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.21127, thr difference RMS: 1.63819
[14:42:04.746] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.72978, thr difference RMS: 1.6492
[14:42:04.746] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.3678, thr difference RMS: 1.32173
[14:42:04.746] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 10.0352, thr difference RMS: 1.3111
[14:42:04.747] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.51093, thr difference RMS: 1.22607
[14:42:04.747] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.72142, thr difference RMS: 1.32007
[14:42:04.747] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.13234, thr difference RMS: 1.51623
[14:42:04.747] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.89905, thr difference RMS: 1.22929
[14:42:04.747] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.27753, thr difference RMS: 1.60085
[14:42:04.748] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.61314, thr difference RMS: 1.52576
[14:42:04.748] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.1787, thr difference RMS: 1.6588
[14:42:04.748] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.75011, thr difference RMS: 1.48613
[14:42:04.748] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 10.9061, thr difference RMS: 1.22114
[14:42:04.748] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 7.60158, thr difference RMS: 1.55796
[14:42:04.749] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 10.4317, thr difference RMS: 1.24499
[14:42:04.749] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.97319, thr difference RMS: 1.13073
[14:42:04.749] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.23045, thr difference RMS: 1.64853
[14:42:04.749] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.63509, thr difference RMS: 1.69543
[14:42:04.749] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.2466, thr difference RMS: 1.32563
[14:42:04.749] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 10.1147, thr difference RMS: 1.28781
[14:42:04.750] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.59728, thr difference RMS: 1.24017
[14:42:04.750] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.71753, thr difference RMS: 1.31813
[14:42:04.750] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.2143, thr difference RMS: 1.50014
[14:42:04.750] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.95338, thr difference RMS: 1.22265
[14:42:04.750] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.43271, thr difference RMS: 1.60675
[14:42:04.751] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.55238, thr difference RMS: 1.54583
[14:42:04.751] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.21613, thr difference RMS: 1.61253
[14:42:04.751] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.78691, thr difference RMS: 1.46169
[14:42:04.751] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 11.0169, thr difference RMS: 1.21741
[14:42:04.751] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 7.61019, thr difference RMS: 1.5635
[14:42:04.752] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 10.6208, thr difference RMS: 1.20501
[14:42:04.752] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.1637, thr difference RMS: 1.11764
[14:42:04.752] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.34996, thr difference RMS: 1.64189
[14:42:04.752] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.61906, thr difference RMS: 1.6805
[14:42:04.752] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.2626, thr difference RMS: 1.32052
[14:42:04.753] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.2683, thr difference RMS: 1.3192
[14:42:04.753] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.60872, thr difference RMS: 1.25294
[14:42:04.753] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.90836, thr difference RMS: 1.30374
[14:42:04.753] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.38268, thr difference RMS: 1.50009
[14:42:04.753] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.0801, thr difference RMS: 1.22996
[14:42:04.754] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.51913, thr difference RMS: 1.60597
[14:42:04.754] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.5638, thr difference RMS: 1.52852
[14:42:04.754] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.25425, thr difference RMS: 1.63349
[14:42:04.754] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.83349, thr difference RMS: 1.47134
[14:42:04.754] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 11.2654, thr difference RMS: 1.18106
[14:42:04.754] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 7.67338, thr difference RMS: 1.53446
[14:42:04.755] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 10.6913, thr difference RMS: 1.24504
[14:42:04.755] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.3217, thr difference RMS: 1.12247
[14:42:04.755] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.46911, thr difference RMS: 1.64568
[14:42:04.755] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.61257, thr difference RMS: 1.69992
[14:42:04.755] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.2638, thr difference RMS: 1.32424
[14:42:04.859] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[14:42:04.861] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2387 seconds
[14:42:04.861] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:42:05.567] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:42:05.568] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:42:05.570] <TB3>     INFO: ######################################################################
[14:42:05.570] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[14:42:05.570] <TB3>     INFO: ######################################################################
[14:42:05.570] <TB3>     INFO:    ----------------------------------------------------------------------
[14:42:05.570] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:42:05.570] <TB3>     INFO:    ----------------------------------------------------------------------
[14:42:05.571] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:42:05.580] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:42:05.580] <TB3>     INFO:     run 1 of 1
[14:42:05.580] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:42:05.922] <TB3>     INFO: Expecting 59072000 events.
[14:42:34.808] <TB3>     INFO: 1074000 events read in total (28169ms).
[14:43:02.896] <TB3>     INFO: 2143600 events read in total (56257ms).
[14:43:31.048] <TB3>     INFO: 3216800 events read in total (84409ms).
[14:43:59.096] <TB3>     INFO: 4286000 events read in total (112457ms).
[14:44:27.227] <TB3>     INFO: 5356200 events read in total (140588ms).
[14:44:55.378] <TB3>     INFO: 6427800 events read in total (168739ms).
[14:45:23.591] <TB3>     INFO: 7497000 events read in total (196952ms).
[14:45:51.788] <TB3>     INFO: 8570200 events read in total (225149ms).
[14:46:19.940] <TB3>     INFO: 9638800 events read in total (253301ms).
[14:46:48.076] <TB3>     INFO: 10707800 events read in total (281437ms).
[14:47:16.137] <TB3>     INFO: 11780400 events read in total (309498ms).
[14:47:44.315] <TB3>     INFO: 12849800 events read in total (337676ms).
[14:48:12.537] <TB3>     INFO: 13921600 events read in total (365898ms).
[14:48:40.563] <TB3>     INFO: 14991400 events read in total (393924ms).
[14:49:08.714] <TB3>     INFO: 16060200 events read in total (422075ms).
[14:49:36.836] <TB3>     INFO: 17133600 events read in total (450197ms).
[14:50:05.027] <TB3>     INFO: 18203000 events read in total (478388ms).
[14:50:33.278] <TB3>     INFO: 19275800 events read in total (506639ms).
[14:51:01.471] <TB3>     INFO: 20344800 events read in total (534832ms).
[14:51:29.612] <TB3>     INFO: 21413800 events read in total (562973ms).
[14:51:57.847] <TB3>     INFO: 22487200 events read in total (591208ms).
[14:52:25.997] <TB3>     INFO: 23556400 events read in total (619358ms).
[14:52:54.126] <TB3>     INFO: 24628600 events read in total (647487ms).
[14:53:22.279] <TB3>     INFO: 25698200 events read in total (675640ms).
[14:53:50.529] <TB3>     INFO: 26768000 events read in total (703890ms).
[14:54:18.753] <TB3>     INFO: 27840800 events read in total (732114ms).
[14:54:46.953] <TB3>     INFO: 28910200 events read in total (760315ms).
[14:55:15.388] <TB3>     INFO: 29982600 events read in total (788749ms).
[14:55:43.675] <TB3>     INFO: 31051400 events read in total (817036ms).
[14:56:12.069] <TB3>     INFO: 32120400 events read in total (845430ms).
[14:56:40.286] <TB3>     INFO: 33193600 events read in total (873647ms).
[14:57:08.545] <TB3>     INFO: 34262600 events read in total (901906ms).
[14:57:36.851] <TB3>     INFO: 35333800 events read in total (930212ms).
[14:58:05.135] <TB3>     INFO: 36404000 events read in total (958496ms).
[14:58:33.428] <TB3>     INFO: 37472800 events read in total (986789ms).
[14:59:01.752] <TB3>     INFO: 38545400 events read in total (1015113ms).
[14:59:30.115] <TB3>     INFO: 39614600 events read in total (1043476ms).
[14:59:58.322] <TB3>     INFO: 40683200 events read in total (1071683ms).
[15:00:26.555] <TB3>     INFO: 41756000 events read in total (1099916ms).
[15:00:54.583] <TB3>     INFO: 42824600 events read in total (1127944ms).
[15:01:22.334] <TB3>     INFO: 43894800 events read in total (1155695ms).
[15:01:50.555] <TB3>     INFO: 44965800 events read in total (1183916ms).
[15:02:18.786] <TB3>     INFO: 46034000 events read in total (1212147ms).
[15:02:46.924] <TB3>     INFO: 47102800 events read in total (1240285ms).
[15:03:15.180] <TB3>     INFO: 48174800 events read in total (1268541ms).
[15:03:43.378] <TB3>     INFO: 49243600 events read in total (1296739ms).
[15:04:11.493] <TB3>     INFO: 50313600 events read in total (1324854ms).
[15:04:39.704] <TB3>     INFO: 51384200 events read in total (1353065ms).
[15:05:07.494] <TB3>     INFO: 52452200 events read in total (1380855ms).
[15:05:34.975] <TB3>     INFO: 53521400 events read in total (1408336ms).
[15:06:03.567] <TB3>     INFO: 54593000 events read in total (1436928ms).
[15:06:31.864] <TB3>     INFO: 55661800 events read in total (1465225ms).
[15:07:00.136] <TB3>     INFO: 56730600 events read in total (1493497ms).
[15:07:28.331] <TB3>     INFO: 57802000 events read in total (1521692ms).
[15:07:56.602] <TB3>     INFO: 58871000 events read in total (1549963ms).
[15:08:02.219] <TB3>     INFO: 59072000 events read in total (1555580ms).
[15:08:02.239] <TB3>     INFO: Test took 1556659ms.
[15:08:02.299] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:08:02.424] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:08:02.424] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:03.591] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:08:03.591] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:04.753] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:08:04.753] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:05.916] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:08:05.916] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:07.069] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:08:07.069] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:08.229] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:08:08.229] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:09.396] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:08:09.396] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:10.545] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:08:10.545] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:11.704] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:08:11.704] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:12.871] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:08:12.871] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:14.030] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:08:14.030] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:15.205] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:08:15.206] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:16.374] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:08:16.374] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:17.553] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:08:17.553] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:18.703] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:08:18.703] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:19.871] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:08:19.871] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:08:21.039] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 460599296
[15:08:21.069] <TB3>     INFO: PixTestScurves::scurves() done 
[15:08:21.070] <TB3>     INFO: Vcal mean:  35.14  35.17  35.11  35.12  35.16  35.17  35.13  35.14  35.29  35.18  35.10  35.03  35.10  35.24  35.18  35.06 
[15:08:21.070] <TB3>     INFO: Vcal RMS:    0.72   0.87   0.74   0.86   0.71   0.64   0.65   1.63   1.33   0.70   0.70   0.74   0.65   0.89   0.74   1.83 
[15:08:21.070] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:08:21.142] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:08:21.142] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:08:21.142] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:08:21.142] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:08:21.142] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:08:21.142] <TB3>     INFO: ######################################################################
[15:08:21.142] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:08:21.142] <TB3>     INFO: ######################################################################
[15:08:21.145] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:08:21.491] <TB3>     INFO: Expecting 41600 events.
[15:08:25.553] <TB3>     INFO: 41600 events read in total (3347ms).
[15:08:25.554] <TB3>     INFO: Test took 4409ms.
[15:08:25.561] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:08:25.561] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66542
[15:08:25.561] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:08:25.565] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 9, 78] has eff 0/10
[15:08:25.566] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 9, 78]
[15:08:25.566] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [3, 12, 77] has eff 0/10
[15:08:25.566] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [3, 12, 77]
[15:08:25.566] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 14, 25] has eff 0/10
[15:08:25.566] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 14, 25]
[15:08:25.566] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 15, 25] has eff 0/10
[15:08:25.566] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 15, 25]
[15:08:25.566] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 14, 26] has eff 0/10
[15:08:25.566] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 14, 26]
[15:08:25.566] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 15, 26] has eff 0/10
[15:08:25.566] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 15, 26]
[15:08:25.566] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 14, 27] has eff 0/10
[15:08:25.566] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 14, 27]
[15:08:25.566] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 15, 27] has eff 0/10
[15:08:25.566] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 15, 27]
[15:08:25.567] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [13, 49, 2] has eff 0/10
[15:08:25.567] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [13, 49, 2]
[15:08:25.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 0, 0] has eff 0/10
[15:08:25.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 0, 0]
[15:08:25.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 1, 0] has eff 0/10
[15:08:25.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 1, 0]
[15:08:25.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 2, 0] has eff 0/10
[15:08:25.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 2, 0]
[15:08:25.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 0, 1] has eff 0/10
[15:08:25.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 0, 1]
[15:08:25.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 4, 1] has eff 0/10
[15:08:25.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 4, 1]
[15:08:25.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 0, 2] has eff 0/10
[15:08:25.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 0, 2]
[15:08:25.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 1, 2] has eff 0/10
[15:08:25.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 1, 2]
[15:08:25.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 0, 3] has eff 0/10
[15:08:25.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 0, 3]
[15:08:25.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 0, 4] has eff 0/10
[15:08:25.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 0, 4]
[15:08:25.571] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 18
[15:08:25.571] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:08:25.571] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:08:25.571] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:08:25.910] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:08:26.252] <TB3>     INFO: Expecting 41600 events.
[15:08:30.392] <TB3>     INFO: 41600 events read in total (3425ms).
[15:08:30.392] <TB3>     INFO: Test took 4482ms.
[15:08:30.400] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:08:30.400] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66544
[15:08:30.400] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:08:30.405] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.164
[15:08:30.405] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 184
[15:08:30.405] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.291
[15:08:30.405] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 184
[15:08:30.405] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.804
[15:08:30.405] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 178
[15:08:30.406] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.071
[15:08:30.406] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [11 ,5] phvalue 188
[15:08:30.406] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.572
[15:08:30.406] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[15:08:30.406] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.674
[15:08:30.406] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 176
[15:08:30.406] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.001
[15:08:30.406] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [20 ,16] phvalue 169
[15:08:30.406] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.326
[15:08:30.406] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[15:08:30.406] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 162.558
[15:08:30.406] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 162
[15:08:30.407] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.274
[15:08:30.407] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[15:08:30.407] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.299
[15:08:30.407] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 176
[15:08:30.407] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.43
[15:08:30.407] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 175
[15:08:30.407] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.647
[15:08:30.407] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 192
[15:08:30.407] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.62
[15:08:30.407] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[15:08:30.407] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.208
[15:08:30.407] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 167
[15:08:30.408] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.785
[15:08:30.408] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 169
[15:08:30.408] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:08:30.408] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:08:30.408] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:08:30.491] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:08:30.835] <TB3>     INFO: Expecting 41600 events.
[15:08:35.022] <TB3>     INFO: 41600 events read in total (3472ms).
[15:08:35.022] <TB3>     INFO: Test took 4531ms.
[15:08:35.030] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:08:35.030] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66542
[15:08:35.030] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:08:35.034] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:08:35.035] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 52minph_roc = 8
[15:08:35.035] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.7439
[15:08:35.035] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 85
[15:08:35.035] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.218
[15:08:35.035] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 73
[15:08:35.035] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.3987
[15:08:35.035] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,32] phvalue 64
[15:08:35.035] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.7204
[15:08:35.035] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 90
[15:08:35.036] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.9713
[15:08:35.036] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 61
[15:08:35.036] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.4944
[15:08:35.036] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 66
[15:08:35.036] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.1859
[15:08:35.036] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 66
[15:08:35.036] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.139
[15:08:35.036] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,6] phvalue 76
[15:08:35.036] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 54.0799
[15:08:35.036] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 55
[15:08:35.036] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.2043
[15:08:35.036] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,14] phvalue 73
[15:08:35.036] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.5573
[15:08:35.036] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 65
[15:08:35.037] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.4907
[15:08:35.037] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 69
[15:08:35.037] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.0627
[15:08:35.037] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,6] phvalue 83
[15:08:35.037] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.9685
[15:08:35.037] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,49] phvalue 68
[15:08:35.037] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.258
[15:08:35.037] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,60] phvalue 59
[15:08:35.037] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.3829
[15:08:35.037] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 60
[15:08:35.039] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 0 0
[15:08:35.441] <TB3>     INFO: Expecting 2560 events.
[15:08:36.401] <TB3>     INFO: 2560 events read in total (245ms).
[15:08:36.401] <TB3>     INFO: Test took 1362ms.
[15:08:36.401] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:36.401] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 1 1
[15:08:36.909] <TB3>     INFO: Expecting 2560 events.
[15:08:37.868] <TB3>     INFO: 2560 events read in total (245ms).
[15:08:37.868] <TB3>     INFO: Test took 1467ms.
[15:08:37.869] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:37.869] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 32, 2 2
[15:08:38.376] <TB3>     INFO: Expecting 2560 events.
[15:08:39.334] <TB3>     INFO: 2560 events read in total (243ms).
[15:08:39.334] <TB3>     INFO: Test took 1465ms.
[15:08:39.335] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:39.335] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 3 3
[15:08:39.842] <TB3>     INFO: Expecting 2560 events.
[15:08:40.802] <TB3>     INFO: 2560 events read in total (246ms).
[15:08:40.803] <TB3>     INFO: Test took 1468ms.
[15:08:40.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:40.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 4 4
[15:08:41.311] <TB3>     INFO: Expecting 2560 events.
[15:08:42.269] <TB3>     INFO: 2560 events read in total (244ms).
[15:08:42.269] <TB3>     INFO: Test took 1466ms.
[15:08:42.270] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:42.270] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 5 5
[15:08:42.778] <TB3>     INFO: Expecting 2560 events.
[15:08:43.736] <TB3>     INFO: 2560 events read in total (243ms).
[15:08:43.737] <TB3>     INFO: Test took 1467ms.
[15:08:43.737] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:43.737] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 6 6
[15:08:44.245] <TB3>     INFO: Expecting 2560 events.
[15:08:45.205] <TB3>     INFO: 2560 events read in total (245ms).
[15:08:45.205] <TB3>     INFO: Test took 1468ms.
[15:08:45.205] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:45.206] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 6, 7 7
[15:08:45.713] <TB3>     INFO: Expecting 2560 events.
[15:08:46.669] <TB3>     INFO: 2560 events read in total (242ms).
[15:08:46.670] <TB3>     INFO: Test took 1464ms.
[15:08:46.670] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:46.670] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 8 8
[15:08:47.177] <TB3>     INFO: Expecting 2560 events.
[15:08:48.135] <TB3>     INFO: 2560 events read in total (244ms).
[15:08:48.136] <TB3>     INFO: Test took 1466ms.
[15:08:48.136] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:48.136] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 14, 9 9
[15:08:48.644] <TB3>     INFO: Expecting 2560 events.
[15:08:49.601] <TB3>     INFO: 2560 events read in total (243ms).
[15:08:49.602] <TB3>     INFO: Test took 1466ms.
[15:08:49.602] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:49.602] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 10 10
[15:08:50.109] <TB3>     INFO: Expecting 2560 events.
[15:08:51.068] <TB3>     INFO: 2560 events read in total (244ms).
[15:08:51.069] <TB3>     INFO: Test took 1467ms.
[15:08:51.069] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:51.069] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 11 11
[15:08:51.576] <TB3>     INFO: Expecting 2560 events.
[15:08:52.535] <TB3>     INFO: 2560 events read in total (244ms).
[15:08:52.535] <TB3>     INFO: Test took 1466ms.
[15:08:52.536] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:52.536] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 6, 12 12
[15:08:53.043] <TB3>     INFO: Expecting 2560 events.
[15:08:53.001] <TB3>     INFO: 2560 events read in total (244ms).
[15:08:53.002] <TB3>     INFO: Test took 1466ms.
[15:08:53.002] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:53.002] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 49, 13 13
[15:08:54.509] <TB3>     INFO: Expecting 2560 events.
[15:08:55.472] <TB3>     INFO: 2560 events read in total (248ms).
[15:08:55.473] <TB3>     INFO: Test took 1471ms.
[15:08:55.473] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:55.473] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 60, 14 14
[15:08:55.980] <TB3>     INFO: Expecting 2560 events.
[15:08:56.940] <TB3>     INFO: 2560 events read in total (245ms).
[15:08:56.941] <TB3>     INFO: Test took 1468ms.
[15:08:56.941] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:56.942] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 15 15
[15:08:57.449] <TB3>     INFO: Expecting 2560 events.
[15:08:58.409] <TB3>     INFO: 2560 events read in total (245ms).
[15:08:58.409] <TB3>     INFO: Test took 1467ms.
[15:08:58.409] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:08:58.409] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[15:08:58.409] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[15:08:58.409] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[15:08:58.409] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[15:08:58.409] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC4
[15:08:58.409] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[15:08:58.409] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[15:08:58.409] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[15:08:58.409] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC8
[15:08:58.409] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC9
[15:08:58.409] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[15:08:58.409] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[15:08:58.409] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[15:08:58.409] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC13
[15:08:58.409] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[15:08:58.410] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[15:08:58.415] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:58.919] <TB3>     INFO: Expecting 655360 events.
[15:09:10.732] <TB3>     INFO: 655360 events read in total (11099ms).
[15:09:10.743] <TB3>     INFO: Expecting 655360 events.
[15:09:22.419] <TB3>     INFO: 655360 events read in total (11122ms).
[15:09:22.434] <TB3>     INFO: Expecting 655360 events.
[15:09:34.103] <TB3>     INFO: 655360 events read in total (11119ms).
[15:09:34.122] <TB3>     INFO: Expecting 655360 events.
[15:09:45.757] <TB3>     INFO: 655360 events read in total (11087ms).
[15:09:45.780] <TB3>     INFO: Expecting 655360 events.
[15:09:57.460] <TB3>     INFO: 655360 events read in total (11139ms).
[15:09:57.489] <TB3>     INFO: Expecting 655360 events.
[15:10:09.172] <TB3>     INFO: 655360 events read in total (11143ms).
[15:10:09.204] <TB3>     INFO: Expecting 655360 events.
[15:10:20.886] <TB3>     INFO: 655360 events read in total (11140ms).
[15:10:20.924] <TB3>     INFO: Expecting 655360 events.
[15:10:32.569] <TB3>     INFO: 655360 events read in total (11111ms).
[15:10:32.610] <TB3>     INFO: Expecting 655360 events.
[15:10:44.298] <TB3>     INFO: 655360 events read in total (11158ms).
[15:10:44.348] <TB3>     INFO: Expecting 655360 events.
[15:10:56.040] <TB3>     INFO: 655360 events read in total (11166ms).
[15:10:56.093] <TB3>     INFO: Expecting 655360 events.
[15:11:07.769] <TB3>     INFO: 655360 events read in total (11149ms).
[15:11:07.822] <TB3>     INFO: Expecting 655360 events.
[15:11:19.492] <TB3>     INFO: 655360 events read in total (11143ms).
[15:11:19.558] <TB3>     INFO: Expecting 655360 events.
[15:11:30.867] <TB3>     INFO: 655360 events read in total (10782ms).
[15:11:30.928] <TB3>     INFO: Expecting 655360 events.
[15:11:42.237] <TB3>     INFO: 655360 events read in total (10783ms).
[15:11:42.315] <TB3>     INFO: Expecting 655360 events.
[15:11:53.646] <TB3>     INFO: 655360 events read in total (10804ms).
[15:11:53.717] <TB3>     INFO: Expecting 655360 events.
[15:12:05.369] <TB3>     INFO: 655360 events read in total (11126ms).
[15:12:05.443] <TB3>     INFO: Test took 187028ms.
[15:12:05.538] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:05.844] <TB3>     INFO: Expecting 655360 events.
[15:12:17.630] <TB3>     INFO: 655360 events read in total (11072ms).
[15:12:17.641] <TB3>     INFO: Expecting 655360 events.
[15:12:29.377] <TB3>     INFO: 655360 events read in total (11183ms).
[15:12:29.393] <TB3>     INFO: Expecting 655360 events.
[15:12:40.912] <TB3>     INFO: 655360 events read in total (10963ms).
[15:12:40.931] <TB3>     INFO: Expecting 655360 events.
[15:12:52.450] <TB3>     INFO: 655360 events read in total (10975ms).
[15:12:52.474] <TB3>     INFO: Expecting 655360 events.
[15:13:04.144] <TB3>     INFO: 655360 events read in total (11121ms).
[15:13:04.172] <TB3>     INFO: Expecting 655360 events.
[15:13:15.874] <TB3>     INFO: 655360 events read in total (11145ms).
[15:13:15.907] <TB3>     INFO: Expecting 655360 events.
[15:13:27.403] <TB3>     INFO: 655360 events read in total (10958ms).
[15:13:27.439] <TB3>     INFO: Expecting 655360 events.
[15:13:38.970] <TB3>     INFO: 655360 events read in total (10991ms).
[15:13:39.011] <TB3>     INFO: Expecting 655360 events.
[15:13:50.663] <TB3>     INFO: 655360 events read in total (11121ms).
[15:13:50.707] <TB3>     INFO: Expecting 655360 events.
[15:14:02.270] <TB3>     INFO: 655360 events read in total (11026ms).
[15:14:02.320] <TB3>     INFO: Expecting 655360 events.
[15:14:13.620] <TB3>     INFO: 655360 events read in total (10772ms).
[15:14:13.681] <TB3>     INFO: Expecting 655360 events.
[15:14:24.974] <TB3>     INFO: 655360 events read in total (10766ms).
[15:14:25.032] <TB3>     INFO: Expecting 655360 events.
[15:14:36.681] <TB3>     INFO: 655360 events read in total (11122ms).
[15:14:36.742] <TB3>     INFO: Expecting 655360 events.
[15:14:48.404] <TB3>     INFO: 655360 events read in total (11136ms).
[15:14:48.469] <TB3>     INFO: Expecting 655360 events.
[15:15:00.196] <TB3>     INFO: 655360 events read in total (11200ms).
[15:15:00.273] <TB3>     INFO: Expecting 655360 events.
[15:15:11.965] <TB3>     INFO: 655360 events read in total (11165ms).
[15:15:12.038] <TB3>     INFO: Test took 186500ms.
[15:15:12.211] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:12.212] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:15:12.212] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:12.212] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:15:12.212] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:12.213] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:15:12.213] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:12.213] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:15:12.213] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:12.213] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:15:12.213] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:12.214] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:15:12.214] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:12.214] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:15:12.214] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:12.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:15:12.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:12.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:15:12.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:12.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:15:12.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:12.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:15:12.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:12.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:15:12.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:12.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:15:12.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:12.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:15:12.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:12.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:15:12.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:15:12.218] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:15:12.218] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:12.224] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:12.231] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:12.238] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:12.244] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:12.251] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:12.257] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:12.264] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:12.270] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:15:12.277] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:15:12.284] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:15:12.290] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:15:12.297] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:15:12.303] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:15:12.310] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:12.316] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:12.323] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:12.330] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:12.336] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:12.343] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:12.349] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:12.356] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:15:12.363] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:15:12.392] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C0.dat
[15:15:12.392] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C1.dat
[15:15:12.392] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C2.dat
[15:15:12.392] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C3.dat
[15:15:12.393] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C4.dat
[15:15:12.393] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C5.dat
[15:15:12.393] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C6.dat
[15:15:12.393] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C7.dat
[15:15:12.393] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C8.dat
[15:15:12.393] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C9.dat
[15:15:12.393] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C10.dat
[15:15:12.393] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C11.dat
[15:15:12.394] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C12.dat
[15:15:12.394] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C13.dat
[15:15:12.394] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C14.dat
[15:15:12.394] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C15.dat
[15:15:12.741] <TB3>     INFO: Expecting 41600 events.
[15:15:16.602] <TB3>     INFO: 41600 events read in total (3146ms).
[15:15:16.603] <TB3>     INFO: Test took 4206ms.
[15:15:17.251] <TB3>     INFO: Expecting 41600 events.
[15:15:21.092] <TB3>     INFO: 41600 events read in total (3126ms).
[15:15:21.093] <TB3>     INFO: Test took 4189ms.
[15:15:21.744] <TB3>     INFO: Expecting 41600 events.
[15:15:25.580] <TB3>     INFO: 41600 events read in total (3121ms).
[15:15:25.580] <TB3>     INFO: Test took 4183ms.
[15:15:25.882] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:26.013] <TB3>     INFO: Expecting 2560 events.
[15:15:26.971] <TB3>     INFO: 2560 events read in total (243ms).
[15:15:26.971] <TB3>     INFO: Test took 1090ms.
[15:15:26.973] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:27.480] <TB3>     INFO: Expecting 2560 events.
[15:15:28.439] <TB3>     INFO: 2560 events read in total (245ms).
[15:15:28.439] <TB3>     INFO: Test took 1466ms.
[15:15:28.441] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:28.948] <TB3>     INFO: Expecting 2560 events.
[15:15:29.907] <TB3>     INFO: 2560 events read in total (244ms).
[15:15:29.908] <TB3>     INFO: Test took 1467ms.
[15:15:29.910] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:30.416] <TB3>     INFO: Expecting 2560 events.
[15:15:31.375] <TB3>     INFO: 2560 events read in total (245ms).
[15:15:31.376] <TB3>     INFO: Test took 1466ms.
[15:15:31.377] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:31.884] <TB3>     INFO: Expecting 2560 events.
[15:15:32.843] <TB3>     INFO: 2560 events read in total (244ms).
[15:15:32.844] <TB3>     INFO: Test took 1467ms.
[15:15:32.846] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:33.352] <TB3>     INFO: Expecting 2560 events.
[15:15:34.308] <TB3>     INFO: 2560 events read in total (241ms).
[15:15:34.309] <TB3>     INFO: Test took 1463ms.
[15:15:34.312] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:34.817] <TB3>     INFO: Expecting 2560 events.
[15:15:35.773] <TB3>     INFO: 2560 events read in total (241ms).
[15:15:35.774] <TB3>     INFO: Test took 1462ms.
[15:15:35.776] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:36.282] <TB3>     INFO: Expecting 2560 events.
[15:15:37.239] <TB3>     INFO: 2560 events read in total (242ms).
[15:15:37.239] <TB3>     INFO: Test took 1463ms.
[15:15:37.241] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:37.747] <TB3>     INFO: Expecting 2560 events.
[15:15:38.704] <TB3>     INFO: 2560 events read in total (242ms).
[15:15:38.704] <TB3>     INFO: Test took 1463ms.
[15:15:38.707] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:39.212] <TB3>     INFO: Expecting 2560 events.
[15:15:40.169] <TB3>     INFO: 2560 events read in total (242ms).
[15:15:40.169] <TB3>     INFO: Test took 1462ms.
[15:15:40.171] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:40.678] <TB3>     INFO: Expecting 2560 events.
[15:15:41.634] <TB3>     INFO: 2560 events read in total (241ms).
[15:15:41.635] <TB3>     INFO: Test took 1464ms.
[15:15:41.637] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:42.143] <TB3>     INFO: Expecting 2560 events.
[15:15:43.101] <TB3>     INFO: 2560 events read in total (241ms).
[15:15:43.102] <TB3>     INFO: Test took 1465ms.
[15:15:43.104] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:43.610] <TB3>     INFO: Expecting 2560 events.
[15:15:44.566] <TB3>     INFO: 2560 events read in total (241ms).
[15:15:44.567] <TB3>     INFO: Test took 1464ms.
[15:15:44.568] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:45.075] <TB3>     INFO: Expecting 2560 events.
[15:15:46.031] <TB3>     INFO: 2560 events read in total (241ms).
[15:15:46.032] <TB3>     INFO: Test took 1464ms.
[15:15:46.034] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:46.540] <TB3>     INFO: Expecting 2560 events.
[15:15:47.496] <TB3>     INFO: 2560 events read in total (241ms).
[15:15:47.497] <TB3>     INFO: Test took 1463ms.
[15:15:47.499] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:47.005] <TB3>     INFO: Expecting 2560 events.
[15:15:48.961] <TB3>     INFO: 2560 events read in total (241ms).
[15:15:48.962] <TB3>     INFO: Test took 1463ms.
[15:15:48.964] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:49.470] <TB3>     INFO: Expecting 2560 events.
[15:15:50.428] <TB3>     INFO: 2560 events read in total (243ms).
[15:15:50.429] <TB3>     INFO: Test took 1465ms.
[15:15:50.430] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:50.937] <TB3>     INFO: Expecting 2560 events.
[15:15:51.893] <TB3>     INFO: 2560 events read in total (242ms).
[15:15:51.894] <TB3>     INFO: Test took 1464ms.
[15:15:51.896] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:52.402] <TB3>     INFO: Expecting 2560 events.
[15:15:53.359] <TB3>     INFO: 2560 events read in total (242ms).
[15:15:53.359] <TB3>     INFO: Test took 1463ms.
[15:15:53.362] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:53.867] <TB3>     INFO: Expecting 2560 events.
[15:15:54.824] <TB3>     INFO: 2560 events read in total (242ms).
[15:15:54.824] <TB3>     INFO: Test took 1462ms.
[15:15:54.827] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:55.333] <TB3>     INFO: Expecting 2560 events.
[15:15:56.289] <TB3>     INFO: 2560 events read in total (241ms).
[15:15:56.290] <TB3>     INFO: Test took 1463ms.
[15:15:56.292] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:56.798] <TB3>     INFO: Expecting 2560 events.
[15:15:57.755] <TB3>     INFO: 2560 events read in total (242ms).
[15:15:57.755] <TB3>     INFO: Test took 1463ms.
[15:15:57.758] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:58.263] <TB3>     INFO: Expecting 2560 events.
[15:15:59.220] <TB3>     INFO: 2560 events read in total (242ms).
[15:15:59.221] <TB3>     INFO: Test took 1463ms.
[15:15:59.223] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:59.729] <TB3>     INFO: Expecting 2560 events.
[15:16:00.686] <TB3>     INFO: 2560 events read in total (242ms).
[15:16:00.686] <TB3>     INFO: Test took 1463ms.
[15:16:00.688] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:01.194] <TB3>     INFO: Expecting 2560 events.
[15:16:02.151] <TB3>     INFO: 2560 events read in total (242ms).
[15:16:02.151] <TB3>     INFO: Test took 1463ms.
[15:16:02.153] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:02.660] <TB3>     INFO: Expecting 2560 events.
[15:16:03.617] <TB3>     INFO: 2560 events read in total (242ms).
[15:16:03.618] <TB3>     INFO: Test took 1465ms.
[15:16:03.619] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:04.126] <TB3>     INFO: Expecting 2560 events.
[15:16:05.082] <TB3>     INFO: 2560 events read in total (241ms).
[15:16:05.082] <TB3>     INFO: Test took 1463ms.
[15:16:05.085] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:05.590] <TB3>     INFO: Expecting 2560 events.
[15:16:06.547] <TB3>     INFO: 2560 events read in total (242ms).
[15:16:06.547] <TB3>     INFO: Test took 1462ms.
[15:16:06.549] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:07.056] <TB3>     INFO: Expecting 2560 events.
[15:16:08.013] <TB3>     INFO: 2560 events read in total (243ms).
[15:16:08.013] <TB3>     INFO: Test took 1464ms.
[15:16:08.016] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:08.521] <TB3>     INFO: Expecting 2560 events.
[15:16:09.479] <TB3>     INFO: 2560 events read in total (243ms).
[15:16:09.479] <TB3>     INFO: Test took 1463ms.
[15:16:09.481] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:09.987] <TB3>     INFO: Expecting 2560 events.
[15:16:10.944] <TB3>     INFO: 2560 events read in total (242ms).
[15:16:10.944] <TB3>     INFO: Test took 1463ms.
[15:16:10.946] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:16:11.452] <TB3>     INFO: Expecting 2560 events.
[15:16:12.410] <TB3>     INFO: 2560 events read in total (243ms).
[15:16:12.410] <TB3>     INFO: Test took 1464ms.
[15:16:13.415] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[15:16:13.415] <TB3>     INFO: PH scale (per ROC):    72  80  78  76  68  79  79  74  66  75  80  67  79  74  70  72
[15:16:13.415] <TB3>     INFO: PH offset (per ROC):  170 175 179 163 190 179 182 176 198 177 178 184 166 179 191 190
[15:16:13.586] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:16:13.588] <TB3>     INFO: ######################################################################
[15:16:13.588] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:16:13.588] <TB3>     INFO: ######################################################################
[15:16:13.589] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:16:13.600] <TB3>     INFO: scanning low vcal = 10
[15:16:13.943] <TB3>     INFO: Expecting 41600 events.
[15:16:17.672] <TB3>     INFO: 41600 events read in total (3014ms).
[15:16:17.673] <TB3>     INFO: Test took 4073ms.
[15:16:17.674] <TB3>     INFO: scanning low vcal = 20
[15:16:18.181] <TB3>     INFO: Expecting 41600 events.
[15:16:21.905] <TB3>     INFO: 41600 events read in total (3010ms).
[15:16:21.905] <TB3>     INFO: Test took 4231ms.
[15:16:21.907] <TB3>     INFO: scanning low vcal = 30
[15:16:22.413] <TB3>     INFO: Expecting 41600 events.
[15:16:26.157] <TB3>     INFO: 41600 events read in total (3030ms).
[15:16:26.158] <TB3>     INFO: Test took 4251ms.
[15:16:26.160] <TB3>     INFO: scanning low vcal = 40
[15:16:26.661] <TB3>     INFO: Expecting 41600 events.
[15:16:30.917] <TB3>     INFO: 41600 events read in total (3542ms).
[15:16:30.918] <TB3>     INFO: Test took 4758ms.
[15:16:30.921] <TB3>     INFO: scanning low vcal = 50
[15:16:31.337] <TB3>     INFO: Expecting 41600 events.
[15:16:35.621] <TB3>     INFO: 41600 events read in total (3570ms).
[15:16:35.621] <TB3>     INFO: Test took 4700ms.
[15:16:35.624] <TB3>     INFO: scanning low vcal = 60
[15:16:36.042] <TB3>     INFO: Expecting 41600 events.
[15:16:40.326] <TB3>     INFO: 41600 events read in total (3569ms).
[15:16:40.326] <TB3>     INFO: Test took 4702ms.
[15:16:40.329] <TB3>     INFO: scanning low vcal = 70
[15:16:40.748] <TB3>     INFO: Expecting 41600 events.
[15:16:44.002] <TB3>     INFO: 41600 events read in total (3540ms).
[15:16:44.002] <TB3>     INFO: Test took 4673ms.
[15:16:44.005] <TB3>     INFO: scanning low vcal = 80
[15:16:45.424] <TB3>     INFO: Expecting 41600 events.
[15:16:49.698] <TB3>     INFO: 41600 events read in total (3559ms).
[15:16:49.699] <TB3>     INFO: Test took 4694ms.
[15:16:49.702] <TB3>     INFO: scanning low vcal = 90
[15:16:50.122] <TB3>     INFO: Expecting 41600 events.
[15:16:54.393] <TB3>     INFO: 41600 events read in total (3556ms).
[15:16:54.394] <TB3>     INFO: Test took 4692ms.
[15:16:54.398] <TB3>     INFO: scanning low vcal = 100
[15:16:54.814] <TB3>     INFO: Expecting 41600 events.
[15:16:59.201] <TB3>     INFO: 41600 events read in total (3672ms).
[15:16:59.202] <TB3>     INFO: Test took 4804ms.
[15:16:59.205] <TB3>     INFO: scanning low vcal = 110
[15:16:59.622] <TB3>     INFO: Expecting 41600 events.
[15:17:03.879] <TB3>     INFO: 41600 events read in total (3543ms).
[15:17:03.880] <TB3>     INFO: Test took 4675ms.
[15:17:03.882] <TB3>     INFO: scanning low vcal = 120
[15:17:04.303] <TB3>     INFO: Expecting 41600 events.
[15:17:08.585] <TB3>     INFO: 41600 events read in total (3567ms).
[15:17:08.586] <TB3>     INFO: Test took 4704ms.
[15:17:08.588] <TB3>     INFO: scanning low vcal = 130
[15:17:09.007] <TB3>     INFO: Expecting 41600 events.
[15:17:13.288] <TB3>     INFO: 41600 events read in total (3566ms).
[15:17:13.289] <TB3>     INFO: Test took 4701ms.
[15:17:13.291] <TB3>     INFO: scanning low vcal = 140
[15:17:13.709] <TB3>     INFO: Expecting 41600 events.
[15:17:17.986] <TB3>     INFO: 41600 events read in total (3562ms).
[15:17:17.987] <TB3>     INFO: Test took 4696ms.
[15:17:17.989] <TB3>     INFO: scanning low vcal = 150
[15:17:18.406] <TB3>     INFO: Expecting 41600 events.
[15:17:22.683] <TB3>     INFO: 41600 events read in total (3562ms).
[15:17:22.684] <TB3>     INFO: Test took 4694ms.
[15:17:22.687] <TB3>     INFO: scanning low vcal = 160
[15:17:23.105] <TB3>     INFO: Expecting 41600 events.
[15:17:27.372] <TB3>     INFO: 41600 events read in total (3552ms).
[15:17:27.373] <TB3>     INFO: Test took 4686ms.
[15:17:27.376] <TB3>     INFO: scanning low vcal = 170
[15:17:27.797] <TB3>     INFO: Expecting 41600 events.
[15:17:32.057] <TB3>     INFO: 41600 events read in total (3545ms).
[15:17:32.057] <TB3>     INFO: Test took 4681ms.
[15:17:32.061] <TB3>     INFO: scanning low vcal = 180
[15:17:32.481] <TB3>     INFO: Expecting 41600 events.
[15:17:36.745] <TB3>     INFO: 41600 events read in total (3549ms).
[15:17:36.746] <TB3>     INFO: Test took 4684ms.
[15:17:36.749] <TB3>     INFO: scanning low vcal = 190
[15:17:37.167] <TB3>     INFO: Expecting 41600 events.
[15:17:41.443] <TB3>     INFO: 41600 events read in total (3561ms).
[15:17:41.444] <TB3>     INFO: Test took 4695ms.
[15:17:41.447] <TB3>     INFO: scanning low vcal = 200
[15:17:41.864] <TB3>     INFO: Expecting 41600 events.
[15:17:46.124] <TB3>     INFO: 41600 events read in total (3545ms).
[15:17:46.124] <TB3>     INFO: Test took 4677ms.
[15:17:46.127] <TB3>     INFO: scanning low vcal = 210
[15:17:46.543] <TB3>     INFO: Expecting 41600 events.
[15:17:50.791] <TB3>     INFO: 41600 events read in total (3533ms).
[15:17:50.791] <TB3>     INFO: Test took 4664ms.
[15:17:50.794] <TB3>     INFO: scanning low vcal = 220
[15:17:51.210] <TB3>     INFO: Expecting 41600 events.
[15:17:55.490] <TB3>     INFO: 41600 events read in total (3565ms).
[15:17:55.491] <TB3>     INFO: Test took 4697ms.
[15:17:55.493] <TB3>     INFO: scanning low vcal = 230
[15:17:55.912] <TB3>     INFO: Expecting 41600 events.
[15:18:00.185] <TB3>     INFO: 41600 events read in total (3558ms).
[15:18:00.186] <TB3>     INFO: Test took 4692ms.
[15:18:00.188] <TB3>     INFO: scanning low vcal = 240
[15:18:00.607] <TB3>     INFO: Expecting 41600 events.
[15:18:04.882] <TB3>     INFO: 41600 events read in total (3561ms).
[15:18:04.882] <TB3>     INFO: Test took 4694ms.
[15:18:04.885] <TB3>     INFO: scanning low vcal = 250
[15:18:05.303] <TB3>     INFO: Expecting 41600 events.
[15:18:09.570] <TB3>     INFO: 41600 events read in total (3552ms).
[15:18:09.571] <TB3>     INFO: Test took 4686ms.
[15:18:09.575] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:18:09.992] <TB3>     INFO: Expecting 41600 events.
[15:18:14.264] <TB3>     INFO: 41600 events read in total (3558ms).
[15:18:14.264] <TB3>     INFO: Test took 4689ms.
[15:18:14.267] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:18:14.685] <TB3>     INFO: Expecting 41600 events.
[15:18:18.910] <TB3>     INFO: 41600 events read in total (3510ms).
[15:18:18.911] <TB3>     INFO: Test took 4644ms.
[15:18:18.914] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:18:19.333] <TB3>     INFO: Expecting 41600 events.
[15:18:23.555] <TB3>     INFO: 41600 events read in total (3507ms).
[15:18:23.555] <TB3>     INFO: Test took 4641ms.
[15:18:23.558] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:18:23.979] <TB3>     INFO: Expecting 41600 events.
[15:18:28.202] <TB3>     INFO: 41600 events read in total (3509ms).
[15:18:28.202] <TB3>     INFO: Test took 4644ms.
[15:18:28.205] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:18:28.624] <TB3>     INFO: Expecting 41600 events.
[15:18:32.844] <TB3>     INFO: 41600 events read in total (3505ms).
[15:18:32.844] <TB3>     INFO: Test took 4639ms.
[15:18:33.378] <TB3>     INFO: PixTestGainPedestal::measure() done 
[15:18:33.381] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:18:33.381] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:18:33.382] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:18:33.382] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:18:33.382] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:18:33.382] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:18:33.382] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:18:33.382] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:18:33.383] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:18:33.383] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:18:33.383] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:18:33.383] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:18:33.383] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:18:33.384] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:18:33.384] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:18:33.384] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:19:10.292] <TB3>     INFO: PixTestGainPedestal::fit() done
[15:19:10.292] <TB3>     INFO: non-linearity mean:  0.953 0.956 0.957 0.950 0.955 0.955 0.961 0.958 0.956 0.955 0.956 0.953 0.949 0.948 0.945 0.958
[15:19:10.292] <TB3>     INFO: non-linearity RMS:   0.006 0.006 0.008 0.008 0.008 0.007 0.006 0.005 0.009 0.007 0.006 0.008 0.008 0.007 0.008 0.006
[15:19:10.292] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:19:10.314] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:19:10.337] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:19:10.359] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:19:10.381] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:19:10.404] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:19:10.426] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:19:10.448] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:19:10.471] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:19:10.493] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:19:10.515] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:19:10.538] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:19:10.560] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:19:10.582] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:19:10.604] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:19:10.626] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-07_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:19:10.648] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[15:19:10.649] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:19:10.656] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:19:10.656] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:19:10.658] <TB3>     INFO: ######################################################################
[15:19:10.658] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:19:10.658] <TB3>     INFO: ######################################################################
[15:19:10.661] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:19:10.670] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:19:10.670] <TB3>     INFO:     run 1 of 1
[15:19:10.671] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:19:11.012] <TB3>     INFO: Expecting 3120000 events.
[15:19:58.000] <TB3>     INFO: 1264550 events read in total (47273ms).
[15:20:46.186] <TB3>     INFO: 2524955 events read in total (94459ms).
[15:21:08.620] <TB3>     INFO: 3120000 events read in total (116894ms).
[15:21:08.663] <TB3>     INFO: Test took 117992ms.
[15:21:08.740] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:21:08.881] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:21:10.370] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:21:11.850] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:21:13.353] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:21:14.793] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:21:16.265] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:21:17.771] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:21:19.152] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:21:20.552] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:21:22.020] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:21:23.512] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:21:24.964] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:21:26.431] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:21:27.960] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:21:29.458] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:21:30.829] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:21:32.308] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 460898304
[15:21:32.338] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:21:32.338] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.9447, RMS = 1.60767
[15:21:32.338] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:21:32.339] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:21:32.339] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.2176, RMS = 1.63667
[15:21:32.339] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:21:32.340] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:21:32.340] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.2495, RMS = 1.98042
[15:21:32.340] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:21:32.340] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:21:32.340] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.5201, RMS = 2.13096
[15:21:32.340] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[15:21:32.341] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:21:32.341] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.7475, RMS = 1.67722
[15:21:32.341] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:21:32.341] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:21:32.341] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.937, RMS = 1.71015
[15:21:32.341] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:21:32.342] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:21:32.342] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.3211, RMS = 1.43655
[15:21:32.342] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:21:32.342] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:21:32.342] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.5681, RMS = 1.47762
[15:21:32.342] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:21:32.343] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:21:32.343] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.4039, RMS = 1.59883
[15:21:32.343] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:21:32.343] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:21:32.343] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.3703, RMS = 1.50501
[15:21:32.343] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:21:32.344] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:21:32.344] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.3017, RMS = 2.13683
[15:21:32.344] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:21:32.344] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:21:32.344] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.5789, RMS = 2.13666
[15:21:32.344] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[15:21:32.345] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:21:32.345] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.0315, RMS = 1.31054
[15:21:32.345] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:21:32.345] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:21:32.345] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.2562, RMS = 1.43574
[15:21:32.345] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:21:32.346] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:21:32.346] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.1708, RMS = 1.11405
[15:21:32.346] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:21:32.346] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:21:32.346] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.1368, RMS = 1.38434
[15:21:32.346] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:21:32.347] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:21:32.347] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.6988, RMS = 1.2466
[15:21:32.347] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:21:32.347] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:21:32.347] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2005, RMS = 1.0893
[15:21:32.347] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:21:32.348] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:21:32.348] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.8329, RMS = 2.15539
[15:21:32.348] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:21:32.348] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:21:32.348] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.6485, RMS = 2.2761
[15:21:32.348] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[15:21:32.349] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:21:32.349] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.6042, RMS = 1.08576
[15:21:32.350] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:21:32.350] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:21:32.350] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.0873, RMS = 1.13088
[15:21:32.350] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:21:32.351] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:21:32.351] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.5973, RMS = 1.79059
[15:21:32.351] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:21:32.351] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:21:32.351] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.3814, RMS = 1.70262
[15:21:32.351] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:21:32.352] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:21:32.352] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 93.7977, RMS = 1.92313
[15:21:32.352] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 104
[15:21:32.352] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:21:32.352] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 92.7545, RMS = 2.07822
[15:21:32.352] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 104
[15:21:32.353] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:21:32.353] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.1922, RMS = 1.68934
[15:21:32.353] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:21:32.353] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:21:32.353] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.4083, RMS = 1.47633
[15:21:32.353] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:21:32.354] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:21:32.354] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.2821, RMS = 1.18612
[15:21:32.354] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:21:32.354] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:21:32.354] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.5616, RMS = 1.5177
[15:21:32.354] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:21:32.355] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:21:32.355] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.9844, RMS = 1.46018
[15:21:32.355] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:21:32.355] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:21:32.355] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.5422, RMS = 1.22677
[15:21:32.355] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:21:32.358] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 141 seconds
[15:21:32.358] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    4   47    0    3    0    0    0    0    0
[15:21:32.358] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:21:32.450] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:21:32.450] <TB3>     INFO: enter test to run
[15:21:32.450] <TB3>     INFO:   test:  no parameter change
[15:21:32.451] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 394.7mA
[15:21:32.452] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 460.6mA
[15:21:32.452] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 21.2 C
[15:21:32.452] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:21:32.977] <TB3>    QUIET: Connection to board 24 closed.
[15:21:32.977] <TB3>     INFO: pXar: this is the end, my friend
[15:21:32.977] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
