/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/pr_decoupler_v1_0_6
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap pr_decoupler_v1_0_6 /home/feilong/Storages/fpga/000_vivado_sim_linux32/pr_decoupler_v1_0_6
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work pr_decoupler_v1_0_6 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/pr_decoupler_v1_0_6/.cxl.vhdl.pr_decoupler_v1_0_6.pr_decoupler_v1_0_6.lin64.cmf
