#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Sep 19 02:11:20 2025
# Process ID: 132768
# Current directory: C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.runs/synth_1
# Command line: vivado.exe -log top_fft.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_fft.tcl
# Log file: C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.runs/synth_1/top_fft.vds
# Journal file: C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.runs/synth_1\vivado.jou
# Running On: DESKTOP-5E3TKAG, OS: Windows, CPU Frequency: 4200 MHz, CPU Physical cores: 16, Host memory: 34261 MB
#-----------------------------------------------------------
source top_fft.tcl -notrace
Command: synth_design -top top_fft -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 131636
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11067] parameter 'W' declared inside package 'q15_pkg' shall be treated as localparam [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/q15_pkg.sv:23]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 819.707 ; gain = 413.598
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_fft' [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/top_fft.sv:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/top_fft.sv:44]
INFO: [Synth 8-6157] synthesizing module 'ram_dual' [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/ram_dual.sv:21]
	Parameter W bound to: 32'sb00000000000000000000000000010000 
	Parameter A bound to: 32'sb00000000000000000000000000001000 
	Parameter INIT_FILE bound to: ./data/stim256_re.mem - type: string 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file './data/stim256_re.mem'; please make sure the file is added to project and has read permission, ignoring [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/ram_dual.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'ram_dual' (0#1) [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/ram_dual.sv:21]
WARNING: [Synth 8-7071] port 'clk' of module 'ram_dual' is unconnected for instance 'ram_re' [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/top_fft.sv:44]
WARNING: [Synth 8-7071] port 'a_addr' of module 'ram_dual' is unconnected for instance 'ram_re' [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/top_fft.sv:44]
WARNING: [Synth 8-7071] port 'a_we' of module 'ram_dual' is unconnected for instance 'ram_re' [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/top_fft.sv:44]
WARNING: [Synth 8-7071] port 'a_din' of module 'ram_dual' is unconnected for instance 'ram_re' [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/top_fft.sv:44]
WARNING: [Synth 8-7071] port 'a_dout' of module 'ram_dual' is unconnected for instance 'ram_re' [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/top_fft.sv:44]
WARNING: [Synth 8-7071] port 'b_addr' of module 'ram_dual' is unconnected for instance 'ram_re' [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/top_fft.sv:44]
WARNING: [Synth 8-7071] port 'b_we' of module 'ram_dual' is unconnected for instance 'ram_re' [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/top_fft.sv:44]
WARNING: [Synth 8-7071] port 'b_din' of module 'ram_dual' is unconnected for instance 'ram_re' [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/top_fft.sv:44]
WARNING: [Synth 8-7071] port 'b_dout' of module 'ram_dual' is unconnected for instance 'ram_re' [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/top_fft.sv:44]
WARNING: [Synth 8-7023] instance 'ram_re' of module 'ram_dual' has 9 connections declared, but only 0 given [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/top_fft.sv:44]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/top_fft.sv:45]
INFO: [Synth 8-6157] synthesizing module 'ram_dual__parameterized0' [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/ram_dual.sv:21]
	Parameter W bound to: 32'sb00000000000000000000000000010000 
	Parameter A bound to: 32'sb00000000000000000000000000001000 
	Parameter INIT_FILE bound to: ./data/stim256_im.mem - type: string 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file './data/stim256_im.mem'; please make sure the file is added to project and has read permission, ignoring [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/ram_dual.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'ram_dual__parameterized0' (0#1) [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/ram_dual.sv:21]
WARNING: [Synth 8-7071] port 'clk' of module 'ram_dual' is unconnected for instance 'ram_im' [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/top_fft.sv:45]
WARNING: [Synth 8-7071] port 'a_addr' of module 'ram_dual' is unconnected for instance 'ram_im' [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/top_fft.sv:45]
WARNING: [Synth 8-7071] port 'a_we' of module 'ram_dual' is unconnected for instance 'ram_im' [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/top_fft.sv:45]
WARNING: [Synth 8-7071] port 'a_din' of module 'ram_dual' is unconnected for instance 'ram_im' [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/top_fft.sv:45]
WARNING: [Synth 8-7071] port 'a_dout' of module 'ram_dual' is unconnected for instance 'ram_im' [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/top_fft.sv:45]
WARNING: [Synth 8-7071] port 'b_addr' of module 'ram_dual' is unconnected for instance 'ram_im' [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/top_fft.sv:45]
WARNING: [Synth 8-7071] port 'b_we' of module 'ram_dual' is unconnected for instance 'ram_im' [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/top_fft.sv:45]
WARNING: [Synth 8-7071] port 'b_din' of module 'ram_dual' is unconnected for instance 'ram_im' [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/top_fft.sv:45]
WARNING: [Synth 8-7071] port 'b_dout' of module 'ram_dual' is unconnected for instance 'ram_im' [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/top_fft.sv:45]
WARNING: [Synth 8-7023] instance 'ram_im' of module 'ram_dual' has 9 connections declared, but only 0 given [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/top_fft.sv:45]
INFO: [Synth 8-6157] synthesizing module 'fft256_mem_core' [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/fft256_mem_core.sv:26]
	Parameter W bound to: 32'sb00000000000000000000000000010000 
	Parameter A bound to: 32'sb00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'twiddle_rom256' [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:22]
	Parameter W bound to: 16 - type: integer 
	Parameter A bound to: 7 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'data/tw_wr.mem'; please make sure the file is added to project and has read permission, ignoring [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:31]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'data/tw_wi.mem'; please make sure the file is added to project and has read permission, ignoring [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'twiddle_rom256' (0#1) [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:22]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/fft256_mem_core.sv:142]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/fft256_mem_core.sv:180]
INFO: [Synth 8-6155] done synthesizing module 'fft256_mem_core' (0#1) [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/fft256_mem_core.sv:26]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/uart_tx.sv:23]
	Parameter CLK_HZ bound to: 32'sb00000101111101011110000100000000 
	Parameter BAUD bound to: 32'sb00000000000000011100001000000000 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/uart_tx.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/top_fft.sv:109]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/top_fft.sv:99]
INFO: [Synth 8-6155] done synthesizing module 'top_fft' (0#1) [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/top_fft.sv:23]
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
WARNING: [Synth 8-3848] Net rom_wr in module/entity twiddle_rom256 does not have driver. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/twiddle_rom256.sv:27]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element tr_reg was removed.  [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/fft256_mem_core.sv:176]
WARNING: [Synth 8-6014] Unused sequential element ti_reg was removed.  [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/fft256_mem_core.sv:176]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg' and it is trimmed from '9' to '8' bits. [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/fft256_mem_core.sv:118]
WARNING: [Synth 8-7137] Register m2_reg in module top_fft has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/top_fft.sv:103]
WARNING: [Synth 8-7137] Register out_byte_reg in module top_fft has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/top_fft.sv:110]
WARNING: [Synth 8-7137] Register tx_data_reg in module top_fft has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.srcs/sources_1/new/top_fft.sv:64]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 961.109 ; gain = 555.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 961.109 ; gain = 555.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s50csga324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 961.109 ; gain = 555.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'st_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'rs_reg' in module 'top_fft'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                   START |                             0010 |                               01
                    DATA |                             0100 |                               10
                    STOP |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_reg' using encoding 'one-hot' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                    KSEL |                              001 |                              001
                    READ |                              010 |                              010
                     FMT |                              011 |                              011
                    SEND |                              100 |                              100
                   NEXTK |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rs_reg' using encoding 'sequential' in module 'top_fft'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1159.289 ; gain = 753.180
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 4     
	   3 Input   16 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 5     
	   2 Input    7 Bit       Adders := 10    
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 531   
	                8 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input 4096 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 35    
	   3 Input   16 Bit        Muxes := 8     
	  10 Input    9 Bit        Muxes := 1     
	  10 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 11    
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	  10 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 10    
	   6 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:10 . Memory (MB): peak = 1200.375 ; gain = 794.266
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:11 . Memory (MB): peak = 1200.375 ; gain = 794.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:01:11 . Memory (MB): peak = 1200.375 ; gain = 794.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:01:15 . Memory (MB): peak = 1200.375 ; gain = 794.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:01:15 . Memory (MB): peak = 1200.375 ; gain = 794.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:01:15 . Memory (MB): peak = 1200.375 ; gain = 794.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:01:15 . Memory (MB): peak = 1200.375 ; gain = 794.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:01:15 . Memory (MB): peak = 1200.375 ; gain = 794.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:01:15 . Memory (MB): peak = 1200.375 ; gain = 794.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     5|
|4     |LUT2   |     5|
|5     |LUT3   |    20|
|6     |LUT4   |    28|
|7     |LUT5   |    50|
|8     |LUT6   |    24|
|9     |FDCE   |    73|
|10    |FDPE   |     2|
|11    |FDRE   |    15|
|12    |IBUF   |     2|
|13    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |   234|
|2     |  u_fft  |fft256_mem_core |    78|
|3     |  u_uart |uart_tx         |    80|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:01:15 . Memory (MB): peak = 1200.375 ; gain = 794.266
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 4 critical warnings and 294 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:01:15 . Memory (MB): peak = 1200.375 ; gain = 794.266
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:01:15 . Memory (MB): peak = 1200.375 ; gain = 794.266
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1203.051 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1227.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f5e09ce9
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 134 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:01:17 . Memory (MB): peak = 1227.039 ; gain = 844.809
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/bzofs/OneDrive/Documents/Projects/FFTAccelerator/FPGA_FFT/FPGA FFT.runs/synth_1/top_fft.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_fft_utilization_synth.rpt -pb top_fft_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep 19 02:12:43 2025...
