# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../sfcCSE100Lab6.srcs/sources_1/new/8Bit_Adder.v" \
"../../../../sfcCSE100Lab6.srcs/sources_1/imports/new/Control_Logic.v" \
"../../../../sfcCSE100Lab6.srcs/sources_1/new/Counter8UDL.v" \
"../../../../sfcCSE100Lab6.srcs/sources_1/imports/new/Full_Adder.v" \
"../../../../sfcCSE100Lab6.srcs/sources_1/imports/new/MUX2_1x8.v" \
"../../../../sfcCSE100Lab6.srcs/sources_1/imports/CSE100/Lab3/sfcCSE100Lab3/sfcCSE100Lab3.srcs/sources_1/new/MUX8_1.v" \
"../../../../sfcCSE100Lab6.srcs/sources_1/imports/CSE100/Lab4/sfcCSE100Lab4/sfcCSE100Lab4.srcs/sources_1/new/Ring_Counter.v" \
"../../../../sfcCSE100Lab6.srcs/sources_1/imports/CSE100/Lab3/sfcCSE100Lab3/sfcCSE100Lab3.srcs/sources_1/new/Segment_Display.v" \
"../../../../sfcCSE100Lab6.srcs/sources_1/imports/CSE100/Lab4/sfcCSE100Lab4/sfcCSE100Lab4.srcs/sources_1/new/Selector.v" \
"../../../../sfcCSE100Lab6.srcs/sources_1/imports/new/State_Machine.v" \
"../../../../sfcCSE100Lab6.srcs/sources_1/new/Top_Level.v" \
"../../../../sfcCSE100Lab6.srcs/sources_1/imports/CSE100/Lab4/sfcCSE100Lab4/sfcCSE100Lab4.srcs/sources_1/new/countUD4L.v" \
"../../../../sfcCSE100Lab6.srcs/sources_1/imports/Lab6/lab6_clks.v" \
"../../../../sfcCSE100Lab6.srcs/sim_1/new/Test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
