Guoping Long , Dongrui Fan , Junchao Zhang, Characterizing and Understanding the Bandwidth Behavior of Workloads on Multi-core Processors, Proceedings of the 15th International Euro-Par Conference on Parallel Processing, August 25-28, 2009, Delft, The Netherlands
Lisa Noordergraaf , Robert Zak, SMP system interconnect instrumentation for performance analysis, Proceedings of the 2002 ACM/IEEE conference on Supercomputing, p.1-9, November 16, 2002, Baltimore, Maryland
Han Wan , Xiaopeng Gao , Xiang Long , Zhiqiang Wang, GCSim: A GPU-Based Trace-Driven Simulator for Multi-level Cache, Proceedings of the 8th International Symposium on Advanced Parallel Processing Technologies, August 24-25, 2009, Rapperswil, Switzerland
Basilio B. Fraguela , Ramón Doallo , Emilio L. Zapata, Probabilistic Miss Equations: Evaluating Memory Hierarchy Performance, IEEE Transactions on Computers, v.52 n.3, p.321-336, March 2003
Taewook Oh , Youngmin Yi , Soonhoi Ha, Communication architecture simulation on the virtual synchronization framework, Proceedings of the 7th international conference on Embedded computer systems: architectures, modeling, and simulation, July 16-19, 2007, Samos, Greece
D. Andrade , B. B. Fraguela , R. Doallo, Analytical modeling of codes with arbitrary data-dependent conditional structures, Journal of Systems Architecture: the EUROMICRO Journal, v.52 n.7, p.394-410, July 2006
Diego Andrade , Basilio B. Fraguela , Ramón Doallo, Cache behavior modelling for codes involving banded matrices, Proceedings of the 19th international conference on Languages and compilers for parallel computing, November 02-04, 2006, New Orleans, LA, USA
Wan Han , Gao Xiaopeng , Wang Zhiqiang, Cache simulator based on GPU acceleration, Proceedings of the 2nd International Conference on Simulation Tools and Techniques, March 02-06, 2009, Rome, Italy
Xiaofeng Gao , Allan Snavely, Exploiting stability to reduce time-space cost for memory tracing, Proceedings of the 2003 international conference on Computational science: PartIII, June 02-04, 2003, Melbourne, Australia
Huang Zhenchun , Li Sanli, IPULOC - exploring dynamic program locality with the instruction processing unit for filling memory gap, Journal of Computer Science and Technology, v.17 n.2, p.172-180, March 2002
B. B. Fraguela , R. Doallo , J. Touriño , E. L. Zapata, A compiler tool to predict memory hierarchy performance of scientific codes, Parallel Computing, v.30 n.2, p.225-248, February 2004
Jesús Sánchez , Antonio González, Analyzing Data Locality in Numeric Applications, IEEE Micro, v.20 n.4, p.58-66, July 2000
Wan Han , Gao Xiaopeng , Long Xiang , Chen Xianqin, Using GPU to accelerate a pin-based multi-level cache simulator, Proceedings of the 2010 Spring Simulation Multiconference, April 11-15, 2010, Orlando, Florida
W. W. Hsu , A. Jay Smith , H. C. Young, Characteristics of production database workloads and the TPC benchmarks, IBM Systems Journal, v.40 n.3, p.781-802, March 2001
Nikolaos Kroupis , Dimitrios Soudris, FILESPPA: Fast Instruction Level Embedded System Power and Performance Analyzer, Microprocessors & Microsystems, v.35 n.3, p.329-342, May, 2011
Pengfei Zhu , Mingyu Chen , Yungang Bao , Licheng Chen , Yongbing Huang, Trace-driven simulation of memory system scheduling in multithread application, Proceedings of the 2012 ACM SIGPLAN Workshop on Memory Systems Performance and Correctness, June 16-16, 2012, Beijing, China
Paul Lieverse , Todor Stefanov , Pieter van der Wolf , Ed Deprettere, System level design with spade: an M-JPEG case study, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
Kristof Beyls , Erik H. D'Hollander, Discovery of locality-improving refactorings by reuse path analysis, Proceedings of the Second international conference on High Performance Computing and Communications, p.220-229, September 13-15, 2006, Munich, Germany
Thierry Lafage , André Seznec , Erven Rohou , François Bodin, Code Cloning Tracing: A ``Pay per Trace'' Approach, Proceedings of the 5th International Euro-Par Conference on Parallel Processing, p.1265-1268, August 31-September 03, 1999
J. Sahuquillo , T. Nachiondo , J. C. Cano , J. A. Gil , A. Pont, Self-similarity in SPLASH-2 workloads on shared memory multiprocessors systems, Proceedings of the 8th Euromicro conference on Parallel and distributed processing, January 19-21, 2000, Rhodos, Greece
Hyunjin Lee , Lei Jin , Kiyeon Lee , Socrates Demetriades , Michael Moeng , Sangyeun Cho, Two-phase trace-driven simulation (TPTS): a fast multicore processor architecture simulation approach, Software—Practice & Experience, v.40 n.3, p.239-258, March 2010
Alan Jay Smith, Cache memory, Encyclopedia of Computer Science, 4th edition, John Wiley and Sons Ltd., Chichester, 2003
D. N. Serpanos , M. Gambrili , D. Chaviaras, Simulation of computer system architectures, Applied system simulation: methodologies and applications, Kluwer Academic Publishers, Norwell, MA, 2003
Xinke Chen , Guangfei Zhang , Huandong Wang , Ruiyang Wu , Peng Wu , Longbing Zhang, MRP: mix real cores and pseudo cores for FPGA-based chip-multiprocessor simulation, Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, March 09-13, 2015, Grenoble, France
Thierry Lafage , André Seznec, Combining Light Static Code Annotation and Instruction-Set Emulation for Flexible and Efficient On-the-Fly Simulation (Research Note), Proceedings from the 6th International Euro-Par Conference on Parallel Processing, p.178-182, August 29-September 01, 2000
Scott F. Kaplan, Complete or fast reference trace collection for simulating multiprogrammed workloads: choose one, ACM SIGMETRICS Performance Evaluation Review, v.32 n.1, June 2004
E. N. Elnozahy, Address trace compression through loop detection and reduction, ACM SIGMETRICS Performance Evaluation Review, v.27 n.1, p.214-215, June 1999
Ramon Doallo , Basilio B. Fraguela , Emilio L. Zapata, Set Associative Cache Behavior Optimization, Proceedings of the 5th International Euro-Par Conference on Parallel Processing, p.229-238, August 31-September 03, 1999
Michael J. Flynn , Patrick Hung , Armita Peymandoust, Using Simple Tools to Evaluate Complex Architectural Trade-offs, IEEE Micro, v.20 n.4, p.67-75, July 2000
Basilio B. Fraguela , Ramón Doallo , Emilio L. Zapata, Modeling set associative caches behavior for irregular computations, ACM SIGMETRICS Performance Evaluation Review, v.26 n.1, p.192-201, June 1998
Milene B. Carvalho , Luís F. W. Góes , Carlos A. P. S. Martins, Dynamically reconfigurable cache architecture using adaptive block allocation policy, Proceedings of the 20th international conference on Parallel and distributed processing, p.217-217, April 25-29, 2006, Rhodes Island, Greece
Sujoy Basu , Sumit Roy , Raj Kumar , Tom Fisher , Bruce E. Blaho, Peppermint and Sled: Tools for Evaluating SMP Systems Based on IA-64 (IPF) Processors, Proceedings of the 16th International Parallel and Distributed Processing Symposium, p.257, April 15-19, 2002
A. N. M. Imroz Choudhury , Kristin C. Potter , Steven G. Parker, Interactive visualization for memory reference traces, Proceedings of the 10th Joint Eurographics / IEEE - VGTC conference on Visualization, May 26-28, 2008, Eindhoven, The Netherlands
John S. Harper , Darren J. Kerbyson , Graham R. Nudd, Analytical Modeling of Set-Associative Cache Behavior, IEEE Transactions on Computers, v.48 n.10, p.1009-1024, October 1999
Nathan P. Ricci , Samuel Z. Guyer , J. Eliot B. Moss, Elephant tracks: portable production of complete and precise gc traces, Proceedings of the 2013 international symposium on International symposium on memory management, June 20-21, 2013, Seattle, Washington, USA
Ariel N. Burton , Paul H. J. Kelly, Performance prediction of paging workloads using lightweight tracing, Future Generation Computer Systems, v.22 n.7, p.784-793, August 2006
S.-N. Chen, A new trace-driven shared-memory multiprocessors machine simulator, International Journal of Computers and Applications, v.29 n.3, p.239-244, June 2007
Jacinto C.A. Cansado , João H.S. Pereira , Edson T. Midorikawa, Considering the frequency dimension into on demand adaptive algorithms, ACM SIGOPS Operating Systems Review, v.44 n.1, January 2010
Mehrdad Reshadi , Prabhat Mishra, Memory access optimizations in instruction-set simulators, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA
Paul Lieverse , Pieter Van Der Wolf , Kees Vissers , Ed Deprettere, A Methodology for Architecture Exploration of Heterogeneous Signal Processing Systems, Journal of VLSI Signal Processing Systems, v.29 n.3, p.197-207, November 2001
Scott F. Kaplan, Collecting whole-system reference traces of multiprogrammed and multithreaded workloads, ACM SIGSOFT Software Engineering Notes, v.29 n.1, January 2004
Ryo Kawahara , Kenta Nakamura , Kouichi Ono , Takeo Nakada , Yoshifumi Sakamoto, Coarse-grained simulation method for performance evaluation of a shared memory system, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.413-418, January 25-28, 2011, Yokohama, Japan
J. L. Peterson , P. J. Bohrer , L. Chen , E. N. Elnozahy , A. Gheith , R. H. Jewell , M. D. Kistler , T. R. Maeurer , S. A. Malone , D. B. Murrell , N. Needel , K. Rajamani , M. A. Rinaldi , R. O. Simpson , K. Sudeep , L. Zhang, Application of full-system simulation in exploratory system design and development, IBM Journal of Research and Development, v.50 n.2/3, p.321-332, March 2006
Takashi Nakada , Tomoaki Tsumura , Hiroshi Nakashima, Design and Implementation of aWorkload Specific Simulator, Proceedings of the 39th annual Symposium on Simulation, p.230-243, April 02-06, 2006
Ashay Rane , James Browne, Enhancing Performance Optimization of Multicore/Multichip Nodes with Data Structure Metrics, ACM Transactions on Parallel Computing, v.1 n.1, p.1-20, May 2014
Scott F. Kaplan , Yannis Smaragdakis , Paul R. Wilson, Trace reduction for virtual memory simulations, ACM SIGMETRICS Performance Evaluation Review, v.27 n.1, p.47-58, June 1999
Diego Andrade , Basilio B. Fraguela , Ramón Doallo, Precise automatable analytical modeling of the cache behavior of codes with indirections, ACM Transactions on Architecture and Code Optimization (TACO), v.4 n.3, p.16-es, September 2007
Yun Liang , Tulika Mitra, An analytical approach for fast and accurate design space exploration of instruction caches, ACM Transactions on Embedded Computing Systems (TECS), v.13 n.3, p.1-29, December 2013
Yun Liang , Tulika Mitra, Improved procedure placement for set associative caches, Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems, October 24-29, 2010, Scottsdale, Arizona, USA
W. Hsu , A. J. Smith, The performance impact of I/O optimizations and disk improvements, IBM Journal of Research and Development, v.48 n.2, p.255-289, March 2004
Roberto Giorgi , Cosimo Antonio Prete , Gianpaolo Prina , Luigi Ricciardi, Trace Factory: Generating Workloads for Trace-Driven Simulation of Shared-Bus Multiprocessors, IEEE Parallel & Distributed Technology: Systems & Technology, v.5 n.4, p.54-68, October 1997
Parijat Dube , Li Zhang , David Daly , Alan Bivens, Performance of large low-associativity caches, ACM SIGMETRICS Performance Evaluation Review, v.37 n.4, March 2010
Florian Schneider , Thomas R. Gross, Using platform-specific performance counters for dynamic compilation, Proceedings of the 18th international conference on Languages and Compilers for Parallel Computing, p.334-346, October 20-22, 2005, Hawthorne, NY
G. Edward Suh , Srinivas Devadas , Larry Rudolph, Analytical cache models with applications to cache partitioning, Proceedings of the 15th international conference on Supercomputing, p.1-12, June 2001, Sorrento, Italy
G. Edward Suh , Srinivas Devadas , Larry Rudolph, Analytical cache models with applications to cache partitioning, ACM International Conference on Supercomputing 25th Anniversary Volume, June 10-13, 2014, Munich, Germany
Rhodes Brown , Karel Driesen , David Eng , Laurie Hendren , John Jorgensen , Clark Verbrugge , Qin Wang, STEP: a framework for the efficient encoding of general trace data, ACM SIGSOFT Software Engineering Notes, v.28 n.1, January 2003
Kiyeon Lee , Sangyeun Cho, Accurately modeling superscalar processor performance with reduced trace, Journal of Parallel and Distributed Computing, v.73 n.4, p.509-521, April, 2013
Scott F. Kaplan , Yannis Smaragdakis , Paul R. Wilson, Flexible reference trace reduction for VM simulations, ACM Transactions on Modeling and Computer Simulation (TOMACS), v.13 n.1, p.1-38, January 2003
Carl J. Mauer , Mark D. Hill , David A. Wood, Full-system timing-first simulation, ACM SIGMETRICS Performance Evaluation Review, v.30 n.1, June 2002
Aditya Toomula , Jaspal Subhlok, Replicating memory behavior for performance prediction, Proceedings of the 7th workshop on Workshop on languages, compilers, and run-time support for scalable systems, p.1-8, October 22-23, 2004, Houston, Texas
Qi Zhu , Erol Gelenbe , Ying Qiao, Adaptive prefetching algorithm in disk controllers, Performance Evaluation, v.65 n.5, p.382-395, May, 2008
Edson T. Midorikawa , Ricardo L. Piantola , Hugo H. Cassettari, On adaptive replacement based on LRU with working area restriction algorithm, ACM SIGOPS Operating Systems Review, v.42 n.6, October 2008
Casey Reardon , Eric Grobelny , Alan D. George , Gongyu Wang, A Simulation Framework for Rapid Analysis of Reconfigurable Computing Systems, ACM Transactions on Reconfigurable Technology and Systems (TRETS), v.3 n.4, p.1-29, November 2010
Razvan Cheveresan , Matt Ramsay , Chris Feucht , Ilya Sharapov, Characteristics of workloads used in high performance and technical computing, Proceedings of the 21st annual international conference on Supercomputing, June 17-21, 2007, Seattle, Washington
Jonathan Weinberg , Michael O. McCracken , Erich Strohmaier , Allan Snavely, Quantifying Locality In The Memory Access Patterns of HPC Applications, Proceedings of the 2005 ACM/IEEE conference on Supercomputing, p.50, November 12-18, 2005
Aleksandar Milenković , Milena Milenković, An efficient single-pass trace compression technique utilizing instruction streams, ACM Transactions on Modeling and Computer Simulation (TOMACS), v.17 n.1, p.2-es, January 2007
Alejandro Rico , Felipe Cabarcas , Carlos Villavieja , Milan Pavlovic , Augusto Vega , Yoav Etsion , Alex Ramirez , Mateo Valero, On the simulation of large-scale architectures using multiple application abstraction levels, ACM Transactions on Architecture and Code Optimization (TACO), v.8 n.4, p.1-20, January 2012
Pierfrancesco Foglia , Roberto Giorgi , Cosimo Antonio Prete, Boosting the Performance of Three-Tier Web Servers Deploying SMP Architecture, Revised Papers from the  NETWORKING 2002 Workshops on Web Engineering and Peer-to-Peer Computing, p.134-146, May 19-24, 2002
Nathan T. Slingerland , Alan Jay Smith, Cache performance for multimedia applications, Proceedings of the 15th international conference on Supercomputing, p.204-217, June 2001, Sorrento, Italy
Yongbing Huang , Licheng Chen , Zehan Cui , Yuan Ruan , Yungang Bao , Mingyu Chen , Ninghui Sun, HMTT: A hybrid hardware/software tracing system for bridging the DRAM access trace's semantic gap, ACM Transactions on Architecture and Code Optimization (TACO), v.11 n.1, p.1-25, February 2014
Pierfrancesco Foglia , Roberto Giorgi , Cosimo Antonio Prete, Reducing coherence overhead and boosting performance of high-end SMP multiprocessors running a DSS workload, Journal of Parallel and Distributed Computing, v.65 n.3, p.289-306, March 2005
Matthias Gries, Methods for evaluating and covering the design space during early design development, Integration, the VLSI Journal, v.38 n.2, p.131-183, December 2004
Xavier Vera , Nerina Bermudo , Josep Llosa , Antonio González, A fast and accurate framework to analyze and optimize cache memory behavior, ACM Transactions on Programming Languages and Systems (TOPLAS), v.26 n.2, p.263-300, March 2004
Pierfrancesco Foglia , Roberto Giorgi , Cosimo Antonio Prete, Speeding-up multiprocessors running DBMS workloads through coherence protocols, International Journal of High Performance Computing and Networking, v.1 n.1-3, p.17-32, January 2004
Jingling Xue , Xavier Vera, Efficient and Accurate Analytical Modeling of Whole-Program Data Cache Behavior, IEEE Transactions on Computers, v.53 n.5, p.547-566, May 2004
Yungang Bao , Mingyu Chen , Yuan Ruan , Li Liu , Jianping Fan , Qingbo Yuan , Bo Song , Jianwei Xu, HMTT: a platform independent full-system memory trace monitoring system, ACM SIGMETRICS Performance Evaluation Review, v.36 n.1, June 2008
Windsor W. Hsu , Alan Jay Smith , Honesty C. Young, The automatic improvement of locality in storage systems, ACM Transactions on Computer Systems (TOCS), v.23 n.4, p.424-473, November 2005
Richard Uhlig , David Nagle , Trevor Mudge , Stuart Sechrest, Trap-driven memory simulation with Tapeworm II, ACM Transactions on Modeling and Computer Simulation (TOMACS), v.7 n.1, p.7-41, Jan. 1997
Windsor W. Hsu , Alan Jay Smith , Honesty C. Young, I/O reference behavior of production database workloads and the TPC benchmarks—an analysis at the logical level, ACM Transactions on Database Systems (TODS), v.26 n.1, p.96-143, March 2001
Roberto Giorgi , Cosimo Antonio Prete, PSCR: A Coherence Protocol for Eliminating Passive Sharing in Shared-Bus Shared-Memory Multiprocessors, IEEE Transactions on Parallel and Distributed Systems, v.10 n.7, p.742-763, July 1999
Richard Uhlig , Trevor N. Mudge, Trace-Driven Memory Simulation: A Survey, Performance Evaluation: Origins and Directions, p.97-139, January 01, 2000
Wei Zang , Ann Gordon-Ross, A survey on cache tuning from a power/energy perspective, ACM Computing Surveys (CSUR), v.45 n.3, p.1-49, June 2013
Joseph A. Fisher , Paolo Faraboschi , Cliff Young, Embedded Computing: A VLIW Approach to Architecture, Compilers and Tools, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2005
Irene Eusgeld, References, Dependability metrics: advanced lectures, Springer-Verlag, Berlin, Heidelberg, 2008
