<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.3 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>D:\xilinx_13.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml ddr2_rtl_top.twx ddr2_rtl_top.ncd -o ddr2_rtl_top.twr
ddr2_rtl_top.pcf -ucf ddr_sdram.ucf

</twCmdLine><twDesign>ddr2_rtl_top.ncd</twDesign><twDesignPath>ddr2_rtl_top.ncd</twDesignPath><twPCF>ddr2_rtl_top.pcf</twPCF><twPcfPath>ddr2_rtl_top.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx110t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2011-10-03, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3223 - Timing constraint TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO        TIMEGRP &quot;RAMS&quot; TS_SYS_CLK * 4; ignored during timing analysis.</twWarn><twInfo anchorID="3">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="NETDELAY" ><twConstHead uID="1"><twConstName UCFConstName="NET &quot;*/u_phy_io/gen_dqs*.u_iob_dqs/en_dqs_sync&quot; MAXDELAY = 850 ps;" ScopeName="">NET         &quot;ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y262.DATAOUT</twSrc><twDest>ILOGIC_X0Y262.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y262.DATAOUT</twSrc><twDest>ILOGIC_X0Y262.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="7" twConstType="NETDELAY" ><twConstHead uID="2"><twConstName UCFConstName="NET &quot;*/u_phy_io/en_dqs[*]&quot; MAXDELAY = 600 ps;" ScopeName="">NET         &quot;ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.529</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.071</twSlack><twNet>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twNet><twDel>0.529</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.071</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y131.DQ</twSrc><twDest>IODELAY_X0Y262.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.529</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="8" twConstType="NETDELAY" ><twConstHead uID="3"><twConstName UCFConstName="NET &quot;*/u_phy_io/gen_dqs*.u_iob_dqs/en_dqs_sync&quot; MAXDELAY = 850 ps;" ScopeName="">NET         &quot;ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.838</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.012</twSlack><twNet>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync</twNet><twDel>0.838</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.012</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y260.DATAOUT</twSrc><twDest>ILOGIC_X0Y260.SR</twDest><twNetDelInfo twAcc="twRouted">0.838</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y260.DATAOUT</twSrc><twDest>ILOGIC_X0Y260.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="9" twConstType="NETDELAY" ><twConstHead uID="4"><twConstName UCFConstName="NET &quot;*/u_phy_io/en_dqs[*]&quot; MAXDELAY = 600 ps;" ScopeName="">NET         &quot;ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.529</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.071</twSlack><twNet>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twNet><twDel>0.529</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.071</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y130.DQ</twSrc><twDest>IODELAY_X0Y260.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.529</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="10" twConstType="NETDELAY" ><twConstHead uID="5"><twConstName UCFConstName="NET &quot;*/u_phy_io/gen_dqs*.u_iob_dqs/en_dqs_sync&quot; MAXDELAY = 850 ps;" ScopeName="">NET         &quot;ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.805</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.045</twSlack><twNet>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync</twNet><twDel>0.805</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.045</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y258.DATAOUT</twSrc><twDest>ILOGIC_X0Y258.SR</twDest><twNetDelInfo twAcc="twRouted">0.805</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y258.DATAOUT</twSrc><twDest>ILOGIC_X0Y258.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="11" twConstType="NETDELAY" ><twConstHead uID="6"><twConstName UCFConstName="NET &quot;*/u_phy_io/en_dqs[*]&quot; MAXDELAY = 600 ps;" ScopeName="">NET         &quot;ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.529</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.071</twSlack><twNet>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twNet><twDel>0.529</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.071</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y129.DQ</twSrc><twDest>IODELAY_X0Y258.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.529</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="12" twConstType="NETDELAY" ><twConstHead uID="7"><twConstName UCFConstName="NET &quot;*/u_phy_io/gen_dqs*.u_iob_dqs/en_dqs_sync&quot; MAXDELAY = 850 ps;" ScopeName="">NET         &quot;ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y222.DATAOUT</twSrc><twDest>ILOGIC_X0Y222.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y222.DATAOUT</twSrc><twDest>ILOGIC_X0Y222.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="13" twConstType="NETDELAY" ><twConstHead uID="8"><twConstName UCFConstName="NET &quot;*/u_phy_io/en_dqs[*]&quot; MAXDELAY = 600 ps;" ScopeName="">NET         &quot;ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.529</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.071</twSlack><twNet>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twNet><twDel>0.529</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.071</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y111.DQ</twSrc><twDest>IODELAY_X0Y222.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.529</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="14" twConstType="PATHDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.684</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X60Y46.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathFromToDelay"><twSlack>12.316</twSlack><twSrc BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twDest><twTotPathDel>2.649</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_ddr2_rtl/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X50Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y46.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.478</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y46.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.770</twLogDel><twRouteDel>1.879</twRouteDel><twTotDel>2.649</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X60Y46.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathFromToDelay"><twSlack>12.316</twSlack><twSrc BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twDest><twTotPathDel>2.649</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_ddr2_rtl/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X50Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y46.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.478</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y46.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.770</twLogDel><twRouteDel>1.879</twRouteDel><twTotDel>2.649</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X60Y46.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathFromToDelay"><twSlack>12.316</twSlack><twSrc BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twDest><twTotPathDel>2.649</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_ddr2_rtl/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X50Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y46.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.478</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y46.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.770</twLogDel><twRouteDel>1.879</twRouteDel><twTotDel>2.649</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_ddr2_rtl/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X55Y60.SR), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="21"><twSlack>1.784</twSlack><twSrc BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_SYNC/U_SYNC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_SYNC/U_SYNC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_ddr2_rtl/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X50Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y63.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y60.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.207</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iSYNC</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twLogDel>0.708</twLogDel><twRouteDel>1.111</twRouteDel><twTotDel>1.819</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_ddr2_rtl/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X54Y60.SR), 1 path
</twPathRptBanner><twRacePath anchorID="22"><twSlack>1.809</twSlack><twSrc BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_ddr2_rtl/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X50Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y63.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y60.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.207</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.708</twLogDel><twRouteDel>1.136</twRouteDel><twTotDel>1.844</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_ddr2_rtl/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X54Y60.SR), 1 path
</twPathRptBanner><twRacePath anchorID="23"><twSlack>1.810</twSlack><twSrc BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_ddr2_rtl/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X50Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y63.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y63.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y60.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.709</twLogDel><twRouteDel>1.136</twRouteDel><twTotDel>1.845</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="24" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.894</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD (SLICE_X50Y63.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathFromToDelay"><twSlack>14.106</twSlack><twSrc BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>0.859</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_ddr2_rtl/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X50Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y63.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>0.383</twRouteDel><twTotDel>0.859</twTotDel><twDestClk twEdge ="twRising">icon_ddr2_rtl/U0/iUPDATE_OUT</twDestClk><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD (SLICE_X50Y63.A4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="27"><twSlack>0.569</twSlack><twSrc BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_ddr2_rtl/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X50Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y63.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y63.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>icon_ddr2_rtl/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.352</twRouteDel><twTotDel>0.569</twTotDel><twDestClk twEdge ="twRising">icon_ddr2_rtl/U0/iUPDATE_OUT</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="28" twConstType="PATHBLOCK" ><twConstHead uID="11"><twConstName UCFConstName="INST &quot;*/gen_dq[*].u_iob_dq/gen*.u_iddr_dq&quot; TIG ;" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>139</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>59</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="52" iCriticalPaths="0" sType="EndPoint">Paths for end point data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (SLICE_X48Y68.CIN), 52 paths
</twPathRptBanner><twPathRpt anchorID="29"><twUnconstPath anchorID="30" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.493</twTotDel><twSrc BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA</twSrc><twDest BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twDel>3.368</twDel><twSUTime>0.090</twSUTime><twTotPathDel>3.458</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA</twSrc><twDest BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X48Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X48Y55.COUT</twSite><twDelType>Twosco</twDelType><twDelInfo twEdge="twRising">2.120</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA</twBEL><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y68.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.090</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF</twBEL><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twBEL></twPathDel><twLogDel>3.458</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>3.458</twTotDel><twDestClk twEdge ="twRising">clk0_tb</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="31"><twUnconstPath anchorID="32" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.484</twTotDel><twSrc BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB</twSrc><twDest BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twDel>3.359</twDel><twSUTime>0.090</twSUTime><twTotPathDel>3.449</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB</twSrc><twDest BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X48Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X48Y55.COUT</twSite><twDelType>Twosco</twDelType><twDelInfo twEdge="twRising">2.111</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB</twBEL><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y68.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.090</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF</twBEL><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twBEL></twPathDel><twLogDel>3.449</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>3.449</twTotDel><twDestClk twEdge ="twRising">clk0_tb</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="33"><twUnconstPath anchorID="34" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.403</twTotDel><twSrc BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC</twSrc><twDest BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twDel>3.278</twDel><twSUTime>0.090</twSUTime><twTotPathDel>3.368</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC</twSrc><twDest BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X48Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X48Y55.COUT</twSite><twDelType>Twosco</twDelType><twDelInfo twEdge="twRising">2.030</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC</twBEL><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y68.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.090</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF</twBEL><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twBEL></twPathDel><twLogDel>3.368</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>3.368</twTotDel><twDestClk twEdge ="twRising">clk0_tb</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE (SLICE_X77Y31.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="35"><twUnconstPath anchorID="36" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.239</twTotDel><twSrc BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE</twDest><twDel>2.657</twDel><twSUTime>0.547</twSUTime><twTotPathDel>3.204</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X84Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X84Y32.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y31.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;7&gt;</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE</twBEL></twPathDel><twLogDel>2.530</twLogDel><twRouteDel>0.674</twRouteDel><twTotDel>3.204</twTotDel><twDestClk twEdge ="twRising">clk0_tb</twDestClk><twPctLog>79.0</twPctLog><twPctRoute>21.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="37"><twUnconstPath anchorID="38" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.238</twTotDel><twSrc BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE</twDest><twDel>2.656</twDel><twSUTime>0.547</twSUTime><twTotPathDel>3.203</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X84Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X84Y32.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y31.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;7&gt;</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE</twBEL></twPathDel><twLogDel>2.529</twLogDel><twRouteDel>0.674</twRouteDel><twTotDel>3.203</twTotDel><twDestClk twEdge ="twRising">clk0_tb</twDestClk><twPctLog>79.0</twPctLog><twPctRoute>21.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE (SLICE_X77Y31.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="39"><twUnconstPath anchorID="40" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.239</twTotDel><twSrc BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE</twDest><twDel>2.657</twDel><twSUTime>0.547</twSUTime><twTotPathDel>3.204</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X84Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X84Y32.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y31.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;7&gt;</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE</twBEL></twPathDel><twLogDel>2.530</twLogDel><twRouteDel>0.674</twRouteDel><twTotDel>3.204</twTotDel><twDestClk twEdge ="twRising">clk0_tb</twDestClk><twPctLog>79.0</twPctLog><twPctRoute>21.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="41"><twUnconstPath anchorID="42" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.238</twTotDel><twSrc BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE</twDest><twDel>2.656</twDel><twSUTime>0.547</twSUTime><twTotPathDel>3.203</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X84Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X84Y32.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y31.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;7&gt;</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE</twBEL></twPathDel><twLogDel>2.529</twLogDel><twRouteDel>0.674</twRouteDel><twTotDel>3.203</twTotDel><twDestClk twEdge ="twRising">clk0_tb</twDestClk><twPctLog>79.0</twPctLog><twPctRoute>21.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (SLICE_X75Y33.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twUnconstPath anchorID="44" twDataPathType="twDataPathMinDelay" ><twTotDel>0.449</twTotDel><twSrc BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL</twSrc><twDest BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR</twDest><twDel>0.680</twDel><twSUTime>0.196</twSUTime><twTotPathDel>0.484</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL</twSrc><twDest BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X74Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X74Y34.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;12&gt;</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y33.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X75Y33.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;9&gt;</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR_MUX</twBEL><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.266</twRouteDel><twTotDel>0.484</twTotDel><twDestClk twEdge ="twRising">clk0_tb</twDestClk><twPctLog>45.0</twPctLog><twPctRoute>55.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X64Y43.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twUnconstPath anchorID="46" twDataPathType="twDataPathMinDelay" ><twTotDel>0.418</twTotDel><twSrc BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twSrc><twDest BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twDest><twDel>0.689</twDel><twSUTime>0.236</twSUTime><twTotPathDel>0.453</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twSrc><twDest BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X65Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X65Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y43.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y43.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.236</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.275</twRouteDel><twTotDel>0.453</twTotDel><twDestClk twEdge ="twRising">clk0_tb</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (SLICE_X73Y32.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="47"><twUnconstPath anchorID="48" twDataPathType="twDataPathMinDelay" ><twTotDel>0.464</twTotDel><twSrc BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL</twSrc><twDest BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR</twDest><twDel>0.695</twDel><twSUTime>0.196</twSUTime><twTotPathDel>0.499</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL</twSrc><twDest BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X72Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X72Y32.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y32.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X73Y32.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;7&gt;</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR_MUX</twBEL><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.237</twLogDel><twRouteDel>0.262</twRouteDel><twTotDel>0.499</twTotDel><twDestClk twEdge ="twRising">clk0_tb</twDestClk><twPctLog>47.5</twPctLog><twPctRoute>52.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="49" twConstType="PATHBLOCK" ><twConstHead uID="12"><twConstName UCFConstName="INST &quot;*/gen_dq[*].u_iob_dq/gen*.u_iddr_dq&quot; TIG ;" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>338</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>324</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X70Y38.D1), 4 paths
</twPathRptBanner><twPathRpt anchorID="50"><twUnconstPath anchorID="51" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.396</twTotDel><twSrc BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_RISING</twSrc><twDest BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.177</twDel><twSUTime>0.184</twSUTime><twTotPathDel>3.361</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_RISING</twSrc><twDest BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X68Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X68Y43.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_RISING</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y41.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>data_format_out/dout_ila_final/N46</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y38.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>data_format_out/dout_ila_final/N46</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y38.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>data_format_out/dout_ila_final/N43</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.843</twLogDel><twRouteDel>2.518</twRouteDel><twTotDel>3.361</twTotDel><twDestClk twEdge ="twRising">CONTROL&lt;0&gt;</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="52"><twUnconstPath anchorID="53" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.986</twTotDel><twSrc BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ</twSrc><twDest BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.767</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.951</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ</twSrc><twDest BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X74Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X74Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;9&gt;</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y34.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;12&gt;</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y38.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.786</twDelInfo><twComp>data_format_out/dout_ila_final/N45</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y38.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>data_format_out/dout_ila_final/N43</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.822</twLogDel><twRouteDel>2.129</twRouteDel><twTotDel>2.951</twTotDel><twDestClk twEdge ="twRising">CONTROL&lt;0&gt;</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="54"><twUnconstPath anchorID="55" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.916</twTotDel><twSrc BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_ECR</twSrc><twDest BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.697</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.881</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_ECR</twSrc><twDest BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X75Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X75Y34.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_ECR</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y34.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;12&gt;</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y38.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.786</twDelInfo><twComp>data_format_out/dout_ila_final/N45</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y38.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>data_format_out/dout_ila_final/N43</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.822</twLogDel><twRouteDel>2.059</twRouteDel><twTotDel>2.881</twTotDel><twDestClk twEdge ="twRising">CONTROL&lt;0&gt;</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X70Y38.D3), 8 paths
</twPathRptBanner><twPathRpt anchorID="56"><twUnconstPath anchorID="57" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.940</twTotDel><twSrc BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twSrc><twDest BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.721</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.905</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twSrc><twDest BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X73Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X73Y33.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y34.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y34.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8</twBEL><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y38.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.008</twLogDel><twRouteDel>1.897</twRouteDel><twTotDel>2.905</twTotDel><twDestClk twEdge ="twRising">CONTROL&lt;0&gt;</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="58"><twUnconstPath anchorID="59" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.911</twTotDel><twSrc BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ</twSrc><twDest BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.692</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.876</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ</twSrc><twDest BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X72Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X72Y33.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y34.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9</twBEL><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y38.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.026</twLogDel><twRouteDel>1.850</twRouteDel><twTotDel>2.876</twTotDel><twDestClk twEdge ="twRising">CONTROL&lt;0&gt;</twDestClk><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="60"><twUnconstPath anchorID="61" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.770</twTotDel><twSrc BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twSrc><twDest BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.551</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.735</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twSrc><twDest BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X73Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X73Y33.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y34.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y34.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8</twBEL><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y38.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.008</twLogDel><twRouteDel>1.727</twRouteDel><twTotDel>2.735</twTotDel><twDestClk twEdge ="twRising">CONTROL&lt;0&gt;</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X70Y38.D5), 5 paths
</twPathRptBanner><twPathRpt anchorID="62"><twUnconstPath anchorID="63" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.353</twTotDel><twSrc BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twSrc><twDest BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.134</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.318</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twSrc><twDest BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X70Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X70Y34.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y36.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.905</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y36.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_13</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y38.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.008</twLogDel><twRouteDel>1.310</twRouteDel><twTotDel>2.318</twTotDel><twDestClk twEdge ="twRising">CONTROL&lt;0&gt;</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="64"><twUnconstPath anchorID="65" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.346</twTotDel><twSrc BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twSrc><twDest BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.127</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.311</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twSrc><twDest BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X66Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X66Y36.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y36.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y36.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_13</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10</twBEL><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y38.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.005</twLogDel><twRouteDel>1.306</twRouteDel><twTotDel>2.311</twTotDel><twDestClk twEdge ="twRising">CONTROL&lt;0&gt;</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="66"><twUnconstPath anchorID="67" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.002</twTotDel><twSrc BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_STATE0</twSrc><twDest BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>1.783</twDel><twSUTime>0.184</twSUTime><twTotPathDel>1.967</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_STATE0</twSrc><twDest BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X72Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X72Y36.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat&lt;1&gt;</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_STATE0</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y36.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y36.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_13</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y38.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.029</twLogDel><twRouteDel>0.938</twRouteDel><twTotDel>1.967</twTotDel><twDestClk twEdge ="twRising">CONTROL&lt;0&gt;</twDestClk><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="68" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>2898</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>464</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.872</twMinPer></twConstHead><twPathRptBanner iPaths="105" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_ddr2_rtl/U0/U_ICON/U_TDO_reg (SLICE_X61Y47.D5), 105 paths
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.128</twSlack><twSrc BELType="RAM">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>7.837</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X1Y7.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X1Y7.DOADOL3</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y37.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.346</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_121</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_121</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y38.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.359</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_121</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y38.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_13</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_7</twBEL><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y47.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iTDO</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y47.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>CONTROL&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iTDO</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon_ddr2_rtl/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.770</twLogDel><twRouteDel>5.067</twRouteDel><twTotDel>7.837</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.237</twSlack><twSrc BELType="RAM">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>7.728</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X1Y7.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X1Y7.DOADOL5</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y38.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.341</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_122</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_122</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y38.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.255</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_122</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y38.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_13</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_7</twBEL><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y47.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iTDO</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y47.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>CONTROL&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iTDO</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon_ddr2_rtl/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.770</twLogDel><twRouteDel>4.958</twRouteDel><twTotDel>7.728</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.522</twSlack><twSrc BELType="RAM">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>7.443</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X1Y7.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X1Y7.DOADOU1</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y35.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.179</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_112</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_112</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y38.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.132</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_112</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y38.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_13</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_7</twBEL><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y47.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iTDO</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y47.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>CONTROL&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iTDO</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon_ddr2_rtl/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.770</twLogDel><twRouteDel>4.673</twRouteDel><twTotDel>7.443</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD (SLICE_X88Y31.DI), 12 paths
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.414</twSlack><twSrc BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twDest><twTotPathDel>5.551</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X55Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X55Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iSYNC</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y56.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y39.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.327</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CONTROL&lt;9&gt;</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y32.A2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>CONTROL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;2&gt;</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_BRK0</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y31.DI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y31.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twBEL></twPathDel><twLogDel>1.067</twLogDel><twRouteDel>4.484</twRouteDel><twTotDel>5.551</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.829</twSlack><twSrc BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twDest><twTotPathDel>5.136</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X60Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X60Y46.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y41.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.319</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>data_format_out/dout_ila_final/N46</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y39.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.015</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iCOMMAND_SEL&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CONTROL&lt;9&gt;</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y32.A2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>CONTROL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;2&gt;</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_BRK0</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y31.DI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y31.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twBEL></twPathDel><twLogDel>1.088</twLogDel><twRouteDel>4.048</twRouteDel><twTotDel>5.136</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.931</twSlack><twSrc BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twDest><twTotPathDel>5.034</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X58Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X58Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y47.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CONTROL&lt;6&gt;</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y39.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.584</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CONTROL&lt;9&gt;</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y32.A2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>CONTROL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;2&gt;</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_BRK0</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y31.DI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y31.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD</twBEL></twPathDel><twLogDel>1.067</twLogDel><twRouteDel>3.967</twRouteDel><twTotDel>5.034</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X1Y7.ENARDENL), 11 paths
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.726</twSlack><twSrc BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twTotPathDel>5.239</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X60Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X60Y47.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CONTROL&lt;20&gt;</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y47.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CONTROL&lt;6&gt;</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y7.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.560</twDelInfo><twComp>CONTROL&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y7.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>4.166</twRouteDel><twTotDel>5.239</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.852</twSlack><twSrc BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="RAM">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twTotPathDel>5.113</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='RAM'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X55Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X55Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iSYNC</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y56.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y47.D4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CONTROL&lt;6&gt;</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y7.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.560</twDelInfo><twComp>CONTROL&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y7.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>4.061</twRouteDel><twTotDel>5.113</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.904</twSlack><twSrc BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="RAM">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twTotPathDel>5.061</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='RAM'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X60Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X60Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y47.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CONTROL&lt;20&gt;</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y47.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CONTROL&lt;6&gt;</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y7.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.560</twDelInfo><twComp>CONTROL&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y7.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>3.988</twRouteDel><twTotDel>5.061</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (SLICE_X75Y35.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twSrc><twDest BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twSrc><twDest BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X75Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X75Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y35.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X75Y35.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_ddr2_rtl/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X55Y61.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.474</twSlack><twSrc BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twSrc><twDest BELType="FF">icon_ddr2_rtl/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twTotPathDel>0.474</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twSrc><twDest BELType='FF'>icon_ddr2_rtl/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X55Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y61.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.289</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y61.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>icon_ddr2_rtl/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>icon_ddr2_rtl/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.289</twRouteDel><twTotDel>0.474</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (SLICE_X72Y30.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.485</twSlack><twSrc BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twSrc><twDest BELType="FF">data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twDest><twTotPathDel>0.485</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twSrc><twDest BELType='FF'>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X72Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X72Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y30.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y30.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.294</twRouteDel><twTotDel>0.485</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">CONTROL&lt;0&gt;</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="93"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="94" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL" logResource="data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL" locationPin="RAMB36_X2Y7.CLKARDCLKL" clockNet="CONTROL&lt;0&gt;"/><twPinLimit anchorID="95" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAU" logResource="data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAU" locationPin="RAMB36_X2Y7.CLKARDCLKU" clockNet="CONTROL&lt;0&gt;"/><twPinLimit anchorID="96" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKAL" logResource="data_format_out/dout_ila_final/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKAL" locationPin="RAMB36_X2Y8.CLKARDCLKL" clockNet="CONTROL&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="97" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK&quot; = PERIOD &quot;SYS_CLK&quot; 8 ns HIGH 50 %;" ScopeName="">TS_SYS_CLK = PERIOD TIMEGRP &quot;SYS_CLK&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="98"><twPinLimitBanner>Component Switching Limit Checks: TS_SYS_CLK = PERIOD TIMEGRP &quot;SYS_CLK&quot; 8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="99" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" logResource="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y5.CLKIN1" clockNet="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/sys_clk_ibufg"/><twPinLimit anchorID="100" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" logResource="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y5.CLKIN1" clockNet="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/sys_clk_ibufg"/><twPinLimit anchorID="101" type="MINPERIOD" name="Tpllper_CLKOUT" slack="6.334" period="8.000" constraintValue="8.000" deviceLimit="1.666" freqLimit="600.240" physResource="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKOUT0" logResource="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y5.CLKOUT0" clockNet="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/clk0_bufg_in"/></twPinLimitRpt></twConst><twConst anchorID="102" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK_200&quot; = PERIOD &quot;SYS_CLK_200&quot; 5 ns HIGH 50 %;" ScopeName="">TS_SYS_CLK_200 = PERIOD TIMEGRP &quot;SYS_CLK_200&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.666</twMinPer></twConstHead><twPinLimitRpt anchorID="103"><twPinLimitBanner>Component Switching Limit Checks: TS_SYS_CLK_200 = PERIOD TIMEGRP &quot;SYS_CLK_200&quot; 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="104" type="MINPERIOD" name="Tbgper_I" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/BUFG_INST.CLK_200_BUFG/I0" logResource="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/BUFG_INST.CLK_200_BUFG/I0" locationPin="BUFGCTRL_X0Y16.I0" clockNet="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/clk200_ibufg"/><twPinLimit anchorID="105" type="MINLOWPULSE" name="Trpw" slack="3.946" period="5.000" constraintValue="2.500" deviceLimit="0.527" physResource="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;/SR" logResource="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_16/SR" locationPin="SLICE_X45Y99.SR" clockNet="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/locked_inv"/><twPinLimit anchorID="106" type="MINHIGHPULSE" name="Trpw" slack="3.946" period="5.000" constraintValue="2.500" deviceLimit="0.527" physResource="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;/SR" logResource="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_16/SR" locationPin="SLICE_X45Y99.SR" clockNet="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/locked_inv"/></twPinLimitRpt></twConst><twConst anchorID="107" twConstType="PATHDELAY" ><twConstHead uID="16"><twConstName UCFConstName="TIMESPEC &quot;TS_MC_RD_DATA_SEL&quot; = FROM &quot;TNM_RD_DATA_SEL&quot; TO FFS &quot;TS_SYS_CLK&quot; * 4;" ScopeName="">TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;</twConstName><twItemCnt>192</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>192</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.496</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_4 (SLICE_X11Y123.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathFromToDelay"><twSlack>27.504</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_4</twDest><twTotPathDel>4.057</twTotPathDel><twClkSkew dest = "3.603" src = "3.756">0.153</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram_top/ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X33Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y131.D1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.543</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y131.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>fifo_control/data_gen/wr_data_fall&lt;23&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y123.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.978</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y123.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r&lt;7&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_4</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>3.521</twRouteDel><twTotDel>4.057</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_25 (SLICE_X13Y112.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathFromToDelay"><twSlack>27.565</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_25</twDest><twTotPathDel>3.902</twTotPathDel><twClkSkew dest = "3.509" src = "3.756">0.247</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_25</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram_top/ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X33Y122.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y113.A2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.738</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y113.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_dlyrst_gate</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y112.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y112.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r&lt;27&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_25</twBEL></twPathDel><twLogDel>0.533</twLogDel><twRouteDel>3.369</twRouteDel><twTotDel>3.902</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_0 (SLICE_X15Y121.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathFromToDelay"><twSlack>27.608</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_0</twDest><twTotPathDel>3.940</twTotPathDel><twClkSkew dest = "3.590" src = "3.756">0.166</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram_top/ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X33Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y130.C2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.520</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y130.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ddr_sdram_top/ila_ddr_sdram/U0/iTRIG_IN&lt;80&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y121.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y121.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r&lt;3&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_0</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>3.404</twRouteDel><twTotDel>3.940</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;
        TS_SYS_CLK * 4;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_19 (SLICE_X12Y116.D5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="114"><twSlack>0.940</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[2].u_ff_rd_data_sel</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_19</twDest><twClkSkew dest = "3.788" src = "3.493">0.295</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[2].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_19</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram_top/ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X33Y122.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[2].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y116.D5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y116.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.216</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;19&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_19_mux00001</twBEL><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_19</twBEL></twPathDel><twLogDel>0.198</twLogDel><twRouteDel>1.323</twRouteDel><twTotDel>1.521</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twDestClk><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_14 (SLICE_X13Y122.C5), 1 path
</twPathRptBanner><twRacePath anchorID="115"><twSlack>0.984</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_14</twDest><twClkSkew dest = "3.867" src = "3.493">0.374</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram_top/ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X33Y122.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y122.C5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.425</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y122.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;15&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_14_mux00001</twBEL><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_14</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>1.425</twRouteDel><twTotDel>1.644</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_28 (SLICE_X6Y114.A6), 1 path
</twPathRptBanner><twRacePath anchorID="116"><twSlack>1.011</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_28</twDest><twClkSkew dest = "3.834" src = "3.493">0.341</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_28</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram_top/ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X33Y122.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y114.A6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.421</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y114.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall&lt;31&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_28_mux00001</twBEL><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_28</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>1.421</twRouteDel><twTotDel>1.638</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="117" twConstType="PATHDELAY" ><twConstHead uID="17"><twConstName UCFConstName="TIMESPEC &quot;TS_MC_RDEN_SEL_MUX&quot; = FROM &quot;TNM_RDEN_SEL_MUX&quot; TO FFS &quot;TS_SYS_CLK&quot; * 4;" ScopeName="">TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_SEL_MUX&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;</twConstName><twItemCnt>64</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>64</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.090</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_9 (SLICE_X11Y126.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathFromToDelay"><twSlack>28.910</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_9</twDest><twTotPathDel>2.957</twTotPathDel><twClkSkew dest = "1.488" src = "1.465">-0.023</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.303" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.156</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X24Y110.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y126.B1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.459</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y126.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall&lt;11&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_9_mux00001</twBEL><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_9</twBEL></twPathDel><twLogDel>0.498</twLogDel><twRouteDel>2.459</twRouteDel><twTotDel>2.957</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_6 (SLICE_X6Y131.C1), 1 path
</twPathRptBanner><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathFromToDelay"><twSlack>29.063</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_6</twDest><twTotPathDel>2.838</twTotPathDel><twClkSkew dest = "1.522" src = "1.465">-0.057</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.303" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.156</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X24Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y131.C1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.338</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall&lt;7&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_6_mux00001</twBEL><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_6</twBEL></twPathDel><twLogDel>0.500</twLogDel><twRouteDel>2.338</twRouteDel><twTotDel>2.838</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_4 (SLICE_X6Y131.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathFromToDelay"><twSlack>29.158</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_4</twDest><twTotPathDel>2.743</twTotPathDel><twClkSkew dest = "1.522" src = "1.465">-0.057</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.303" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.156</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X24Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y131.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.246</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall&lt;7&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_4_mux00001</twBEL><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_4</twBEL></twPathDel><twLogDel>0.497</twLogDel><twRouteDel>2.246</twRouteDel><twTotDel>2.743</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_SEL_MUX&quot; TO TIMEGRP &quot;FFS&quot;
        TS_SYS_CLK * 4;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_27 (SLICE_X12Y112.D5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="124"><twSlack>0.833</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_27</twDest><twClkSkew dest = "0.674" src = "0.583">0.091</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_27</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X24Y110.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y112.D5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y112.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.216</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;27&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_27_mux00001</twBEL><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_27</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.707</twRouteDel><twTotDel>0.924</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_24 (SLICE_X12Y112.A3), 1 path
</twPathRptBanner><twRacePath anchorID="125"><twSlack>1.022</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_24</twDest><twClkSkew dest = "0.674" src = "0.583">0.091</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_24</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X24Y110.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y112.A3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y112.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;27&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_24_mux00001</twBEL><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_24</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.899</twRouteDel><twTotDel>1.113</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_22 (SLICE_X7Y112.C5), 1 path
</twPathRptBanner><twRacePath anchorID="126"><twSlack>1.081</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_22</twDest><twClkSkew dest = "0.700" src = "0.583">0.117</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_22</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X24Y110.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y112.C5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y112.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise&lt;23&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_22_mux00001</twBEL><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_22</twBEL></twPathDel><twLogDel>0.238</twLogDel><twRouteDel>0.960</twRouteDel><twTotDel>1.198</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="127" twConstType="PATHDELAY" ><twConstHead uID="18"><twConstName UCFConstName="TIMESPEC &quot;TS_MC_PHY_INIT_DATA_SEL_0&quot; = FROM &quot;TNM_PHY_INIT_DATA_SEL&quot; TO FFS &quot;TS_SYS_CLK&quot; * 4;" ScopeName="">TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; TS_SYS_CLK * 4;</twConstName><twItemCnt>145</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>145</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.209</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_38 (SLICE_X7Y132.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathFromToDelay"><twSlack>26.791</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_38</twDest><twTotPathDel>4.746</twTotPathDel><twClkSkew dest = "3.611" src = "3.788">0.177</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_38</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram_top/ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X9Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y121.A1</twSite><twDelType>net</twDelType><twFanCnt>90</twFanCnt><twDelInfo twEdge="twRising">2.299</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/Mmux_cal1_data_chk_r_varindex0001_8</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;33&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y132.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.356</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y132.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;39&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_38</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>3.655</twRouteDel><twTotDel>4.746</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">ddr_sdram_top/ddr_sdram/clk90</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_39 (SLICE_X7Y132.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathFromToDelay"><twSlack>26.791</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_39</twDest><twTotPathDel>4.746</twTotPathDel><twClkSkew dest = "3.611" src = "3.788">0.177</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_39</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram_top/ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X9Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y121.A1</twSite><twDelType>net</twDelType><twFanCnt>90</twFanCnt><twDelInfo twEdge="twRising">2.299</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/Mmux_cal1_data_chk_r_varindex0001_8</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;33&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y132.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.356</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y132.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;39&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_39</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>3.655</twRouteDel><twTotDel>4.746</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">ddr_sdram_top/ddr_sdram/clk90</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_37 (SLICE_X7Y132.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathFromToDelay"><twSlack>26.793</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_37</twDest><twTotPathDel>4.744</twTotPathDel><twClkSkew dest = "3.611" src = "3.788">0.177</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_37</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram_top/ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X9Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y121.A1</twSite><twDelType>net</twDelType><twFanCnt>90</twFanCnt><twDelInfo twEdge="twRising">2.299</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/Mmux_cal1_data_chk_r_varindex0001_8</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000&lt;33&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y132.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.356</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y132.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r&lt;39&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_37</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>3.655</twRouteDel><twTotDel>4.744</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">ddr_sdram_top/ddr_sdram/clk90</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO
        TIMEGRP &quot;FFS&quot; TS_SYS_CLK * 4;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/we_n_mux (SLICE_X4Y100.D4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="134"><twSlack>0.411</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/we_n_mux</twDest><twClkSkew dest = "3.821" src = "3.523">0.298</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/we_n_mux</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram_top/ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X9Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y100.D4</twSite><twDelType>net</twDelType><twFanCnt>90</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y100.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.216</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/we_n_mux</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/we_n_mux_mux00001</twBEL><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/we_n_mux</twBEL></twPathDel><twLogDel>0.198</twLogDel><twRouteDel>0.797</twRouteDel><twTotDel>0.995</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/ba_mux_0 (SLICE_X5Y94.A6), 1 path
</twPathRptBanner><twRacePath anchorID="135"><twSlack>0.698</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/ba_mux_0</twDest><twClkSkew dest = "3.720" src = "3.523">0.197</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/ba_mux_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram_top/ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X9Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y94.A6</twSite><twDelType>net</twDelType><twFanCnt>90</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y94.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/ba_mux&lt;2&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/ba_mux_mux0000&lt;0&gt;1</twBEL><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/ba_mux_0</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.964</twRouteDel><twTotDel>1.181</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/ba_mux_1 (SLICE_X5Y94.B6), 1 path
</twPathRptBanner><twRacePath anchorID="136"><twSlack>0.701</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/ba_mux_1</twDest><twClkSkew dest = "3.720" src = "3.523">0.197</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/ba_mux_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram_top/ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X9Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y94.B6</twSite><twDelType>net</twDelType><twFanCnt>90</twFanCnt><twDelInfo twEdge="twRising">0.966</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y94.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/ba_mux&lt;2&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/ba_mux_mux0000&lt;1&gt;1</twBEL><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/ba_mux_1</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.966</twRouteDel><twTotDel>1.184</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="137" twConstType="PATHDELAY" ><twConstHead uID="19"><twConstName UCFConstName="TIMESPEC &quot;TS_MC_PHY_INIT_DATA_SEL_90&quot; = FROM &quot;TNM_PHY_INIT_DATA_SEL&quot; TO RAMS &quot;TS_SYS_CLK&quot; * 4;" ScopeName="">TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;RAMS&quot; TS_SYS_CLK * 4;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="138" twConstType="PATHDELAY" ><twConstHead uID="20"><twConstName UCFConstName="TIMESPEC &quot;TS_MC_GATE_DLY&quot; = FROM &quot;TNM_GATE_DLY&quot; TO FFS &quot;TS_SYS_CLK&quot; * 4;" ScopeName="">TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_GATE_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;</twConstName><twItemCnt>20</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>20</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.247</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X4Y102.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathFromToDelay"><twSlack>29.753</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[17].u_ff_gate_dly</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>1.688</twTotPathDel><twClkSkew dest = "3.551" src = "3.824">0.273</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[17].u_ff_gate_dly</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram_top/ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X5Y102.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;19&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[17].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y102.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y102.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;3&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twBEL><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>1.231</twRouteDel><twTotDel>1.688</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X0Y111.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathFromToDelay"><twSlack>30.015</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[0].u_ff_gate_dly</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>1.449</twTotPathDel><twClkSkew dest = "3.543" src = "3.793">0.250</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[0].u_ff_gate_dly</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram_top/ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X0Y109.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;3&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[0].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y111.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y111.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl</twBEL><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>0.971</twRouteDel><twTotDel>1.449</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X4Y107.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathFromToDelay"><twSlack>30.032</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[5].u_ff_gate_dly</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twTotPathDel>1.412</twTotPathDel><twClkSkew dest = "3.535" src = "3.805">0.270</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[5].u_ff_gate_dly</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram_top/ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X5Y107.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;7&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[5].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y107.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y107.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;1&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl</twBEL><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.955</twRouteDel><twTotDel>1.412</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_GATE_DLY&quot; TO TIMEGRP &quot;FFS&quot;
        TS_SYS_CLK * 4;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X4Y102.A5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="145"><twSlack>0.016</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twClkSkew dest = "3.818" src = "3.557">0.261</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram_top/ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X5Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;19&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y102.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;18&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y102.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;3&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twBEL><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.368</twRouteDel><twTotDel>0.563</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X0Y105.A6), 1 path
</twPathRptBanner><twRacePath anchorID="146"><twSlack>0.060</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twClkSkew dest = "3.823" src = "3.554">0.269</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram_top/ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X5Y103.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;15&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y105.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y105.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;2&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twBEL><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.420</twRouteDel><twTotDel>0.615</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X4Y102.A6), 1 path
</twPathRptBanner><twRacePath anchorID="147"><twSlack>0.063</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twClkSkew dest = "3.818" src = "3.557">0.261</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram_top/ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X5Y102.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;19&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y102.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y102.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r&lt;3&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twBEL><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.415</twRouteDel><twTotDel>0.610</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="148" twConstType="PATHDELAY" ><twConstHead uID="21"><twConstName UCFConstName="TIMESPEC &quot;TS_MC_RDEN_DLY&quot; = FROM &quot;TNM_RDEN_DLY&quot; TO FFS &quot;TS_SYS_CLK&quot; * 4;" ScopeName="">TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.962</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X32Y96.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathFromToDelay"><twSlack>30.038</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>1.412</twTotPathDel><twClkSkew dest = "3.332" src = "3.596">0.264</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram_top/ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X34Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y96.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.955</twRouteDel><twTotDel>1.412</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X32Y96.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathFromToDelay"><twSlack>30.212</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>1.238</twTotPathDel><twClkSkew dest = "3.332" src = "3.596">0.264</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram_top/ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X34Y96.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y96.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.781</twRouteDel><twTotDel>1.238</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X32Y96.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathFromToDelay"><twSlack>30.301</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>1.149</twTotPathDel><twClkSkew dest = "3.332" src = "3.596">0.264</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram_top/ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X34Y96.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y96.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.692</twRouteDel><twTotDel>1.149</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;
        TS_SYS_CLK * 4;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X32Y96.A5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="155"><twSlack>0.050</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twClkSkew dest = "3.583" src = "3.345">0.238</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram_top/ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X34Y96.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y96.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y96.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.379</twRouteDel><twTotDel>0.574</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X32Y96.A6), 1 path
</twPathRptBanner><twRacePath anchorID="156"><twSlack>0.060</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twClkSkew dest = "3.583" src = "3.324">0.259</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram_top/ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X38Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;4&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y96.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y96.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.410</twRouteDel><twTotDel>0.605</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X32Y96.A4), 1 path
</twPathRptBanner><twRacePath anchorID="157"><twSlack>0.308</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twClkSkew dest = "3.583" src = "3.345">0.238</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram_top/ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X34Y96.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y96.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y96.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.637</twRouteDel><twTotDel>0.832</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="158" twConstType="PATHDELAY" ><twConstHead uID="22"><twConstName UCFConstName="TIMESPEC &quot;TS_MC_CAL_RDEN_DLY&quot; = FROM &quot;TNM_CAL_RDEN_DLY&quot; TO FFS &quot;TS_SYS_CLK&quot; * 4;" ScopeName="">TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_CAL_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.951</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X64Y88.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathFromToDelay"><twSlack>30.049</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twTotPathDel>1.427</twTotPathDel><twClkSkew dest = "3.239" src = "3.477">0.238</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram_top/ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X64Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y88.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y88.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>0.949</twRouteDel><twTotDel>1.427</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X64Y88.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathFromToDelay"><twSlack>30.316</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twTotPathDel>1.160</twTotPathDel><twClkSkew dest = "3.239" src = "3.477">0.238</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram_top/ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X64Y89.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y88.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y88.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>0.682</twRouteDel><twTotDel>1.160</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X64Y88.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathFromToDelay"><twSlack>30.380</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twTotPathDel>1.096</twTotPathDel><twClkSkew dest = "3.239" src = "3.477">0.238</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram_top/ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X64Y89.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y88.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y88.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>0.618</twRouteDel><twTotDel>1.096</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_CAL_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;
        TS_SYS_CLK * 4;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X64Y88.A5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="165"><twSlack>0.040</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twClkSkew dest = "3.483" src = "3.234">0.249</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram_top/ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X64Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y88.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y88.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.361</twRouteDel><twTotDel>0.575</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X64Y88.A6), 1 path
</twPathRptBanner><twRacePath anchorID="166"><twSlack>0.117</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twClkSkew dest = "3.483" src = "3.253">0.230</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram_top/ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X62Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;4&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y88.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y88.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>0.633</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X64Y88.A3), 1 path
</twPathRptBanner><twRacePath anchorID="167"><twSlack>0.247</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twClkSkew dest = "3.483" src = "3.234">0.249</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram_top/ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X64Y89.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y88.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y88.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.568</twRouteDel><twTotDel>0.782</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="168" twConstType="PATHDELAY" ><twConstHead uID="23"><twConstName UCFConstName="TIMESPEC TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = FROM EN_DQS_FF TO TNM_DQ_CE_IDDR 3.85 ns DATAPATHONLY;" ScopeName="">TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP &quot;EN_DQS_FF&quot; TO TIMEGRP         &quot;TNM_DQ_CE_IDDR&quot; 3.85 ns DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.690</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathFromToDelay"><twSlack>1.160</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.690</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X0Y130.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y260.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y260.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y260.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y260.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.529</twRouteDel><twTotDel>2.690</twTotDel><twDestClk twEdge ="twFalling">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y258.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathFromToDelay"><twSlack>1.160</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.690</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X0Y129.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y258.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y258.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y258.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y258.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.529</twRouteDel><twTotDel>2.690</twTotDel><twDestClk twEdge ="twFalling">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y262.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathFromToDelay"><twSlack>1.160</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.690</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X0Y131.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y262.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y262.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y262.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y262.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.529</twRouteDel><twTotDel>2.690</twTotDel><twDestClk twEdge ="twFalling">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP &quot;EN_DQS_FF&quot; TO TIMEGRP
        &quot;TNM_DQ_CE_IDDR&quot; 3.85 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="175"><twSlack>2.763</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X0Y130.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y260.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y260.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y260.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y260.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.487</twRouteDel><twTotDel>2.763</twTotDel><twDestClk twEdge ="twFalling">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>82.4</twPctLog><twPctRoute>17.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y258.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="176"><twSlack>2.763</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X0Y129.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y258.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y258.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y258.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y258.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.487</twRouteDel><twTotDel>2.763</twTotDel><twDestClk twEdge ="twFalling">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>82.4</twPctLog><twPctRoute>17.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y262.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="177"><twSlack>2.763</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X0Y131.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y262.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y262.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y262.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y262.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.487</twRouteDel><twTotDel>2.763</twTotDel><twDestClk twEdge ="twFalling">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>82.4</twPctLog><twPctRoute>17.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="178" twConstType="PATHDELAY" ><twConstHead uID="24"><twConstName UCFConstName="TIMESPEC &quot;TS_DQ_CE&quot; = FROM &quot;TNM_DQ_CE_IDDR&quot; TO &quot;TNM_DQS_FLOPS&quot; 3.6 ns;" ScopeName="">TS_DQ_CE = MAXDELAY FROM TIMEGRP &quot;TNM_DQ_CE_IDDR&quot; TO TIMEGRP &quot;TNM_DQS_FLOPS&quot;         3.6 ns;</twConstName><twItemCnt>64</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.975</twMaxDel><twMinPer>3.902</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y243.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="179"><twConstPath anchorID="180" twDataPathType="twDataPathFromToDelay"><twSlack>1.625</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.040</twTotPathDel><twClkSkew dest = "0.296" src = "0.196">-0.100</twClkSkew><twDelConst>3.600</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y258.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y258.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y243.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y243.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.942</twRouteDel><twTotDel>2.040</twTotDel><twDestClk twEdge ="twFalling">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>53.8</twPctLog><twPctRoute>46.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="181"><twConstPath anchorID="182" twDataPathType="twDataPathFromToDelay"><twSlack>1.649</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.016</twTotPathDel><twClkSkew dest = "0.296" src = "0.196">-0.100</twClkSkew><twDelConst>3.600</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y258.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y258.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y243.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y243.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.942</twRouteDel><twTotDel>2.016</twTotDel><twDestClk twEdge ="twRising">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>53.3</twPctLog><twPctRoute>46.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y242.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathFromToDelay"><twSlack>1.625</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.040</twTotPathDel><twClkSkew dest = "0.296" src = "0.196">-0.100</twClkSkew><twDelConst>3.600</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y258.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y258.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y242.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y242.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.942</twRouteDel><twTotDel>2.040</twTotDel><twDestClk twEdge ="twFalling">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>53.8</twPctLog><twPctRoute>46.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathFromToDelay"><twSlack>1.649</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.016</twTotPathDel><twClkSkew dest = "0.296" src = "0.196">-0.100</twClkSkew><twDelConst>3.600</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y258.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y258.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y242.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y242.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.942</twRouteDel><twTotDel>2.016</twTotDel><twDestClk twEdge ="twRising">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>53.3</twPctLog><twPctRoute>46.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y241.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathFromToDelay"><twSlack>1.637</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.033</twTotPathDel><twClkSkew dest = "0.301" src = "0.196">-0.105</twClkSkew><twDelConst>3.600</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y258.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y258.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y241.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.935</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y241.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.935</twRouteDel><twTotDel>2.033</twTotDel><twDestClk twEdge ="twFalling">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>54.0</twPctLog><twPctRoute>46.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathFromToDelay"><twSlack>1.661</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.009</twTotPathDel><twClkSkew dest = "0.301" src = "0.196">-0.105</twClkSkew><twDelConst>3.600</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y258.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y258.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y241.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.935</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y241.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.935</twRouteDel><twTotDel>2.009</twTotDel><twDestClk twEdge ="twRising">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>53.5</twPctLog><twPctRoute>46.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP &quot;TNM_DQ_CE_IDDR&quot; TO TIMEGRP &quot;TNM_DQS_FLOPS&quot;
        3.6 ns;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y267.CE1), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="191"><twSlack>1.004</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y267.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y267.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>1.085</twTotDel><twDestClk twEdge ="twRising">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>67.9</twPctLog><twPctRoute>32.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="192"><twSlack>1.030</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y267.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y267.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>1.111</twTotDel><twDestClk twEdge ="twFalling">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y266.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="193"><twSlack>1.004</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y266.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y266.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>1.085</twTotDel><twDestClk twEdge ="twRising">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>67.9</twPctLog><twPctRoute>32.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="194"><twSlack>1.030</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y266.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y266.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>1.111</twTotDel><twDestClk twEdge ="twFalling">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y265.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="195"><twSlack>1.018</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y265.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y265.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.343</twRouteDel><twTotDel>1.080</twTotDel><twDestClk twEdge ="twRising">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>68.2</twPctLog><twPctRoute>31.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="196"><twSlack>1.044</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y265.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y265.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.343</twRouteDel><twTotDel>1.106</twTotDel><twDestClk twEdge ="twFalling">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>69.0</twPctLog><twPctRoute>31.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="197" twConstType="PERIOD" ><twConstHead uID="25"><twConstName UCFConstName="TIMESPEC &quot;TS_clk_in&quot; = PERIOD &quot;clk_in&quot; 20 ns HIGH 50 %;" ScopeName="">TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.000</twMinPer></twConstHead><twPinLimitRpt anchorID="198"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="199" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="pll_gen/PLL_ADV_INST/CLKOUT3" logResource="pll_gen/PLL_ADV_INST/CLKOUT3" locationPin="PLL_ADV_X0Y0.CLKOUT3" clockNet="pll_gen/CLKOUT3_BUF"/><twPinLimit anchorID="200" type="MINPERIOD" name="Tpllper_CLKOUT" slack="6.334" period="8.000" constraintValue="8.000" deviceLimit="1.666" freqLimit="600.240" physResource="pll_gen/PLL_ADV_INST/CLKOUT2" logResource="pll_gen/PLL_ADV_INST/CLKOUT2" locationPin="PLL_ADV_X0Y0.CLKOUT2" clockNet="pll_gen/CLKOUT2_BUF"/><twPinLimit anchorID="201" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.000" period="20.000" constraintValue="10.000" deviceLimit="3.000" physResource="pll_gen/PLL_ADV_INST/CLKIN1" logResource="pll_gen/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="clk_in_IBUF"/></twPinLimitRpt></twConst><twConst anchorID="202" twConstType="PERIOD" ><twConstHead uID="26"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK&quot; = PERIOD &quot;SYS_CLK&quot; 8 ns HIGH 50 %;" ScopeName="">TS_ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clk0_bufg_in = PERIOD TIMEGRP         &quot;ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clk0_bufg_in&quot;         TS_SYS_CLK HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.550</twMinPer></twConstHead><twPinLimitRpt anchorID="203"><twPinLimitBanner>Component Switching Limit Checks: TS_ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clk0_bufg_in = PERIOD TIMEGRP
        &quot;ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clk0_bufg_in&quot;
        TS_SYS_CLK HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="204" type="MINHIGHPULSE" name="Torpwh" slack="5.450" period="8.000" constraintValue="4.000" deviceLimit="1.275" physResource="ddr2_cs_n_0_OBUF/REV" logResource="ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n/REV" locationPin="OLOGIC_X0Y209.REV" clockNet="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst0_sync_r&lt;24&gt;"/><twPinLimit anchorID="205" type="MINHIGHPULSE" name="Torpwh" slack="5.450" period="8.000" constraintValue="4.000" deviceLimit="1.275" physResource="ddr2_cs_n_1_OBUF/REV" logResource="ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[1]..u_ff_cs_n/REV" locationPin="OLOGIC_X0Y206.REV" clockNet="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst0_sync_r&lt;24&gt;"/><twPinLimit anchorID="206" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_out/SR" logResource="ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/SR" locationPin="OLOGIC_X0Y263.SR" clockNet="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst0_sync_r_24_1"/></twPinLimitRpt></twConst><twConst anchorID="207" twConstType="PERIOD" ><twConstHead uID="27"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK&quot; = PERIOD &quot;SYS_CLK&quot; 8 ns HIGH 50 %;" ScopeName="">TS_ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clk90_bufg_in = PERIOD         TIMEGRP &quot;ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clk90_bufg_in&quot;         TS_SYS_CLK PHASE 2 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.500</twMinPer></twConstHead><twPinLimitRpt anchorID="208"><twPinLimitBanner>Component Switching Limit Checks: TS_ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clk90_bufg_in = PERIOD
        TIMEGRP &quot;ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clk90_bufg_in&quot;
        TS_SYS_CLK PHASE 2 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="209" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/dq_out/SR" logResource="ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y275.SR" clockNet="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst90_sync_r&lt;24&gt;"/><twPinLimit anchorID="210" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/dq_out/SR" logResource="ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y277.SR" clockNet="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst90_sync_r_24_3"/><twPinLimit anchorID="211" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/dq_out/SR" logResource="ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y279.SR" clockNet="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst90_sync_r_24_2"/></twPinLimitRpt></twConst><twConst anchorID="212" twConstType="PERIOD" ><twConstHead uID="28"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK&quot; = PERIOD &quot;SYS_CLK&quot; 8 ns HIGH 50 %;" ScopeName="">TS_ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clkdiv0_bufg_in = PERIOD         TIMEGRP         &quot;ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clkdiv0_bufg_in&quot;         TS_SYS_CLK / 0.5 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.999</twMinPer></twConstHead><twPinLimitRpt anchorID="213"><twPinLimitBanner>Component Switching Limit Checks: TS_ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clkdiv0_bufg_in = PERIOD
        TIMEGRP
        &quot;ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clkdiv0_bufg_in&quot;
        TS_SYS_CLK / 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="214" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C" logResource="ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C" locationPin="IODELAY_X0Y260.C" clockNet="ddr_sdram_top/ddr_sdram/clkdiv0"/><twPinLimit anchorID="215" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/u_idelay_dq/C" logResource="ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y236.C" clockNet="ddr_sdram_top/ddr_sdram/clkdiv0"/><twPinLimit anchorID="216" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/u_idelay_dq/C" logResource="ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y241.C" clockNet="ddr_sdram_top/ddr_sdram/clkdiv0"/></twPinLimitRpt></twConst><twConst anchorID="217" twConstType="PERIOD" ><twConstHead uID="29"><twConstName UCFConstName="TIMESPEC &quot;TS_clk_in&quot; = PERIOD &quot;clk_in&quot; 20 ns HIGH 50 %;" ScopeName="">TS_pll_gen_CLKOUT2_BUF = PERIOD TIMEGRP &quot;pll_gen_CLKOUT2_BUF&quot; TS_clk_in / 2.5         HIGH 50%;</twConstName><twItemCnt>63</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>63</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.910</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ila_ddr_sdram/U0/I_TQ0.G_TW[2].U_TQ (SLICE_X7Y104.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="218"><twConstPath anchorID="219" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.090</twSlack><twSrc BELType="RAM">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af</twSrc><twDest BELType="FF">ddr_sdram_top/ila_ddr_sdram/U0/I_TQ0.G_TW[2].U_TQ</twDest><twTotPathDel>2.752</twTotPathDel><twClkSkew dest = "1.766" src = "6.614">4.848</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.303" fPhaseErr="0.154" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.310</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af</twSrc><twDest BELType='FF'>ddr_sdram_top/ila_ddr_sdram/U0/I_TQ0.G_TW[2].U_TQ</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X0Y16.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>RAMB36_X0Y16.ALMOSTFULL</twSite><twDelType>Trcko_AFULL</twDelType><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y104.CX</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>app_af_afull</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y104.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>ddr_sdram_top/ila_ddr_sdram/U0/iTRIG_IN&lt;3&gt;</twComp><twBEL>ddr_sdram_top/ila_ddr_sdram/U0/I_TQ0.G_TW[2].U_TQ</twBEL></twPathDel><twLogDel>1.024</twLogDel><twRouteDel>1.728</twRouteDel><twTotDel>2.752</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ila_ddr_sdram/U0/I_TQ0.G_TW[1].U_TQ (SLICE_X7Y104.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="220"><twConstPath anchorID="221" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.103</twSlack><twSrc BELType="RAM">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twSrc><twDest BELType="FF">ddr_sdram_top/ila_ddr_sdram/U0/I_TQ0.G_TW[1].U_TQ</twDest><twTotPathDel>2.581</twTotPathDel><twClkSkew dest = "1.766" src = "6.772">5.006</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.303" fPhaseErr="0.154" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.310</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twSrc><twDest BELType='FF'>ddr_sdram_top/ila_ddr_sdram/U0/I_TQ0.G_TW[1].U_TQ</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X0Y25.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>RAMB36_X0Y25.ALMOSTFULL</twSite><twDelType>Trcko_AFULL</twDelType><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y104.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.572</twDelInfo><twComp>app_wdf_afull</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y104.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>ddr_sdram_top/ila_ddr_sdram/U0/iTRIG_IN&lt;3&gt;</twComp><twBEL>ddr_sdram_top/ila_ddr_sdram/U0/I_TQ0.G_TW[1].U_TQ</twBEL></twPathDel><twLogDel>1.009</twLogDel><twRouteDel>1.572</twRouteDel><twTotDel>2.581</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ila_ddr_sdram/U0/I_TQ0.G_TW[4].U_TQ (SLICE_X23Y82.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="222"><twConstPath anchorID="223" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.541</twSlack><twSrc BELType="FF">fifo_control/data_gen/wr_data_vd</twSrc><twDest BELType="FF">ddr_sdram_top/ila_ddr_sdram/U0/I_TQ0.G_TW[4].U_TQ</twDest><twTotPathDel>2.292</twTotPathDel><twClkSkew dest = "1.631" src = "6.488">4.857</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.303" fPhaseErr="0.154" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.310</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fifo_control/data_gen/wr_data_vd</twSrc><twDest BELType='FF'>ddr_sdram_top/ila_ddr_sdram/U0/I_TQ0.G_TW[4].U_TQ</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X23Y111.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>fifo_control/data_gen/wr_data_vd</twComp><twBEL>fifo_control/data_gen/wr_data_vd</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y82.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>fifo_control/data_gen/wr_data_vd</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y82.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>ddr_sdram_top/ila_ddr_sdram/U0/iTRIG_IN&lt;12&gt;</twComp><twBEL>ddr_sdram_top/ila_ddr_sdram/U0/I_TQ0.G_TW[4].U_TQ</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>1.853</twRouteDel><twTotDel>2.292</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_pll_gen_CLKOUT2_BUF = PERIOD TIMEGRP &quot;pll_gen_CLKOUT2_BUF&quot; TS_clk_in / 2.5
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ila_ddr_sdram/U0/I_TQ0.G_TW[57].U_TQ (SLICE_X8Y127.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="224"><twConstPath anchorID="225" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>4.221</twSlack><twSrc BELType="FF">fifo_control/data_gen/wr_data_rise_17</twSrc><twDest BELType="FF">ddr_sdram_top/ila_ddr_sdram/U0/I_TQ0.G_TW[57].U_TQ</twDest><twTotPathDel>0.334</twTotPathDel><twClkSkew dest = "1.953" src = "6.150">4.197</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.303" fPhaseErr="0.154" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.310</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fifo_control/data_gen/wr_data_rise_17</twSrc><twDest BELType='FF'>ddr_sdram_top/ila_ddr_sdram/U0/I_TQ0.G_TW[57].U_TQ</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X9Y127.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>fifo_control/data_gen/wr_data_rise&lt;19&gt;</twComp><twBEL>fifo_control/data_gen/wr_data_rise_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y127.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>fifo_control/data_gen/wr_data_rise&lt;17&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y127.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>ddr_sdram_top/ila_ddr_sdram/U0/iTRIG_IN&lt;60&gt;</twComp><twBEL>ddr_sdram_top/ila_ddr_sdram/U0/I_TQ0.G_TW[57].U_TQ</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.156</twRouteDel><twTotDel>0.334</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125</twDestClk><twPctLog>53.3</twPctLog><twPctRoute>46.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ila_ddr_sdram/U0/I_TQ0.G_TW[65].U_TQ (SLICE_X16Y127.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>4.222</twSlack><twSrc BELType="FF">fifo_control/data_gen/wr_data_rise_25</twSrc><twDest BELType="FF">ddr_sdram_top/ila_ddr_sdram/U0/I_TQ0.G_TW[65].U_TQ</twDest><twTotPathDel>0.331</twTotPathDel><twClkSkew dest = "1.930" src = "6.131">4.201</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.303" fPhaseErr="0.154" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.310</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>fifo_control/data_gen/wr_data_rise_25</twSrc><twDest BELType='FF'>ddr_sdram_top/ila_ddr_sdram/U0/I_TQ0.G_TW[65].U_TQ</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X17Y127.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>fifo_control/data_gen/wr_data_rise&lt;27&gt;</twComp><twBEL>fifo_control/data_gen/wr_data_rise_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y127.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>fifo_control/data_gen/wr_data_rise&lt;25&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y127.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>ddr_sdram_top/ila_ddr_sdram/U0/iTRIG_IN&lt;68&gt;</twComp><twBEL>ddr_sdram_top/ila_ddr_sdram/U0/I_TQ0.G_TW[65].U_TQ</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.153</twRouteDel><twTotDel>0.331</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125</twDestClk><twPctLog>53.8</twPctLog><twPctRoute>46.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ila_ddr_sdram/U0/I_TQ0.G_TW[59].U_TQ (SLICE_X8Y127.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="228"><twConstPath anchorID="229" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>4.227</twSlack><twSrc BELType="FF">fifo_control/data_gen/wr_data_rise_19</twSrc><twDest BELType="FF">ddr_sdram_top/ila_ddr_sdram/U0/I_TQ0.G_TW[59].U_TQ</twDest><twTotPathDel>0.340</twTotPathDel><twClkSkew dest = "1.953" src = "6.150">4.197</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.303" fPhaseErr="0.154" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.310</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fifo_control/data_gen/wr_data_rise_19</twSrc><twDest BELType='FF'>ddr_sdram_top/ila_ddr_sdram/U0/I_TQ0.G_TW[59].U_TQ</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X9Y127.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>fifo_control/data_gen/wr_data_rise&lt;19&gt;</twComp><twBEL>fifo_control/data_gen/wr_data_rise_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y127.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>fifo_control/data_gen/wr_data_rise&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y127.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>ddr_sdram_top/ila_ddr_sdram/U0/iTRIG_IN&lt;60&gt;</twComp><twBEL>ddr_sdram_top/ila_ddr_sdram/U0/I_TQ0.G_TW[59].U_TQ</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.156</twRouteDel><twTotDel>0.340</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="230"><twPinLimitBanner>Component Switching Limit Checks: TS_pll_gen_CLKOUT2_BUF = PERIOD TIMEGRP &quot;pll_gen_CLKOUT2_BUF&quot; TS_clk_in / 2.5
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="231" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" logResource="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y5.CLKIN1" clockNet="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/sys_clk_ibufg"/><twPinLimit anchorID="232" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" logResource="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y5.CLKIN1" clockNet="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/sys_clk_ibufg"/><twPinLimit anchorID="233" type="MINPERIOD" name="Tbgper_I" slack="6.334" period="8.000" constraintValue="8.000" deviceLimit="1.666" freqLimit="600.240" physResource="pll_gen/CLKOUT2_BUFG_INST/I0" logResource="pll_gen/CLKOUT2_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y1.I0" clockNet="pll_gen/CLKOUT2_BUF"/></twPinLimitRpt></twConst><twConst anchorID="234" twConstType="PERIOD" ><twConstHead uID="30"><twConstName UCFConstName="TIMESPEC &quot;TS_clk_in&quot; = PERIOD &quot;clk_in&quot; 20 ns HIGH 50 %;" ScopeName="">TS_pll_gen_CLKOUT3_BUF = PERIOD TIMEGRP &quot;pll_gen_CLKOUT3_BUF&quot; TS_clk_in / 4         HIGH 50%;</twConstName><twItemCnt>24</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>24</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.912</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_24 (SLICE_X20Y109.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="235"><twConstPath anchorID="236" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.088</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_23</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_24</twDest><twTotPathDel>1.870</twTotPathDel><twClkSkew dest = "0.591" src = "0.551">-0.040</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_23</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_24</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram_top/ddr_sdram/clk200</twSrcClk><twPathDel><twSite>SLICE_X46Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y109.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.432</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y109.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r&lt;24&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_24</twBEL></twPathDel><twLogDel>0.438</twLogDel><twRouteDel>1.432</twRouteDel><twTotDel>1.870</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">ddr_sdram_top/ddr_sdram/clk200</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_16 (SLICE_X45Y99.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="237"><twConstPath anchorID="238" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.394</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_15</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_16</twDest><twTotPathDel>1.486</twTotPathDel><twClkSkew dest = "1.182" src = "1.220">0.038</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_15</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_16</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X50Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram_top/ddr_sdram/clk200</twSrcClk><twPathDel><twSite>SLICE_X50Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y99.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y99.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_16</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>1.044</twRouteDel><twTotDel>1.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">ddr_sdram_top/ddr_sdram/clk200</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_10 (SLICE_X52Y95.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="239"><twConstPath anchorID="240" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.638</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_9</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_10</twDest><twTotPathDel>1.280</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_9</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram_top/ddr_sdram/clk200</twSrcClk><twPathDel><twSite>SLICE_X52Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y95.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y95.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_10</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>0.814</twRouteDel><twTotDel>1.280</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">ddr_sdram_top/ddr_sdram/clk200</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_pll_gen_CLKOUT3_BUF = PERIOD TIMEGRP &quot;pll_gen_CLKOUT3_BUF&quot; TS_clk_in / 4
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_20 (SLICE_X46Y101.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="241"><twConstPath anchorID="242" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.447</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_19</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_20</twDest><twTotPathDel>0.653</twTotPathDel><twClkSkew dest = "1.388" src = "1.182">-0.206</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_19</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_20</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">ddr_sdram_top/ddr_sdram/clk200</twSrcClk><twPathDel><twSite>SLICE_X45Y99.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y101.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.468</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y101.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_20</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.468</twRouteDel><twTotDel>0.653</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">ddr_sdram_top/ddr_sdram/clk200</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_17 (SLICE_X45Y99.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="243"><twConstPath anchorID="244" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_16</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_17</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_16</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_17</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">ddr_sdram_top/ddr_sdram/clk200</twSrcClk><twPathDel><twSite>SLICE_X45Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y99.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y99.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_17</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">ddr_sdram_top/ddr_sdram/clk200</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_5 (SLICE_X57Y94.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="245"><twConstPath anchorID="246" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_4</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_5</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_4</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X57Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">ddr_sdram_top/ddr_sdram/clk200</twSrcClk><twPathDel><twSite>SLICE_X57Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y94.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y94.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst200_sync_r_5</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">ddr_sdram_top/ddr_sdram/clk200</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="247"><twPinLimitBanner>Component Switching Limit Checks: TS_pll_gen_CLKOUT3_BUF = PERIOD TIMEGRP &quot;pll_gen_CLKOUT3_BUF&quot; TS_clk_in / 4
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="248" type="MINPERIOD" name="Tbgper_I" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/BUFG_INST.CLK_200_BUFG/I0" logResource="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/BUFG_INST.CLK_200_BUFG/I0" locationPin="BUFGCTRL_X0Y16.I0" clockNet="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/clk200_ibufg"/><twPinLimit anchorID="249" type="MINPERIOD" name="Tbgper_I" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="pll_gen/CLKOUT3_BUFG_INST/I0" logResource="pll_gen/CLKOUT3_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y0.I0" clockNet="pll_gen/CLKOUT3_BUF"/><twPinLimit anchorID="250" type="MINPERIOD" name="Tbgper_I" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/bufg_clk_200/I0" logResource="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/bufg_clk_200/I0" locationPin="BUFGCTRL_X0Y31.I0" clockNet="clk_200"/></twPinLimitRpt></twConst><twConst anchorID="251" twConstType="PERIOD" ><twConstHead uID="31"><twConstName UCFConstName="" ScopeName="">TS_ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clk0_bufg_in_0 = PERIOD         TIMEGRP &quot;ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clk0_bufg_in_0&quot;         TS_pll_gen_CLKOUT2_BUF HIGH 50%;</twConstName><twItemCnt>14226</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5373</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.130</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point data_format_out/dout_ila_final/U0/I_TQ0.G_TW[65].U_TQ (SLICE_X46Y61.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="252"><twConstPath anchorID="253" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.870</twSlack><twSrc BELType="RAM">rd_fifo_module/rd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">data_format_out/dout_ila_final/U0/I_TQ0.G_TW[65].U_TQ</twDest><twTotPathDel>6.559</twTotPathDel><twClkSkew dest = "1.209" src = "1.624">0.415</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.303" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.156</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='RAM'>rd_fifo_module/rd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>data_format_out/dout_ila_final/U0/I_TQ0.G_TW[65].U_TQ</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X1Y20.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>RAMB36_X1Y20.DOBDOL15</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>rd_fifo_module/rd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>rd_fifo_module/rd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y61.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">4.390</twDelInfo><twComp>rd_fifo_out&lt;63&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y61.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>data_format_out/dout_ila_final/U0/iTRIG_IN&lt;67&gt;</twComp><twBEL>data_format_out/dout_ila_final/U0/I_TQ0.G_TW[65].U_TQ</twBEL></twPathDel><twLogDel>2.169</twLogDel><twRouteDel>4.390</twRouteDel><twTotDel>6.559</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point data_format_out/dout_ila_final/U0/I_TQ0.G_TW[64].U_TQ (SLICE_X46Y61.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="254"><twConstPath anchorID="255" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.272</twSlack><twSrc BELType="RAM">rd_fifo_module/rd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">data_format_out/dout_ila_final/U0/I_TQ0.G_TW[64].U_TQ</twDest><twTotPathDel>6.161</twTotPathDel><twClkSkew dest = "1.209" src = "1.620">0.411</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.303" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.156</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='RAM'>rd_fifo_module/rd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>data_format_out/dout_ila_final/U0/I_TQ0.G_TW[64].U_TQ</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X1Y20.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>RAMB36_X1Y20.DOBDOU14</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>rd_fifo_module/rd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>rd_fifo_module/rd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y61.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.989</twDelInfo><twComp>rd_fifo_out&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y61.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>data_format_out/dout_ila_final/U0/iTRIG_IN&lt;67&gt;</twComp><twBEL>data_format_out/dout_ila_final/U0/I_TQ0.G_TW[64].U_TQ</twBEL></twPathDel><twLogDel>2.172</twLogDel><twRouteDel>3.989</twRouteDel><twTotDel>6.161</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point data_format_out/dout_ila_final/U0/I_TQ0.G_TW[27].U_TQ (SLICE_X47Y55.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="256"><twConstPath anchorID="257" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.574</twSlack><twSrc BELType="RAM">rd_fifo_module/rd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">data_format_out/dout_ila_final/U0/I_TQ0.G_TW[27].U_TQ</twDest><twTotPathDel>6.008</twTotPathDel><twClkSkew dest = "1.266" src = "1.528">0.262</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.303" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.156</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='RAM'>rd_fifo_module/rd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>data_format_out/dout_ila_final/U0/I_TQ0.G_TW[27].U_TQ</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X1Y19.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>RAMB36_X1Y19.DOBDOU11</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>rd_fifo_module/rd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>rd_fifo_module/rd_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y55.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.826</twDelInfo><twComp>rd_fifo_out&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y55.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>data_format_out/dout_ila_final/U0/iTRIG_IN&lt;27&gt;</twComp><twBEL>data_format_out/dout_ila_final/U0/I_TQ0.G_TW[27].U_TQ</twBEL></twPathDel><twLogDel>2.182</twLogDel><twRouteDel>3.826</twRouteDel><twTotDel>6.008</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clk0_bufg_in_0 = PERIOD
        TIMEGRP &quot;ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clk0_bufg_in_0&quot;
        TS_pll_gen_CLKOUT2_BUF HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux_0 (SLICE_X2Y93.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="258"><twConstPath anchorID="259" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.156</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r_1</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux_0</twDest><twTotPathDel>0.759</twTotPathDel><twClkSkew dest = "3.742" src = "3.425">-0.317</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r_1</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram_top/ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X9Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r&lt;1&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y93.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.542</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y93.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux&lt;3&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux_mux0000&lt;0&gt;1</twBEL><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux_0</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.542</twRouteDel><twTotDel>0.759</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux_1 (SLICE_X2Y93.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="260"><twConstPath anchorID="261" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.162</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r_1</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux_1</twDest><twTotPathDel>0.765</twTotPathDel><twClkSkew dest = "3.742" src = "3.425">-0.317</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r_1</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram_top/ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X9Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r&lt;1&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y93.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.547</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y93.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.196</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux&lt;3&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux_mux0000&lt;1&gt;1</twBEL><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux_1</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.547</twRouteDel><twTotDel>0.765</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux_6 (SLICE_X4Y93.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="262"><twConstPath anchorID="263" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.170</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r_1</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux_6</twDest><twTotPathDel>0.746</twTotPathDel><twClkSkew dest = "3.715" src = "3.425">-0.290</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r_1</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_sdram_top/ddr_sdram/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X9Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r&lt;1&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y93.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.549</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y93.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.217</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux&lt;7&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux_mux0000&lt;6&gt;1</twBEL><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux_6</twBEL></twPathDel><twLogDel>0.197</twLogDel><twRouteDel>0.549</twRouteDel><twTotDel>0.746</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="264"><twPinLimitBanner>Component Switching Limit Checks: TS_ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clk0_bufg_in_0 = PERIOD
        TIMEGRP &quot;ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clk0_bufg_in_0&quot;
        TS_pll_gen_CLKOUT2_BUF HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="265" type="MINHIGHPULSE" name="Torpwh" slack="5.450" period="8.000" constraintValue="4.000" deviceLimit="1.275" physResource="ddr2_cs_n_0_OBUF/REV" logResource="ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n/REV" locationPin="OLOGIC_X0Y209.REV" clockNet="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst0_sync_r&lt;24&gt;"/><twPinLimit anchorID="266" type="MINHIGHPULSE" name="Torpwh" slack="5.450" period="8.000" constraintValue="4.000" deviceLimit="1.275" physResource="ddr2_cs_n_1_OBUF/REV" logResource="ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[1]..u_ff_cs_n/REV" locationPin="OLOGIC_X0Y206.REV" clockNet="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst0_sync_r&lt;24&gt;"/><twPinLimit anchorID="267" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_out/SR" logResource="ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/SR" locationPin="OLOGIC_X0Y263.SR" clockNet="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst0_sync_r_24_1"/></twPinLimitRpt></twConst><twConst anchorID="268" twConstType="PERIOD" ><twConstHead uID="32"><twConstName UCFConstName="" ScopeName="">TS_ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clk90_bufg_in_0 = PERIOD         TIMEGRP         &quot;ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clk90_bufg_in_0&quot;         TS_pll_gen_CLKOUT2_BUF PHASE 2 ns HIGH 50%;</twConstName><twItemCnt>365</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>361</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.220</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1 (SLICE_X6Y115.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="269"><twConstPath anchorID="270" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.890</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1</twDest><twTotPathDel>1.933</twTotPathDel><twClkSkew dest = "0.688" src = "0.709">0.021</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.303" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.156</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y107.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="6.000">ddr_sdram_top/ddr_sdram/clk90</twSrcClk><twPathDel><twSite>SLICE_X0Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y115.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.921</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y115.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1&lt;1&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1</twBEL></twPathDel><twLogDel>1.012</twLogDel><twRouteDel>0.921</twRouteDel><twTotDel>1.933</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">ddr_sdram_top/ddr_sdram/clk90</twDestClk><twPctLog>52.4</twPctLog><twPctRoute>47.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/u_oddr_dm (OLOGIC_X0Y264.OCE), 1 path
</twPathRptBanner><twPathRpt anchorID="271"><twConstPath anchorID="272" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.280</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/u_oddr_dm</twDest><twTotPathDel>1.548</twTotPathDel><twClkSkew dest = "0.709" src = "0.725">0.016</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.303" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.156</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/u_oddr_dm</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y137.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="6.000">ddr_sdram_top/ddr_sdram/clk90</twSrcClk><twPathDel><twSite>SLICE_X7Y137.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/dm_ce_r</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y264.OCE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/dm_ce_r</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y264.CLK</twSite><twDelType>Tooceck</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/dm_out</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/u_oddr_dm</twBEL></twPathDel><twLogDel>0.668</twLogDel><twRouteDel>0.880</twRouteDel><twTotDel>1.548</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">ddr_sdram_top/ddr_sdram/clk90</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0 (SLICE_X0Y112.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="273"><twConstPath anchorID="274" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.291</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_0</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0</twDest><twTotPathDel>1.539</twTotPathDel><twClkSkew dest = "0.125" src = "0.139">0.014</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.303" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.156</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_0</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y106.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="6.000">ddr_sdram_top/ddr_sdram/clk90</twSrcClk><twPathDel><twSite>SLICE_X0Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270&lt;0&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y112.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y112.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1&lt;0&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_0</twBEL></twPathDel><twLogDel>1.012</twLogDel><twRouteDel>0.527</twRouteDel><twTotDel>1.539</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">ddr_sdram_top/ddr_sdram/clk90</twDestClk><twPctLog>65.8</twPctLog><twPctRoute>34.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clk90_bufg_in_0 = PERIOD
        TIMEGRP
        &quot;ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clk90_bufg_in_0&quot;
        TS_pll_gen_CLKOUT2_BUF PHASE 2 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 (SLICE_X14Y119.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="275"><twConstPath anchorID="276" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.445</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_1</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0</twDest><twTotPathDel>0.529</twTotPathDel><twClkSkew dest = "0.709" src = "0.625">-0.084</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_1</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">ddr_sdram_top/ddr_sdram/clk90</twSrcClk><twPathDel><twSite>SLICE_X19Y119.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r&lt;3&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y119.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.312</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y119.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;0&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_mux0000&lt;11&gt;1</twBEL><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.312</twRouteDel><twTotDel>0.529</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">ddr_sdram_top/ddr_sdram/clk90</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (SLICE_X14Y119.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="277"><twConstPath anchorID="278" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.451</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_1</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twDest><twTotPathDel>0.535</twTotPathDel><twClkSkew dest = "0.709" src = "0.625">-0.084</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_1</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">ddr_sdram_top/ddr_sdram/clk90</twSrcClk><twPathDel><twSite>SLICE_X19Y119.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r&lt;3&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y119.B6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.317</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y119.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.196</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f&lt;0&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_mux0000&lt;0&gt;1</twBEL><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.317</twRouteDel><twTotDel>0.535</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">ddr_sdram_top/ddr_sdram/clk90</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst_tmp_shift18 (SLICE_X41Y114.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="279"><twConstPath anchorID="280" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.466</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst_tmp_shift17</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst_tmp_shift18</twDest><twTotPathDel>0.466</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst_tmp_shift17</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst_tmp_shift18</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">ddr_sdram_top/ddr_sdram/clk90</twSrcClk><twPathDel><twSite>SLICE_X41Y114.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst_tmp_shift20</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst_tmp_shift17</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y114.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.283</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst_tmp_shift17</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y114.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst_tmp_shift20</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst_tmp_shift18</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.283</twRouteDel><twTotDel>0.466</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">ddr_sdram_top/ddr_sdram/clk90</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="281"><twPinLimitBanner>Component Switching Limit Checks: TS_ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clk90_bufg_in_0 = PERIOD
        TIMEGRP
        &quot;ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clk90_bufg_in_0&quot;
        TS_pll_gen_CLKOUT2_BUF PHASE 2 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="282" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/dq_out/SR" logResource="ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y275.SR" clockNet="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst90_sync_r&lt;24&gt;"/><twPinLimit anchorID="283" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/dq_out/SR" logResource="ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y277.SR" clockNet="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst90_sync_r_24_3"/><twPinLimit anchorID="284" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/dq_out/SR" logResource="ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y279.SR" clockNet="ddr_sdram_top/ddr_sdram/u_ddr2_infrastructure/rst90_sync_r_24_2"/></twPinLimitRpt></twConst><twConst anchorID="285" twConstType="PERIOD" ><twConstHead uID="33"><twConstName UCFConstName="" ScopeName="">TS_ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clkdiv0_bufg_in_0 = PERIOD         TIMEGRP         &quot;ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clkdiv0_bufg_in_0&quot;         TS_pll_gen_CLKOUT2_BUF / 0.5 HIGH 50%;</twConstName><twItemCnt>7077</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2760</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.279</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_5 (SLICE_X9Y130.BX), 2 paths
</twPathRptBanner><twPathRpt anchorID="286"><twConstPath anchorID="287" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.428</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_5</twDest><twTotPathDel>2.893</twTotPathDel><twClkSkew dest = "3.574" src = "3.967">0.393</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X2Y139.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/stg3b_out_rise</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y124.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.794</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y124.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;5&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y130.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y130.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;7&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_5</twBEL></twPathDel><twLogDel>0.533</twLogDel><twRouteDel>2.360</twRouteDel><twTotDel>2.893</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">ddr_sdram_top/ddr_sdram/clkdiv0</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="288"><twConstPath anchorID="289" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.999</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_5</twDest><twTotPathDel>2.322</twTotPathDel><twClkSkew dest = "3.574" src = "3.967">0.393</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X2Y139.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/stg3b_out_rise</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y124.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.223</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y124.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;5&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y130.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y130.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;7&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_5</twBEL></twPathDel><twLogDel>0.533</twLogDel><twRouteDel>1.789</twRouteDel><twTotDel>2.322</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">ddr_sdram_top/ddr_sdram/clkdiv0</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_2 (SLICE_X14Y121.CX), 2 paths
</twPathRptBanner><twPathRpt anchorID="290"><twConstPath anchorID="291" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.473</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_2</twDest><twTotPathDel>2.894</twTotPathDel><twClkSkew dest = "3.620" src = "3.967">0.347</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X2Y139.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/stg3b_out_rise</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y130.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y130.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;7&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y121.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y121.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;3&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_2</twBEL></twPathDel><twLogDel>0.548</twLogDel><twRouteDel>2.346</twRouteDel><twTotDel>2.894</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">ddr_sdram_top/ddr_sdram/clkdiv0</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="292"><twConstPath anchorID="293" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.742</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_2</twDest><twTotPathDel>2.625</twTotPathDel><twClkSkew dest = "3.620" src = "3.967">0.347</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X2Y139.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/stg3b_out_rise</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y130.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.212</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y130.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;7&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y121.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y121.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;3&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_2</twBEL></twPathDel><twLogDel>0.548</twLogDel><twRouteDel>2.077</twRouteDel><twTotDel>2.625</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">ddr_sdram_top/ddr_sdram/clkdiv0</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_18 (SLICE_X14Y118.CX), 2 paths
</twPathRptBanner><twPathRpt anchorID="294"><twConstPath anchorID="295" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.557</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_18</twDest><twTotPathDel>2.733</twTotPathDel><twClkSkew dest = "3.540" src = "3.964">0.424</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_18</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X2Y121.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/stg3b_out_rise</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y116.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;18&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y118.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y118.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;19&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_18</twBEL></twPathDel><twLogDel>0.548</twLogDel><twRouteDel>2.185</twRouteDel><twTotDel>2.733</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">ddr_sdram_top/ddr_sdram/clkdiv0</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="296"><twConstPath anchorID="297" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.924</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_18</twDest><twTotPathDel>2.366</twTotPathDel><twClkSkew dest = "3.540" src = "3.964">0.424</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_18</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X2Y121.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/stg3b_out_rise</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y116.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;18&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y118.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y118.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;19&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_18</twBEL></twPathDel><twLogDel>0.548</twLogDel><twRouteDel>1.818</twRouteDel><twTotDel>2.366</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">ddr_sdram_top/ddr_sdram/clkdiv0</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clkdiv0_bufg_in_0 = PERIOD
        TIMEGRP
        &quot;ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clkdiv0_bufg_in_0&quot;
        TS_pll_gen_CLKOUT2_BUF / 0.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_0 (SLICE_X22Y119.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="298"><twConstPath anchorID="299" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.211</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_0</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_0</twDest><twTotPathDel>0.701</twTotPathDel><twClkSkew dest = "3.794" src = "3.590">-0.204</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_0</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X15Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r&lt;3&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y119.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.516</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y119.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1&lt;3&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_0</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.516</twRouteDel><twTotDel>0.701</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">ddr_sdram_top/ddr_sdram/clkdiv0</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_3 (SLICE_X18Y120.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="300"><twConstPath anchorID="301" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.261</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_24</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_3</twDest><twTotPathDel>0.885</twTotPathDel><twClkSkew dest = "3.879" src = "3.541">-0.338</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_24</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X10Y115.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r&lt;27&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y120.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.690</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y120.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1&lt;3&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_3</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.690</twRouteDel><twTotDel>0.885</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">ddr_sdram_top/ddr_sdram/clkdiv0</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_2 (SLICE_X22Y114.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="302"><twConstPath anchorID="303" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.301</twSlack><twSrc BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_17</twSrc><twDest BELType="FF">ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_2</twDest><twTotPathDel>0.845</twTotPathDel><twClkSkew dest = "3.781" src = "3.523">-0.258</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.286</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_17</twSrc><twDest BELType='FF'>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X13Y116.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r&lt;19&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y114.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.649</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r&lt;17&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y114.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.218</twDelInfo><twComp>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1&lt;3&gt;</twComp><twBEL>ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_2</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.649</twRouteDel><twTotDel>0.845</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">ddr_sdram_top/ddr_sdram/clkdiv0</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="304"><twPinLimitBanner>Component Switching Limit Checks: TS_ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clkdiv0_bufg_in_0 = PERIOD
        TIMEGRP
        &quot;ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clkdiv0_bufg_in_0&quot;
        TS_pll_gen_CLKOUT2_BUF / 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="305" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C" logResource="ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C" locationPin="IODELAY_X0Y260.C" clockNet="ddr_sdram_top/ddr_sdram/clkdiv0"/><twPinLimit anchorID="306" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/u_idelay_dq/C" logResource="ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y236.C" clockNet="ddr_sdram_top/ddr_sdram/clkdiv0"/><twPinLimit anchorID="307" type="MINPERIOD" name="Tiodper_C" slack="12.001" period="16.000" constraintValue="16.000" deviceLimit="3.999" freqLimit="250.063" physResource="ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/u_idelay_dq/C" logResource="ddr_sdram_top/ddr_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y241.C" clockNet="ddr_sdram_top/ddr_sdram/clkdiv0"/></twPinLimitRpt></twConst><twConstRollupTable uID="14" anchorID="308"><twConstRollup name="TS_SYS_CLK" fullName="TS_SYS_CLK = PERIOD TIMEGRP &quot;SYS_CLK&quot; 8 ns HIGH 50%;" type="origin" depth="0" requirement="8.000" prefType="period" actual="4.000" actualRollup="2.550" errors="0" errorRollup="0" items="0" itemsRollup="431"/><twConstRollup name="TS_MC_RD_DATA_SEL" fullName="TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;" type="child" depth="1" requirement="32.000" prefType="maxdelay" actual="4.496" actualRollup="N/A" errors="0" errorRollup="0" items="192" itemsRollup="0"/><twConstRollup name="TS_MC_RDEN_SEL_MUX" fullName="TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_SEL_MUX&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;" type="child" depth="1" requirement="32.000" prefType="maxdelay" actual="3.090" actualRollup="N/A" errors="0" errorRollup="0" items="64" itemsRollup="0"/><twConstRollup name="TS_MC_PHY_INIT_DATA_SEL_0" fullName="TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; TS_SYS_CLK * 4;" type="child" depth="1" requirement="32.000" prefType="maxdelay" actual="5.209" actualRollup="N/A" errors="0" errorRollup="0" items="145" itemsRollup="0"/><twConstRollup name="TS_MC_PHY_INIT_DATA_SEL_90" fullName="TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;RAMS&quot; TS_SYS_CLK * 4;" type="child" depth="1" requirement="32.000" prefType="maxdelay" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_MC_GATE_DLY" fullName="TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_GATE_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;" type="child" depth="1" requirement="32.000" prefType="maxdelay" actual="2.247" actualRollup="N/A" errors="0" errorRollup="0" items="20" itemsRollup="0"/><twConstRollup name="TS_MC_RDEN_DLY" fullName="TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;" type="child" depth="1" requirement="32.000" prefType="maxdelay" actual="1.962" actualRollup="N/A" errors="0" errorRollup="0" items="5" itemsRollup="0"/><twConstRollup name="TS_MC_CAL_RDEN_DLY" fullName="TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_CAL_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;" type="child" depth="1" requirement="32.000" prefType="maxdelay" actual="1.951" actualRollup="N/A" errors="0" errorRollup="0" items="5" itemsRollup="0"/><twConstRollup name="TS_ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clk0_bufg_in" fullName="TS_ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clk0_bufg_in = PERIOD TIMEGRP         &quot;ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clk0_bufg_in&quot;         TS_SYS_CLK HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="2.550" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clk90_bufg_in" fullName="TS_ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clk90_bufg_in = PERIOD         TIMEGRP &quot;ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clk90_bufg_in&quot;         TS_SYS_CLK PHASE 2 ns HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="2.500" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clkdiv0_bufg_in" fullName="TS_ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clkdiv0_bufg_in = PERIOD         TIMEGRP         &quot;ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clkdiv0_bufg_in&quot;         TS_SYS_CLK / 0.5 HIGH 50%;" type="child" depth="1" requirement="16.000" prefType="period" actual="3.999" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="25" anchorID="309"><twConstRollup name="TS_clk_in" fullName="TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="6.000" actualRollup="19.775" errors="0" errorRollup="0" items="0" itemsRollup="21755"/><twConstRollup name="TS_pll_gen_CLKOUT2_BUF" fullName="TS_pll_gen_CLKOUT2_BUF = PERIOD TIMEGRP &quot;pll_gen_CLKOUT2_BUF&quot; TS_clk_in / 2.5         HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="7.910" actualRollup="7.130" errors="0" errorRollup="0" items="63" itemsRollup="21668"/><twConstRollup name="TS_ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clk0_bufg_in_0" fullName="TS_ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clk0_bufg_in_0 = PERIOD         TIMEGRP &quot;ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clk0_bufg_in_0&quot;         TS_pll_gen_CLKOUT2_BUF HIGH 50%;" type="child" depth="2" requirement="8.000" prefType="period" actual="7.130" actualRollup="N/A" errors="0" errorRollup="0" items="14226" itemsRollup="0"/><twConstRollup name="TS_ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clk90_bufg_in_0" fullName="TS_ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clk90_bufg_in_0 = PERIOD         TIMEGRP         &quot;ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clk90_bufg_in_0&quot;         TS_pll_gen_CLKOUT2_BUF PHASE 2 ns HIGH 50%;" type="child" depth="2" requirement="8.000" prefType="period" actual="4.220" actualRollup="N/A" errors="0" errorRollup="0" items="365" itemsRollup="0"/><twConstRollup name="TS_ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clkdiv0_bufg_in_0" fullName="TS_ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clkdiv0_bufg_in_0 = PERIOD         TIMEGRP         &quot;ddr_sdram_top_ddr_sdram_u_ddr2_infrastructure_clkdiv0_bufg_in_0&quot;         TS_pll_gen_CLKOUT2_BUF / 0.5 HIGH 50%;" type="child" depth="2" requirement="16.000" prefType="period" actual="9.279" actualRollup="N/A" errors="0" errorRollup="0" items="7077" itemsRollup="0"/><twConstRollup name="TS_pll_gen_CLKOUT3_BUF" fullName="TS_pll_gen_CLKOUT3_BUF = PERIOD TIMEGRP &quot;pll_gen_CLKOUT3_BUF&quot; TS_clk_in / 4         HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="1.912" actualRollup="N/A" errors="0" errorRollup="0" items="24" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="310">0</twUnmetConstCnt><twDataSheet anchorID="311" twNameLen="15"><twClk2SUList anchorID="312" twDestWidth="6"><twDest>clk_in</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseRise>9.279</twRiseRise><twFallRise>2.110</twFallRise><twRiseFall>2.973</twRiseFall><twFallFall>2.718</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="313" twDestWidth="13"><twDest>ddr2_dqs&lt;0&gt;</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs&lt;0&gt;</twSrc><twFallRise>1.807</twFallRise><twFallFall>1.831</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;0&gt;</twSrc><twFallRise>1.807</twFallRise><twFallFall>1.831</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="314" twDestWidth="13"><twDest>ddr2_dqs&lt;1&gt;</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs&lt;1&gt;</twSrc><twFallRise>1.784</twFallRise><twFallFall>1.808</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;1&gt;</twSrc><twFallRise>1.784</twFallRise><twFallFall>1.808</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="315" twDestWidth="13"><twDest>ddr2_dqs&lt;2&gt;</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs&lt;2&gt;</twSrc><twFallRise>1.951</twFallRise><twFallFall>1.975</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;2&gt;</twSrc><twFallRise>1.951</twFallRise><twFallFall>1.975</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="316" twDestWidth="13"><twDest>ddr2_dqs&lt;3&gt;</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs&lt;3&gt;</twSrc><twFallRise>1.807</twFallRise><twFallFall>1.831</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;3&gt;</twSrc><twFallRise>1.807</twFallRise><twFallFall>1.831</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="317" twDestWidth="13"><twDest>ddr2_dqs_n&lt;0&gt;</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs&lt;0&gt;</twSrc><twFallRise>1.807</twFallRise><twFallFall>1.831</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;0&gt;</twSrc><twFallRise>1.807</twFallRise><twFallFall>1.831</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="318" twDestWidth="13"><twDest>ddr2_dqs_n&lt;1&gt;</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs&lt;1&gt;</twSrc><twFallRise>1.784</twFallRise><twFallFall>1.808</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;1&gt;</twSrc><twFallRise>1.784</twFallRise><twFallFall>1.808</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="319" twDestWidth="13"><twDest>ddr2_dqs_n&lt;2&gt;</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs&lt;2&gt;</twSrc><twFallRise>1.951</twFallRise><twFallFall>1.975</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;2&gt;</twSrc><twFallRise>1.951</twFallRise><twFallFall>1.975</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="320" twDestWidth="13"><twDest>ddr2_dqs_n&lt;3&gt;</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseFall>2.690</twRiseFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs&lt;3&gt;</twSrc><twFallRise>1.807</twFallRise><twFallFall>1.831</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;3&gt;</twSrc><twFallRise>1.807</twFallRise><twFallFall>1.831</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="321"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>25648</twPathCnt><twNetCnt>8</twNetCnt><twConnCnt>12424</twConnCnt></twConstCov><twStats anchorID="322"><twMinPer>9.279</twMinPer><twFootnote number="1" /><twMaxFreq>107.770</twMaxFreq><twMaxFromToDel>5.209</twMaxFromToDel><twMaxNetDel>0.838</twMaxNetDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Jun 06 17:07:50 2013 </twTimestamp></twFoot><twClientInfo anchorID="323"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 350 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
