
F
Command: %s
53*	vivadotcl2

opt_design2default:defaultZ4-113
õ
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2"
Implementation2default:default2
xc7a100t2default:defaultZ17-347
ã
0Got license for feature '%s' and/or device '%s'
310*common2"
Implementation2default:default2
xc7a100t2default:defaultZ17-349
e
,Running DRC as a precondition to command %s
22*	vivadotcl2

opt_design2default:defaultZ4-22
I

Starting %s Task
103*constraints2
DRC2default:defaultZ18-103
G
Running DRC with %s threads
24*drc2
22default:defaultZ23-27
L
DRC finished with %s
272*project2
0 Errors2default:defaultZ1-461
[
BPlease refer to the DRC report (report_drc) for more information.
274*projectZ1-462
å

%s
*constraints2u
aTime (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1470.250 ; gain = 1.9652default:default
X

Starting %s Task
103*constraints2&
Logic Optimization2default:defaultZ18-103
{

Phase %s%s
101*constraints2
1 2default:default27
#Generate And Synthesize Debug Cores2default:defaultZ18-101
5
Refreshing IP repositories
234*coregenZ19-234
>
"No user IP repositories specified
1154*coregenZ19-1704
|
"Loaded Vivado IP repository '%s'.
1332*coregen2<
(/ece/Xilinx/2014.1/Vivado/2014.1/data/ip2default:defaultZ19-2313
†
ORe-using generated and synthesized IP, "%s", from Vivado Debug IP cache, "%s".
1728*coregen2>
*xilinx.com:ip:labtools_xsdb_master_lib:3.02default:default2s
_/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitNibble/backlitNibble.cache/a925e7c12default:defaultZ19-3825
Ç
Generating IP %s for %s.
1712*coregen2)
xilinx.com:ip:ila:4.02default:default2 
u_ila_0_0_CV2default:defaultZ19-3806
ç
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2.
Netlist sorting complete. 2default:default2
00:00:00.072default:default2
00:00:00.132default:default2
1495.2502default:default2
0.0002default:defaultZ17-268
N
BPhase 1 Generate And Synthesize Debug Cores | Checksum: 231532fa8
*common
á

%s
*constraints2p
\Time (s): cpu = 00:03:58 ; elapsed = 00:05:35 . Memory (MB): peak = 1495.250 ; gain = 25.0002default:default
<
%Done setting XDC timing constraints.
35*timingZ38-35
`

Phase %s%s
101*constraints2
2 2default:default2
Retarget2default:defaultZ18-101
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
B
Retargeted %s cell(s).
49*opt2
02default:defaultZ31-49
3
'Phase 2 Retarget | Checksum: 1635d05a6
*common
á

%s
*constraints2p
\Time (s): cpu = 00:04:00 ; elapsed = 00:05:39 . Memory (MB): peak = 1512.969 ; gain = 42.7192default:default
l

Phase %s%s
101*constraints2
3 2default:default2(
Constant Propagation2default:defaultZ18-101
D
Pushed %s inverter(s).
98*opt2
502default:defaultZ31-138
µ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2†
√u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1	√u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S12default:default2>
*Routing contention at pips element DOUTMUX2default:default8Z18-838
µ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2†
√u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1	√u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S12default:default2>
*Routing contention at pips element DOUTMUX2default:default8Z18-838
µ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2†
√u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1	√u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S12default:default2>
*Routing contention at pips element DOUTMUX2default:default8Z18-838
µ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2†
√u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1	√u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S12default:default2>
*Routing contention at pips element DOUTMUX2default:default8Z18-838
µ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2†
√u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1	√u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S12default:default2>
*Routing contention at pips element DOUTMUX2default:default8Z18-838
µ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2†
√u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1	√u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S12default:default2>
*Routing contention at pips element DOUTMUX2default:default8Z18-838
µ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2†
√u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1	√u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S12default:default2>
*Routing contention at pips element DOUTMUX2default:default8Z18-838
µ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2†
√u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1	√u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S12default:default2>
*Routing contention at pips element DOUTMUX2default:default8Z18-838
µ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2†
√u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1	√u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S12default:default2>
*Routing contention at pips element DOUTMUX2default:default8Z18-838
µ
2Failed to create SRL placer macro for cell %s. %s.598*constraints2†
√u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1	√u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S12default:default2>
*Routing contention at pips element DOUTMUX2default:default8Z18-838
B
Eliminated %s cells.
10*opt2
2802default:defaultZ31-10
?
3Phase 3 Constant Propagation | Checksum: 1c2260c4e
*common
á

%s
*constraints2p
\Time (s): cpu = 00:04:03 ; elapsed = 00:05:42 . Memory (MB): peak = 1512.969 ; gain = 42.7192default:default
]

Phase %s%s
101*constraints2
4 2default:default2
Sweep2default:defaultZ18-101
N
 Eliminated %s unconnected nets.
12*opt2
12282default:defaultZ31-12
O
!Eliminated %s unconnected cells.
11*opt2
48232default:defaultZ31-11
0
$Phase 4 Sweep | Checksum: 10540477b
*common
á

%s
*constraints2p
\Time (s): cpu = 00:04:06 ; elapsed = 00:05:45 . Memory (MB): peak = 1512.969 ; gain = 42.7192default:default
A
5Ending Logic Optimization Task | Checksum: 10540477b
*common
á

%s
*constraints2p
\Time (s): cpu = 00:04:06 ; elapsed = 00:05:45 . Memory (MB): peak = 1512.969 ; gain = 42.7192default:default
8
,Implement Debug Cores | Checksum: 231532fa8
*common
5
)Logic Optimization | Checksum: 1cc71bcf8
*common
X

Starting %s Task
103*constraints2&
Power Optimization2default:defaultZ18-103
[

Starting %s Task
103*constraints2)
PowerOpt TimerUpdates2default:defaultZ18-103
<
%Done setting XDC timing constraints.
35*timingZ38-35
D
8Ending PowerOpt TimerUpdates Task | Checksum: 10540477b
*common
Ü

%s
*constraints2o
[Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1512.969 ; gain = 0.0002default:default
4
Applying IDT optimizations ...
9*pwroptZ34-9
6
Applying ODC optimizations ...
10*pwroptZ34-10


*pwropt
Í
°WRITE_MODE attribute of %s BRAM(s) out of a total of %s has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
129*pwropt2
02default:default2
242default:defaultZ34-162
[
+Structural ODC has moved %s WE to EN ports
155*pwropt2
02default:defaultZ34-201
†
CNumber of BRAM Ports augmented: %s newly gated: %s Total Ports: %s
65*pwropt2
82default:default2
02default:default2
482default:defaultZ34-65
A
5Ending Power Optimization Task | Checksum: 14a35ca1a
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1628.992 ; gain = 116.0232default:default
Q
Releasing license: %s
83*common2"
Implementation2default:defaultZ17-83
æ
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
302default:default2
102default:default2
02default:default2
02default:defaultZ4-41
S
%s completed successfully
29*	vivadotcl2

opt_design2default:defaultZ4-42
˚
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2 
opt_design: 2default:default2
00:04:152default:default2
00:05:552default:default2
1628.9922default:default2
161.7342default:defaultZ17-268
4
Writing XDEF routing.
211*designutilsZ20-211
A
#Writing XDEF routing logical nets.
209*designutilsZ20-209
A
#Writing XDEF routing special nets.
210*designutilsZ20-210
à
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2)
Write XDEF Complete: 2default:default2
00:00:00.272default:default2
00:00:00.372default:default2
1629.0002default:default2
0.0002default:defaultZ17-268


End Record