m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/esteb/Documents/QuartusPrime/Controlador_VGA/simulation/modelsim
vsystem
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1525175797
!i10b 1
!s100 g?>4bF>WBmW1mW]UWd:[i3
IzX8<SzEVAi1eOTTPQM:JF1
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 Controlador_VGA_svo_unit
S1
R0
w1525175704
8Controlador_VGA.svo
FControlador_VGA.svo
L0 31
Z4 OV;L;10.5c;63
r1
!s85 0
31
Z5 !s108 1525175797.000000
!s107 Controlador_VGA.svo|
!s90 -reportprogress|300|-sv|-work|work|+incdir+.|Controlador_VGA.svo|
!i113 1
Z6 o-sv -work work
!s92 -sv -work work +incdir+.
Z7 tCvgOpt 0
vtb_system
R1
R2
!i10b 1
!s100 1DCK`Z03Q9a<AMGQB861Z3
IG;[9C1@MKkgkcC`]h_jIX2
R3
!s105 tb_system_sv_unit
S1
R0
w1525175631
8C:/Users/esteb/Documents/QuartusPrime/Controlador_VGA/tb_system.sv
FC:/Users/esteb/Documents/QuartusPrime/Controlador_VGA/tb_system.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/esteb/Documents/QuartusPrime/Controlador_VGA/tb_system.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/esteb/Documents/QuartusPrime/Controlador_VGA|C:/Users/esteb/Documents/QuartusPrime/Controlador_VGA/tb_system.sv|
!i113 1
R6
!s92 -sv -work work +incdir+C:/Users/esteb/Documents/QuartusPrime/Controlador_VGA
R7
