
AVRASM ver. 2.2.7  D:\AVR\ColorLenta\ColorLenta\ColorLenta\main.asm Sun Jan 05 00:13:13 2020

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.3.300\avrasm\inc\m8adef.inc'
D:\AVR\ColorLenta\ColorLenta\ColorLenta\main.asm(83): Including file 'D:\AVR\ColorLenta\ColorLenta\ColorLenta\RegimWork.inc'
D:\AVR\ColorLenta\ColorLenta\ColorLenta\main.asm(84): Including file 'D:\AVR\ColorLenta\ColorLenta\ColorLenta\ShowLED.inc'
D:\AVR\ColorLenta\ColorLenta\ColorLenta\main.asm(85): Including file 'D:\AVR\ColorLenta\ColorLenta\ColorLenta\Effects.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.3.300\avrasm\inc\m8adef.inc'
D:\AVR\ColorLenta\ColorLenta\ColorLenta\main.asm(83): Including file 'D:\AVR\ColorLenta\ColorLenta\ColorLenta\RegimWork.inc'
D:\AVR\ColorLenta\ColorLenta\ColorLenta\main.asm(84): Including file 'D:\AVR\ColorLenta\ColorLenta\ColorLenta\ShowLED.inc'
D:\AVR\ColorLenta\ColorLenta\ColorLenta\main.asm(85): Including file 'D:\AVR\ColorLenta\ColorLenta\ColorLenta\Effects.inc'
                                 
                                 .list
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega8A.xml ************
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m8Adef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega8A
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega8A
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M8ADEF_INC_
                                 #define _M8ADEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega8A
                                 #pragma AVRPART ADMIN PART_NAME ATmega8A
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x93
                                 .equ	SIGNATURE_002	= 0x07
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	GICR	= 0x3b
                                 .equ	GIFR	= 0x3a
                                 .equ	TIMSK	= 0x39
                                 .equ	TIFR	= 0x38
                                 .equ	SPMCR	= 0x37
                                 .equ	TWCR	= 0x36
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUCSR	= 0x34
                                 .equ	TCCR0	= 0x33
                                 .equ	TCNT0	= 0x32
                                 .equ	OSCCAL	= 0x31
                                 .equ	SFIOR	= 0x30
                                 .equ	TCCR1A	= 0x2f
                                 .equ	TCCR1B	= 0x2e
                                 .equ	TCNT1L	= 0x2c
                                 .equ	TCNT1H	= 0x2d
                                 .equ	OCR1AL	= 0x2a
                                 .equ	OCR1AH	= 0x2b
                                 .equ	OCR1BL	= 0x28
                                 .equ	OCR1BH	= 0x29
                                 .equ	ICR1L	= 0x26
                                 .equ	ICR1H	= 0x27
                                 .equ	TCCR2	= 0x25
                                 .equ	TCNT2	= 0x24
                                 .equ	OCR2	= 0x23
                                 .equ	ASSR	= 0x22
                                 .equ	WDTCR	= 0x21
                                 .equ	UBRRH	= 0x20
                                 .equ	UCSRC	= 0x20
                                 .equ	EEARL	= 0x1e
                                 .equ	EEARH	= 0x1f
                                 .equ	EEDR	= 0x1d
                                 .equ	EECR	= 0x1c
                                 .equ	PORTB	= 0x18
                                 .equ	DDRB	= 0x17
                                 .equ	PINB	= 0x16
                                 .equ	PORTC	= 0x15
                                 .equ	DDRC	= 0x14
                                 .equ	PINC	= 0x13
                                 .equ	PORTD	= 0x12
                                 .equ	DDRD	= 0x11
                                 .equ	PIND	= 0x10
                                 .equ	SPDR	= 0x0f
                                 .equ	SPSR	= 0x0e
                                 .equ	SPCR	= 0x0d
                                 .equ	UDR	= 0x0c
                                 .equ	UCSRA	= 0x0b
                                 .equ	UCSRB	= 0x0a
                                 .equ	UBRRL	= 0x09
                                 .equ	ACSR	= 0x08
                                 .equ	ADMUX	= 0x07
                                 .equ	ADCSRA	= 0x06
                                 .equ	ADCL	= 0x04
                                 .equ	ADCH	= 0x05
                                 .equ	TWDR	= 0x03
                                 .equ	TWAR	= 0x02
                                 .equ	TWSR	= 0x01
                                 .equ	TWBR	= 0x00
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; SFIOR - Special Function IO Register
                                 .equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                                 
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; GICR - General Interrupt Control Register
                                 .equ	GIMSK	= GICR	; For compatibility
                                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                                 .equ	IVSEL	= 1	; Interrupt Vector Select
                                 .equ	INT0	= 6	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 7	; External Interrupt Request 1 Enable
                                 
                                 ; GIFR - General Interrupt Flag Register
                                 .equ	INTF0	= 6	; External Interrupt Flag 0
                                 .equ	INTF1	= 7	; External Interrupt Flag 1
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 
                                 ; TCCR0 - Timer/Counter0 Control Register
                                 .equ	CS00	= 0	; Clock Select0 bit 0
                                 .equ	CS01	= 1	; Clock Select0 bit 1
                                 .equ	CS02	= 2	; Clock Select0 bit 2
                                 
                                 ; TCNT0 - Timer Counter 0
                                 .equ	TCNT00	= 0	; Timer Counter 0 bit 0
                                 .equ	TCNT01	= 1	; Timer Counter 0 bit 1
                                 .equ	TCNT02	= 2	; Timer Counter 0 bit 2
                                 .equ	TCNT03	= 3	; Timer Counter 0 bit 3
                                 .equ	TCNT04	= 4	; Timer Counter 0 bit 4
                                 .equ	TCNT05	= 5	; Timer Counter 0 bit 5
                                 .equ	TCNT06	= 6	; Timer Counter 0 bit 6
                                 .equ	TCNT07	= 7	; Timer Counter 0 bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 2	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1B	= 3	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	OCIE1A	= 4	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	TICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 2	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1B	= 3	; Output Compare Flag 1B
                                 .equ	OCF1A	= 4	; Output Compare Flag 1A
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	PWM10	= WGM10	; For compatibility
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	PWM11	= WGM11	; For compatibility
                                 .equ	FOC1B	= 2	; Force Output Compare 1B
                                 .equ	FOC1A	= 3	; Force Output Compare 1A
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Compare Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	CTC10	= WGM12	; For compatibility
                                 .equ	CTC1	= WGM12	; For compatibility
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	CTC11	= WGM13	; For compatibility
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 6	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	OCIE2	= 7	; Timer/Counter2 Output Compare Match Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 6	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2	= 7	; Output Compare Flag 2
                                 
                                 ; TCCR2 - Timer/Counter2 Control Register
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM21	= 3	; Waveform Generation Mode
                                 .equ	CTC2	= WGM21	; For compatibility
                                 .equ	COM20	= 4	; Compare Output Mode bit 0
                                 .equ	COM21	= 5	; Compare Output Mode bit 1
                                 .equ	WGM20	= 6	; Waveform Genration Mode
                                 .equ	PWM2	= WGM20	; For compatibility
                                 .equ	FOC2	= 7	; Force Output Compare
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2 - Timer/Counter2 Output Compare Register
                                 .equ	OCR2_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2UB	= 0	; Timer/counter Control Register2 Update Busy
                                 .equ	OCR2UB	= 1	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 2	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 3	; Asynchronous Timer/counter2
                                 
                                 ; SFIOR - Special Function IO Register
                                 .equ	PSR2	= 1	; Prescaler Reset Timer/Counter2
                                 
                                 
                                 ; ***** USART ************************
                                 ; UDR - USART I/O Data Register
                                 .equ	UDR0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSRA - USART Control and Status Register A
                                 .equ	USR	= UCSRA	; For compatibility
                                 .equ	MPCM	= 0	; Multi-processor Communication Mode
                                 .equ	U2X	= 1	; Double the USART transmission speed
                                 .equ	UPE	= 2	; Parity Error
                                 .equ	PE	= UPE	; For compatibility
                                 .equ	DOR	= 3	; Data overRun
                                 .equ	FE	= 4	; Framing Error
                                 .equ	UDRE	= 5	; USART Data Register Empty
                                 .equ	TXC	= 6	; USART Transmitt Complete
                                 .equ	RXC	= 7	; USART Receive Complete
                                 
                                 ; UCSRB - USART Control and Status Register B
                                 .equ	UCR	= UCSRB	; For compatibility
                                 .equ	TXB8	= 0	; Transmit Data Bit 8
                                 .equ	RXB8	= 1	; Receive Data Bit 8
                                 .equ	UCSZ2	= 2	; Character Size
                                 .equ	CHR9	= UCSZ2	; For compatibility
                                 .equ	TXEN	= 3	; Transmitter Enable
                                 .equ	RXEN	= 4	; Receiver Enable
                                 .equ	UDRIE	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSRC - USART Control and Status Register C
                                 .equ	UCPOL	= 0	; Clock Polarity
                                 .equ	UCSZ0	= 1	; Character Size
                                 .equ	UCSZ1	= 2	; Character Size
                                 .equ	USBS	= 3	; Stop Bit Select
                                 .equ	UPM0	= 4	; Parity Mode Bit 0
                                 .equ	UPM1	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL	= 6	; USART Mode Select
                                 .equ	URSEL	= 7	; Register Select
                                 
                                 .equ	UBRRHI	= UBRRH	; For compatibility
                                 
                                 ; ***** TWI **************************
                                 ; TWBR - TWI Bit Rate register
                                 .equ	I2BR	= TWBR	; For compatibility
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	I2CR	= TWCR	; For compatibility
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	I2IE	= TWIE	; For compatibility
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	I2EN	= TWEN	; For compatibility
                                 .equ	ENI2C	= TWEN	; For compatibility
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	I2WC	= TWWC	; For compatibility
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	I2STO	= TWSTO	; For compatibility
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	I2STA	= TWSTA	; For compatibility
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	I2EA	= TWEA	; For compatibility
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 .equ	I2INT	= TWINT	; For compatibility
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	I2SR	= TWSR	; For compatibility
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWS0	= TWPS0	; For compatibility
                                 .equ	I2GCE	= TWPS0	; For compatibility
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS1	= TWPS1	; For compatibility
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	I2S3	= TWS3	; For compatibility
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	I2S4	= TWS4	; For compatibility
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	I2S5	= TWS5	; For compatibility
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	I2S6	= TWS6	; For compatibility
                                 .equ	TWS7	= 7	; TWI Status
                                 .equ	I2S7	= TWS7	; For compatibility
                                 
                                 ; TWDR - TWI Data register
                                 .equ	I2DR	= TWDR	; For compatibility
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	I2AR	= TWAR	; For compatibility
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCR - Watchdog Timer Control Register
                                 .equ	WDTCSR	= WDTCR	; For compatibility
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDTOE	= WDCE	; For compatibility
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEWE	= 1	; EEPROM Write Enable
                                 .equ	EEMWE	= 2	; EEPROM Master Write Enable
                                 .equ	EEWEE	= EEMWE	; For compatibility
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 ;.equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                                 ;.equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                                 ;.equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                                 ;.equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                                 .equ	SM0	= 4	; Sleep Mode Select
                                 .equ	SM1	= 5	; Sleep Mode Select
                                 .equ	SM2	= 6	; Sleep Mode Select
                                 .equ	SE	= 7	; Sleep Enable
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 .equ	MCUSR	= MCUCSR	; For compatibility
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; SPMCR - Store Program Memory Control Register
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write Section Read Enable
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; SFIOR - Special Function IO Register
                                 .equ	PSR10	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PUD	= 2	; Pull-up Disable
                                 .equ	ADHSM	= 4	; ADC High Speed Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register
                                 .equ	ADCSR	= ADCSRA	; For compatibility
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADFR	= 5	; ADC  Free Running Select
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	BODEN	= 6	; Brown out detector enable
                                 .equ	BODLEVEL	= 7	; Brown out detector trigger level
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select Reset Vector
                                 .equ	BOOTSZ0	= 1	; Select Boot Size
                                 .equ	BOOTSZ1	= 2	; Select Boot Size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	CKOPT	= 4	; Oscillator Options
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	WTDON	= 6	; Enable watchdog
                                 .equ	RSTDISBL	= 7	; Disable reset
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x0fff	; Note: Word address
                                 .equ	IOEND	= 0x003f
                                 .equ	SRAM_START	= 0x0060
                                 .equ	SRAM_SIZE	= 1024
                                 .equ	RAMEND	= 0x045f
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x01ff
                                 .equ	EEPROMEND	= 0x01ff
                                 .equ	EEADRBITS	= 9
                                 #pragma AVRPART MEMORY PROG_FLASH 8192
                                 #pragma AVRPART MEMORY EEPROM 512
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 1024
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0xc00
                                 .equ	NRWW_STOP_ADDR	= 0xfff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0xbff
                                 .equ	PAGESIZE	= 32
                                 .equ	FIRSTBOOTSTART	= 0xf80
                                 .equ	SECONDBOOTSTART	= 0xf00
                                 .equ	THIRDBOOTSTART	= 0xe00
                                 .equ	FOURTHBOOTSTART	= 0xc00
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0001	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0002	; External Interrupt Request 1
                                 .equ	OC2addr	= 0x0003	; Timer/Counter2 Compare Match
                                 .equ	OVF2addr	= 0x0004	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0005	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0006	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0007	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x0008	; Timer/Counter1 Overflow
                                 .equ	OVF0addr	= 0x0009	; Timer/Counter0 Overflow
                                 .equ	SPIaddr	= 0x000a	; Serial Transfer Complete
                                 .equ	URXCaddr	= 0x000b	; USART, Rx Complete
                                 .equ	UDREaddr	= 0x000c	; USART Data Register Empty
                                 .equ	UTXCaddr	= 0x000d	; USART, Tx Complete
                                 .equ	ADCCaddr	= 0x000e	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x000f	; EEPROM Ready
                                 .equ	ACIaddr	= 0x0010	; Analog Comparator
                                 .equ	TWIaddr	= 0x0011	; 2-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0012	; Store Program Memory Ready
                                 
                                 .equ	INT_VECTORS_SIZE	= 19	; size in words
                                 
                                 #pragma AVRPART CORE INSTRUCTIONS_NOT_SUPPORTED break
                                 
                                 #endif  /* _M8ADEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 .CSEG
                                 .ORG 0x0000
                                 ; ---------------      ---------------------
                                 .def Temp1 = R16
                                 .def Temp2 = R17
                                 
                                 .def Regim = R25 
000000 e001                      	ldi r16, 0x01
000001 2f90                      	mov Regim, r16 
                                 
000002 e000                      	ldi Temp1, 0	; 
                                 .def Blue = R10    ;  
000003 2ea0                      	mov Blue, Temp1
                                 
000004 e000                      	ldi Temp1, 0	; 
                                 .def Red = R11
000005 2eb0                      	mov Red, Temp1
                                 
000006 e000                      	ldi Temp1, 0	; 
                                 .def Green = R12
000007 2ec0                      	mov Green, Temp1 
                                 
000008 e10e                      	ldi Temp1, 30
                                 .def CountLED = R13
000009 2ed0                      	mov CountLED, Temp1
                                 	
00000a e000                      	ldi Temp1, 0
                                 .def RunPixel = R5
00000b 2e50                      	mov RunPixel, Temp1
                                 
                                 .def MyTimer = R6
00000c 2e60                      	mov MyTimer, Temp1
                                 
                                 ; -------------------------------------------------------------
                                 
00000d e50f                      LDI R16,Low(RAMEND) ;  
00000e bf0d                      OUT SPL,R16
00000f e004                      LDI R16,High(RAMEND)
000010 bf0e                      OUT SPH,R16
                                 
000011 ef0f                      ldi r16, 0xff
000012 bb01                      out DDRD, r16  ;  D1  D2, 3  4  5   DDRD=1 
                                 
000013 e000                      ldi r16, 0x00
000014 bb07                      out DDRB, r16   ; :  B1  B2   DDRB=0  
000015 ef0f                      ldi r16, 0xff
000016 bb08                      out PORTB, r16   ; :   
                                 
000017 e800                      ldi r16, 0x80	;  
000018 b908                      out ACSR, r16
                                 
                                 ; -----------------------   1 ------------------------
000019 e005                      ldi Temp1, 0b00000101 ;   / 1024 (  )
00001a bd0e                      out TCCR1B, Temp1	 ;   T1
00001b 2700                      CLR Temp1
00001c bd0d                      out TCNT1H, Temp1
00001d bd0c                      out TCNT1L, Temp1
                                 
                                 ; -------------------------      -----------------------------------
                                 StartProgram:
                                 
00001e b702                      	in  Temp1, TCNT0 ;  
00001f 360b                      	cpi Temp1, 107
000020 f008                      	brlo NoTime
000021 9463                      	inc MyTimer ; 1 = 128 .  MyTimer 
                                 NoTime:
                                 
000022 d004                      	RCALL RegimWorks    ;       RegimWork.inc
                                 
                                 ;---------------------------    (   RegimWork.inc) -----------------------------------------------	
000023 d0a8                      	RCALL NewRegimButton
000024 d048                      	RCALL PlusButton
000025 d07b                      	RCALL MinusButton
                                 
                                 	;LDI Temp2, 2    ;   37 
                                 	;RCALL Delay     ;      
                                 	
000026 cff7                      rjmp StartProgram
                                 
                                 ; ---------------  ---------------------------
                                 
                                 .include "RegimWork.inc"
                                 
                                 RegimWorks:
000027 3091                      	CPI Regim, 1
000028 f419                      	BRNE Reg2
000029 9892                      	CBI PORTD, 2 ;    
00002a 9893                      	CBI PORTD, 3 ;    
00002b 9a94                      	SBI PORTD, 4 ;    
                                 Reg2:
00002c 3092                      	CPI Regim, 2
00002d f419                      	BRNE Reg3
00002e 9a92                      	SBI PORTD, 2 ;    
00002f 9893                      	CBI PORTD, 3 ;    
000030 9894                      	CBI PORTD, 4 ;    
                                 Reg3:
000031 3093                      	CPI Regim, 3
000032 f419                      	BRNE Reg4
000033 9892                      	CBI PORTD, 2 ;    
000034 9a93                      	SBI PORTD, 3 ;    
000035 9894                      	CBI PORTD, 4 ;    
                                 Reg4:
000036 3094                      	CPI Regim, 4
000037 f419                      	BRNE Reg5
000038 9a92                      	SBI PORTD, 2 ;    
000039 9a93                      	SBI PORTD, 3 ;    
00003a 9894                      	CBI PORTD, 4 ;    
                                 Reg5:
00003b 3095                      	CPI Regim, 5
00003c f549                      	BRNE Reg6
                                 	
00003d b50c                      	in Temp1,TCNT1L
00003e b51d                      	in Temp2,TCNT1H
00003f 3000                      	cpi Temp1, 0
000040 f559                      	BRNE EndShowRegim
000041 3810                      	cpi Temp2, 0b10000000 
000042 f039                      	BREQ OffLed
000043 3010                      	cpi Temp2, 0
000044 f009                      	BREQ OnLed
000045 c026                      	rjmp EndShowRegim
                                 
                                 OnLed:
000046 9a92                      	SBI PORTD, 2 ;    
000047 9a93                      	SBI PORTD, 3 ;    
000048 9a94                      	SBI PORTD, 4 ;    
000049 c022                      	rjmp EndShowRegim
                                 
                                 OffLed:
00004a 9892                      	CBI PORTD, 2 ;    
00004b 9893                      	CBI PORTD, 3 ;    
00004c 9894                      	CBI PORTD, 4 ;    
                                 
00004d 9453                      	inc RunPixel
00004e 14d5                      	CP  CountLED, RunPixel
00004f f408                      	brsh NoMaxRunPixel
000050 2455                      	clr RunPixel
                                 NoMaxRunPixel:
000051 d090                      	RCALL UpdateArrayLed    ;     
000052 2d3d                      	mov R19, CountLED       ;   
000053 27dd                      	clr  r29				;   Y
000054 e6c0                          ldi  r28, $60			;       Y
000055 0dc5                      	add r28, RunPixel
000056 0dc5                      	add r28, RunPixel
000057 0dc5                      	add r28, RunPixel
000058 ef0f                      	ldi Temp1, 0xff
000059 26c0                      	EOR Green, Temp1
00005a 26b0                      	EOR Red, Temp1
00005b 26a0                      	EOR Blue, Temp1
00005c 92c9                      	ST Y+, Green  ;  
00005d 92b9                      	ST Y+, Red	;  
00005e 92a9                      	ST Y+, Blue	;  
00005f 92c9                      	ST Y+, Green  ;  
000060 92b9                      	ST Y+, Red	;  
000061 92a9                      	ST Y+, Blue	;  
000062 92c9                      	ST Y+, Green  ;  
000063 92b9                      	ST Y+, Red	;  
000064 92a9                      	ST Y+, Blue	;  
000065 d085                      	RCALL ShowLED			;    
                                 
                                 Reg6:
000066 3096                      	CPI Regim, 6
000067 f421                      	BRNE EndShowRegim
                                 
000068 9a92                      	SBI PORTD, 2 ;    
000069 9893                      	CBI PORTD, 3 ;    
00006a 9a94                      	SBI PORTD, 4 ;    
00006b d0ad                      	RCall Effect1
                                 
                                 EndShowRegim:
00006c 9508                      	RET
                                 
                                 ; --------------------------------------------------------------------------------------------------
                                 ; ------------------    ------------------
                                 PlusButton:
00006d e010                      	LDI Temp2, 0
                                 ButtonControl1:
00006e b306                          in Temp1, PINB
00006f fd01                      	sbrc Temp1, 1
000070 9508                      	RET
000071 9513                      	inc Temp2    ;  
000072 3f1f                      	CPI Temp2, 255
000073 f7d1                      	BRNE ButtonControl1
                                 
000074 b306                      m1:	in Temp1, PINB  ;   
000075 ff01                      	sbrs Temp1, 1
000076 cffd                      	rjmp m1
                                 
000077 3091                      	CPI Regim, 1
000078 f421                      	BRNE PInstReg2
                                 
000079 e10e                      	LDI Temp1, 30
00007a 12d0                      	CPSE CountLED, Temp1
00007b 94d3                      	inc CountLED
00007c d06e                      	RCALL ShowLED
                                 
                                 PInstReg2:
00007d 3092                      	CPI Regim, 2
00007e f449                      	BRNE PInstReg3
                                 	;LDI Temp1, 20
                                 	;ADD Red, Temp1
00007f 2d0b                      	Mov Temp1, Red
000080 7f00                      	ANDI Temp1, 0b11110000
000081 9502                      	SWAP Temp1
000082 9503                      	inc Temp1
000083 9502                      	SWAP Temp1
000084 7f00                      	ANDI Temp1, 0b11110000
000085 e01f                      	Ldi Temp2, 0b00001111
000086 22b1                      	AND Red, Temp2
000087 0eb0                      	ADD  Red, Temp1
                                 PInstReg3:
000088 3093                      	CPI Regim, 3
000089 f449                      	BRNE PInstReg4
                                 	;LDI Temp1, 20
                                 	;ADD Green, Temp1
00008a 2d0c                      	Mov Temp1, Green
00008b 7f00                      	ANDI Temp1, 0b11110000
00008c 9502                      	SWAP Temp1
00008d 9503                      	inc Temp1
00008e 9502                      	SWAP Temp1
00008f 7f00                      	ANDI Temp1, 0b11110000
000090 e01f                      	Ldi Temp2, 0b00001111
000091 22c1                      	AND Green, Temp2
000092 0ec0                      	ADD  Green, Temp1
                                 PInstReg4:
000093 3094                      	CPI Regim, 4
000094 f449                      	BRNE PInstEndShowRegim
                                 	;LDI Temp1, 20
                                 	;ADD Blue, Temp1
000095 2d0a                      	Mov Temp1, Blue
000096 7f00                      	ANDI Temp1, 0b11110000
000097 9502                      	SWAP Temp1
000098 9503                      	inc Temp1
000099 9502                      	SWAP Temp1
00009a 7f00                      	ANDI Temp1, 0b11110000
00009b e01f                      	Ldi Temp2, 0b00001111
00009c 22a1                      	AND Blue, Temp2
00009d 0ea0                      	ADD  Blue, Temp1
                                 PInstEndShowRegim:
00009e d043                      	RCALL UpdateArrayLed    ;     
00009f d04b                      	RCALL ShowLED			;    
0000a0 9508                      	RET
                                 		
                                 ; -----------------------------------------------------------
                                 ; ------------------    ---------------
                                 MinusButton:
0000a1 e010                      	LDI Temp2, 0
                                 ButtonControl2:
0000a2 b306                          in Temp1, PINB
0000a3 fd02                      	sbrc Temp1, 2
0000a4 9508                      	RET
                                 	;rcall Delay
0000a5 9513                      	inc Temp2    ;  
0000a6 3f1f                      	CPI Temp2, 255
0000a7 f7d1                      	BRNE ButtonControl2
                                 
0000a8 b306                      m2:	in Temp1, PINB	;   
0000a9 ff02                      	sbrs Temp1, 2
0000aa cffd                      	rjmp m2
                                 
0000ab 3091                      	CPI Regim, 1
0000ac f421                      	BRNE MInstReg2
0000ad e001                      	LDI Temp1, 1
0000ae 12d0                      	CPSE CountLED, Temp1
0000af 94da                      	dec CountLED
0000b0 d03a                      	RCALL ShowLED
                                 MInstReg2:
0000b1 3092                      	CPI Regim, 2
0000b2 f431                      	BRNE MInstReg3
                                 	;LDI Temp1, 20
                                 	;SUB Red, Temp1
0000b3 2d0b                      	Mov Temp1, Red
0000b4 9503                      	inc Temp1
0000b5 700f                      	ANDI Temp1, 0b00001111
0000b6 ef10                      	Ldi Temp2, 0b11110000
0000b7 22b1                      	AND Red, Temp2
0000b8 0eb0                      	ADD  Red, Temp1
                                 MInstReg3:
0000b9 3093                      	CPI Regim, 3
0000ba f431                      	BRNE MInstReg4
                                 	;LDI Temp1, 20
                                 	;SUB Green, Temp1
0000bb 2d0c                      	Mov Temp1, Green
0000bc 9503                      	inc Temp1
0000bd 700f                      	ANDI Temp1, 0b00001111
0000be ef10                      	Ldi Temp2, 0b11110000
0000bf 22c1                      	AND Green, Temp2
0000c0 0ec0                      	ADD  Green, Temp1
                                 MInstReg4:
0000c1 3094                      	CPI Regim, 4
0000c2 f431                      	BRNE MInstEndShowRegim
                                 	;LDI Temp1, 20
                                 	;SUB Blue, Temp1
0000c3 2d0a                      	Mov Temp1, Blue
0000c4 9503                      	inc Temp1
0000c5 700f                      	ANDI Temp1, 0b00001111
0000c6 ef10                      	Ldi Temp2, 0b11110000
0000c7 22a1                      	AND Blue, Temp2
0000c8 0ea0                      	ADD  Blue, Temp1
                                 MInstEndShowRegim:
                                 EndMinusB:
0000c9 d018                      	RCALL UpdateArrayLed    ;     
0000ca d020                      	RCALL ShowLED			;    
0000cb 9508                      	RET
                                 
                                 ; --------------------------------------------------------------
                                 ; ------------------    ------------------------
                                 NewRegimButton:
0000cc e010                      	LDI Temp2, 0
                                 ButtonControl3:
0000cd b306                          in Temp1, PINB
0000ce fd00                      	sbrc Temp1, 0
0000cf 9508                      	RET
                                 	;rcall Delay
0000d0 9513                      	inc Temp2    ;  
0000d1 3f1f                      	CPI Temp2, 255
0000d2 f7d1                      	BRNE ButtonControl3
                                 
0000d3 b306                      m3:	in Temp1, PINB
0000d4 ff00                      	sbrs Temp1, 0
0000d5 cffd                      	rjmp m3
                                 
0000d6 9593                      	INC Regim		;     
0000d7 3097                      	CPI Regim, 7
0000d8 f441                      	BRNE EndNewRegimButton
0000d9 5096                      	SUBI Regim, 6
                                 
0000da 3096                      	CPI Regim, 6 ;  6
0000db f429                      	BRNE EndNewRegimButton
0000dc 24bb                      	clr Red
0000dd 24aa                      	clr Blue
0000de 24cc                      	clr Green
0000df d002                      	RCALL UpdateArrayLed
0000e0 d00a                      	RCALL ShowLED
                                 
                                 EndNewRegimButton:
0000e1 9508                      	RET
                                 
                                 
                                 .include "ShowLED.inc"
                                 
                                     ;  
                                 UpdateArrayLed:
0000e2 2d3d                      	mov R19, CountLED       ;   
0000e3 27dd                      	clr  r29       ;   Y
0000e4 e6c0                          ldi  r28, $60  ;       Y
                                 ArrayLed:      
0000e5 92c9                      	ST Y+, Green  ;  
0000e6 92b9                      	ST Y+, Red	;  
0000e7 92a9                      	ST Y+, Blue	;  
0000e8 953a                      	DEC R19
0000e9 f7d9                      	BRNE ArrayLed
                                 	
0000ea 9508                      	RET
                                 	;----------------------------------------------------------------------------
                                 
                                 ;  .  :
                                 ; R18 -         
                                 ; R19 -     
                                 ; R20 -    
                                 ; R21 -     1   out
                                 ; R22 -     0   out (out     -  )
                                 ShowLED:
0000eb e030                      	LDI R19, 0				;    
0000ec 0d3d                      	ADD R19, CountLED       ;   =   +   
0000ed 0d3d                      	ADD R19, CountLED       ;    ...
0000ee 0d3d                      	ADD R19, CountLED       
0000ef 953a                      	DEC R19					;       ,         
                                 
0000f0 e048                      	LDI R20, 8	  ;    7  0
0000f1 2e14                      	mov R1,R20    
0000f2 e052                      	LDI R21, 0x02 ;
0000f3 e060                      	LDI R22, 0x00 ;
                                 
                                 
0000f4 27dd                      	clr  r29        ;    Y ...
0000f5 e6c0                          ldi  r28, $60   ;    
0000f6 9129                      	LD R18, Y+      ;       
0000f7 9498                      	CLZ             ;    
                                 start:
0000f8 bb52                      	OUT PORTD, R21
0000f9 0000                      	nop
0000fa 0000                      	nop
0000fb 9526                      	LSR R18
0000fc f430                      	BRSH zerro
                                 
0000fd 954a                      	DEC R20
0000fe f071                      	BREQ NewByte1
0000ff 9a96                      	SBI PORTD, 6 ;       
000100 9897                      	CBI PORTD, 7 ;   
000101 0000                      	nop
000102 0000                      	nop
                                 	;nop
                                 	;nop
                                 EndNewByte1:	
                                 
                                 zerro: 
000103 bb62                      	OUT PORTD, R22
000104 0000                      	nop
000105 f030                         	BRLO one
                                 	
000106 954a                      	DEC R20
000107 f051                      	BREQ NewByte2
000108 9a96                      	SBI PORTD, 6 ;       
000109 9897                      	CBI PORTD, 7 ;    
00010a 0000                      	nop	
00010b 0000                      	nop
                                 EndNewByte2:	
                                 one:
00010c cfeb                      	rjmp start
                                 
                                 NewByte1:
00010d 9129                      	LD R18, Y+   		;   
00010e 2d41                      	mov R20,R1
00010f 953a                      	DEC R19
000110 f031                      	BREQ EndShowLed
000111 cff1                      	rjmp EndNewByte1
                                 
                                 NewByte2:
000112 9129                      	LD R18, Y+        ;   
000113 2d41                      	mov R20,R1
000114 953a                      	DEC R19
000115 f009                      	BREQ EndShowLed
000116 cff5                      	rjmp EndNewByte2
                                 
                                 EndShowLed:
000117 9891                      	CBI PORTD, 1        ;   D1,      
000118 9508                      	RET
                                 .include "Effects.inc"
                                 
000119 b50c                      	in Temp1,TCNT1L ; 
00011a b51d                      	in Temp2,TCNT1H
00011b 3000                      	cpi Temp1, 0
00011c f521                      	BRNE EndRET
                                 
00011d 3010                      	cpi Temp2, 0
00011e f059                      	BREQ IncRed
00011f 3218                      	cpi Temp2, 40
000120 f079                      	BREQ NRed
000121 3515                      	cpi Temp2, 85
000122 f049                      	BREQ IncBlue
000123 371d                      	cpi Temp2, 125
000124 f081                      	BREQ NBlue
000125 3a15                      	cpi Temp2, 165
000126 f039                      	BREQ IncGreen
000127 3c1d                      	cpi Temp2, 205
000128 f089                      	BREQ NGreen
000129 9508                      	RET
                                 IncRed:
00012a 94b3                      	INC Red
00012b c013                      	rjmp EndEffect1
                                 IncBlue:
00012c 94a3                      	INC Blue
00012d c011                      	rjmp EndEffect1
                                 IncGreen:
00012e 94c3                      	INC Green
00012f c00f                      	rjmp EndEffect1
                                 NRed:
000130 ef00                      	ldi Temp1, 0xf0
000131 94b2                      	SWAP Red
000132 94a2                      	SWAP Blue
000133 94c2                      	SWAP Green
000134 c00a                      	rjmp EndEffect1
                                 NBlue:
000135 ef00                      	ldi Temp1, 0xf0
000136 94b2                      	SWAP Red
000137 94a2                      	SWAP Blue
000138 94c2                      	SWAP Green
                                 	;AND Red, Temp1
                                 	;AND Blue, Temp1
                                 	;AND Green, Temp1
000139 c005                      	rjmp EndEffect1
                                 NGreen:
00013a ef00                      	ldi Temp1, 0xf0
00013b 94b2                      	SWAP Red
00013c 94a2                      	SWAP Blue
00013d 94c2                      	SWAP Green
                                 	;AND Red, Temp1
                                 	;AND Blue, Temp1
                                 	;AND Green, Temp1
00013e c000                      	rjmp EndEffect1
                                 
                                 EndEffect1:	
00013f dfa2                      	RCALL UpdateArrayLed
000140 dfaa                      	RCALL ShowLED   ; 
000141 9508                      EndRET:	RET
                                 
                                 
                                 	;Push Red
                                 	;Push Blue
                                 	;Push Green
                                 	;clr Red
                                 	;clr Blue
                                 
                                 ;.include "Eff1.inc"
                                 ;  .include "Eff2.inc"
                                 ;.include "Eff3.inc"
                                 
                                 ; ------  .  Temp2   .   Temp2 = 18 . (1  = 54 .  Temp2)
                                 DelayT0:       
000142 e005                      	ldi Temp1, 0b00000101 ;   / 1024 (  )
000143 bf03                      	out TCCR0, Temp1	 ;   T0 
000144 2700                      	CLR Temp1
000145 bf02                      	out TCNT0,Temp1
                                 Delay123:
000146 b702                      	in  Temp1, TCNT0
000147 3f0f                      	cpi  Temp1, 255
000148 f7e9                      	brne Delay123
000149 2700                      	CLR Temp1
00014a bf02                      	out TCNT0,Temp1
00014b 951a                      	DEC Temp2
00014c f7c9                      	brne Delay123
00014d 9508                      	RET
                                 
                                 ;---------------------------------------------
                                 ;Delay:           ;  
                                 ;	mov r2, Temp1
                                 ;	mov r3, Temp2
                                 ;	LDI Temp1, 255
                                 ;Delay1: 
                                 ;	nop
                                 ;	DEC Temp1
                                 ;	BRNE Delay1
                                 ;	mov Temp1,r2
                                 ;	mov Temp2, r3
                                 ;	RET
                                 


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega8A" register use summary:
x  :   0 y  :  15 z  :   0 r0 :   0 r1 :   3 r2 :   0 r3 :   0 r4 :   0 
r5 :   7 r6 :   2 r7 :   0 r8 :   0 r9 :   0 r10:  17 r11:  17 r12:  17 
r13:  11 r14:   0 r15:   0 r16: 100 r17:  32 r18:   4 r19:  10 r20:   6 
r21:   2 r22:   2 r23:   0 r24:   0 r25:  19 r26:   0 r27:   0 r28:   6 
r29:   3 r30:   0 r31:   0 
Registers used: 18 out of 35 (51.4%)

"ATmega8A" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :  12 adiw  :   0 and   :   6 
andi  :   9 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 breq  :  12 brge  :   0 brhc  :   0 brhs  :   0 
brid  :   0 brie  :   0 brlo  :   2 brlt  :   0 brmi  :   0 brne  :  24 
brpl  :   0 brsh  :   2 brtc  :   0 brts  :   0 brvc  :   0 brvs  :   0 
bset  :   0 bst   :   0 cbi   :  14 cbr   :   0 clc   :   0 clh   :   0 
cli   :   0 cln   :   0 clr   :  10 cls   :   0 clt   :   0 clv   :   0 
clz   :   1 com   :   0 cp    :   1 cpc   :   0 cpi   :  31 cpse  :   2 
dec   :   8 eor   :   3 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 
ijmp  :   0 in    :  12 inc   :  16 ld    :   3 ldd   :   0 ldi   :  36 
lds   :   0 lpm   :   0 lsl   :   0 lsr   :   1 mov   :  18 movw  :   0 
mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   7 or    :   0 
ori   :   0 out   :  14 pop   :   0 push  :   0 rcall :  17 ret   :  12 
reti  :   0 rjmp  :  15 rol   :   0 ror   :   0 sbc   :   0 sbci  :   0 
sbi   :  12 sbic  :   0 sbis  :   0 sbiw  :   0 sbr   :   0 sbrc  :   3 
sbrs  :   3 sec   :   0 seh   :   0 sei   :   0 sen   :   0 ser   :   0 
ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  12 std   :   0 sts   :   0 sub   :   0 subi  :   1 swap  :  15 
tst   :   0 wdr   :   0 
Instructions used: 32 out of 110 (29.1%)

"ATmega8A" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00029c    668      0    668    8192   8.2%
[.dseg] 0x000060 0x000060      0      0      0    1024   0.0%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 0 warnings
