Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Nov  1 14:22:11 2019
| Host         : DUHEON-DTL-190909 running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xcku115-flvb2104-2-e
| Speed File   : -2
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 6
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 1          |
| TIMING-3  | Warning  | Invalid primary clock on Clock Modifying Block  | 2          |
| TIMING-18 | Warning  | Missing input or output delay                   | 2          |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects     | 1          |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2] in site SLICE_X96Y239 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-3#1 Warning
Invalid primary clock on Clock Modifying Block  
A primary clock design_1_i/util_ds_buf/U0/IBUF_DS_ODIV2[0] is created on the output pin or net design_1_i/util_ds_buf/U0/IBUF_DS_ODIV2[0] of a Clock Modifying Block
Related violations: <none>

TIMING-3#2 Warning
Invalid primary clock on Clock Modifying Block  
A primary clock design_1_i/util_ds_buf/U0/IBUF_OUT[0] is created on the output pin or net design_1_i/util_ds_buf/U0/IBUF_OUT[0] of a Clock Modifying Block
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on resetn relative to clock(s) default_300mhz_clk1_clk_p
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on ddr4_sdram_c1_reset_n relative to clock(s) default_300mhz_clk1_clk_p
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK"}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '127' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: f:/JUYG/PCIe_setup_DRAM_rev1/project_1.runs/impl_1/.Xil/Vivado-376-DUHEON-DTL-190909/dbg_hub_CV.0/out/xsdbm.xdc (Line: 5)
Related violations: <none>


