set ::env(PROJECT_NAME) dma
set ::env(DESIGN_TOP) dma_top
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/iwls2005_designs/dma/rtl/
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/iwls2005_designs/dma/rtl/dma_top.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
