[dram_structure]
protocol = HBM
bankgroups = 4
banks_per_group = 4
rows = 8192
columns = 128
device_width = 64
BL = 4
num_dies = 4

[timing]
tCK = 0.5
CL = 28
CWL = 8
tRCDRD = 28
tRCDWR = 28
tRP = 28
tRAS = 68
tRFC = 520
tREFI = 3900
tREFIb = 128
tRPRE = 1
tWPRE = 1
tRRD_S = 8
tRRD_L = 12
tWTR_S = 6
tWTR_L = 8
tFAW = 60
tWR = 32
tCCD_S = 2
tCCD_L = 2
tXS = 268
tCKE = 8
tCKSRE = 10
tXP = 8
tRTP_L = 12
tRTP_S = 8

[power]
VDD = 1.2
IDD0 = 85
IDD2P = 7
IDD2N = 40
IDD3P = 40
IDD3N = 55
IDD4W = 135
IDD4R = 135
IDD5AB = 215
IDD6x = 31

[system]
channel_size = 256
channels = 8
bus_width = 64
address_mapping = rorabgbacoch
queue_structure = PER_BANK
row_buf_policy = OPEN_PAGE
cmd_queue_size = 8
trans_queue_size = 32
unified_queue = False

[other]
epoch_period = 1000000
output_level = 1

