

================================================================
== Vitis HLS Report for 'dpu_keygen_Pipeline_VITIS_LOOP_503_2'
================================================================
* Date:           Thu Dec 29 14:54:58 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.479 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|      176|  40.000 ns|  1.760 us|    4|  176|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_503_2  |        2|      173|         3|          3|          1|  0 ~ 57|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      127|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      110|    -|
|Register             |        -|     -|      113|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      113|      237|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln503_fu_159_p2   |         +|   0|  0|  15|           8|           2|
    |add_ln507_fu_176_p2   |         +|   0|  0|  15|           8|           1|
    |add_ln508_fu_187_p2   |         +|   0|  0|  15|           8|           2|
    |ctr_10_fu_220_p2      |         +|   0|  0|  39|          32|           1|
    |icmp_ln503_fu_165_p2  |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln510_fu_210_p2  |      icmp|   0|  0|  16|          23|          14|
    |icmp_ln514_fu_240_p2  |      icmp|   0|  0|  16|          24|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 127|         111|          29|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  37|          7|    1|          7|
    |ap_phi_mux_UnifiedRetVal_phi_fu_131_p4  |   9|          2|    1|          2|
    |ap_return                               |   9|          2|    1|          2|
    |ap_sig_allocacmp_ctr_11                 |   9|          2|   32|         64|
    |buf_r_address0                          |  14|          3|    8|         24|
    |ctr_1_fu_64                             |   9|          2|   32|         64|
    |grp_load_fu_139_p1                      |  14|          3|   32|         96|
    |i_17_fu_60                              |   9|          2|    8|         16|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 110|         23|  115|        275|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |UnifiedRetVal_reg_127  |   1|   0|    1|          0|
    |add_ln503_reg_276      |   8|   0|    8|          0|
    |ap_CS_fsm              |   6|   0|    6|          0|
    |ap_return_preg         |   1|   0|    1|          0|
    |buf_load_1_reg_300     |   8|   0|    8|          0|
    |buf_load_reg_295       |   8|   0|    8|          0|
    |ctr_1_fu_64            |  32|   0|   32|          0|
    |ctr_9_reg_269          |  32|   0|   32|          0|
    |i_17_fu_60             |   8|   0|    8|          0|
    |i_reg_264              |   8|   0|    8|          0|
    |icmp_ln503_reg_281     |   1|   0|    1|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 113|   0|  113|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_503_2|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_503_2|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_503_2|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_503_2|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_503_2|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_503_2|  return value|
|ap_return         |  out|    1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_503_2|  return value|
|ctr               |   in|    8|     ap_none|                                   ctr|        scalar|
|buf_r_address0    |  out|    8|   ap_memory|                                 buf_r|         array|
|buf_r_ce0         |  out|    1|   ap_memory|                                 buf_r|         array|
|buf_r_q0          |   in|    8|   ap_memory|                                 buf_r|         array|
|buf_r_address1    |  out|    8|   ap_memory|                                 buf_r|         array|
|buf_r_ce1         |  out|    1|   ap_memory|                                 buf_r|         array|
|buf_r_q1          |   in|    8|   ap_memory|                                 buf_r|         array|
|tmp1_address0     |  out|    8|   ap_memory|                                  tmp1|         array|
|tmp1_ce0          |  out|    1|   ap_memory|                                  tmp1|         array|
|tmp1_we0          |  out|    1|   ap_memory|                                  tmp1|         array|
|tmp1_d0           |  out|   23|   ap_memory|                                  tmp1|         array|
|ctr_1_out         |  out|   32|      ap_vld|                             ctr_1_out|       pointer|
|ctr_1_out_ap_vld  |  out|    1|      ap_vld|                             ctr_1_out|       pointer|
+------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 6 2 
5 --> 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_17 = alloca i32 1"   --->   Operation 7 'alloca' 'i_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ctr_1 = alloca i32 1"   --->   Operation 8 'alloca' 'ctr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ctr_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %ctr"   --->   Operation 9 'read' 'ctr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ctr_cast = zext i8 %ctr_read"   --->   Operation 10 'zext' 'ctr_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 %ctr_cast, i32 %ctr_1"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln0 = store i8 0, i8 %i_17"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.16>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i = load i8 %i_17" [HLS_Final_vitis_src/spu.cpp:507]   --->   Operation 14 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%ctr_9 = load i32 %ctr_1" [HLS_Final_vitis_src/spu.cpp:512]   --->   Operation 15 'load' 'ctr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.87ns)   --->   "%add_ln503 = add i8 %i, i8 3" [HLS_Final_vitis_src/spu.cpp:503]   --->   Operation 17 'add' 'add_ln503' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.70ns)   --->   "%icmp_ln503 = icmp_ult  i8 %add_ln503, i8 169" [HLS_Final_vitis_src/spu.cpp:503]   --->   Operation 18 'icmp' 'icmp_ln503' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln503 = br i1 %icmp_ln503, void %for.cond.i.for.end.i_crit_edge.exitStub, void %for.body.i" [HLS_Final_vitis_src/spu.cpp:503]   --->   Operation 19 'br' 'br_ln503' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_18_cast = zext i8 %i" [HLS_Final_vitis_src/spu.cpp:507]   --->   Operation 20 'zext' 'i_18_cast' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i8 %buf_r, i64 0, i64 %i_18_cast" [HLS_Final_vitis_src/spu.cpp:506]   --->   Operation 21 'getelementptr' 'buf_addr' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (1.29ns)   --->   "%buf_load = load i8 %buf_addr" [HLS_Final_vitis_src/spu.cpp:506]   --->   Operation 22 'load' 'buf_load' <Predicate = (icmp_ln503)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 170> <RAM>
ST_2 : Operation 23 [1/1] (0.87ns)   --->   "%add_ln507 = add i8 %i, i8 1" [HLS_Final_vitis_src/spu.cpp:507]   --->   Operation 23 'add' 'add_ln507' <Predicate = (icmp_ln503)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln507 = zext i8 %add_ln507" [HLS_Final_vitis_src/spu.cpp:507]   --->   Operation 24 'zext' 'zext_ln507' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%buf_addr_8 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln507" [HLS_Final_vitis_src/spu.cpp:507]   --->   Operation 25 'getelementptr' 'buf_addr_8' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (1.29ns)   --->   "%buf_load_1 = load i8 %buf_addr_8" [HLS_Final_vitis_src/spu.cpp:507]   --->   Operation 26 'load' 'buf_load_1' <Predicate = (icmp_ln503)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 170> <RAM>

State 3 <SV = 2> <Delay = 2.16>
ST_3 : Operation 27 [1/2] (1.29ns)   --->   "%buf_load = load i8 %buf_addr" [HLS_Final_vitis_src/spu.cpp:506]   --->   Operation 27 'load' 'buf_load' <Predicate = (icmp_ln503)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 170> <RAM>
ST_3 : Operation 28 [1/2] (1.29ns)   --->   "%buf_load_1 = load i8 %buf_addr_8" [HLS_Final_vitis_src/spu.cpp:507]   --->   Operation 28 'load' 'buf_load_1' <Predicate = (icmp_ln503)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 170> <RAM>
ST_3 : Operation 29 [1/1] (0.87ns)   --->   "%add_ln508 = add i8 %i, i8 2" [HLS_Final_vitis_src/spu.cpp:508]   --->   Operation 29 'add' 'add_ln508' <Predicate = (icmp_ln503)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln508 = zext i8 %add_ln508" [HLS_Final_vitis_src/spu.cpp:508]   --->   Operation 30 'zext' 'zext_ln508' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%buf_addr_9 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln508" [HLS_Final_vitis_src/spu.cpp:508]   --->   Operation 31 'getelementptr' 'buf_addr_9' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (1.29ns)   --->   "%buf_load_2 = load i8 %buf_addr_9" [HLS_Final_vitis_src/spu.cpp:508]   --->   Operation 32 'load' 'buf_load_2' <Predicate = (icmp_ln503)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 170> <RAM>

State 4 <SV = 3> <Delay = 3.47>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln504 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 57, i64 28" [HLS_Final_vitis_src/spu.cpp:504]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln504' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln506 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [HLS_Final_vitis_src/spu.cpp:506]   --->   Operation 34 'specloopname' 'specloopname_ln506' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 35 [1/2] (1.29ns)   --->   "%buf_load_2 = load i8 %buf_addr_9" [HLS_Final_vitis_src/spu.cpp:508]   --->   Operation 35 'load' 'buf_load_2' <Predicate = (icmp_ln503)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 170> <RAM>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln509 = trunc i8 %buf_load_2" [HLS_Final_vitis_src/spu.cpp:509]   --->   Operation 36 'trunc' 'trunc_ln509' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%t = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i7.i8.i8, i7 %trunc_ln509, i8 %buf_load_1, i8 %buf_load" [HLS_Final_vitis_src/spu.cpp:509]   --->   Operation 37 'bitconcatenate' 't' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.88ns)   --->   "%icmp_ln510 = icmp_ult  i23 %t, i23 8380417" [HLS_Final_vitis_src/spu.cpp:510]   --->   Operation 38 'icmp' 'icmp_ln510' <Predicate = (icmp_ln503)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln510 = br i1 %icmp_ln510, void %if.end.i, void %if.then.i20" [HLS_Final_vitis_src/spu.cpp:510]   --->   Operation 39 'br' 'br_ln510' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln511 = zext i32 %ctr_9" [HLS_Final_vitis_src/spu.cpp:511]   --->   Operation 40 'zext' 'zext_ln511' <Predicate = (icmp_ln503 & icmp_ln510)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp1_addr = getelementptr i23 %tmp1, i64 0, i64 %zext_ln511" [HLS_Final_vitis_src/spu.cpp:511]   --->   Operation 41 'getelementptr' 'tmp1_addr' <Predicate = (icmp_ln503 & icmp_ln510)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.29ns)   --->   "%store_ln511 = store i23 %t, i8 %tmp1_addr" [HLS_Final_vitis_src/spu.cpp:511]   --->   Operation 42 'store' 'store_ln511' <Predicate = (icmp_ln503 & icmp_ln510)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 256> <RAM>
ST_4 : Operation 43 [1/1] (1.14ns)   --->   "%ctr_10 = add i32 %ctr_9, i32 1" [HLS_Final_vitis_src/spu.cpp:512]   --->   Operation 43 'add' 'ctr_10' <Predicate = (icmp_ln503 & icmp_ln510)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.46ns)   --->   "%store_ln513 = store i32 %ctr_10, i32 %ctr_1" [HLS_Final_vitis_src/spu.cpp:513]   --->   Operation 44 'store' 'store_ln513' <Predicate = (icmp_ln503 & icmp_ln510)> <Delay = 0.46>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln513 = br void %if.end.i" [HLS_Final_vitis_src/spu.cpp:513]   --->   Operation 45 'br' 'br_ln513' <Predicate = (icmp_ln503 & icmp_ln510)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%ctr_11 = load i32 %ctr_1" [HLS_Final_vitis_src/spu.cpp:514]   --->   Operation 46 'load' 'ctr_11' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ctr_11, i32 8, i32 31" [HLS_Final_vitis_src/spu.cpp:514]   --->   Operation 47 'partselect' 'tmp' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.87ns)   --->   "%icmp_ln514 = icmp_eq  i24 %tmp, i24 0" [HLS_Final_vitis_src/spu.cpp:514]   --->   Operation 48 'icmp' 'icmp_ln514' <Predicate = (icmp_ln503)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln514 = br i1 %icmp_ln514, void %if.end.i.for.end.i_crit_edge.exitStub, void %for.inc.i22" [HLS_Final_vitis_src/spu.cpp:514]   --->   Operation 49 'br' 'br_ln514' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln503 = store i8 %add_ln503, i8 %i_17" [HLS_Final_vitis_src/spu.cpp:503]   --->   Operation 50 'store' 'store_ln503' <Predicate = (icmp_ln503 & icmp_ln514)> <Delay = 0.46>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln503 = br void %for.cond.i" [HLS_Final_vitis_src/spu.cpp:503]   --->   Operation 51 'br' 'br_ln503' <Predicate = (icmp_ln503 & icmp_ln514)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.46>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln512 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %ctr_1_out, i32 %ctr_9" [HLS_Final_vitis_src/spu.cpp:512]   --->   Operation 52 'write' 'write_ln512' <Predicate = (icmp_ln503)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.46ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 53 'br' 'br_ln0' <Predicate = (icmp_ln503)> <Delay = 0.46>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %for.cond.i.for.end.i_crit_edge.exitStub, i1 0, void %if.end.i.for.end.i_crit_edge.exitStub"   --->   Operation 54 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.46>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln512 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %ctr_1_out, i32 %ctr_9" [HLS_Final_vitis_src/spu.cpp:512]   --->   Operation 56 'write' 'write_ln512' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.46ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 57 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ctr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ tmp1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ctr_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_17                    (alloca           ) [ 0111100]
ctr_1                   (alloca           ) [ 0111100]
ctr_read                (read             ) [ 0000000]
ctr_cast                (zext             ) [ 0000000]
store_ln0               (store            ) [ 0000000]
store_ln0               (store            ) [ 0000000]
br_ln0                  (br               ) [ 0000000]
i                       (load             ) [ 0001000]
ctr_9                   (load             ) [ 0001111]
specpipeline_ln0        (specpipeline     ) [ 0000000]
add_ln503               (add              ) [ 0001100]
icmp_ln503              (icmp             ) [ 0011111]
br_ln503                (br               ) [ 0000000]
i_18_cast               (zext             ) [ 0000000]
buf_addr                (getelementptr    ) [ 0001000]
add_ln507               (add              ) [ 0000000]
zext_ln507              (zext             ) [ 0000000]
buf_addr_8              (getelementptr    ) [ 0001000]
buf_load                (load             ) [ 0000100]
buf_load_1              (load             ) [ 0000100]
add_ln508               (add              ) [ 0000000]
zext_ln508              (zext             ) [ 0000000]
buf_addr_9              (getelementptr    ) [ 0000100]
speclooptripcount_ln504 (speclooptripcount) [ 0000000]
specloopname_ln506      (specloopname     ) [ 0000000]
buf_load_2              (load             ) [ 0000000]
trunc_ln509             (trunc            ) [ 0000000]
t                       (bitconcatenate   ) [ 0000000]
icmp_ln510              (icmp             ) [ 0011100]
br_ln510                (br               ) [ 0000000]
zext_ln511              (zext             ) [ 0000000]
tmp1_addr               (getelementptr    ) [ 0000000]
store_ln511             (store            ) [ 0000000]
ctr_10                  (add              ) [ 0000000]
store_ln513             (store            ) [ 0000000]
br_ln513                (br               ) [ 0000000]
ctr_11                  (load             ) [ 0000000]
tmp                     (partselect       ) [ 0000000]
icmp_ln514              (icmp             ) [ 0011100]
br_ln514                (br               ) [ 0000000]
store_ln503             (store            ) [ 0000000]
br_ln503                (br               ) [ 0000000]
write_ln512             (write            ) [ 0000000]
br_ln0                  (br               ) [ 0000000]
UnifiedRetVal           (phi              ) [ 0000010]
ret_ln0                 (ret              ) [ 0000000]
write_ln512             (write            ) [ 0000000]
br_ln0                  (br               ) [ 0000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ctr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctr"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tmp1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ctr_1_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctr_1_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i7.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="i_17_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_17/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="ctr_1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctr_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="ctr_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctr_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="1"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln512/5 write_ln512/6 "/>
</bind>
</comp>

<comp id="81" class="1004" name="buf_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="8" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="8" slack="0"/>
<pin id="85" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="0"/>
<pin id="93" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="94" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="95" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="8" slack="0"/>
<pin id="96" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_load/2 buf_load_1/2 buf_load_2/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="buf_addr_8_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="8" slack="0"/>
<pin id="102" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_8/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="buf_addr_9_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="8" slack="0"/>
<pin id="110" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_9/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp1_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="23" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="0"/>
<pin id="118" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp1_addr/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln511_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="23" slack="0"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="23" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln511/4 "/>
</bind>
</comp>

<comp id="127" class="1005" name="UnifiedRetVal_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="2"/>
<pin id="129" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="UnifiedRetVal (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="UnifiedRetVal_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="2"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="1" slack="0"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal/5 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctr_9/2 ctr_11/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="ctr_cast_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ctr_cast/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln0_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln0_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="8" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="i_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="1"/>
<pin id="158" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ln503_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="3" slack="0"/>
<pin id="162" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln503/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln503_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="0" index="1" bw="8" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln503/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="i_18_cast_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_18_cast/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="add_ln507_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln507/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln507_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln507/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln508_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="1"/>
<pin id="189" dir="0" index="1" bw="3" slack="0"/>
<pin id="190" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln508/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln508_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln508/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="trunc_ln509_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln509/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="t_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="23" slack="0"/>
<pin id="203" dir="0" index="1" bw="7" slack="0"/>
<pin id="204" dir="0" index="2" bw="8" slack="1"/>
<pin id="205" dir="0" index="3" bw="8" slack="1"/>
<pin id="206" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln510_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="23" slack="0"/>
<pin id="212" dir="0" index="1" bw="23" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln510/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln511_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="2"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln511/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="ctr_10_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="2"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ctr_10/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln513_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="3"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln513/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="24" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="0" index="2" bw="5" slack="0"/>
<pin id="234" dir="0" index="3" bw="6" slack="0"/>
<pin id="235" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="icmp_ln514_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="24" slack="0"/>
<pin id="242" dir="0" index="1" bw="24" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln514/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln503_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="2"/>
<pin id="248" dir="0" index="1" bw="8" slack="3"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln503/4 "/>
</bind>
</comp>

<comp id="250" class="1005" name="i_17_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_17 "/>
</bind>
</comp>

<comp id="257" class="1005" name="ctr_1_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctr_1 "/>
</bind>
</comp>

<comp id="264" class="1005" name="i_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="1"/>
<pin id="266" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="269" class="1005" name="ctr_9_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctr_9 "/>
</bind>
</comp>

<comp id="276" class="1005" name="add_ln503_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="2"/>
<pin id="278" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="add_ln503 "/>
</bind>
</comp>

<comp id="281" class="1005" name="icmp_ln503_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln503 "/>
</bind>
</comp>

<comp id="285" class="1005" name="buf_addr_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="1"/>
<pin id="287" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr "/>
</bind>
</comp>

<comp id="290" class="1005" name="buf_addr_8_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="1"/>
<pin id="292" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr_8 "/>
</bind>
</comp>

<comp id="295" class="1005" name="buf_load_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="1"/>
<pin id="297" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_load "/>
</bind>
</comp>

<comp id="300" class="1005" name="buf_load_1_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="1"/>
<pin id="302" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_load_1 "/>
</bind>
</comp>

<comp id="305" class="1005" name="buf_addr_9_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="1"/>
<pin id="307" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="54" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="26" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="97"><net_src comp="81" pin="3"/><net_sink comp="88" pin=2"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="98" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="106" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="56" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="58" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="145"><net_src comp="68" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="163"><net_src comp="156" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="22" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="159" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="24" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="174"><net_src comp="156" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="180"><net_src comp="156" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="176" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="191"><net_src comp="30" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="195"><net_src comp="187" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="200"><net_src comp="88" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="42" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="197" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="209"><net_src comp="201" pin="4"/><net_sink comp="121" pin=1"/></net>

<net id="214"><net_src comp="201" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="44" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="216" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="224"><net_src comp="8" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="220" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="236"><net_src comp="46" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="139" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="238"><net_src comp="48" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="239"><net_src comp="50" pin="0"/><net_sink comp="230" pin=3"/></net>

<net id="244"><net_src comp="230" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="52" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="253"><net_src comp="60" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="256"><net_src comp="250" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="260"><net_src comp="64" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="263"><net_src comp="257" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="267"><net_src comp="156" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="272"><net_src comp="139" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="275"><net_src comp="269" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="279"><net_src comp="159" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="284"><net_src comp="165" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="81" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="293"><net_src comp="98" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="298"><net_src comp="88" pin="7"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="201" pin=3"/></net>

<net id="303"><net_src comp="88" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="308"><net_src comp="106" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="88" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tmp1 | {4 }
	Port: ctr_1_out | {5 6 }
 - Input state : 
	Port: dpu_keygen_Pipeline_VITIS_LOOP_503_2 : ctr | {1 }
	Port: dpu_keygen_Pipeline_VITIS_LOOP_503_2 : buf_r | {2 3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		add_ln503 : 1
		icmp_ln503 : 2
		br_ln503 : 3
		i_18_cast : 1
		buf_addr : 2
		buf_load : 3
		add_ln507 : 1
		zext_ln507 : 2
		buf_addr_8 : 3
		buf_load_1 : 4
	State 3
		zext_ln508 : 1
		buf_addr_9 : 2
		buf_load_2 : 3
	State 4
		trunc_ln509 : 1
		t : 2
		icmp_ln510 : 3
		br_ln510 : 4
		tmp1_addr : 1
		store_ln511 : 3
		store_ln513 : 1
		tmp : 1
		icmp_ln514 : 2
		br_ln514 : 3
	State 5
		UnifiedRetVal : 1
		ret_ln0 : 2
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |   add_ln503_fu_159  |    0    |    15   |
|    add   |   add_ln507_fu_176  |    0    |    15   |
|          |   add_ln508_fu_187  |    0    |    15   |
|          |    ctr_10_fu_220    |    0    |    39   |
|----------|---------------------|---------|---------|
|          |  icmp_ln503_fu_165  |    0    |    11   |
|   icmp   |  icmp_ln510_fu_210  |    0    |    16   |
|          |  icmp_ln514_fu_240  |    0    |    16   |
|----------|---------------------|---------|---------|
|   read   | ctr_read_read_fu_68 |    0    |    0    |
|----------|---------------------|---------|---------|
|   write  |   grp_write_fu_74   |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   ctr_cast_fu_142   |    0    |    0    |
|          |   i_18_cast_fu_171  |    0    |    0    |
|   zext   |  zext_ln507_fu_182  |    0    |    0    |
|          |  zext_ln508_fu_192  |    0    |    0    |
|          |  zext_ln511_fu_216  |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln509_fu_197 |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|       t_fu_201      |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect|      tmp_fu_230     |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   127   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|UnifiedRetVal_reg_127|    1   |
|  add_ln503_reg_276  |    8   |
|  buf_addr_8_reg_290 |    8   |
|  buf_addr_9_reg_305 |    8   |
|   buf_addr_reg_285  |    8   |
|  buf_load_1_reg_300 |    8   |
|   buf_load_reg_295  |    8   |
|    ctr_1_reg_257    |   32   |
|    ctr_9_reg_269    |   32   |
|     i_17_reg_250    |    8   |
|      i_reg_264      |    8   |
|  icmp_ln503_reg_281 |    1   |
+---------------------+--------+
|        Total        |   130  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_88 |  p0  |   4  |   8  |   32   ||    20   |
| grp_access_fu_88 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   32   || 1.00429 ||    29   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   127  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   29   |
|  Register |    -   |   130  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   130  |   156  |
+-----------+--------+--------+--------+
