// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module chan_est_top_chan_est_top_Pipeline_zoh_fill (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        w_im_3_address0,
        w_im_3_ce0,
        w_im_3_we0,
        w_im_3_d0,
        w_im_2_address0,
        w_im_2_ce0,
        w_im_2_we0,
        w_im_2_d0,
        w_im_1_address0,
        w_im_1_ce0,
        w_im_1_we0,
        w_im_1_d0,
        w_im_address0,
        w_im_ce0,
        w_im_we0,
        w_im_d0,
        w_re_3_address0,
        w_re_3_ce0,
        w_re_3_we0,
        w_re_3_d0,
        w_re_2_address0,
        w_re_2_ce0,
        w_re_2_we0,
        w_re_2_d0,
        w_re_1_address0,
        w_re_1_ce0,
        w_re_1_we0,
        w_re_1_d0,
        w_re_address0,
        w_re_ce0,
        w_re_we0,
        w_re_d0,
        pilot_h_re_address0,
        pilot_h_re_ce0,
        pilot_h_re_q0,
        pilot_h_im_address0,
        pilot_h_im_ce0,
        pilot_h_im_q0,
        pilot_h_re_1_address0,
        pilot_h_re_1_ce0,
        pilot_h_re_1_q0,
        pilot_h_im_1_address0,
        pilot_h_im_1_ce0,
        pilot_h_im_1_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] w_im_3_address0;
output   w_im_3_ce0;
output   w_im_3_we0;
output  [15:0] w_im_3_d0;
output  [9:0] w_im_2_address0;
output   w_im_2_ce0;
output   w_im_2_we0;
output  [15:0] w_im_2_d0;
output  [9:0] w_im_1_address0;
output   w_im_1_ce0;
output   w_im_1_we0;
output  [15:0] w_im_1_d0;
output  [9:0] w_im_address0;
output   w_im_ce0;
output   w_im_we0;
output  [15:0] w_im_d0;
output  [9:0] w_re_3_address0;
output   w_re_3_ce0;
output   w_re_3_we0;
output  [15:0] w_re_3_d0;
output  [9:0] w_re_2_address0;
output   w_re_2_ce0;
output   w_re_2_we0;
output  [15:0] w_re_2_d0;
output  [9:0] w_re_1_address0;
output   w_re_1_ce0;
output   w_re_1_we0;
output  [15:0] w_re_1_d0;
output  [9:0] w_re_address0;
output   w_re_ce0;
output   w_re_we0;
output  [15:0] w_re_d0;
output  [7:0] pilot_h_re_address0;
output   pilot_h_re_ce0;
input  [15:0] pilot_h_re_q0;
output  [7:0] pilot_h_im_address0;
output   pilot_h_im_ce0;
input  [15:0] pilot_h_im_q0;
output  [7:0] pilot_h_re_1_address0;
output   pilot_h_re_1_ce0;
input  [15:0] pilot_h_re_1_q0;
output  [7:0] pilot_h_im_1_address0;
output   pilot_h_im_1_ce0;
input  [15:0] pilot_h_im_1_q0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln266_fu_231_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [9:0] PILOT_FOR_K_address0;
wire   [7:0] PILOT_FOR_K_q0;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln266_fu_243_p1;
reg   [63:0] zext_ln266_reg_271;
reg   [63:0] zext_ln266_reg_271_pp0_iter1_reg;
reg   [63:0] zext_ln266_reg_271_pp0_iter2_reg;
reg   [63:0] zext_ln266_reg_271_pp0_iter3_reg;
reg   [7:0] m_reg_288;
reg   [15:0] pilot_h_re_load_reg_313;
reg   [15:0] pilot_h_re_1_load_reg_319;
reg   [15:0] pilot_h_im_load_reg_325;
reg   [15:0] pilot_h_im_1_load_reg_331;
wire    ap_block_pp0_stage0;
wire   [63:0] idxprom79_fu_253_p1;
reg   [10:0] k_fu_50;
wire   [10:0] add_ln266_fu_237_p2;
wire    ap_loop_init;
reg   [10:0] ap_sig_allocacmp_k_1;
reg    PILOT_FOR_K_ce0_local;
reg    pilot_h_re_ce0_local;
reg    pilot_h_re_1_ce0_local;
reg    pilot_h_im_ce0_local;
reg    pilot_h_im_1_ce0_local;
reg    w_re_we0_local;
reg    w_re_ce0_local;
reg    w_re_1_we0_local;
reg    w_re_1_ce0_local;
reg    w_re_2_we0_local;
reg    w_re_2_ce0_local;
reg    w_re_3_we0_local;
reg    w_re_3_ce0_local;
reg    w_im_we0_local;
reg    w_im_ce0_local;
reg    w_im_1_we0_local;
reg    w_im_1_ce0_local;
reg    w_im_2_we0_local;
reg    w_im_2_ce0_local;
reg    w_im_3_we0_local;
reg    w_im_3_ce0_local;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 k_fu_50 = 11'd0;
#0 ap_done_reg = 1'b0;
end

chan_est_top_chan_est_top_Pipeline_zoh_fill_PILOT_FOR_K_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
PILOT_FOR_K_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(PILOT_FOR_K_address0),
    .ce0(PILOT_FOR_K_ce0_local),
    .q0(PILOT_FOR_K_q0)
);

chan_est_top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln266_fu_231_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            k_fu_50 <= add_ln266_fu_237_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            k_fu_50 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        m_reg_288 <= PILOT_FOR_K_q0;
        zext_ln266_reg_271[10 : 0] <= zext_ln266_fu_243_p1[10 : 0];
        zext_ln266_reg_271_pp0_iter1_reg[10 : 0] <= zext_ln266_reg_271[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        pilot_h_im_1_load_reg_331 <= pilot_h_im_1_q0;
        pilot_h_im_load_reg_325 <= pilot_h_im_q0;
        pilot_h_re_1_load_reg_319 <= pilot_h_re_1_q0;
        pilot_h_re_load_reg_313 <= pilot_h_re_q0;
        zext_ln266_reg_271_pp0_iter2_reg[10 : 0] <= zext_ln266_reg_271_pp0_iter1_reg[10 : 0];
        zext_ln266_reg_271_pp0_iter3_reg[10 : 0] <= zext_ln266_reg_271_pp0_iter2_reg[10 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        PILOT_FOR_K_ce0_local = 1'b1;
    end else begin
        PILOT_FOR_K_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln266_fu_231_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_k_1 = 11'd0;
    end else begin
        ap_sig_allocacmp_k_1 = k_fu_50;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pilot_h_im_1_ce0_local = 1'b1;
    end else begin
        pilot_h_im_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pilot_h_im_ce0_local = 1'b1;
    end else begin
        pilot_h_im_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pilot_h_re_1_ce0_local = 1'b1;
    end else begin
        pilot_h_re_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pilot_h_re_ce0_local = 1'b1;
    end else begin
        pilot_h_re_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        w_im_1_ce0_local = 1'b1;
    end else begin
        w_im_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        w_im_1_we0_local = 1'b1;
    end else begin
        w_im_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        w_im_2_ce0_local = 1'b1;
    end else begin
        w_im_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        w_im_2_we0_local = 1'b1;
    end else begin
        w_im_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        w_im_3_ce0_local = 1'b1;
    end else begin
        w_im_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        w_im_3_we0_local = 1'b1;
    end else begin
        w_im_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        w_im_ce0_local = 1'b1;
    end else begin
        w_im_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        w_im_we0_local = 1'b1;
    end else begin
        w_im_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        w_re_1_ce0_local = 1'b1;
    end else begin
        w_re_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        w_re_1_we0_local = 1'b1;
    end else begin
        w_re_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        w_re_2_ce0_local = 1'b1;
    end else begin
        w_re_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        w_re_2_we0_local = 1'b1;
    end else begin
        w_re_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        w_re_3_ce0_local = 1'b1;
    end else begin
        w_re_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        w_re_3_we0_local = 1'b1;
    end else begin
        w_re_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        w_re_ce0_local = 1'b1;
    end else begin
        w_re_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        w_re_we0_local = 1'b1;
    end else begin
        w_re_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign PILOT_FOR_K_address0 = zext_ln266_fu_243_p1;

assign add_ln266_fu_237_p2 = (ap_sig_allocacmp_k_1 + 11'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln266_fu_231_p2 = ((ap_sig_allocacmp_k_1 == 11'd1024) ? 1'b1 : 1'b0);

assign idxprom79_fu_253_p1 = m_reg_288;

assign pilot_h_im_1_address0 = idxprom79_fu_253_p1;

assign pilot_h_im_1_ce0 = pilot_h_im_1_ce0_local;

assign pilot_h_im_address0 = idxprom79_fu_253_p1;

assign pilot_h_im_ce0 = pilot_h_im_ce0_local;

assign pilot_h_re_1_address0 = idxprom79_fu_253_p1;

assign pilot_h_re_1_ce0 = pilot_h_re_1_ce0_local;

assign pilot_h_re_address0 = idxprom79_fu_253_p1;

assign pilot_h_re_ce0 = pilot_h_re_ce0_local;

assign w_im_1_address0 = zext_ln266_reg_271_pp0_iter3_reg;

assign w_im_1_ce0 = w_im_1_ce0_local;

assign w_im_1_d0 = pilot_h_im_1_load_reg_331;

assign w_im_1_we0 = w_im_1_we0_local;

assign w_im_2_address0 = zext_ln266_reg_271_pp0_iter3_reg;

assign w_im_2_ce0 = w_im_2_ce0_local;

assign w_im_2_d0 = pilot_h_im_load_reg_325;

assign w_im_2_we0 = w_im_2_we0_local;

assign w_im_3_address0 = zext_ln266_reg_271_pp0_iter3_reg;

assign w_im_3_ce0 = w_im_3_ce0_local;

assign w_im_3_d0 = pilot_h_im_1_load_reg_331;

assign w_im_3_we0 = w_im_3_we0_local;

assign w_im_address0 = zext_ln266_reg_271_pp0_iter3_reg;

assign w_im_ce0 = w_im_ce0_local;

assign w_im_d0 = pilot_h_im_load_reg_325;

assign w_im_we0 = w_im_we0_local;

assign w_re_1_address0 = zext_ln266_reg_271_pp0_iter3_reg;

assign w_re_1_ce0 = w_re_1_ce0_local;

assign w_re_1_d0 = pilot_h_re_1_load_reg_319;

assign w_re_1_we0 = w_re_1_we0_local;

assign w_re_2_address0 = zext_ln266_reg_271_pp0_iter3_reg;

assign w_re_2_ce0 = w_re_2_ce0_local;

assign w_re_2_d0 = pilot_h_re_load_reg_313;

assign w_re_2_we0 = w_re_2_we0_local;

assign w_re_3_address0 = zext_ln266_reg_271_pp0_iter3_reg;

assign w_re_3_ce0 = w_re_3_ce0_local;

assign w_re_3_d0 = pilot_h_re_1_load_reg_319;

assign w_re_3_we0 = w_re_3_we0_local;

assign w_re_address0 = zext_ln266_reg_271_pp0_iter3_reg;

assign w_re_ce0 = w_re_ce0_local;

assign w_re_d0 = pilot_h_re_load_reg_313;

assign w_re_we0 = w_re_we0_local;

assign zext_ln266_fu_243_p1 = ap_sig_allocacmp_k_1;

always @ (posedge ap_clk) begin
    zext_ln266_reg_271[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln266_reg_271_pp0_iter1_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln266_reg_271_pp0_iter2_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln266_reg_271_pp0_iter3_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
end

endmodule //chan_est_top_chan_est_top_Pipeline_zoh_fill
