module Phy_inst_tx_enh_fifo_full_bfm_ip (
		input  wire [0:0] sig_tx_enh_fifo_full  // conduit.tx_enh_fifo_full
	);
endmodule

