// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="HTA512_theta,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.748750,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=10,HLS_SYN_DSP=0,HLS_SYN_FF=1910,HLS_SYN_LUT=6950,HLS_VERSION=2018_2}" *)

module HTA512_theta (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        alloc_size,
        alloc_size_ap_vld,
        alloc_size_ap_ack,
        alloc_addr,
        alloc_addr_ap_vld,
        alloc_addr_ap_ack,
        alloc_free_target,
        alloc_free_target_ap_vld,
        alloc_free_target_ap_ack,
        alloc_cmd,
        alloc_cmd_ap_vld,
        alloc_cmd_ap_ack
);

parameter    ap_ST_fsm_state1 = 41'd1;
parameter    ap_ST_fsm_state2 = 41'd2;
parameter    ap_ST_fsm_state3 = 41'd4;
parameter    ap_ST_fsm_state4 = 41'd8;
parameter    ap_ST_fsm_state5 = 41'd16;
parameter    ap_ST_fsm_state6 = 41'd32;
parameter    ap_ST_fsm_state7 = 41'd64;
parameter    ap_ST_fsm_state8 = 41'd128;
parameter    ap_ST_fsm_state9 = 41'd256;
parameter    ap_ST_fsm_state10 = 41'd512;
parameter    ap_ST_fsm_state11 = 41'd1024;
parameter    ap_ST_fsm_state12 = 41'd2048;
parameter    ap_ST_fsm_state13 = 41'd4096;
parameter    ap_ST_fsm_state14 = 41'd8192;
parameter    ap_ST_fsm_state15 = 41'd16384;
parameter    ap_ST_fsm_state16 = 41'd32768;
parameter    ap_ST_fsm_state17 = 41'd65536;
parameter    ap_ST_fsm_pp0_stage0 = 41'd131072;
parameter    ap_ST_fsm_state20 = 41'd262144;
parameter    ap_ST_fsm_state21 = 41'd524288;
parameter    ap_ST_fsm_state22 = 41'd1048576;
parameter    ap_ST_fsm_state23 = 41'd2097152;
parameter    ap_ST_fsm_state24 = 41'd4194304;
parameter    ap_ST_fsm_state25 = 41'd8388608;
parameter    ap_ST_fsm_state26 = 41'd16777216;
parameter    ap_ST_fsm_state27 = 41'd33554432;
parameter    ap_ST_fsm_state28 = 41'd67108864;
parameter    ap_ST_fsm_state29 = 41'd134217728;
parameter    ap_ST_fsm_state30 = 41'd268435456;
parameter    ap_ST_fsm_state31 = 41'd536870912;
parameter    ap_ST_fsm_state32 = 41'd1073741824;
parameter    ap_ST_fsm_state33 = 41'd2147483648;
parameter    ap_ST_fsm_state34 = 41'd4294967296;
parameter    ap_ST_fsm_state35 = 41'd8589934592;
parameter    ap_ST_fsm_state36 = 41'd17179869184;
parameter    ap_ST_fsm_state37 = 41'd34359738368;
parameter    ap_ST_fsm_state38 = 41'd68719476736;
parameter    ap_ST_fsm_state39 = 41'd137438953472;
parameter    ap_ST_fsm_state40 = 41'd274877906944;
parameter    ap_ST_fsm_state41 = 41'd549755813888;
parameter    ap_ST_fsm_state42 = 41'd1099511627776;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] alloc_size;
input   alloc_size_ap_vld;
output   alloc_size_ap_ack;
output  [31:0] alloc_addr;
output   alloc_addr_ap_vld;
input   alloc_addr_ap_ack;
input  [31:0] alloc_free_target;
input   alloc_free_target_ap_vld;
output   alloc_free_target_ap_ack;
input  [7:0] alloc_cmd;
input   alloc_cmd_ap_vld;
output   alloc_cmd_ap_ack;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg alloc_size_ap_ack;
reg[31:0] alloc_addr;
reg alloc_addr_ap_vld;
reg alloc_free_target_ap_ack;
reg alloc_cmd_ap_ack;

(* fsm_encoding = "none" *) reg   [40:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [5:0] group_tree_V_1_address0;
reg    group_tree_V_1_ce0;
reg    group_tree_V_1_we0;
reg   [15:0] group_tree_V_1_d0;
wire   [15:0] group_tree_V_1_q0;
reg   [5:0] group_tree_V_0_address0;
reg    group_tree_V_0_ce0;
reg    group_tree_V_0_we0;
reg   [15:0] group_tree_V_0_d0;
wire   [15:0] group_tree_V_0_q0;
wire   [2:0] group_tree_mask_V_address0;
reg    group_tree_mask_V_ce0;
wire   [30:0] group_tree_mask_V_q0;
reg   [2:0] shift_constant_V_address0;
reg    shift_constant_V_ce0;
wire   [4:0] shift_constant_V_q0;
reg   [2:0] buddy_tree_V_1_address0;
reg    buddy_tree_V_1_ce0;
reg    buddy_tree_V_1_we0;
reg   [63:0] buddy_tree_V_1_d0;
wire   [63:0] buddy_tree_V_1_q0;
reg   [2:0] buddy_tree_V_1_address1;
reg    buddy_tree_V_1_ce1;
reg    buddy_tree_V_1_we1;
reg   [63:0] buddy_tree_V_1_d1;
wire   [63:0] buddy_tree_V_1_q1;
reg   [2:0] buddy_tree_V_0_address0;
reg    buddy_tree_V_0_ce0;
reg    buddy_tree_V_0_we0;
reg   [63:0] buddy_tree_V_0_d0;
wire   [63:0] buddy_tree_V_0_q0;
reg   [2:0] buddy_tree_V_0_address1;
reg    buddy_tree_V_0_ce1;
reg    buddy_tree_V_0_we1;
reg   [63:0] buddy_tree_V_0_d1;
wire   [63:0] buddy_tree_V_0_q1;
reg   [8:0] addr_layer_map_V_address0;
reg    addr_layer_map_V_ce0;
reg    addr_layer_map_V_we0;
wire   [3:0] addr_layer_map_V_q0;
reg   [8:0] addr_tree_map_V_address0;
reg    addr_tree_map_V_ce0;
reg    addr_tree_map_V_we0;
wire   [7:0] addr_tree_map_V_q0;
reg   [4:0] mark_mask_V_address0;
reg    mark_mask_V_ce0;
wire   [14:0] mark_mask_V_q0;
reg    alloc_size_blk_n;
wire    ap_CS_fsm_state2;
reg    alloc_addr_blk_n;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state30;
wire   [0:0] tmp_24_fu_2277_p2;
reg    alloc_free_target_blk_n;
reg    alloc_cmd_blk_n;
reg   [3:0] p_03420_2_in_reg_995;
reg   [63:0] p_03424_1_in_reg_1004;
reg   [12:0] p_03396_1_in_in_reg_1013;
reg   [63:0] p_03368_4_reg_1022;
wire   [7:0] op_V_assign_log_2_64bit_fu_1175_ap_return;
reg   [7:0] reg_1063;
reg    ap_sig_ioackin_alloc_addr_ap_ack;
reg    ap_block_state30_io;
reg   [4:0] reg_1271;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state33;
wire   [15:0] size_V_fu_1285_p1;
reg   [15:0] size_V_reg_3335;
reg    ap_block_state2;
wire   [15:0] free_target_V_fu_1289_p1;
reg   [15:0] free_target_V_reg_3340;
reg   [15:0] p_Result_7_fu_1299_p4;
reg   [15:0] p_Result_7_reg_3347;
wire   [0:0] tmp_fu_1309_p2;
reg   [0:0] tmp_reg_3353;
wire    ap_CS_fsm_state3;
wire   [63:0] p_4_cast_fu_1346_p1;
reg   [63:0] p_4_cast_reg_3363;
wire   [0:0] tmp_102_fu_1350_p1;
reg   [0:0] tmp_102_reg_3368;
wire   [63:0] newIndex4_fu_1364_p1;
reg   [63:0] newIndex4_reg_3373;
wire   [0:0] tmp_6_fu_1370_p2;
reg   [0:0] tmp_6_reg_3391;
wire    ap_CS_fsm_state4;
reg   [3:0] ans_V_reg_3405;
wire    ap_CS_fsm_state5;
wire   [0:0] tmp_15_fu_1381_p3;
reg   [0:0] tmp_15_reg_3415;
reg   [7:0] addr_tree_map_V_load_reg_3419;
wire   [12:0] loc1_V_10_fu_1389_p1;
reg   [12:0] loc1_V_10_reg_3428;
wire   [10:0] loc1_V_9_cast_cast_fu_1393_p1;
reg   [10:0] loc1_V_9_cast_cast_reg_3434;
wire   [63:0] newIndex2_fu_1407_p1;
reg   [63:0] newIndex2_reg_3439;
wire  signed [63:0] tmp_V_fu_1433_p1;
reg  signed [63:0] tmp_V_reg_3460;
wire    ap_CS_fsm_state6;
wire   [63:0] tmp_8_fu_1448_p2;
reg   [63:0] tmp_8_reg_3468;
reg   [12:0] p_Result_8_fu_1456_p4;
wire    ap_CS_fsm_state7;
wire   [1:0] rec_bits_V_fu_1474_p1;
wire   [11:0] loc1_V_fu_1478_p4;
reg   [11:0] loc1_V_reg_3483;
wire    ap_CS_fsm_state8;
wire   [12:0] loc1_V_11_fu_1488_p1;
reg   [12:0] loc1_V_11_reg_3488;
wire   [0:0] tmp_111_fu_1492_p1;
reg   [0:0] tmp_111_reg_3493;
wire   [3:0] now1_V_1_fu_1496_p2;
reg   [3:0] now1_V_1_reg_3498;
wire   [0:0] tmp_27_fu_1502_p2;
reg   [0:0] tmp_27_reg_3503;
wire   [63:0] newIndex_fu_1518_p1;
reg   [63:0] newIndex_reg_3507;
wire   [63:0] tmp_40_fu_1566_p2;
reg   [63:0] tmp_40_reg_3523;
wire    ap_CS_fsm_state9;
reg   [12:0] p_Result_9_fu_1572_p4;
wire    ap_CS_fsm_state10;
wire   [12:0] p_Repl2_s_fu_1600_p2;
reg   [12:0] p_Repl2_s_reg_3538;
wire    ap_CS_fsm_state11;
wire   [3:0] p_Repl2_11_fu_1606_p2;
reg   [3:0] p_Repl2_11_reg_3544;
wire   [63:0] mask_V_load26_phi_ca_fu_1642_p3;
wire   [0:0] tmp_142_fu_1612_p3;
wire   [1:0] tmp_150_fu_1620_p1;
wire   [63:0] tmp_104_fu_1650_p5;
wire   [63:0] tmp_103_fu_1662_p5;
wire   [63:0] mask_V_load27_phi_ca_fu_1674_p3;
wire   [0:0] tmp_159_fu_1682_p1;
reg   [0:0] tmp_159_reg_3575;
wire   [63:0] newIndex15_fu_1696_p1;
reg   [63:0] newIndex15_reg_3580;
wire   [63:0] r_V_28_fu_1705_p2;
reg   [63:0] r_V_28_reg_3596;
wire    ap_CS_fsm_state12;
wire   [63:0] r_V_22_fu_1718_p2;
reg   [63:0] r_V_22_reg_3601;
wire   [31:0] cnt_fu_1724_p2;
wire    ap_CS_fsm_state13;
wire   [12:0] tmp_13_fu_1779_p3;
reg   [12:0] tmp_13_reg_3612;
wire   [12:0] r_V_fu_1805_p1;
reg   [12:0] r_V_reg_3617;
wire   [12:0] loc_tree_V_5_fu_1817_p2;
reg   [12:0] loc_tree_V_5_reg_3622;
wire    ap_CS_fsm_state15;
wire   [63:0] newIndex6_fu_1847_p1;
reg   [63:0] newIndex6_reg_3627;
wire   [0:0] tmp_84_fu_1853_p1;
reg   [0:0] tmp_84_reg_3648;
wire    ap_CS_fsm_state16;
wire   [15:0] r_V_4_fu_1868_p2;
reg   [15:0] r_V_4_reg_3652;
wire   [63:0] TMP_0_V_1_fu_1874_p1;
wire    ap_CS_fsm_state17;
reg   [12:0] p_Result_10_fu_1877_p4;
wire   [63:0] r_V_12_cast_fu_1895_p1;
wire   [3:0] now1_V_2_fu_1899_p2;
reg   [3:0] now1_V_2_reg_3673;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state18_pp0_stage0_iter0;
wire    ap_block_state19_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [1:0] rec_bits_V_3_fu_1905_p1;
reg   [1:0] rec_bits_V_3_reg_3678;
wire   [0:0] tmp_25_fu_1923_p2;
reg   [0:0] tmp_25_reg_3683;
wire   [63:0] TMP_0_V_4_fu_1963_p2;
reg   [63:0] TMP_0_V_4_reg_3687;
reg   [12:0] p_Result_11_fu_1969_p4;
reg   [12:0] p_Result_11_reg_3693;
wire   [63:0] r_V_8_fu_1982_p2;
reg    ap_enable_reg_pp0_iter1;
wire   [15:0] tmp_108_fu_1987_p1;
reg   [15:0] tmp_108_reg_3704;
wire    ap_CS_fsm_state20;
wire   [63:0] newIndex11_fu_2021_p1;
reg   [63:0] newIndex11_reg_3712;
wire    ap_CS_fsm_state21;
wire   [0:0] tmp_90_fu_2005_p2;
wire   [0:0] p_Repl2_5_fu_2035_p2;
reg   [0:0] p_Repl2_5_reg_3728;
wire   [0:0] tmp_134_fu_2055_p1;
reg   [0:0] tmp_134_reg_3733;
wire    ap_CS_fsm_state22;
wire   [63:0] tmp_93_fu_2067_p2;
reg   [63:0] tmp_93_reg_3737;
wire   [1:0] rec_bits_V_2_fu_2096_p1;
wire    ap_CS_fsm_state23;
wire   [3:0] now1_V_3_fu_2100_p2;
wire   [10:0] tmp_98_fu_2116_p1;
wire   [63:0] r_V_20_fu_2134_p2;
wire    ap_CS_fsm_state24;
reg   [63:0] p_Result_2_fu_2197_p4;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire   [63:0] tmp_V_1_fu_2271_p2;
reg   [63:0] tmp_V_1_reg_3779;
wire    ap_CS_fsm_state29;
reg   [0:0] tmp_24_reg_3787;
wire   [0:0] grp_fu_1241_p3;
reg   [0:0] tmp_125_reg_3791;
wire   [12:0] r_V_13_fu_2296_p1;
wire   [63:0] TMP_0_V_fu_2305_p2;
wire   [63:0] newIndex8_fu_2337_p1;
reg   [63:0] newIndex8_reg_3815;
wire    ap_CS_fsm_state32;
wire   [0:0] tmp_128_fu_2343_p1;
reg   [0:0] tmp_128_reg_3841;
wire   [15:0] TMP_1_V_1_fu_2377_p2;
reg   [15:0] TMP_1_V_1_reg_3845;
wire   [15:0] tmp_88_fu_2395_p2;
reg   [15:0] tmp_88_reg_3864;
wire   [3:0] tmp_72_fu_2602_p3;
reg   [3:0] tmp_72_reg_3870;
wire    ap_CS_fsm_state34;
wire   [0:0] tmp_73_fu_2610_p2;
reg   [0:0] tmp_73_reg_3875;
wire   [0:0] tmp_74_fu_2615_p2;
reg   [0:0] tmp_74_reg_3880;
wire   [12:0] r_V_9_fu_2640_p1;
reg   [12:0] r_V_9_reg_3886;
wire   [3:0] tmp_76_fu_2655_p3;
reg   [3:0] tmp_76_reg_3891;
wire   [12:0] r_V_11_fu_2723_p3;
reg   [12:0] r_V_11_reg_3896;
reg   [0:0] tmp_137_reg_3901;
wire    ap_CS_fsm_state36;
wire   [3:0] now1_V_6_fu_2754_p2;
wire   [3:0] now2_V_3_fu_2764_p2;
wire   [63:0] newIndex13_fu_2807_p1;
reg   [63:0] newIndex13_reg_3949;
wire   [0:0] tmp_152_fu_2813_p3;
reg   [0:0] tmp_152_reg_3965;
wire    ap_CS_fsm_state37;
wire   [0:0] op2_assign_8_fu_2827_p2;
reg   [0:0] op2_assign_8_reg_3969;
wire   [0:0] tmp_100_fu_2833_p2;
reg   [0:0] tmp_100_reg_3974;
wire   [63:0] rhs_V_6_fu_2953_p2;
reg   [63:0] rhs_V_6_reg_3978;
wire   [63:0] newIndex17_fu_2969_p1;
reg   [63:0] newIndex17_reg_3984;
wire   [0:0] tmp_114_fu_2975_p2;
reg   [0:0] tmp_114_reg_4000;
wire   [0:0] tmp_171_fu_2981_p1;
reg   [0:0] tmp_171_reg_4004;
wire   [63:0] newIndex23_fu_2995_p1;
reg   [63:0] newIndex23_reg_4009;
wire   [3:0] now1_V_5_fu_3104_p2;
wire    ap_CS_fsm_state38;
wire   [3:0] now2_V_1_fu_3113_p2;
wire   [13:0] p_11_cast1_fu_3173_p2;
reg   [13:0] p_11_cast1_reg_4041;
wire    ap_CS_fsm_state40;
wire   [5:0] p_11_cast2_fu_3179_p2;
reg   [5:0] p_11_cast2_reg_4046;
wire   [1:0] p_11_cast_fu_3185_p2;
reg   [1:0] p_11_cast_reg_4051;
wire   [63:0] newIndex19_fu_3207_p1;
reg   [63:0] newIndex19_reg_4059;
wire    ap_CS_fsm_state41;
wire   [0:0] tmp_107_fu_3191_p2;
wire   [63:0] newIndex21_fu_3228_p1;
reg   [63:0] newIndex21_reg_4069;
wire   [2:0] now2_V_s_fu_3233_p2;
reg   [2:0] now2_V_s_reg_4079;
wire   [0:0] p_Repl2_8_fu_3239_p2;
reg   [0:0] p_Repl2_8_reg_4084;
wire   [0:0] p_Repl2_9_fu_3253_p2;
reg   [0:0] p_Repl2_9_reg_4089;
wire   [0:0] p_Repl2_10_fu_3268_p2;
reg   [0:0] p_Repl2_10_reg_4094;
wire   [7:0] tmp_113_fu_3309_p1;
wire    ap_CS_fsm_state42;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state18;
wire    op_V_assign_log_2_64bit_fu_1175_ap_ready;
reg   [3:0] ap_phi_mux_p_s_phi_fu_818_p34;
reg   [3:0] p_s_reg_814;
wire   [0:0] tmp_s_fu_1315_p2;
wire   [15:0] r_V_25_fu_1325_p2;
reg   [15:0] ap_phi_mux_p_4_phi_fu_875_p34;
reg   [12:0] p_03408_8_in_reg_912;
wire   [0:0] tmp_63_fu_1594_p2;
reg   [3:0] p_03420_1_in_reg_921;
reg   [1:0] p_Val2_3_reg_930;
reg   [3:0] p_03416_2_in_reg_942;
reg   [12:0] p_03400_3_in_reg_951;
reg   [63:0] TMP_0_V_3_reg_960;
reg   [31:0] op2_assign_3_reg_970;
reg   [63:0] mask_V_load_phi_reg_982;
reg   [3:0] ap_phi_mux_p_03420_2_in_phi_fu_998_p4;
wire    ap_block_pp0_stage0;
reg   [63:0] ap_phi_mux_p_03424_1_in_phi_fu_1007_p4;
reg   [12:0] ap_phi_mux_p_03396_1_in_in_phi_fu_1016_p4;
reg   [63:0] ap_phi_mux_p_03368_4_phi_fu_1025_p4;
reg   [10:0] p_Val2_11_reg_1032;
reg   [3:0] p_03420_3_reg_1042;
reg   [1:0] p_Val2_2_reg_1054;
wire   [63:0] TMP_0_V_7_fu_2027_p1;
reg   [63:0] ap_phi_mux_rhs_V_4_phi_fu_1078_p4;
reg   [63:0] rhs_V_4_reg_1075;
reg   [63:0] storemerge_reg_1086;
reg   [63:0] buddy_tree_V_load_1_s_reg_1096;
reg   [3:0] ap_phi_mux_p_8_phi_fu_1109_p4;
reg   [3:0] p_8_reg_1105;
reg   [12:0] ap_phi_mux_p_9_phi_fu_1119_p4;
reg   [12:0] p_9_reg_1116;
reg   [63:0] ap_phi_mux_p_03368_1_phi_fu_1128_p4;
reg   [63:0] p_03368_1_reg_1125;
reg   [3:0] p_2_reg_1134;
reg   [3:0] p_3_reg_1144;
reg   [7:0] p_03408_5_in_reg_1154;
reg   [2:0] p_03416_1_reg_1164;
wire   [63:0] tmp_9_fu_1376_p1;
wire   [63:0] tmp_18_fu_1419_p1;
wire   [0:0] tmp_101_fu_1437_p1;
wire   [63:0] tmp_20_fu_1833_p1;
wire   [2:0] buddy_tree_V_0_addr_6_gep_fu_587_p3;
wire   [2:0] buddy_tree_V_1_addr_6_gep_fu_595_p3;
wire   [63:0] tmp_38_fu_2331_p1;
wire   [63:0] tmp_95_fu_2748_p1;
wire   [63:0] tmp_99_fu_2802_p1;
wire   [0:0] tmp_162_fu_3001_p1;
wire   [0:0] tmp_143_fu_3129_p1;
reg   [7:0] cmd_fu_268;
reg   [31:0] cnt_1_fu_272;
wire   [31:0] cnt_2_fu_3026_p2;
reg   [63:0] rhs_V_3_fu_276;
wire    ap_CS_fsm_state26;
reg   [12:0] loc2_V_fu_280;
wire   [12:0] loc2_V_2_cast_fu_2778_p1;
wire   [12:0] loc2_V_2_fu_3020_p2;
reg   [12:0] loc1_V_7_fu_284;
wire   [12:0] loc1_V_8_cast_fu_2760_p1;
wire   [12:0] loc1_V_9_fu_3085_p1;
wire   [31:0] output_addr_V_fu_2300_p1;
wire   [31:0] output_addr_V_1_fu_2731_p1;
reg    ap_reg_ioackin_alloc_addr_ap_ack;
wire   [63:0] r_V_18_fu_2120_p2;
reg   [63:0] p_Result_s_fu_2144_p4;
wire   [63:0] r_V_15_fu_2210_p2;
wire   [63:0] r_V_17_fu_2224_p2;
reg   [63:0] p_Result_3_fu_2235_p4;
reg   [63:0] p_Result_5_fu_2255_p4;
wire   [63:0] tmp_83_fu_2317_p2;
wire   [63:0] r_V_24_fu_3013_p2;
reg   [63:0] p_Result_6_fu_3060_p4;
wire    ap_CS_fsm_state39;
reg   [63:0] tmp_168_fu_3288_p4;
wire   [63:0] r_V_19_fu_2127_p2;
reg   [63:0] p_Result_1_fu_2170_p4;
wire   [63:0] r_V_16_fu_2217_p2;
reg   [63:0] p_Result_4_fu_2245_p4;
wire   [63:0] tmp_94_fu_2741_p2;
reg   [63:0] tmp_169_fu_3317_p4;
wire   [15:0] p_1_fu_3165_p2;
wire   [15:0] tmp_size_V_fu_1293_p2;
wire   [15:0] rhs_V_1_fu_1320_p2;
wire   [2:0] newIndex3_fu_1354_p4;
wire   [2:0] newIndex1_fu_1397_p4;
wire   [3:0] r_V_1_fu_1413_p2;
wire   [31:0] tmp_4_fu_1424_p1;
wire   [31:0] op2_assign_9_fu_1427_p2;
wire   [63:0] buddy_tree_V_load_ph_fu_1440_p3;
wire   [63:0] tmp_23_fu_1465_p1;
wire   [63:0] r_V_2_fu_1469_p2;
wire   [2:0] newIndex9_fu_1508_p4;
wire   [0:0] tmp_126_fu_1524_p3;
wire   [0:0] tmp_127_fu_1532_p1;
wire   [0:0] tmp_34_fu_1536_p2;
wire   [31:0] tmp_35_fu_1542_p1;
wire   [31:0] tmp_37_fu_1546_p1;
wire   [31:0] op2_assign_1_fu_1549_p2;
wire   [63:0] buddy_tree_V_load_2_s_fu_1559_p3;
wire  signed [63:0] tmp_39_fu_1555_p1;
wire   [63:0] tmp_62_fu_1581_p1;
wire   [63:0] r_V_7_fu_1585_p2;
wire   [1:0] rec_bits_V_1_fu_1590_p1;
wire   [0:0] tmp_151_fu_1634_p3;
wire   [1:0] tmp_104_fu_1650_p4;
wire   [1:0] tmp_103_fu_1662_p4;
wire   [2:0] newIndex14_fu_1686_p4;
wire   [63:0] tmp_96_fu_1702_p1;
wire   [63:0] lhs_V_4_fu_1711_p3;
wire  signed [3:0] r_V_29_fu_1730_p2;
wire   [3:0] tmp_10_fu_1750_p2;
wire   [31:0] tmp_7_fu_1747_p1;
wire  signed [31:0] tmp_14_cast_fu_1756_p1;
wire  signed [15:0] tmp_12_cast_fu_1743_p1;
wire   [31:0] tmp_11_fu_1760_p2;
wire   [15:0] tmp_12_fu_1766_p2;
wire   [0:0] tmp_26_fu_1735_p3;
wire   [12:0] tmp_32_fu_1771_p1;
wire   [12:0] tmp_36_fu_1775_p1;
wire   [3:0] tmp_14_fu_1790_p2;
wire   [15:0] tmp_25_cast_fu_1787_p1;
wire   [15:0] tmp_30_cast_fu_1795_p1;
wire   [15:0] tmp_16_fu_1799_p2;
wire   [12:0] tmp_17_fu_1809_p2;
wire   [12:0] tmp_19_fu_1813_p1;
wire   [13:0] lhs_V_3_cast_fu_1823_p1;
wire   [13:0] r_V_3_fu_1827_p2;
wire   [6:0] newIndex5_fu_1838_p4;
wire  signed [15:0] rhs_V_4_cast_fu_1864_p1;
wire   [15:0] lhs_V_fu_1856_p3;
wire   [15:0] tmp_47_cast_fu_1886_p1;
wire   [15:0] r_V_6_fu_1890_p2;
wire   [0:0] tmp_106_fu_1909_p3;
wire   [0:0] tmp_22_fu_1917_p2;
wire   [11:0] p_03396_1_in_fu_1929_p4;
wire   [12:0] tmp_28_fu_1939_p1;
wire   [12:0] loc_tree_V_fu_1943_p2;
wire   [31:0] tmp_30_fu_1949_p1;
wire   [31:0] op2_assign_s_fu_1953_p2;
wire  signed [63:0] tmp_31_fu_1959_p1;
wire   [63:0] tmp_33_fu_1979_p1;
wire   [0:0] tmp_89_fu_1993_p2;
wire   [0:0] not_s_fu_1999_p2;
wire   [2:0] newIndex10_fu_2011_p4;
wire   [1:0] tmp_153_fu_2031_p1;
wire   [31:0] tmp_91_fu_2041_p1;
wire   [31:0] op2_assign_2_fu_2045_p2;
wire   [63:0] buddy_tree_V_load_5_s_fu_2059_p3;
wire  signed [63:0] tmp_92_fu_2051_p1;
wire   [12:0] p_Val2_16_cast_fu_2073_p1;
reg   [12:0] p_Result_12_fu_2077_p4;
wire   [63:0] tmp_97_fu_2087_p1;
wire   [63:0] r_V_14_fu_2091_p2;
wire   [9:0] tmp_140_fu_2106_p4;
wire   [31:0] i_assign_fu_2140_p1;
wire   [3:0] tmp_155_fu_2154_p4;
wire   [0:0] p_Repl2_6_fu_2164_p2;
wire   [7:0] tmp_157_fu_2181_p4;
wire   [0:0] p_Repl2_7_fu_2191_p2;
wire   [31:0] i_assign_1_fu_2231_p1;
wire   [63:0] tmp_21_fu_2265_p2;
wire   [3:0] grp_fu_1249_p2;
wire   [17:0] tmp_41_cast_fu_2286_p1;
wire   [17:0] tmp_40_cast_fu_2282_p1;
wire   [17:0] tmp_46_fu_2290_p2;
wire   [63:0] buddy_tree_V_load_3_s_fu_2310_p3;
wire   [3:0] r_V_5_fu_2325_p2;
wire   [6:0] grp_fu_1255_p4;
wire   [15:0] tmp_129_fu_2355_p1;
wire   [15:0] group_tree_V_load_ph_fu_2347_p3;
wire   [15:0] TMP_1_V_fu_2359_p2;
wire   [15:0] p_5_fu_2371_p2;
wire   [15:0] tmp_41_fu_2365_p2;
wire   [15:0] p_03138_0_not_fu_2383_p2;
wire   [15:0] p_7_fu_2389_p2;
wire   [0:0] tmp_42_fu_2401_p2;
wire   [0:0] tmp_44_fu_2419_p2;
wire   [0:0] tmp_43_fu_2414_p2;
wire   [0:0] tmp_45_fu_2432_p2;
wire   [2:0] tmp_53_cast_cast_cas_fu_2424_p3;
wire   [2:0] tmp_51_cast_fu_2406_p3;
wire   [2:0] tmp_47_fu_2438_p3;
wire   [0:0] tmp_49_fu_2455_p2;
wire   [0:0] tmp_48_fu_2450_p2;
wire   [0:0] tmp_50_fu_2468_p2;
wire   [3:0] tmp_64_cast_cast_fu_2460_p3;
wire  signed [3:0] tmp_55_cast_fu_2446_p1;
wire   [0:0] tmp_53_fu_2487_p2;
wire   [0:0] tmp_52_fu_2482_p2;
wire   [0:0] tmp_54_fu_2500_p2;
wire   [3:0] tmp_68_cast_cast_fu_2492_p3;
wire   [3:0] tmp_51_fu_2474_p3;
wire   [0:0] tmp_57_fu_2519_p2;
wire   [0:0] tmp_56_fu_2514_p2;
wire   [0:0] tmp_59_fu_2532_p2;
wire   [3:0] tmp_58_fu_2524_p3;
wire   [3:0] tmp_55_fu_2506_p3;
wire   [0:0] tmp_64_fu_2551_p2;
wire   [0:0] tmp_61_fu_2546_p2;
wire   [0:0] tmp_66_fu_2564_p2;
wire   [3:0] tmp_65_fu_2556_p3;
wire   [3:0] tmp_60_fu_2538_p3;
wire   [0:0] tmp_69_fu_2583_p2;
wire   [0:0] tmp_68_fu_2578_p2;
wire   [0:0] tmp_71_fu_2596_p2;
wire   [3:0] tmp_70_fu_2588_p3;
wire   [3:0] tmp_67_fu_2570_p3;
wire   [3:0] tmp_77_fu_2624_p2;
wire   [15:0] tmp_92_cast_fu_2620_p1;
wire   [15:0] tmp_89_cast_fu_2630_p1;
wire   [15:0] tmp_78_fu_2634_p2;
wire   [0:0] tmp_75_fu_2651_p2;
wire   [3:0] tmp_122_cast_cast_fu_2644_p3;
wire   [12:0] loc_tree_V_2_fu_2662_p1;
wire   [12:0] tmp_80_fu_2670_p2;
wire   [12:0] tmp_79_fu_2666_p1;
wire  signed [3:0] tmp_131_fu_2681_p1;
wire  signed [3:0] tmp_81_fu_2689_p0;
wire   [12:0] new_loc1_V_fu_2675_p2;
wire  signed [3:0] tmp_85_fu_2697_p1;
wire   [3:0] tmp_85_fu_2697_p2;
wire  signed [12:0] tmp_113_cast_fu_2703_p1;
wire   [31:0] tmp_82_fu_2693_p1;
wire  signed [31:0] tmp_81_fu_2689_p1;
wire   [31:0] tmp_87_fu_2713_p2;
wire   [0:0] tmp_131_fu_2681_p3;
wire   [12:0] tmp_86_fu_2707_p2;
wire   [12:0] tmp_132_fu_2719_p1;
wire   [63:0] op2_assign_fu_2736_p2;
wire   [8:0] loc2_V_3_fu_2770_p3;
wire   [0:0] rev_fu_2821_p2;
wire   [0:0] tmp_161_fu_2853_p3;
wire   [1:0] tmp_109_fu_2869_p4;
wire   [1:0] tmp_110_fu_2881_p4;
wire   [1:0] tmp_160_fu_2839_p1;
wire   [0:0] sel_tmp_fu_2901_p2;
wire   [63:0] tmp_109_fu_2869_p5;
wire   [63:0] mask_V_load_114_phi_s_fu_2861_p3;
wire   [0:0] sel_tmp2_fu_2915_p2;
wire   [63:0] tmp_110_fu_2881_p5;
wire   [63:0] sel_tmp1_fu_2907_p3;
wire   [0:0] sel_tmp4_fu_2929_p2;
wire   [63:0] mask_V_load_113_phi_s_fu_2893_p3;
wire   [63:0] sel_tmp3_fu_2921_p3;
wire   [63:0] mask_V_load_1_phi_fu_2935_p3;
wire   [63:0] tmp_112_fu_2943_p1;
wire   [63:0] r_V_23_fu_2947_p2;
wire   [2:0] newIndex16_fu_2959_p4;
wire   [2:0] newIndex22_fu_2985_p4;
wire   [63:0] lhs_V_8_fu_3005_p3;
wire   [63:0] p_Val2_18_fu_3053_p3;
wire   [31:0] i_assign_3_fu_3049_p1;
wire   [11:0] loc1_V_6_fu_3075_p4;
wire   [0:0] op2_assign_7_fu_3094_p2;
wire   [3:0] tmp_115_fu_3100_p1;
wire   [3:0] tmp_116_fu_3110_p1;
wire  signed [14:0] rhs_i_i_fu_3119_p2;
wire   [15:0] group_tree_V_load_3_s_fu_3133_p3;
wire  signed [15:0] rhs_i_i_cast_fu_3125_p1;
wire   [13:0] tmp_149_fu_3161_p1;
wire   [13:0] tmp_148_fu_3157_p1;
wire   [5:0] tmp_147_fu_3153_p1;
wire   [5:0] tmp_146_fu_3149_p1;
wire   [1:0] tmp_145_fu_3145_p1;
wire   [1:0] tmp_144_fu_3141_p1;
wire   [1:0] newIndex18_fu_3197_p4;
wire   [2:0] now2_V_fu_3212_p2;
wire   [1:0] newIndex20_fu_3218_p4;
wire   [3:0] tmp_164_fu_3244_p4;
wire   [7:0] tmp_166_fu_3259_p4;
wire   [6:0] loc1_V_s_fu_3274_p4;
wire   [31:0] i_assign_2_fu_3284_p1;
wire   [5:0] loc1_V_7_1_fu_3299_p4;
wire   [31:0] i_assign_2_1_fu_3313_p1;
reg   [40:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 41'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_reg_ioackin_alloc_addr_ap_ack = 1'b0;
end

HTA512_theta_groubkb #(
    .DataWidth( 16 ),
    .AddressRange( 35 ),
    .AddressWidth( 6 ))
group_tree_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(group_tree_V_1_address0),
    .ce0(group_tree_V_1_ce0),
    .we0(group_tree_V_1_we0),
    .d0(group_tree_V_1_d0),
    .q0(group_tree_V_1_q0)
);

HTA512_theta_groubkb #(
    .DataWidth( 16 ),
    .AddressRange( 35 ),
    .AddressWidth( 6 ))
group_tree_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(group_tree_V_0_address0),
    .ce0(group_tree_V_0_ce0),
    .we0(group_tree_V_0_we0),
    .d0(group_tree_V_0_d0),
    .q0(group_tree_V_0_q0)
);

HTA512_theta_groudEe #(
    .DataWidth( 31 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
group_tree_mask_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(group_tree_mask_V_address0),
    .ce0(group_tree_mask_V_ce0),
    .q0(group_tree_mask_V_q0)
);

HTA512_theta_shifeOg #(
    .DataWidth( 5 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
shift_constant_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shift_constant_V_address0),
    .ce0(shift_constant_V_ce0),
    .q0(shift_constant_V_q0)
);

HTA512_theta_buddfYi #(
    .DataWidth( 64 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buddy_tree_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buddy_tree_V_1_address0),
    .ce0(buddy_tree_V_1_ce0),
    .we0(buddy_tree_V_1_we0),
    .d0(buddy_tree_V_1_d0),
    .q0(buddy_tree_V_1_q0),
    .address1(buddy_tree_V_1_address1),
    .ce1(buddy_tree_V_1_ce1),
    .we1(buddy_tree_V_1_we1),
    .d1(buddy_tree_V_1_d1),
    .q1(buddy_tree_V_1_q1)
);

HTA512_theta_buddg8j #(
    .DataWidth( 64 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buddy_tree_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buddy_tree_V_0_address0),
    .ce0(buddy_tree_V_0_ce0),
    .we0(buddy_tree_V_0_we0),
    .d0(buddy_tree_V_0_d0),
    .q0(buddy_tree_V_0_q0),
    .address1(buddy_tree_V_0_address1),
    .ce1(buddy_tree_V_0_ce1),
    .we1(buddy_tree_V_0_we1),
    .d1(buddy_tree_V_0_d1),
    .q1(buddy_tree_V_0_q1)
);

HTA512_theta_addrhbi #(
    .DataWidth( 4 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
addr_layer_map_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(addr_layer_map_V_address0),
    .ce0(addr_layer_map_V_ce0),
    .we0(addr_layer_map_V_we0),
    .d0(p_s_reg_814),
    .q0(addr_layer_map_V_q0)
);

HTA512_theta_addribs #(
    .DataWidth( 8 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
addr_tree_map_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(addr_tree_map_V_address0),
    .ce0(addr_tree_map_V_ce0),
    .we0(addr_tree_map_V_we0),
    .d0(reg_1063),
    .q0(addr_tree_map_V_q0)
);

HTA512_theta_markjbC #(
    .DataWidth( 15 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
mark_mask_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mark_mask_V_address0),
    .ce0(mark_mask_V_ce0),
    .q0(mark_mask_V_q0)
);

log_2_64bit op_V_assign_log_2_64bit_fu_1175(
    .ap_ready(op_V_assign_log_2_64bit_fu_1175_ap_ready),
    .tmp_V(tmp_V_1_reg_3779),
    .ap_return(op_V_assign_log_2_64bit_fu_1175_ap_return)
);

HTA512_theta_mux_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
HTA512_theta_mux_kbM_U2(
    .din0(64'd3),
    .din1(64'd4294967295),
    .din2(64'd0),
    .din3(tmp_104_fu_1650_p4),
    .dout(tmp_104_fu_1650_p5)
);

HTA512_theta_mux_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
HTA512_theta_mux_kbM_U3(
    .din0(64'd1),
    .din1(64'd65535),
    .din2(64'd0),
    .din3(tmp_103_fu_1662_p4),
    .dout(tmp_103_fu_1662_p5)
);

HTA512_theta_mux_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
HTA512_theta_mux_kbM_U4(
    .din0(64'd1),
    .din1(64'd65535),
    .din2(64'd0),
    .din3(tmp_109_fu_2869_p4),
    .dout(tmp_109_fu_2869_p5)
);

HTA512_theta_mux_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
HTA512_theta_mux_kbM_U5(
    .din0(64'd3),
    .din1(64'd4294967295),
    .din2(64'd0),
    .din3(tmp_110_fu_2881_p4),
    .dout(tmp_110_fu_2881_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state18) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state18))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state18);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_alloc_addr_ap_ack <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_state30_io) & (1'b1 == ap_CS_fsm_state30) & (tmp_24_fu_2277_p2 == 1'd1)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state31)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state35)))) begin
            ap_reg_ioackin_alloc_addr_ap_ack <= 1'b0;
        end else if ((((1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state30) & (tmp_24_fu_2277_p2 == 1'd1)) | ((1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state31)) | ((1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state35)))) begin
            ap_reg_ioackin_alloc_addr_ap_ack <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        TMP_0_V_3_reg_960 <= r_V_28_reg_3596;
    end else if (((1'b1 == ap_CS_fsm_state10) & ((tmp_63_fu_1594_p2 == 1'd0) | (tmp_27_reg_3503 == 1'd1)))) begin
        TMP_0_V_3_reg_960 <= tmp_V_reg_3460;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        buddy_tree_V_load_1_s_reg_1096 <= buddy_tree_V_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        buddy_tree_V_load_1_s_reg_1096 <= buddy_tree_V_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        cmd_fu_268 <= alloc_cmd;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cmd_fu_268 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_152_reg_3965 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_100_reg_3974 == 1'd1))) begin
        cnt_1_fu_272 <= cnt_2_fu_3026_p2;
    end else if (((grp_fu_1241_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        cnt_1_fu_272 <= 32'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_114_reg_4000 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_100_reg_3974 == 1'd1))) begin
                loc1_V_7_fu_284[6 : 0] <= loc1_V_9_fu_3085_p1[6 : 0];
    end else if (((grp_fu_1241_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
                loc1_V_7_fu_284[6 : 0] <= loc1_V_8_cast_fu_2760_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_152_reg_3965 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_100_reg_3974 == 1'd1))) begin
                loc2_V_fu_280[12 : 1] <= loc2_V_2_fu_3020_p2[12 : 1];
    end else if (((grp_fu_1241_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
                loc2_V_fu_280[12 : 1] <= loc2_V_2_cast_fu_2778_p1[12 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_142_fu_1612_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        if ((tmp_150_fu_1620_p1 == 2'd3)) begin
            mask_V_load_phi_reg_982 <= mask_V_load27_phi_ca_fu_1674_p3;
        end else if ((tmp_150_fu_1620_p1 == 2'd2)) begin
            mask_V_load_phi_reg_982 <= mask_V_load26_phi_ca_fu_1642_p3;
        end else if ((tmp_150_fu_1620_p1 == 2'd1)) begin
            mask_V_load_phi_reg_982 <= tmp_104_fu_1650_p5;
        end else if ((tmp_150_fu_1620_p1 == 2'd0)) begin
            mask_V_load_phi_reg_982 <= tmp_103_fu_1662_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        op2_assign_3_reg_970 <= cnt_fu_1724_p2;
    end else if (((1'b1 == ap_CS_fsm_state10) & ((tmp_63_fu_1594_p2 == 1'd0) | (tmp_27_reg_3503 == 1'd1)))) begin
        op2_assign_3_reg_970 <= 32'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        p_03368_1_reg_1125 <= TMP_0_V_fu_2305_p2;
    end else if (((1'b1 == ap_CS_fsm_state36) & (tmp_125_reg_3791 == 1'd1))) begin
        p_03368_1_reg_1125 <= p_4_cast_reg_3363;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_25_reg_3683 == 1'd1))) begin
        p_03368_4_reg_1022 <= TMP_0_V_4_reg_3687;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_03368_4_reg_1022 <= TMP_0_V_1_fu_1874_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_25_reg_3683 == 1'd1))) begin
        p_03396_1_in_in_reg_1013 <= p_Result_11_reg_3693;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_03396_1_in_in_reg_1013 <= p_Result_10_fu_1877_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        p_03400_3_in_reg_951 <= p_Repl2_s_reg_3538;
    end else if (((1'b1 == ap_CS_fsm_state10) & ((tmp_63_fu_1594_p2 == 1'd0) | (tmp_27_reg_3503 == 1'd1)))) begin
        p_03400_3_in_reg_951 <= loc1_V_10_reg_3428;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        p_03408_5_in_reg_1154 <= reg_1063;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        p_03408_5_in_reg_1154 <= tmp_113_fu_3309_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_27_reg_3503 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (tmp_63_fu_1594_p2 == 1'd1))) begin
        p_03408_8_in_reg_912 <= p_Result_9_fu_1572_p4;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_03408_8_in_reg_912 <= p_Result_8_fu_1456_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        p_03416_1_reg_1164 <= 3'd6;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        p_03416_1_reg_1164 <= now2_V_s_reg_4079;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        p_03416_2_in_reg_942 <= p_Repl2_11_reg_3544;
    end else if (((1'b1 == ap_CS_fsm_state10) & ((tmp_63_fu_1594_p2 == 1'd0) | (tmp_27_reg_3503 == 1'd1)))) begin
        p_03416_2_in_reg_942 <= ans_V_reg_3405;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_27_reg_3503 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (tmp_63_fu_1594_p2 == 1'd1))) begin
        p_03420_1_in_reg_921 <= now1_V_1_reg_3498;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_03420_1_in_reg_921 <= ans_V_reg_3405;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_25_reg_3683 == 1'd1))) begin
        p_03420_2_in_reg_995 <= now1_V_2_reg_3673;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_03420_2_in_reg_995 <= ans_V_reg_3405;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_03420_3_reg_1042 <= now1_V_3_fu_2100_p2;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        p_03420_3_reg_1042 <= 4'd7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_25_reg_3683 == 1'd1))) begin
        p_03424_1_in_reg_1004 <= r_V_8_fu_1982_p2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_03424_1_in_reg_1004 <= r_V_12_cast_fu_1895_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) & (tmp_100_reg_3974 == 1'd1))) begin
        p_2_reg_1134 <= now1_V_5_fu_3104_p2;
    end else if (((grp_fu_1241_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        p_2_reg_1134 <= now1_V_6_fu_2754_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) & (tmp_100_reg_3974 == 1'd1))) begin
        p_3_reg_1144 <= now2_V_1_fu_3113_p2;
    end else if (((grp_fu_1241_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        p_3_reg_1144 <= now2_V_3_fu_2764_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        p_8_reg_1105 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state36) & (tmp_125_reg_3791 == 1'd1))) begin
        p_8_reg_1105 <= tmp_76_reg_3891;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        p_9_reg_1116 <= r_V_13_fu_2296_p1;
    end else if (((1'b1 == ap_CS_fsm_state36) & (tmp_125_reg_3791 == 1'd1))) begin
        p_9_reg_1116 <= r_V_11_reg_3896;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
                p_Val2_11_reg_1032[7 : 0] <= tmp_98_fu_2116_p1[7 : 0];
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
                p_Val2_11_reg_1032[7 : 0] <= loc1_V_9_cast_cast_reg_3434[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_Val2_2_reg_1054 <= rec_bits_V_2_fu_2096_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        p_Val2_2_reg_1054 <= rec_bits_V_3_reg_3678;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_27_reg_3503 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (tmp_63_fu_1594_p2 == 1'd1))) begin
        p_Val2_3_reg_930 <= 2'd3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_Val2_3_reg_930 <= rec_bits_V_fu_1474_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1315_p2 == 1'd1) & (tmp_fu_1309_p2 == 1'd1)) | (~(r_V_25_fu_1325_p2 == 16'd32768) & ~(r_V_25_fu_1325_p2 == 16'd16384) & ~(r_V_25_fu_1325_p2 == 16'd8192) & ~(r_V_25_fu_1325_p2 == 16'd4096) & ~(r_V_25_fu_1325_p2 == 16'd2048) & ~(r_V_25_fu_1325_p2 == 16'd1024) & ~(r_V_25_fu_1325_p2 == 16'd512) & ~(r_V_25_fu_1325_p2 == 16'd256) & ~(r_V_25_fu_1325_p2 == 16'd128) & ~(r_V_25_fu_1325_p2 == 16'd64) & ~(r_V_25_fu_1325_p2 == 16'd32) & ~(r_V_25_fu_1325_p2 == 16'd16) & ~(r_V_25_fu_1325_p2 == 16'd8) & ~(r_V_25_fu_1325_p2 == 16'd4) & ~(r_V_25_fu_1325_p2 == 16'd2) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1)))) begin
        p_s_reg_814 <= 4'd10;
    end else if (((r_V_25_fu_1325_p2 == 16'd32768) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1))) begin
        p_s_reg_814 <= 4'd9;
    end else if (((r_V_25_fu_1325_p2 == 16'd16384) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1))) begin
        p_s_reg_814 <= 4'd8;
    end else if (((r_V_25_fu_1325_p2 == 16'd8192) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1))) begin
        p_s_reg_814 <= 4'd7;
    end else if (((r_V_25_fu_1325_p2 == 16'd4096) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1))) begin
        p_s_reg_814 <= 4'd6;
    end else if (((r_V_25_fu_1325_p2 == 16'd2048) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1))) begin
        p_s_reg_814 <= 4'd5;
    end else if (((r_V_25_fu_1325_p2 == 16'd1024) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1))) begin
        p_s_reg_814 <= 4'd4;
    end else if (((r_V_25_fu_1325_p2 == 16'd512) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1))) begin
        p_s_reg_814 <= 4'd3;
    end else if (((r_V_25_fu_1325_p2 == 16'd256) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1))) begin
        p_s_reg_814 <= 4'd2;
    end else if (((r_V_25_fu_1325_p2 == 16'd128) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1))) begin
        p_s_reg_814 <= 4'd1;
    end else if (((r_V_25_fu_1325_p2 == 16'd64) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1))) begin
        p_s_reg_814 <= 4'd0;
    end else if (((r_V_25_fu_1325_p2 == 16'd32) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1))) begin
        p_s_reg_814 <= 4'd15;
    end else if (((r_V_25_fu_1325_p2 == 16'd16) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1))) begin
        p_s_reg_814 <= 4'd14;
    end else if (((r_V_25_fu_1325_p2 == 16'd8) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1))) begin
        p_s_reg_814 <= 4'd13;
    end else if (((r_V_25_fu_1325_p2 == 16'd4) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1))) begin
        p_s_reg_814 <= 4'd12;
    end else if (((r_V_25_fu_1325_p2 == 16'd2) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1))) begin
        p_s_reg_814 <= 4'd11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (tmp_142_fu_1612_p3 == 1'd1))) begin
        reg_1063 <= 8'd0;
    end else if (((tmp_90_fu_2005_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_15_reg_3415 == 1'd1))) begin
        reg_1063 <= addr_tree_map_V_load_reg_3419;
    end else if (((1'b0 == ap_block_state30_io) & (1'b1 == ap_CS_fsm_state30))) begin
        reg_1063 <= op_V_assign_log_2_64bit_fu_1175_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_152_reg_3965 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_100_reg_3974 == 1'd1))) begin
        rhs_V_3_fu_276 <= rhs_V_6_reg_3978;
    end else if (((grp_fu_1241_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        rhs_V_3_fu_276 <= ap_phi_mux_p_03368_1_phi_fu_1128_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (tmp_142_fu_1612_p3 == 1'd1))) begin
        rhs_V_4_reg_1075 <= TMP_0_V_3_reg_960;
    end else if (((tmp_90_fu_2005_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_15_reg_3415 == 1'd1))) begin
        rhs_V_4_reg_1075 <= TMP_0_V_7_fu_2027_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        storemerge_reg_1086 <= p_Result_2_fu_2197_p4;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        storemerge_reg_1086 <= r_V_20_fu_2134_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_25_fu_1923_p2 == 1'd1))) begin
        TMP_0_V_4_reg_3687 <= TMP_0_V_4_fu_1963_p2;
        p_Result_11_reg_3693 <= p_Result_11_fu_1969_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        TMP_1_V_1_reg_3845 <= TMP_1_V_1_fu_2377_p2;
        tmp_128_reg_3841 <= tmp_128_fu_2343_p1;
        tmp_88_reg_3864 <= tmp_88_fu_2395_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        addr_tree_map_V_load_reg_3419 <= addr_tree_map_V_q0;
        ans_V_reg_3405 <= addr_layer_map_V_q0;
        loc1_V_10_reg_3428[7 : 0] <= loc1_V_10_fu_1389_p1[7 : 0];
        loc1_V_9_cast_cast_reg_3434[7 : 0] <= loc1_V_9_cast_cast_fu_1393_p1[7 : 0];
        tmp_15_reg_3415 <= addr_layer_map_V_q0[32'd3];
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        free_target_V_reg_3340 <= free_target_V_fu_1289_p1;
        p_Result_7_reg_3347 <= p_Result_7_fu_1299_p4;
        size_V_reg_3335 <= size_V_fu_1285_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        loc1_V_11_reg_3488[11 : 0] <= loc1_V_11_fu_1488_p1[11 : 0];
        loc1_V_reg_3483 <= {{p_03408_8_in_reg_912[12:1]}};
        now1_V_1_reg_3498 <= now1_V_1_fu_1496_p2;
        tmp_111_reg_3493 <= tmp_111_fu_1492_p1;
        tmp_27_reg_3503 <= tmp_27_fu_1502_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        loc_tree_V_5_reg_3622 <= loc_tree_V_5_fu_1817_p2;
        newIndex6_reg_3627[6 : 0] <= newIndex6_fu_1847_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (tmp_90_fu_2005_p2 == 1'd1) & (tmp_15_reg_3415 == 1'd1))) begin
        newIndex11_reg_3712[2 : 0] <= newIndex11_fu_2021_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state36) & (grp_fu_1241_p3 == 1'd1))) begin
        newIndex13_reg_3949[6 : 0] <= newIndex13_fu_2807_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_142_fu_1612_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        newIndex15_reg_3580[2 : 0] <= newIndex15_fu_1696_p1[2 : 0];
        tmp_159_reg_3575 <= tmp_159_fu_1682_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_152_fu_2813_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state37) & (tmp_100_fu_2833_p2 == 1'd1))) begin
        newIndex17_reg_3984[2 : 0] <= newIndex17_fu_2969_p1[2 : 0];
        rhs_V_6_reg_3978 <= rhs_V_6_fu_2953_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_107_fu_3191_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        newIndex19_reg_4059[1 : 0] <= newIndex19_fu_3207_p1[1 : 0];
        newIndex21_reg_4069[1 : 0] <= newIndex21_fu_3228_p1[1 : 0];
        now2_V_s_reg_4079 <= now2_V_s_fu_3233_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_114_fu_2975_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37) & (tmp_100_fu_2833_p2 == 1'd1))) begin
        newIndex23_reg_4009[2 : 0] <= newIndex23_fu_2995_p1[2 : 0];
        tmp_171_reg_4004 <= tmp_171_fu_2981_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_15_fu_1381_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        newIndex2_reg_3439[2 : 0] <= newIndex2_fu_1407_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1))) begin
        newIndex4_reg_3373[2 : 0] <= newIndex4_fu_1364_p1[2 : 0];
        p_4_cast_reg_3363[15 : 0] <= p_4_cast_fu_1346_p1[15 : 0];
        tmp_102_reg_3368 <= tmp_102_fu_1350_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        newIndex8_reg_3815[6 : 0] <= newIndex8_fu_2337_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_27_fu_1502_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        newIndex_reg_3507[2 : 0] <= newIndex_fu_1518_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        now1_V_2_reg_3673 <= now1_V_2_fu_1899_p2;
        rec_bits_V_3_reg_3678 <= rec_bits_V_3_fu_1905_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        op2_assign_8_reg_3969 <= op2_assign_8_fu_2827_p2;
        tmp_100_reg_3974 <= tmp_100_fu_2833_p2;
        tmp_152_reg_3965 <= p_2_reg_1134[32'd3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        p_11_cast1_reg_4041 <= p_11_cast1_fu_3173_p2;
        p_11_cast2_reg_4046 <= p_11_cast2_fu_3179_p2;
        p_11_cast_reg_4051 <= p_11_cast_fu_3185_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (tmp_107_fu_3191_p2 == 1'd1))) begin
        p_Repl2_10_reg_4094 <= p_Repl2_10_fu_3268_p2;
        p_Repl2_8_reg_4084 <= p_Repl2_8_fu_3239_p2;
        p_Repl2_9_reg_4089 <= p_Repl2_9_fu_3253_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        p_Repl2_11_reg_3544 <= p_Repl2_11_fu_1606_p2;
        p_Repl2_s_reg_3538[12 : 1] <= p_Repl2_s_fu_1600_p2[12 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_90_fu_2005_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_15_reg_3415 == 1'd1))) begin
        p_Repl2_5_reg_3728 <= p_Repl2_5_fu_2035_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
        r_V_11_reg_3896 <= r_V_11_fu_2723_p3;
        tmp_76_reg_3891 <= tmp_76_fu_2655_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        r_V_22_reg_3601 <= r_V_22_fu_1718_p2;
        r_V_28_reg_3596 <= r_V_28_fu_1705_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        r_V_4_reg_3652 <= r_V_4_fu_1868_p2;
        tmp_84_reg_3648 <= tmp_84_fu_1853_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        r_V_9_reg_3886 <= r_V_9_fu_2640_p1;
        tmp_72_reg_3870 <= tmp_72_fu_2602_p3;
        tmp_73_reg_3875 <= tmp_73_fu_2610_p2;
        tmp_74_reg_3880 <= tmp_74_fu_2615_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        r_V_reg_3617 <= r_V_fu_1805_p1;
        tmp_13_reg_3612 <= tmp_13_fu_1779_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state14))) begin
        reg_1271 <= shift_constant_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        tmp_108_reg_3704 <= tmp_108_fu_1987_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state37) & (tmp_100_fu_2833_p2 == 1'd1))) begin
        tmp_114_reg_4000 <= tmp_114_fu_2975_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state30_io) & (1'b1 == ap_CS_fsm_state30) & (tmp_24_fu_2277_p2 == 1'd0))) begin
        tmp_125_reg_3791 <= p_s_reg_814[32'd3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        tmp_134_reg_3733 <= tmp_134_fu_2055_p1;
        tmp_93_reg_3737 <= tmp_93_fu_2067_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        tmp_137_reg_3901 <= p_s_reg_814[32'd3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state30_io) & (1'b1 == ap_CS_fsm_state30))) begin
        tmp_24_reg_3787 <= tmp_24_fu_2277_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_25_reg_3683 <= tmp_25_fu_1923_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        tmp_40_reg_3523 <= tmp_40_fu_1566_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_6_reg_3391 <= tmp_6_fu_1370_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        tmp_8_reg_3468 <= tmp_8_fu_1448_p2;
        tmp_V_reg_3460 <= tmp_V_fu_1433_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        tmp_V_1_reg_3779 <= tmp_V_1_fu_2271_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        tmp_reg_3353 <= tmp_fu_1309_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        addr_layer_map_V_address0 = tmp_95_fu_2748_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        addr_layer_map_V_address0 = tmp_9_fu_1376_p1;
    end else begin
        addr_layer_map_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state4))) begin
        addr_layer_map_V_ce0 = 1'b1;
    end else begin
        addr_layer_map_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        addr_layer_map_V_we0 = 1'b1;
    end else begin
        addr_layer_map_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        addr_tree_map_V_address0 = tmp_95_fu_2748_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        addr_tree_map_V_address0 = tmp_9_fu_1376_p1;
    end else begin
        addr_tree_map_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state4))) begin
        addr_tree_map_V_ce0 = 1'b1;
    end else begin
        addr_tree_map_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        addr_tree_map_V_we0 = 1'b1;
    end else begin
        addr_tree_map_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        alloc_addr = output_addr_V_1_fu_2731_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        alloc_addr = output_addr_V_fu_2300_p1;
    end else if (((1'b1 == ap_CS_fsm_state30) & (tmp_24_fu_2277_p2 == 1'd1))) begin
        alloc_addr = 32'd4294967295;
    end else begin
        alloc_addr = 'bx;
    end
end

always @ (*) begin
    if ((((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state30) & (tmp_24_fu_2277_p2 == 1'd1)) | ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state31)) | ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state35)))) begin
        alloc_addr_ap_vld = 1'b1;
    end else begin
        alloc_addr_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state35) | ((1'b1 == ap_CS_fsm_state30) & (tmp_24_fu_2277_p2 == 1'd1)))) begin
        alloc_addr_blk_n = alloc_addr_ap_ack;
    end else begin
        alloc_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        alloc_cmd_ap_ack = 1'b1;
    end else begin
        alloc_cmd_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        alloc_cmd_blk_n = alloc_cmd_ap_vld;
    end else begin
        alloc_cmd_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        alloc_free_target_ap_ack = 1'b1;
    end else begin
        alloc_free_target_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        alloc_free_target_blk_n = alloc_free_target_ap_vld;
    end else begin
        alloc_free_target_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        alloc_size_ap_ack = 1'b1;
    end else begin
        alloc_size_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        alloc_size_blk_n = alloc_size_ap_vld;
    end else begin
        alloc_size_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((tmp_25_fu_1923_p2 == 1'd0)) begin
        ap_condition_pp0_exit_iter0_state18 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state18 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) & (tmp_125_reg_3791 == 1'd1))) begin
        ap_phi_mux_p_03368_1_phi_fu_1128_p4 = p_4_cast_reg_3363;
    end else begin
        ap_phi_mux_p_03368_1_phi_fu_1128_p4 = p_03368_1_reg_1125;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_25_reg_3683 == 1'd1))) begin
        ap_phi_mux_p_03368_4_phi_fu_1025_p4 = TMP_0_V_4_reg_3687;
    end else begin
        ap_phi_mux_p_03368_4_phi_fu_1025_p4 = p_03368_4_reg_1022;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_25_reg_3683 == 1'd1))) begin
        ap_phi_mux_p_03396_1_in_in_phi_fu_1016_p4 = p_Result_11_reg_3693;
    end else begin
        ap_phi_mux_p_03396_1_in_in_phi_fu_1016_p4 = p_03396_1_in_in_reg_1013;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_25_reg_3683 == 1'd1))) begin
        ap_phi_mux_p_03420_2_in_phi_fu_998_p4 = now1_V_2_reg_3673;
    end else begin
        ap_phi_mux_p_03420_2_in_phi_fu_998_p4 = p_03420_2_in_reg_995;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_25_reg_3683 == 1'd1))) begin
        ap_phi_mux_p_03424_1_in_phi_fu_1007_p4 = r_V_8_fu_1982_p2;
    end else begin
        ap_phi_mux_p_03424_1_in_phi_fu_1007_p4 = p_03424_1_in_reg_1004;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1315_p2 == 1'd1) & (tmp_fu_1309_p2 == 1'd1))) begin
        ap_phi_mux_p_4_phi_fu_875_p34 = 16'd0;
    end else if (((~(r_V_25_fu_1325_p2 == 16'd32768) & ~(r_V_25_fu_1325_p2 == 16'd16384) & ~(r_V_25_fu_1325_p2 == 16'd8192) & ~(r_V_25_fu_1325_p2 == 16'd4096) & ~(r_V_25_fu_1325_p2 == 16'd2048) & ~(r_V_25_fu_1325_p2 == 16'd1024) & ~(r_V_25_fu_1325_p2 == 16'd512) & ~(r_V_25_fu_1325_p2 == 16'd256) & ~(r_V_25_fu_1325_p2 == 16'd128) & ~(r_V_25_fu_1325_p2 == 16'd64) & ~(r_V_25_fu_1325_p2 == 16'd32) & ~(r_V_25_fu_1325_p2 == 16'd16) & ~(r_V_25_fu_1325_p2 == 16'd8) & ~(r_V_25_fu_1325_p2 == 16'd4) & ~(r_V_25_fu_1325_p2 == 16'd2) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1)) | ((r_V_25_fu_1325_p2 == 16'd32768) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1)) | ((r_V_25_fu_1325_p2 == 16'd16384) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1)) | ((r_V_25_fu_1325_p2 == 16'd8192) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1)) | ((r_V_25_fu_1325_p2 == 16'd4096) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1)) | ((r_V_25_fu_1325_p2 == 16'd2048) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1)) | ((r_V_25_fu_1325_p2 == 16'd1024) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1)) | ((r_V_25_fu_1325_p2 == 16'd512) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1)) | ((r_V_25_fu_1325_p2 == 16'd256) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1)) | ((r_V_25_fu_1325_p2 == 16'd128) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1)) | ((r_V_25_fu_1325_p2 == 16'd64) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1)) | ((r_V_25_fu_1325_p2 == 16'd32) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1)) | ((r_V_25_fu_1325_p2 == 16'd16) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1)) | ((r_V_25_fu_1325_p2 == 16'd8) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1)) | ((r_V_25_fu_1325_p2 == 16'd4) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1)) | ((r_V_25_fu_1325_p2 == 16'd2) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1)))) begin
        ap_phi_mux_p_4_phi_fu_875_p34 = r_V_25_fu_1325_p2;
    end else begin
        ap_phi_mux_p_4_phi_fu_875_p34 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) & (tmp_125_reg_3791 == 1'd1))) begin
        ap_phi_mux_p_8_phi_fu_1109_p4 = tmp_76_reg_3891;
    end else begin
        ap_phi_mux_p_8_phi_fu_1109_p4 = p_8_reg_1105;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) & (tmp_125_reg_3791 == 1'd1))) begin
        ap_phi_mux_p_9_phi_fu_1119_p4 = r_V_11_reg_3896;
    end else begin
        ap_phi_mux_p_9_phi_fu_1119_p4 = p_9_reg_1116;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1315_p2 == 1'd1) & (tmp_fu_1309_p2 == 1'd1)) | (~(r_V_25_fu_1325_p2 == 16'd32768) & ~(r_V_25_fu_1325_p2 == 16'd16384) & ~(r_V_25_fu_1325_p2 == 16'd8192) & ~(r_V_25_fu_1325_p2 == 16'd4096) & ~(r_V_25_fu_1325_p2 == 16'd2048) & ~(r_V_25_fu_1325_p2 == 16'd1024) & ~(r_V_25_fu_1325_p2 == 16'd512) & ~(r_V_25_fu_1325_p2 == 16'd256) & ~(r_V_25_fu_1325_p2 == 16'd128) & ~(r_V_25_fu_1325_p2 == 16'd64) & ~(r_V_25_fu_1325_p2 == 16'd32) & ~(r_V_25_fu_1325_p2 == 16'd16) & ~(r_V_25_fu_1325_p2 == 16'd8) & ~(r_V_25_fu_1325_p2 == 16'd4) & ~(r_V_25_fu_1325_p2 == 16'd2) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1)))) begin
        ap_phi_mux_p_s_phi_fu_818_p34 = 4'd10;
    end else if (((r_V_25_fu_1325_p2 == 16'd32768) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_818_p34 = 4'd9;
    end else if (((r_V_25_fu_1325_p2 == 16'd16384) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_818_p34 = 4'd8;
    end else if (((r_V_25_fu_1325_p2 == 16'd8192) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_818_p34 = 4'd7;
    end else if (((r_V_25_fu_1325_p2 == 16'd4096) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_818_p34 = 4'd6;
    end else if (((r_V_25_fu_1325_p2 == 16'd2048) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_818_p34 = 4'd5;
    end else if (((r_V_25_fu_1325_p2 == 16'd1024) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_818_p34 = 4'd4;
    end else if (((r_V_25_fu_1325_p2 == 16'd512) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_818_p34 = 4'd3;
    end else if (((r_V_25_fu_1325_p2 == 16'd256) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_818_p34 = 4'd2;
    end else if (((r_V_25_fu_1325_p2 == 16'd128) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_818_p34 = 4'd1;
    end else if (((r_V_25_fu_1325_p2 == 16'd64) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_818_p34 = 4'd0;
    end else if (((r_V_25_fu_1325_p2 == 16'd32) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_818_p34 = 4'd15;
    end else if (((r_V_25_fu_1325_p2 == 16'd16) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_818_p34 = 4'd14;
    end else if (((r_V_25_fu_1325_p2 == 16'd8) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_818_p34 = 4'd13;
    end else if (((r_V_25_fu_1325_p2 == 16'd4) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_818_p34 = 4'd12;
    end else if (((r_V_25_fu_1325_p2 == 16'd2) & (tmp_s_fu_1315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_818_p34 = 4'd11;
    end else begin
        ap_phi_mux_p_s_phi_fu_818_p34 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_90_fu_2005_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_15_reg_3415 == 1'd1))) begin
        ap_phi_mux_rhs_V_4_phi_fu_1078_p4 = TMP_0_V_7_fu_2027_p1;
    end else begin
        ap_phi_mux_rhs_V_4_phi_fu_1078_p4 = rhs_V_4_reg_1075;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0)) begin
        ap_sig_ioackin_alloc_addr_ap_ack = alloc_addr_ap_ack;
    end else begin
        ap_sig_ioackin_alloc_addr_ap_ack = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        buddy_tree_V_0_address0 = newIndex23_reg_4009;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        buddy_tree_V_0_address0 = newIndex23_fu_2995_p1;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state39) | ((tmp_24_reg_3787 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_137_reg_3901 == 1'd1) & (tmp_reg_3353 == 1'd1)) | ((tmp_137_reg_3901 == 1'd0) & (tmp_24_reg_3787 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_reg_3353 == 1'd1)))) begin
        buddy_tree_V_0_address0 = 3'd5;
    end else if ((((tmp_90_fu_2005_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_15_reg_3415 == 1'd1)) | ((tmp_15_reg_3415 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        buddy_tree_V_0_address0 = 3'd4;
    end else if (((1'b1 == ap_CS_fsm_state21) & (tmp_90_fu_2005_p2 == 1'd1) & (tmp_15_reg_3415 == 1'd1))) begin
        buddy_tree_V_0_address0 = newIndex11_fu_2021_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buddy_tree_V_0_address0 = newIndex15_reg_3580;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        buddy_tree_V_0_address0 = newIndex15_fu_1696_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buddy_tree_V_0_address0 = newIndex_reg_3507;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buddy_tree_V_0_address0 = newIndex_fu_1518_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buddy_tree_V_0_address0 = newIndex2_reg_3439;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buddy_tree_V_0_address0 = newIndex2_fu_1407_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buddy_tree_V_0_address0 = newIndex4_fu_1364_p1;
    end else begin
        buddy_tree_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        buddy_tree_V_0_address1 = newIndex19_reg_4059;
    end else if (((tmp_107_fu_3191_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        buddy_tree_V_0_address1 = newIndex19_fu_3207_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buddy_tree_V_0_address1 = newIndex17_reg_3984;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        buddy_tree_V_0_address1 = newIndex17_fu_2969_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        buddy_tree_V_0_address1 = buddy_tree_V_0_addr_6_gep_fu_587_p3;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        buddy_tree_V_0_address1 = newIndex4_reg_3373;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state39) | ((1'b1 == ap_CS_fsm_state41) & (tmp_107_fu_3191_p2 == 1'd1)) | ((tmp_24_reg_3787 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_137_reg_3901 == 1'd1) & (tmp_reg_3353 == 1'd1)) | ((tmp_137_reg_3901 == 1'd0) & (tmp_24_reg_3787 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_reg_3353 == 1'd1)))) begin
        buddy_tree_V_0_address1 = 3'd4;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buddy_tree_V_0_address1 = newIndex11_reg_3712;
    end else if ((((tmp_90_fu_2005_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_15_reg_3415 == 1'd1)) | ((tmp_15_reg_3415 == 1'd0) & (1'b1 == ap_CS_fsm_state21)) | ((tmp_reg_3353 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_6_reg_3391 == 1'd1)))) begin
        buddy_tree_V_0_address1 = 3'd5;
    end else begin
        buddy_tree_V_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state39) | ((tmp_90_fu_2005_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_15_reg_3415 == 1'd1)) | ((1'b1 == ap_CS_fsm_state21) & (tmp_90_fu_2005_p2 == 1'd1) & (tmp_15_reg_3415 == 1'd1)) | ((tmp_15_reg_3415 == 1'd0) & (1'b1 == ap_CS_fsm_state21)) | ((tmp_24_reg_3787 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_137_reg_3901 == 1'd1) & (tmp_reg_3353 == 1'd1)) | ((tmp_137_reg_3901 == 1'd0) & (tmp_24_reg_3787 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_reg_3353 == 1'd1)))) begin
        buddy_tree_V_0_ce0 = 1'b1;
    end else begin
        buddy_tree_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state39) | ((1'b1 == ap_CS_fsm_state41) & (tmp_107_fu_3191_p2 == 1'd1)) | ((tmp_107_fu_3191_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41)) | ((tmp_90_fu_2005_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_15_reg_3415 == 1'd1)) | ((tmp_15_reg_3415 == 1'd0) & (1'b1 == ap_CS_fsm_state21)) | ((1'b0 == ap_block_state30_io) & (1'b1 == ap_CS_fsm_state30)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state31)) | ((tmp_reg_3353 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_6_reg_3391 == 1'd1)) | ((tmp_24_reg_3787 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_137_reg_3901 == 1'd1) & (tmp_reg_3353 == 1'd1)) | ((tmp_137_reg_3901 == 1'd0) & (tmp_24_reg_3787 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_reg_3353 == 1'd1)))) begin
        buddy_tree_V_0_ce1 = 1'b1;
    end else begin
        buddy_tree_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        buddy_tree_V_0_d0 = p_Result_6_fu_3060_p4;
    end else if (((tmp_24_reg_3787 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_137_reg_3901 == 1'd1) & (tmp_reg_3353 == 1'd1))) begin
        buddy_tree_V_0_d0 = p_Result_5_fu_2255_p4;
    end else if (((tmp_137_reg_3901 == 1'd0) & (tmp_24_reg_3787 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_reg_3353 == 1'd1))) begin
        buddy_tree_V_0_d0 = r_V_17_fu_2224_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buddy_tree_V_0_d0 = r_V_22_reg_3601;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buddy_tree_V_0_d0 = tmp_40_reg_3523;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buddy_tree_V_0_d0 = tmp_8_fu_1448_p2;
    end else begin
        buddy_tree_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        buddy_tree_V_0_d1 = tmp_168_fu_3288_p4;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buddy_tree_V_0_d1 = r_V_24_fu_3013_p2;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        buddy_tree_V_0_d1 = tmp_83_fu_2317_p2;
    end else if (((tmp_24_reg_3787 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_137_reg_3901 == 1'd1) & (tmp_reg_3353 == 1'd1))) begin
        buddy_tree_V_0_d1 = p_Result_3_fu_2235_p4;
    end else if (((tmp_137_reg_3901 == 1'd0) & (tmp_24_reg_3787 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_reg_3353 == 1'd1))) begin
        buddy_tree_V_0_d1 = r_V_15_fu_2210_p2;
    end else if (((tmp_reg_3353 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_6_reg_3391 == 1'd1))) begin
        buddy_tree_V_0_d1 = storemerge_reg_1086;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        buddy_tree_V_0_d1 = p_Result_s_fu_2144_p4;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        buddy_tree_V_0_d1 = r_V_18_fu_2120_p2;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buddy_tree_V_0_d1 = tmp_93_reg_3737;
    end else begin
        buddy_tree_V_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_171_reg_4004 == 1'd0) & (tmp_114_reg_4000 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_100_reg_3974 == 1'd1)) | ((1'b1 == ap_CS_fsm_state13) & (tmp_159_reg_3575 == 1'd1)) | ((tmp_27_reg_3503 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (tmp_111_reg_3493 == 1'd1)) | ((tmp_101_fu_1437_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((tmp_24_reg_3787 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_137_reg_3901 == 1'd1) & (tmp_reg_3353 == 1'd1)) | ((tmp_137_reg_3901 == 1'd0) & (tmp_24_reg_3787 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_reg_3353 == 1'd1)))) begin
        buddy_tree_V_0_we0 = 1'b1;
    end else begin
        buddy_tree_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | ((tmp_152_reg_3965 == 1'd0) & (tmp_162_fu_3001_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_100_reg_3974 == 1'd1)) | ((tmp_134_reg_3733 == 1'd0) & (1'b1 == ap_CS_fsm_state23)) | ((tmp_102_reg_3368 == 1'd0) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state31)) | ((tmp_reg_3353 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_6_reg_3391 == 1'd1)) | ((tmp_24_reg_3787 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_137_reg_3901 == 1'd1) & (tmp_reg_3353 == 1'd1)) | ((tmp_137_reg_3901 == 1'd0) & (tmp_24_reg_3787 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_reg_3353 == 1'd1)))) begin
        buddy_tree_V_0_we1 = 1'b1;
    end else begin
        buddy_tree_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        buddy_tree_V_1_address0 = newIndex23_reg_4009;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        buddy_tree_V_1_address0 = newIndex17_fu_2969_p1;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        buddy_tree_V_1_address0 = 3'd3;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        buddy_tree_V_1_address0 = buddy_tree_V_1_addr_6_gep_fu_595_p3;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        buddy_tree_V_1_address0 = newIndex4_reg_3373;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buddy_tree_V_1_address0 = newIndex11_reg_3712;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | ((tmp_90_fu_2005_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_15_reg_3415 == 1'd1)) | ((tmp_15_reg_3415 == 1'd0) & (1'b1 == ap_CS_fsm_state21)) | ((tmp_24_reg_3787 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_137_reg_3901 == 1'd1) & (tmp_reg_3353 == 1'd1)) | ((tmp_137_reg_3901 == 1'd0) & (tmp_24_reg_3787 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_reg_3353 == 1'd1)))) begin
        buddy_tree_V_1_address0 = 3'd4;
    end else if (((1'b1 == ap_CS_fsm_state21) & (tmp_90_fu_2005_p2 == 1'd1) & (tmp_15_reg_3415 == 1'd1))) begin
        buddy_tree_V_1_address0 = newIndex11_fu_2021_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buddy_tree_V_1_address0 = newIndex15_reg_3580;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        buddy_tree_V_1_address0 = newIndex15_fu_1696_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buddy_tree_V_1_address0 = newIndex_reg_3507;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buddy_tree_V_1_address0 = newIndex_fu_1518_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buddy_tree_V_1_address0 = newIndex2_reg_3439;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buddy_tree_V_1_address0 = newIndex2_fu_1407_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buddy_tree_V_1_address0 = newIndex4_fu_1364_p1;
    end else begin
        buddy_tree_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        buddy_tree_V_1_address1 = newIndex21_reg_4069;
    end else if (((tmp_107_fu_3191_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        buddy_tree_V_1_address1 = newIndex21_fu_3228_p1;
    end else if (((1'b1 == ap_CS_fsm_state39) | ((1'b1 == ap_CS_fsm_state41) & (tmp_107_fu_3191_p2 == 1'd1)))) begin
        buddy_tree_V_1_address1 = 3'd4;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buddy_tree_V_1_address1 = newIndex17_reg_3984;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        buddy_tree_V_1_address1 = newIndex23_fu_2995_p1;
    end else begin
        buddy_tree_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3) | ((tmp_90_fu_2005_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_15_reg_3415 == 1'd1)) | ((1'b1 == ap_CS_fsm_state21) & (tmp_90_fu_2005_p2 == 1'd1) & (tmp_15_reg_3415 == 1'd1)) | ((tmp_15_reg_3415 == 1'd0) & (1'b1 == ap_CS_fsm_state21)) | ((1'b0 == ap_block_state30_io) & (1'b1 == ap_CS_fsm_state30)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state31)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state35)) | ((tmp_24_reg_3787 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_137_reg_3901 == 1'd1) & (tmp_reg_3353 == 1'd1)) | ((tmp_137_reg_3901 == 1'd0) & (tmp_24_reg_3787 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_reg_3353 == 1'd1)))) begin
        buddy_tree_V_1_ce0 = 1'b1;
    end else begin
        buddy_tree_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state39) | ((1'b1 == ap_CS_fsm_state41) & (tmp_107_fu_3191_p2 == 1'd1)) | ((tmp_107_fu_3191_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41)))) begin
        buddy_tree_V_1_ce1 = 1'b1;
    end else begin
        buddy_tree_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        buddy_tree_V_1_d0 = p_Result_6_fu_3060_p4;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        buddy_tree_V_1_d0 = tmp_94_fu_2741_p2;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        buddy_tree_V_1_d0 = tmp_83_fu_2317_p2;
    end else if (((tmp_24_reg_3787 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_137_reg_3901 == 1'd1) & (tmp_reg_3353 == 1'd1))) begin
        buddy_tree_V_1_d0 = p_Result_4_fu_2245_p4;
    end else if (((tmp_137_reg_3901 == 1'd0) & (tmp_24_reg_3787 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_reg_3353 == 1'd1))) begin
        buddy_tree_V_1_d0 = r_V_16_fu_2217_p2;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        buddy_tree_V_1_d0 = p_Result_1_fu_2170_p4;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        buddy_tree_V_1_d0 = r_V_19_fu_2127_p2;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buddy_tree_V_1_d0 = tmp_93_reg_3737;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buddy_tree_V_1_d0 = r_V_22_reg_3601;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buddy_tree_V_1_d0 = tmp_40_reg_3523;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buddy_tree_V_1_d0 = tmp_8_fu_1448_p2;
    end else begin
        buddy_tree_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        buddy_tree_V_1_d1 = tmp_169_fu_3317_p4;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buddy_tree_V_1_d1 = r_V_24_fu_3013_p2;
    end else begin
        buddy_tree_V_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | ((tmp_114_reg_4000 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_171_reg_4004 == 1'd1) & (tmp_100_reg_3974 == 1'd1)) | ((1'b1 == ap_CS_fsm_state36) & (tmp_125_reg_3791 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (tmp_134_reg_3733 == 1'd1)) | ((tmp_159_reg_3575 == 1'd0) & (1'b1 == ap_CS_fsm_state13)) | ((tmp_27_reg_3503 == 1'd0) & (tmp_111_reg_3493 == 1'd0) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_CS_fsm_state6) & (tmp_101_fu_1437_p1 == 1'd1)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state31) & (tmp_102_reg_3368 == 1'd1)) | ((tmp_24_reg_3787 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_137_reg_3901 == 1'd1) & (tmp_reg_3353 == 1'd1)) | ((tmp_137_reg_3901 == 1'd0) & (tmp_24_reg_3787 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_reg_3353 == 1'd1)))) begin
        buddy_tree_V_1_we0 = 1'b1;
    end else begin
        buddy_tree_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | ((tmp_152_reg_3965 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_100_reg_3974 == 1'd1) & (tmp_162_fu_3001_p1 == 1'd1)))) begin
        buddy_tree_V_1_we1 = 1'b1;
    end else begin
        buddy_tree_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        group_tree_V_0_address0 = newIndex13_reg_3949;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        group_tree_V_0_address0 = newIndex13_fu_2807_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        group_tree_V_0_address0 = newIndex8_reg_3815;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        group_tree_V_0_address0 = newIndex8_fu_2337_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        group_tree_V_0_address0 = newIndex6_reg_3627;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        group_tree_V_0_address0 = newIndex6_fu_1847_p1;
    end else begin
        group_tree_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state15) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state35)))) begin
        group_tree_V_0_ce0 = 1'b1;
    end else begin
        group_tree_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        group_tree_V_0_d0 = p_1_fu_3165_p2;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        group_tree_V_0_d0 = tmp_88_reg_3864;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        group_tree_V_0_d0 = tmp_108_fu_1987_p1;
    end else begin
        group_tree_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_143_fu_3129_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state40)) | ((tmp_84_reg_3648 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | ((tmp_128_reg_3841 == 1'd0) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state35)))) begin
        group_tree_V_0_we0 = 1'b1;
    end else begin
        group_tree_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        group_tree_V_1_address0 = newIndex13_reg_3949;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        group_tree_V_1_address0 = newIndex13_fu_2807_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        group_tree_V_1_address0 = newIndex8_reg_3815;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        group_tree_V_1_address0 = newIndex8_fu_2337_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        group_tree_V_1_address0 = newIndex6_reg_3627;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        group_tree_V_1_address0 = newIndex6_fu_1847_p1;
    end else begin
        group_tree_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state15) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state35)))) begin
        group_tree_V_1_ce0 = 1'b1;
    end else begin
        group_tree_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        group_tree_V_1_d0 = p_1_fu_3165_p2;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        group_tree_V_1_d0 = tmp_88_reg_3864;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        group_tree_V_1_d0 = tmp_108_fu_1987_p1;
    end else begin
        group_tree_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state40) & (tmp_143_fu_3129_p1 == 1'd1)) | ((1'b1 == ap_CS_fsm_state20) & (tmp_84_reg_3648 == 1'd1)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state35) & (tmp_128_reg_3841 == 1'd1)))) begin
        group_tree_V_1_we0 = 1'b1;
    end else begin
        group_tree_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        group_tree_mask_V_ce0 = 1'b1;
    end else begin
        group_tree_mask_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        mark_mask_V_address0 = tmp_99_fu_2802_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        mark_mask_V_address0 = tmp_20_fu_1833_p1;
    end else begin
        mark_mask_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state15))) begin
        mark_mask_V_ce0 = 1'b1;
    end else begin
        mark_mask_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        shift_constant_V_address0 = tmp_38_fu_2331_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_constant_V_address0 = tmp_18_fu_1419_p1;
    end else begin
        shift_constant_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state5))) begin
        shift_constant_V_ce0 = 1'b1;
    end else begin
        shift_constant_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (tmp_102_fu_1350_p1 == 1'd1) & (tmp_fu_1309_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else if (((tmp_102_fu_1350_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1309_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((tmp_6_fu_1370_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (tmp_15_fu_1381_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (tmp_27_fu_1502_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & ((tmp_63_fu_1594_p2 == 1'd0) | (tmp_27_reg_3503 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (tmp_142_fu_1612_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_25_fu_1923_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_25_fu_1923_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((tmp_90_fu_2005_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_15_reg_3415 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else if (((tmp_15_reg_3415 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            if (((1'b0 == ap_block_state30_io) & (1'b1 == ap_CS_fsm_state30) & (tmp_24_fu_2277_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else if (((1'b0 == ap_block_state30_io) & (1'b1 == ap_CS_fsm_state30) & (grp_fu_1241_p3 == 1'd1) & (tmp_24_fu_2277_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else if (((grp_fu_1241_p3 == 1'd0) & (1'b0 == ap_block_state30_io) & (1'b1 == ap_CS_fsm_state30) & (tmp_24_fu_2277_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state36 : begin
            if (((grp_fu_1241_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state37 : begin
            if (((1'b1 == ap_CS_fsm_state37) & (tmp_100_fu_2833_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            if (((tmp_107_fu_3191_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign TMP_0_V_1_fu_1874_p1 = r_V_4_reg_3652;

assign TMP_0_V_4_fu_1963_p2 = (tmp_31_fu_1959_p1 | ap_phi_mux_p_03368_4_phi_fu_1025_p4);

assign TMP_0_V_7_fu_2027_p1 = tmp_108_reg_3704;

assign TMP_0_V_fu_2305_p2 = (tmp_V_1_reg_3779 ^ 64'd18446744073709551615);

assign TMP_1_V_1_fu_2377_p2 = (p_5_fu_2371_p2 & TMP_1_V_fu_2359_p2);

assign TMP_1_V_fu_2359_p2 = (tmp_129_fu_2355_p1 & group_tree_V_load_ph_fu_2347_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2 = ((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld));
end

always @ (*) begin
    ap_block_state30_io = ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b0) & (tmp_24_fu_2277_p2 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign buddy_tree_V_0_addr_6_gep_fu_587_p3 = newIndex4_reg_3373;

assign buddy_tree_V_1_addr_6_gep_fu_595_p3 = newIndex4_reg_3373;

assign buddy_tree_V_load_2_s_fu_1559_p3 = ((tmp_111_reg_3493[0:0] === 1'b1) ? buddy_tree_V_0_q0 : buddy_tree_V_1_q0);

assign buddy_tree_V_load_3_s_fu_2310_p3 = ((tmp_102_reg_3368[0:0] === 1'b1) ? buddy_tree_V_1_q0 : buddy_tree_V_0_q1);

assign buddy_tree_V_load_5_s_fu_2059_p3 = ((tmp_134_fu_2055_p1[0:0] === 1'b1) ? buddy_tree_V_1_q0 : buddy_tree_V_0_q0);

assign buddy_tree_V_load_ph_fu_1440_p3 = ((tmp_101_fu_1437_p1[0:0] === 1'b1) ? buddy_tree_V_1_q0 : buddy_tree_V_0_q0);

assign cnt_2_fu_3026_p2 = (32'd1 + cnt_1_fu_272);

assign cnt_fu_1724_p2 = (op2_assign_3_reg_970 + 32'd1);

assign free_target_V_fu_1289_p1 = alloc_free_target[15:0];

assign group_tree_V_load_3_s_fu_3133_p3 = ((tmp_143_fu_3129_p1[0:0] === 1'b1) ? group_tree_V_1_q0 : group_tree_V_0_q0);

assign group_tree_V_load_ph_fu_2347_p3 = ((tmp_128_fu_2343_p1[0:0] === 1'b1) ? group_tree_V_1_q0 : group_tree_V_0_q0);

assign group_tree_mask_V_address0 = tmp_38_fu_2331_p1;

assign grp_fu_1241_p3 = p_s_reg_814[32'd3];

assign grp_fu_1249_p2 = ($signed(4'd10) - $signed(p_s_reg_814));

assign grp_fu_1255_p4 = {{reg_1063[7:1]}};

assign i_assign_1_fu_2231_p1 = reg_1063;

assign i_assign_2_1_fu_3313_p1 = loc1_V_7_1_fu_3299_p4;

assign i_assign_2_fu_3284_p1 = loc1_V_s_fu_3274_p4;

assign i_assign_3_fu_3049_p1 = loc1_V_7_fu_284;

assign i_assign_fu_2140_p1 = reg_1063;

assign lhs_V_3_cast_fu_1823_p1 = loc_tree_V_5_fu_1817_p2;

assign lhs_V_4_fu_1711_p3 = ((tmp_159_reg_3575[0:0] === 1'b1) ? buddy_tree_V_0_q0 : buddy_tree_V_1_q0);

assign lhs_V_8_fu_3005_p3 = ((tmp_162_fu_3001_p1[0:0] === 1'b1) ? buddy_tree_V_1_q0 : buddy_tree_V_0_q1);

assign lhs_V_fu_1856_p3 = ((tmp_84_fu_1853_p1[0:0] === 1'b1) ? group_tree_V_1_q0 : group_tree_V_0_q0);

assign loc1_V_10_fu_1389_p1 = addr_tree_map_V_q0;

assign loc1_V_11_fu_1488_p1 = loc1_V_fu_1478_p4;

assign loc1_V_6_fu_3075_p4 = {{loc1_V_7_fu_284[12:1]}};

assign loc1_V_7_1_fu_3299_p4 = {{p_03408_5_in_reg_1154[7:2]}};

assign loc1_V_8_cast_fu_2760_p1 = grp_fu_1255_p4;

assign loc1_V_9_cast_cast_fu_1393_p1 = addr_tree_map_V_q0;

assign loc1_V_9_fu_3085_p1 = loc1_V_6_fu_3075_p4;

assign loc1_V_fu_1478_p4 = {{p_03408_8_in_reg_912[12:1]}};

assign loc1_V_s_fu_3274_p4 = {{p_03408_5_in_reg_1154[7:1]}};

assign loc2_V_2_cast_fu_2778_p1 = loc2_V_3_fu_2770_p3;

assign loc2_V_2_fu_3020_p2 = loc2_V_fu_280 << 13'd1;

assign loc2_V_3_fu_2770_p3 = {{reg_1063}, {1'd0}};

assign loc_tree_V_2_fu_2662_p1 = tmp_76_fu_2655_p3;

assign loc_tree_V_5_fu_1817_p2 = (tmp_17_fu_1809_p2 + tmp_19_fu_1813_p1);

assign loc_tree_V_fu_1943_p2 = ($signed(tmp_28_fu_1939_p1) + $signed(13'd8191));

assign mask_V_load26_phi_ca_fu_1642_p3 = ((tmp_151_fu_1634_p3[0:0] === 1'b1) ? 64'd4294967295 : 64'd15);

assign mask_V_load27_phi_ca_fu_1674_p3 = ((tmp_151_fu_1634_p3[0:0] === 1'b1) ? 64'd18446744073709551615 : 64'd255);

assign mask_V_load_113_phi_s_fu_2893_p3 = ((tmp_161_fu_2853_p3[0:0] === 1'b1) ? 64'd4294967295 : 64'd15);

assign mask_V_load_114_phi_s_fu_2861_p3 = ((tmp_161_fu_2853_p3[0:0] === 1'b1) ? 64'd18446744073709551615 : 64'd255);

assign mask_V_load_1_phi_fu_2935_p3 = ((sel_tmp4_fu_2929_p2[0:0] === 1'b1) ? mask_V_load_113_phi_s_fu_2893_p3 : sel_tmp3_fu_2921_p3);

assign newIndex10_fu_2011_p4 = {{p_03420_3_reg_1042[3:1]}};

assign newIndex11_fu_2021_p1 = newIndex10_fu_2011_p4;

assign newIndex13_fu_2807_p1 = grp_fu_1255_p4;

assign newIndex14_fu_1686_p4 = {{p_Repl2_11_fu_1606_p2[3:1]}};

assign newIndex15_fu_1696_p1 = newIndex14_fu_1686_p4;

assign newIndex16_fu_2959_p4 = {{p_2_reg_1134[3:1]}};

assign newIndex17_fu_2969_p1 = newIndex16_fu_2959_p4;

assign newIndex18_fu_3197_p4 = {{p_03416_1_reg_1164[2:1]}};

assign newIndex19_fu_3207_p1 = newIndex18_fu_3197_p4;

assign newIndex1_fu_1397_p4 = {{addr_layer_map_V_q0[3:1]}};

assign newIndex20_fu_3218_p4 = {{now2_V_fu_3212_p2[2:1]}};

assign newIndex21_fu_3228_p1 = newIndex20_fu_3218_p4;

assign newIndex22_fu_2985_p4 = {{p_3_reg_1144[3:1]}};

assign newIndex23_fu_2995_p1 = newIndex22_fu_2985_p4;

assign newIndex2_fu_1407_p1 = newIndex1_fu_1397_p4;

assign newIndex3_fu_1354_p4 = {{ap_phi_mux_p_s_phi_fu_818_p34[3:1]}};

assign newIndex4_fu_1364_p1 = newIndex3_fu_1354_p4;

assign newIndex5_fu_1838_p4 = {{addr_tree_map_V_load_reg_3419[7:1]}};

assign newIndex6_fu_1847_p1 = newIndex5_fu_1838_p4;

assign newIndex8_fu_2337_p1 = grp_fu_1255_p4;

assign newIndex9_fu_1508_p4 = {{now1_V_1_fu_1496_p2[3:1]}};

assign newIndex_fu_1518_p1 = newIndex9_fu_1508_p4;

assign new_loc1_V_fu_2675_p2 = (tmp_80_fu_2670_p2 - tmp_79_fu_2666_p1);

assign not_s_fu_1999_p2 = ((p_03420_3_reg_1042 != 4'd0) ? 1'b1 : 1'b0);

assign now1_V_1_fu_1496_p2 = ($signed(4'd15) + $signed(p_03420_1_in_reg_921));

assign now1_V_2_fu_1899_p2 = ($signed(4'd15) + $signed(ap_phi_mux_p_03420_2_in_phi_fu_998_p4));

assign now1_V_3_fu_2100_p2 = ($signed(4'd15) + $signed(p_03420_3_reg_1042));

assign now1_V_5_fu_3104_p2 = (tmp_115_fu_3100_p1 + p_2_reg_1134);

assign now1_V_6_fu_2754_p2 = (p_s_reg_814 + 4'd1);

assign now2_V_1_fu_3113_p2 = (p_3_reg_1144 - tmp_116_fu_3110_p1);

assign now2_V_3_fu_2764_p2 = ($signed(p_s_reg_814) + $signed(4'd15));

assign now2_V_fu_3212_p2 = ($signed(p_03416_1_reg_1164) + $signed(3'd7));

assign now2_V_s_fu_3233_p2 = ($signed(p_03416_1_reg_1164) + $signed(3'd6));

assign op2_assign_1_fu_1549_p2 = tmp_35_fu_1542_p1 << tmp_37_fu_1546_p1;

assign op2_assign_2_fu_2045_p2 = 32'd1 << tmp_91_fu_2041_p1;

assign op2_assign_7_fu_3094_p2 = ((p_2_reg_1134 != 4'd8) ? 1'b1 : 1'b0);

assign op2_assign_8_fu_2827_p2 = ((p_3_reg_1144 != 4'd0) ? 1'b1 : 1'b0);

assign op2_assign_9_fu_1427_p2 = 32'd1 << tmp_4_fu_1424_p1;

assign op2_assign_fu_2736_p2 = (tmp_V_1_reg_3779 ^ 64'd18446744073709551615);

assign op2_assign_s_fu_1953_p2 = 32'd1 << tmp_30_fu_1949_p1;

assign output_addr_V_1_fu_2731_p1 = r_V_11_fu_2723_p3;

assign output_addr_V_fu_2300_p1 = r_V_13_fu_2296_p1;

assign p_03138_0_not_fu_2383_p2 = (16'd65535 ^ TMP_1_V_fu_2359_p2);

assign p_03396_1_in_fu_1929_p4 = {{ap_phi_mux_p_03396_1_in_in_phi_fu_1016_p4[12:1]}};

assign p_11_cast1_fu_3173_p2 = (tmp_149_fu_3161_p1 & tmp_148_fu_3157_p1);

assign p_11_cast2_fu_3179_p2 = (tmp_147_fu_3153_p1 & tmp_146_fu_3149_p1);

assign p_11_cast_fu_3185_p2 = (tmp_145_fu_3145_p1 & tmp_144_fu_3141_p1);

assign p_1_fu_3165_p2 = (rhs_i_i_cast_fu_3125_p1 & group_tree_V_load_3_s_fu_3133_p3);

assign p_4_cast_fu_1346_p1 = ap_phi_mux_p_4_phi_fu_875_p34;

assign p_5_fu_2371_p2 = (16'd0 - TMP_1_V_fu_2359_p2);

assign p_7_fu_2389_p2 = (tmp_41_fu_2365_p2 | p_03138_0_not_fu_2383_p2);

assign p_Repl2_10_fu_3268_p2 = ((tmp_166_fu_3259_p4 != 8'd0) ? 1'b1 : 1'b0);

assign p_Repl2_11_fu_1606_p2 = (4'd1 + p_03416_2_in_reg_942);

assign p_Repl2_5_fu_2035_p2 = ((tmp_153_fu_2031_p1 != 2'd0) ? 1'b1 : 1'b0);

assign p_Repl2_6_fu_2164_p2 = ((tmp_155_fu_2154_p4 != 4'd0) ? 1'b1 : 1'b0);

assign p_Repl2_7_fu_2191_p2 = ((tmp_157_fu_2181_p4 != 8'd0) ? 1'b1 : 1'b0);

assign p_Repl2_8_fu_3239_p2 = ((p_11_cast_reg_4051 != 2'd0) ? 1'b1 : 1'b0);

assign p_Repl2_9_fu_3253_p2 = ((tmp_164_fu_3244_p4 != 4'd0) ? 1'b1 : 1'b0);

assign p_Repl2_s_fu_1600_p2 = p_03400_3_in_reg_951 << 13'd1;

always @ (*) begin
    p_Result_10_fu_1877_p4 = loc_tree_V_5_reg_3622;
    p_Result_10_fu_1877_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_11_fu_1969_p4 = loc_tree_V_fu_1943_p2;
    p_Result_11_fu_1969_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_12_fu_2077_p4 = p_Val2_16_cast_fu_2073_p1;
    p_Result_12_fu_2077_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_1_fu_2170_p4 = buddy_tree_V_1_q0;
    p_Result_1_fu_2170_p4[i_assign_fu_2140_p1] = |(p_Repl2_6_fu_2164_p2);
end

always @ (*) begin
    p_Result_2_fu_2197_p4 = buddy_tree_V_0_q1;
    p_Result_2_fu_2197_p4[i_assign_fu_2140_p1] = |(p_Repl2_7_fu_2191_p2);
end

always @ (*) begin
    p_Result_3_fu_2235_p4 = buddy_tree_V_0_q1;
    p_Result_3_fu_2235_p4[i_assign_1_fu_2231_p1] = |(p_Repl2_8_reg_4084);
end

always @ (*) begin
    p_Result_4_fu_2245_p4 = buddy_tree_V_1_q1;
    p_Result_4_fu_2245_p4[i_assign_1_fu_2231_p1] = |(p_Repl2_9_reg_4089);
end

always @ (*) begin
    p_Result_5_fu_2255_p4 = buddy_tree_V_0_q0;
    p_Result_5_fu_2255_p4[i_assign_1_fu_2231_p1] = |(p_Repl2_10_reg_4094);
end

always @ (*) begin
    p_Result_6_fu_3060_p4 = p_Val2_18_fu_3053_p3;
    p_Result_6_fu_3060_p4[i_assign_3_fu_3049_p1] = |(1'd0);
end

integer ap_tvar_int_0;

always @ (tmp_size_V_fu_1293_p2) begin
    for (ap_tvar_int_0 = 16 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 15 - 0) begin
            p_Result_7_fu_1299_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_7_fu_1299_p4[ap_tvar_int_0] = tmp_size_V_fu_1293_p2[15 - ap_tvar_int_0];
        end
    end
end

always @ (*) begin
    p_Result_8_fu_1456_p4 = loc1_V_10_reg_3428;
    p_Result_8_fu_1456_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_9_fu_1572_p4 = loc1_V_11_reg_3488;
    p_Result_9_fu_1572_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_s_fu_2144_p4 = buddy_tree_V_0_q0;
    p_Result_s_fu_2144_p4[i_assign_fu_2140_p1] = |(p_Repl2_5_reg_3728);
end

assign p_Val2_16_cast_fu_2073_p1 = p_Val2_11_reg_1032;

assign p_Val2_18_fu_3053_p3 = ((tmp_171_reg_4004[0:0] === 1'b1) ? buddy_tree_V_1_q1 : buddy_tree_V_0_q0);

assign r_V_11_fu_2723_p3 = ((tmp_131_fu_2681_p3[0:0] === 1'b1) ? tmp_86_fu_2707_p2 : tmp_132_fu_2719_p1);

assign r_V_12_cast_fu_1895_p1 = r_V_6_fu_1890_p2;

assign r_V_13_fu_2296_p1 = tmp_46_fu_2290_p2[12:0];

assign r_V_14_fu_2091_p2 = tmp_93_reg_3737 >> tmp_97_fu_2087_p1;

assign r_V_15_fu_2210_p2 = (rhs_V_3_fu_276 & buddy_tree_V_0_q1);

assign r_V_16_fu_2217_p2 = (rhs_V_3_fu_276 & buddy_tree_V_1_q1);

assign r_V_17_fu_2224_p2 = (rhs_V_3_fu_276 & buddy_tree_V_0_q0);

assign r_V_18_fu_2120_p2 = (rhs_V_4_reg_1075 | buddy_tree_V_0_q0);

assign r_V_19_fu_2127_p2 = (rhs_V_4_reg_1075 | buddy_tree_V_1_q0);

assign r_V_1_fu_1413_p2 = (4'd8 ^ addr_layer_map_V_q0);

assign r_V_20_fu_2134_p2 = (rhs_V_4_reg_1075 | buddy_tree_V_0_q1);

assign r_V_22_fu_1718_p2 = (r_V_28_fu_1705_p2 | lhs_V_4_fu_1711_p3);

assign r_V_23_fu_2947_p2 = mask_V_load_1_phi_fu_2935_p3 << tmp_112_fu_2943_p1;

assign r_V_24_fu_3013_p2 = (rhs_V_6_reg_3978 & lhs_V_8_fu_3005_p3);

assign r_V_25_fu_1325_p2 = (rhs_V_1_fu_1320_p2 & p_Result_7_reg_3347);

assign r_V_28_fu_1705_p2 = mask_V_load_phi_reg_982 << tmp_96_fu_1702_p1;

assign r_V_29_fu_1730_p2 = ($signed(4'd10) - $signed(ans_V_reg_3405));

assign r_V_2_fu_1469_p2 = tmp_8_reg_3468 >> tmp_23_fu_1465_p1;

assign r_V_3_fu_1827_p2 = (14'd14 + lhs_V_3_cast_fu_1823_p1);

assign r_V_4_fu_1868_p2 = (rhs_V_4_cast_fu_1864_p1 | lhs_V_fu_1856_p3);

assign r_V_5_fu_2325_p2 = (p_s_reg_814 ^ 4'd8);

assign r_V_6_fu_1890_p2 = r_V_4_reg_3652 >> tmp_47_cast_fu_1886_p1;

assign r_V_7_fu_1585_p2 = tmp_40_reg_3523 >> tmp_62_fu_1581_p1;

assign r_V_8_fu_1982_p2 = TMP_0_V_4_reg_3687 >> tmp_33_fu_1979_p1;

assign r_V_9_fu_2640_p1 = tmp_78_fu_2634_p2[12:0];

assign r_V_fu_1805_p1 = tmp_16_fu_1799_p2[12:0];

assign rec_bits_V_1_fu_1590_p1 = r_V_7_fu_1585_p2[1:0];

assign rec_bits_V_2_fu_2096_p1 = r_V_14_fu_2091_p2[1:0];

assign rec_bits_V_3_fu_1905_p1 = ap_phi_mux_p_03424_1_in_phi_fu_1007_p4[1:0];

assign rec_bits_V_fu_1474_p1 = r_V_2_fu_1469_p2[1:0];

assign rev_fu_2821_p2 = (tmp_152_fu_2813_p3 ^ 1'd1);

assign rhs_V_1_fu_1320_p2 = (16'd0 - p_Result_7_reg_3347);

assign rhs_V_4_cast_fu_1864_p1 = $signed(mark_mask_V_q0);

assign rhs_V_6_fu_2953_p2 = (r_V_23_fu_2947_p2 ^ 64'd18446744073709551615);

assign rhs_i_i_cast_fu_3125_p1 = rhs_i_i_fu_3119_p2;

assign rhs_i_i_fu_3119_p2 = (mark_mask_V_q0 ^ 15'd32767);

assign sel_tmp1_fu_2907_p3 = ((sel_tmp_fu_2901_p2[0:0] === 1'b1) ? tmp_109_fu_2869_p5 : mask_V_load_114_phi_s_fu_2861_p3);

assign sel_tmp2_fu_2915_p2 = ((tmp_160_fu_2839_p1 == 2'd1) ? 1'b1 : 1'b0);

assign sel_tmp3_fu_2921_p3 = ((sel_tmp2_fu_2915_p2[0:0] === 1'b1) ? tmp_110_fu_2881_p5 : sel_tmp1_fu_2907_p3);

assign sel_tmp4_fu_2929_p2 = ((tmp_160_fu_2839_p1 == 2'd2) ? 1'b1 : 1'b0);

assign sel_tmp_fu_2901_p2 = ((tmp_160_fu_2839_p1 == 2'd0) ? 1'b1 : 1'b0);

assign size_V_fu_1285_p1 = alloc_size[15:0];

assign tmp_100_fu_2833_p2 = (rev_fu_2821_p2 | op2_assign_8_fu_2827_p2);

assign tmp_101_fu_1437_p1 = ans_V_reg_3405[0:0];

assign tmp_102_fu_1350_p1 = ap_phi_mux_p_s_phi_fu_818_p34[0:0];

assign tmp_103_fu_1662_p4 = {{op2_assign_3_reg_970[3:2]}};

assign tmp_104_fu_1650_p4 = {{op2_assign_3_reg_970[3:2]}};

assign tmp_106_fu_1909_p3 = now1_V_2_fu_1899_p2[32'd3];

assign tmp_107_fu_3191_p2 = ((p_03416_1_reg_1164 == 3'd0) ? 1'b1 : 1'b0);

assign tmp_108_fu_1987_p1 = p_03368_4_reg_1022[15:0];

assign tmp_109_fu_2869_p4 = {{cnt_1_fu_272[3:2]}};

assign tmp_10_fu_1750_p2 = ($signed(4'd0) - $signed(r_V_29_fu_1730_p2));

assign tmp_110_fu_2881_p4 = {{cnt_1_fu_272[3:2]}};

assign tmp_111_fu_1492_p1 = p_03420_1_in_reg_921[0:0];

assign tmp_112_fu_2943_p1 = loc2_V_fu_280;

assign tmp_113_cast_fu_2703_p1 = $signed(tmp_85_fu_2697_p2);

assign tmp_113_fu_3309_p1 = loc1_V_7_1_fu_3299_p4;

assign tmp_114_fu_2975_p2 = ((p_3_reg_1144 == 4'd0) ? 1'b1 : 1'b0);

assign tmp_115_fu_3100_p1 = op2_assign_7_fu_3094_p2;

assign tmp_116_fu_3110_p1 = op2_assign_8_reg_3969;

assign tmp_11_fu_1760_p2 = tmp_7_fu_1747_p1 << tmp_14_cast_fu_1756_p1;

assign tmp_122_cast_cast_fu_2644_p3 = ((tmp_74_reg_3880[0:0] === 1'b1) ? 4'd14 : 4'd13);

assign tmp_126_fu_1524_p3 = p_Val2_3_reg_930[32'd1];

assign tmp_127_fu_1532_p1 = p_Val2_3_reg_930[0:0];

assign tmp_128_fu_2343_p1 = reg_1063[0:0];

assign tmp_129_fu_2355_p1 = group_tree_mask_V_q0[15:0];

assign tmp_12_cast_fu_1743_p1 = r_V_29_fu_1730_p2;

assign tmp_12_fu_1766_p2 = free_target_V_reg_3340 >> tmp_12_cast_fu_1743_p1;

assign tmp_131_fu_2681_p1 = grp_fu_1249_p2;

assign tmp_131_fu_2681_p3 = tmp_131_fu_2681_p1[32'd3];

assign tmp_132_fu_2719_p1 = tmp_87_fu_2713_p2[12:0];

assign tmp_134_fu_2055_p1 = p_03420_3_reg_1042[0:0];

assign tmp_13_fu_1779_p3 = ((tmp_26_fu_1735_p3[0:0] === 1'b1) ? tmp_32_fu_1771_p1 : tmp_36_fu_1775_p1);

assign tmp_140_fu_2106_p4 = {{p_Val2_11_reg_1032[10:1]}};

assign tmp_142_fu_1612_p3 = p_Repl2_11_fu_1606_p2[32'd3];

assign tmp_143_fu_3129_p1 = reg_1063[0:0];

assign tmp_144_fu_3141_p1 = rhs_i_i_fu_3119_p2[1:0];

assign tmp_145_fu_3145_p1 = group_tree_V_load_3_s_fu_3133_p3[1:0];

assign tmp_146_fu_3149_p1 = rhs_i_i_fu_3119_p2[5:0];

assign tmp_147_fu_3153_p1 = group_tree_V_load_3_s_fu_3133_p3[5:0];

assign tmp_148_fu_3157_p1 = rhs_i_i_fu_3119_p2[13:0];

assign tmp_149_fu_3161_p1 = group_tree_V_load_3_s_fu_3133_p3[13:0];

assign tmp_14_cast_fu_1756_p1 = $signed(tmp_10_fu_1750_p2);

assign tmp_14_fu_1790_p2 = ($signed(4'd9) + $signed(ans_V_reg_3405));

assign tmp_150_fu_1620_p1 = op2_assign_3_reg_970[1:0];

assign tmp_151_fu_1634_p3 = op2_assign_3_reg_970[32'd2];

assign tmp_152_fu_2813_p3 = p_2_reg_1134[32'd3];

assign tmp_153_fu_2031_p1 = ap_phi_mux_rhs_V_4_phi_fu_1078_p4[1:0];

assign tmp_155_fu_2154_p4 = {{rhs_V_4_reg_1075[5:2]}};

assign tmp_157_fu_2181_p4 = {{rhs_V_4_reg_1075[13:6]}};

assign tmp_159_fu_1682_p1 = p_03416_2_in_reg_942[0:0];

assign tmp_15_fu_1381_p3 = addr_layer_map_V_q0[32'd3];

assign tmp_160_fu_2839_p1 = cnt_1_fu_272[1:0];

assign tmp_161_fu_2853_p3 = cnt_1_fu_272[32'd2];

assign tmp_162_fu_3001_p1 = p_2_reg_1134[0:0];

assign tmp_164_fu_3244_p4 = {{p_11_cast2_reg_4046[5:2]}};

assign tmp_166_fu_3259_p4 = {{p_11_cast1_reg_4041[13:6]}};

always @ (*) begin
    tmp_168_fu_3288_p4 = buddy_tree_V_0_q1;
    tmp_168_fu_3288_p4[i_assign_2_fu_3284_p1] = |(1'd0);
end

always @ (*) begin
    tmp_169_fu_3317_p4 = buddy_tree_V_1_q1;
    tmp_169_fu_3317_p4[i_assign_2_1_fu_3313_p1] = |(1'd0);
end

assign tmp_16_fu_1799_p2 = tmp_25_cast_fu_1787_p1 << tmp_30_cast_fu_1795_p1;

assign tmp_171_fu_2981_p1 = p_3_reg_1144[0:0];

assign tmp_17_fu_1809_p2 = (tmp_13_reg_3612 - r_V_reg_3617);

assign tmp_18_fu_1419_p1 = r_V_1_fu_1413_p2;

assign tmp_19_fu_1813_p1 = reg_1271;

assign tmp_20_fu_1833_p1 = r_V_3_fu_1827_p2;

assign tmp_21_fu_2265_p2 = (64'd0 - buddy_tree_V_load_1_s_reg_1096);

assign tmp_22_fu_1917_p2 = ((rec_bits_V_3_fu_1905_p1 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_23_fu_1465_p1 = p_Result_8_fu_1456_p4;

assign tmp_24_fu_2277_p2 = ((tmp_V_1_reg_3779 == 64'd0) ? 1'b1 : 1'b0);

assign tmp_25_cast_fu_1787_p1 = addr_tree_map_V_load_reg_3419;

assign tmp_25_fu_1923_p2 = (tmp_22_fu_1917_p2 & tmp_106_fu_1909_p3);

assign tmp_26_fu_1735_p3 = r_V_29_fu_1730_p2[32'd3];

assign tmp_27_fu_1502_p2 = ((now1_V_1_fu_1496_p2 == 4'd0) ? 1'b1 : 1'b0);

assign tmp_28_fu_1939_p1 = p_03396_1_in_fu_1929_p4;

assign tmp_30_cast_fu_1795_p1 = tmp_14_fu_1790_p2;

assign tmp_30_fu_1949_p1 = loc_tree_V_fu_1943_p2;

assign tmp_31_fu_1959_p1 = $signed(op2_assign_s_fu_1953_p2);

assign tmp_32_fu_1771_p1 = tmp_11_fu_1760_p2[12:0];

assign tmp_33_fu_1979_p1 = p_Result_11_reg_3693;

assign tmp_34_fu_1536_p2 = (tmp_127_fu_1532_p1 & tmp_126_fu_1524_p3);

assign tmp_35_fu_1542_p1 = tmp_34_fu_1536_p2;

assign tmp_36_fu_1775_p1 = tmp_12_fu_1766_p2[12:0];

assign tmp_37_fu_1546_p1 = loc1_V_reg_3483;

assign tmp_38_fu_2331_p1 = r_V_5_fu_2325_p2;

assign tmp_39_fu_1555_p1 = $signed(op2_assign_1_fu_1549_p2);

assign tmp_40_cast_fu_2282_p1 = grp_fu_1249_p2;

assign tmp_40_fu_1566_p2 = (tmp_39_fu_1555_p1 | buddy_tree_V_load_2_s_fu_1559_p3);

assign tmp_41_cast_fu_2286_p1 = reg_1063;

assign tmp_41_fu_2365_p2 = ($signed(16'd65535) + $signed(TMP_1_V_fu_2359_p2));

assign tmp_42_fu_2401_p2 = ((TMP_1_V_1_reg_3845 == 16'd32768) ? 1'b1 : 1'b0);

assign tmp_43_fu_2414_p2 = ((TMP_1_V_1_reg_3845 == 16'd2) ? 1'b1 : 1'b0);

assign tmp_44_fu_2419_p2 = ((TMP_1_V_1_reg_3845 == 16'd4) ? 1'b1 : 1'b0);

assign tmp_45_fu_2432_p2 = (tmp_44_fu_2419_p2 | tmp_43_fu_2414_p2);

assign tmp_46_fu_2290_p2 = tmp_41_cast_fu_2286_p1 << tmp_40_cast_fu_2282_p1;

assign tmp_47_cast_fu_1886_p1 = p_Result_10_fu_1877_p4;

assign tmp_47_fu_2438_p3 = ((tmp_45_fu_2432_p2[0:0] === 1'b1) ? tmp_53_cast_cast_cas_fu_2424_p3 : tmp_51_cast_fu_2406_p3);

assign tmp_48_fu_2450_p2 = ((TMP_1_V_1_reg_3845 == 16'd8) ? 1'b1 : 1'b0);

assign tmp_49_fu_2455_p2 = ((TMP_1_V_1_reg_3845 == 16'd16) ? 1'b1 : 1'b0);

assign tmp_4_fu_1424_p1 = addr_tree_map_V_load_reg_3419;

assign tmp_50_fu_2468_p2 = (tmp_49_fu_2455_p2 | tmp_48_fu_2450_p2);

assign tmp_51_cast_fu_2406_p3 = ((tmp_42_fu_2401_p2[0:0] === 1'b1) ? 3'd7 : 3'd0);

assign tmp_51_fu_2474_p3 = ((tmp_50_fu_2468_p2[0:0] === 1'b1) ? tmp_64_cast_cast_fu_2460_p3 : tmp_55_cast_fu_2446_p1);

assign tmp_52_fu_2482_p2 = ((TMP_1_V_1_reg_3845 == 16'd32) ? 1'b1 : 1'b0);

assign tmp_53_cast_cast_cas_fu_2424_p3 = ((tmp_44_fu_2419_p2[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign tmp_53_fu_2487_p2 = ((TMP_1_V_1_reg_3845 == 16'd64) ? 1'b1 : 1'b0);

assign tmp_54_fu_2500_p2 = (tmp_53_fu_2487_p2 | tmp_52_fu_2482_p2);

assign tmp_55_cast_fu_2446_p1 = $signed(tmp_47_fu_2438_p3);

assign tmp_55_fu_2506_p3 = ((tmp_54_fu_2500_p2[0:0] === 1'b1) ? tmp_68_cast_cast_fu_2492_p3 : tmp_51_fu_2474_p3);

assign tmp_56_fu_2514_p2 = ((TMP_1_V_1_reg_3845 == 16'd128) ? 1'b1 : 1'b0);

assign tmp_57_fu_2519_p2 = ((TMP_1_V_1_reg_3845 == 16'd256) ? 1'b1 : 1'b0);

assign tmp_58_fu_2524_p3 = ((tmp_57_fu_2519_p2[0:0] === 1'b1) ? 4'd8 : 4'd7);

assign tmp_59_fu_2532_p2 = (tmp_57_fu_2519_p2 | tmp_56_fu_2514_p2);

assign tmp_60_fu_2538_p3 = ((tmp_59_fu_2532_p2[0:0] === 1'b1) ? tmp_58_fu_2524_p3 : tmp_55_fu_2506_p3);

assign tmp_61_fu_2546_p2 = ((TMP_1_V_1_reg_3845 == 16'd512) ? 1'b1 : 1'b0);

assign tmp_62_fu_1581_p1 = p_Result_9_fu_1572_p4;

assign tmp_63_fu_1594_p2 = ((rec_bits_V_1_fu_1590_p1 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_64_cast_cast_fu_2460_p3 = ((tmp_49_fu_2455_p2[0:0] === 1'b1) ? 4'd4 : 4'd3);

assign tmp_64_fu_2551_p2 = ((TMP_1_V_1_reg_3845 == 16'd1024) ? 1'b1 : 1'b0);

assign tmp_65_fu_2556_p3 = ((tmp_64_fu_2551_p2[0:0] === 1'b1) ? 4'd10 : 4'd9);

assign tmp_66_fu_2564_p2 = (tmp_64_fu_2551_p2 | tmp_61_fu_2546_p2);

assign tmp_67_fu_2570_p3 = ((tmp_66_fu_2564_p2[0:0] === 1'b1) ? tmp_65_fu_2556_p3 : tmp_60_fu_2538_p3);

assign tmp_68_cast_cast_fu_2492_p3 = ((tmp_53_fu_2487_p2[0:0] === 1'b1) ? 4'd6 : 4'd5);

assign tmp_68_fu_2578_p2 = ((TMP_1_V_1_reg_3845 == 16'd2048) ? 1'b1 : 1'b0);

assign tmp_69_fu_2583_p2 = ((TMP_1_V_1_reg_3845 == 16'd4096) ? 1'b1 : 1'b0);

assign tmp_6_fu_1370_p2 = ((cmd_fu_268 == 8'd3) ? 1'b1 : 1'b0);

assign tmp_70_fu_2588_p3 = ((tmp_69_fu_2583_p2[0:0] === 1'b1) ? 4'd12 : 4'd11);

assign tmp_71_fu_2596_p2 = (tmp_69_fu_2583_p2 | tmp_68_fu_2578_p2);

assign tmp_72_fu_2602_p3 = ((tmp_71_fu_2596_p2[0:0] === 1'b1) ? tmp_70_fu_2588_p3 : tmp_67_fu_2570_p3);

assign tmp_73_fu_2610_p2 = ((TMP_1_V_1_reg_3845 == 16'd8192) ? 1'b1 : 1'b0);

assign tmp_74_fu_2615_p2 = ((TMP_1_V_1_reg_3845 == 16'd16384) ? 1'b1 : 1'b0);

assign tmp_75_fu_2651_p2 = (tmp_74_reg_3880 | tmp_73_reg_3875);

assign tmp_76_fu_2655_p3 = ((tmp_75_fu_2651_p2[0:0] === 1'b1) ? tmp_122_cast_cast_fu_2644_p3 : tmp_72_reg_3870);

assign tmp_77_fu_2624_p2 = ($signed(4'd9) + $signed(p_s_reg_814));

assign tmp_78_fu_2634_p2 = tmp_92_cast_fu_2620_p1 << tmp_89_cast_fu_2630_p1;

assign tmp_79_fu_2666_p1 = reg_1271;

assign tmp_7_fu_1747_p1 = free_target_V_reg_3340;

assign tmp_80_fu_2670_p2 = (r_V_9_reg_3886 + loc_tree_V_2_fu_2662_p1);

assign tmp_81_fu_2689_p0 = grp_fu_1249_p2;

assign tmp_81_fu_2689_p1 = tmp_81_fu_2689_p0;

assign tmp_82_fu_2693_p1 = new_loc1_V_fu_2675_p2;

assign tmp_83_fu_2317_p2 = (buddy_tree_V_load_3_s_fu_2310_p3 & TMP_0_V_fu_2305_p2);

assign tmp_84_fu_1853_p1 = addr_tree_map_V_load_reg_3419[0:0];

assign tmp_85_fu_2697_p1 = grp_fu_1249_p2;

assign tmp_85_fu_2697_p2 = ($signed(4'd0) - $signed(tmp_85_fu_2697_p1));

assign tmp_86_fu_2707_p2 = new_loc1_V_fu_2675_p2 >> tmp_113_cast_fu_2703_p1;

assign tmp_87_fu_2713_p2 = tmp_82_fu_2693_p1 << tmp_81_fu_2689_p1;

assign tmp_88_fu_2395_p2 = (p_7_fu_2389_p2 & group_tree_V_load_ph_fu_2347_p3);

assign tmp_89_cast_fu_2630_p1 = tmp_77_fu_2624_p2;

assign tmp_89_fu_1993_p2 = ((p_Val2_2_reg_1054 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_8_fu_1448_p2 = (tmp_V_fu_1433_p1 | buddy_tree_V_load_ph_fu_1440_p3);

assign tmp_90_fu_2005_p2 = (tmp_89_fu_1993_p2 & not_s_fu_1999_p2);

assign tmp_91_fu_2041_p1 = p_Val2_11_reg_1032;

assign tmp_92_cast_fu_2620_p1 = reg_1063;

assign tmp_92_fu_2051_p1 = $signed(op2_assign_2_fu_2045_p2);

assign tmp_93_fu_2067_p2 = (tmp_92_fu_2051_p1 | buddy_tree_V_load_5_s_fu_2059_p3);

assign tmp_94_fu_2741_p2 = (op2_assign_fu_2736_p2 & buddy_tree_V_1_q0);

assign tmp_95_fu_2748_p1 = ap_phi_mux_p_9_phi_fu_1119_p4;

assign tmp_96_fu_1702_p1 = p_Repl2_s_reg_3538;

assign tmp_97_fu_2087_p1 = p_Result_12_fu_2077_p4;

assign tmp_98_fu_2116_p1 = tmp_140_fu_2106_p4;

assign tmp_99_fu_2802_p1 = ap_phi_mux_p_8_phi_fu_1109_p4;

assign tmp_9_fu_1376_p1 = free_target_V_reg_3340;

assign tmp_V_1_fu_2271_p2 = (tmp_21_fu_2265_p2 & buddy_tree_V_load_1_s_reg_1096);

assign tmp_V_fu_1433_p1 = $signed(op2_assign_9_fu_1427_p2);

assign tmp_fu_1309_p2 = ((cmd_fu_268 == 8'd2) ? 1'b1 : 1'b0);

assign tmp_s_fu_1315_p2 = ((size_V_reg_3335 == 16'd1) ? 1'b1 : 1'b0);

assign tmp_size_V_fu_1293_p2 = ($signed(16'd65535) + $signed(size_V_fu_1285_p1));

always @ (posedge ap_clk) begin
    p_4_cast_reg_3363[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    newIndex4_reg_3373[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    loc1_V_10_reg_3428[12:8] <= 5'b00000;
    loc1_V_9_cast_cast_reg_3434[10:8] <= 3'b000;
    newIndex2_reg_3439[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    loc1_V_11_reg_3488[12] <= 1'b0;
    newIndex_reg_3507[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    p_Repl2_s_reg_3538[0] <= 1'b0;
    newIndex15_reg_3580[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    newIndex6_reg_3627[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    newIndex11_reg_3712[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    newIndex8_reg_3815[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    newIndex13_reg_3949[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    newIndex17_reg_3984[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    newIndex23_reg_4009[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    newIndex19_reg_4059[63:2] <= 62'b00000000000000000000000000000000000000000000000000000000000000;
    newIndex21_reg_4069[63:2] <= 62'b00000000000000000000000000000000000000000000000000000000000000;
    p_Val2_11_reg_1032[10:8] <= 3'b000;
    loc2_V_fu_280[0] <= 1'b0;
    loc1_V_7_fu_284[12:7] <= 6'b000000;
end

endmodule //HTA512_theta
