INFO: [VRFC 10-2263] Analyzing Verilog file "X:/My Documents/ProgramFiles/ECE/EC311/EC311-Final-Project/FinalProject/FinalProject.srcs/sources_1/new/down_counters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_counters
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/My Documents/ProgramFiles/ECE/EC311/EC311-Final-Project/FinalProject/FinalProject.srcs/sim_1/new/down_counters_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_counters_t
