<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Udiff src/hotspot/cpu/aarch64/aarch64.ad</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="../../../../make/data/jdwp/jdwp.spec.udiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="../x86/macroAssembler_x86.cpp.udiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/aarch64/aarch64.ad</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<hr />
<pre>
<span class="line-new-header">@@ -13193,10 +13193,44 @@</span>
    %}
  
    ins_pipe(fp_uop_d);
  %}
  
<span class="udiff-line-added">+ instruct absI_reg(iRegINoSp dst, iRegIorL2I src, rFlagsReg cr)</span>
<span class="udiff-line-added">+ %{</span>
<span class="udiff-line-added">+   match(Set dst (AbsI src));</span>
<span class="udiff-line-added">+ </span>
<span class="udiff-line-added">+   effect(KILL cr);</span>
<span class="udiff-line-added">+   ins_cost(INSN_COST * 2);</span>
<span class="udiff-line-added">+   format %{ &quot;cmpw  $src, zr\n\t&quot;</span>
<span class="udiff-line-added">+             &quot;cnegw $dst, $src, Assembler::LT\t# int abs&quot;</span>
<span class="udiff-line-added">+   %}</span>
<span class="udiff-line-added">+ </span>
<span class="udiff-line-added">+   ins_encode %{</span>
<span class="udiff-line-added">+     __ cmpw(as_Register($src$$reg), zr);</span>
<span class="udiff-line-added">+     __ cnegw(as_Register($dst$$reg), as_Register($src$$reg), Assembler::LT);</span>
<span class="udiff-line-added">+   %}</span>
<span class="udiff-line-added">+   ins_pipe(pipe_class_default);</span>
<span class="udiff-line-added">+ %}</span>
<span class="udiff-line-added">+ </span>
<span class="udiff-line-added">+ instruct absL_reg(iRegLNoSp dst, iRegL src, rFlagsReg cr)</span>
<span class="udiff-line-added">+ %{</span>
<span class="udiff-line-added">+   match(Set dst (AbsL src));</span>
<span class="udiff-line-added">+ </span>
<span class="udiff-line-added">+   effect(KILL cr);</span>
<span class="udiff-line-added">+   ins_cost(INSN_COST * 2);</span>
<span class="udiff-line-added">+   format %{ &quot;cmp  $src, zr\n\t&quot;</span>
<span class="udiff-line-added">+             &quot;cneg $dst, $src, Assembler::LT\t# long abs&quot;</span>
<span class="udiff-line-added">+   %}</span>
<span class="udiff-line-added">+ </span>
<span class="udiff-line-added">+   ins_encode %{</span>
<span class="udiff-line-added">+     __ cmp(as_Register($src$$reg), zr);</span>
<span class="udiff-line-added">+     __ cneg(as_Register($dst$$reg), as_Register($src$$reg), Assembler::LT);</span>
<span class="udiff-line-added">+   %}</span>
<span class="udiff-line-added">+   ins_pipe(pipe_class_default);</span>
<span class="udiff-line-added">+ %}</span>
<span class="udiff-line-added">+ </span>
  instruct absF_reg(vRegF dst, vRegF src) %{
    match(Set dst (AbsF src));
  
    ins_cost(INSN_COST * 3);
    format %{ &quot;fabss   $dst, $src&quot; %}
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -17066,10 +17100,95 @@</span>
    ins_pipe(vsqrt_fp128);
  %}
  
  // --------------------------------- ABS --------------------------------------
  
<span class="udiff-line-added">+ instruct vabs8B(vecD dst, vecD src)</span>
<span class="udiff-line-added">+ %{</span>
<span class="udiff-line-added">+   predicate(n-&gt;as_Vector()-&gt;length() == 4 ||</span>
<span class="udiff-line-added">+             n-&gt;as_Vector()-&gt;length() == 8);</span>
<span class="udiff-line-added">+   match(Set dst (AbsVB src));</span>
<span class="udiff-line-added">+   ins_cost(INSN_COST);</span>
<span class="udiff-line-added">+   format %{ &quot;abs  $dst, $src\t# vector (8B)&quot; %}</span>
<span class="udiff-line-added">+   ins_encode %{</span>
<span class="udiff-line-added">+     __ absr(as_FloatRegister($dst$$reg), __ T8B, as_FloatRegister($src$$reg));</span>
<span class="udiff-line-added">+   %}</span>
<span class="udiff-line-added">+   ins_pipe(vlogical64);</span>
<span class="udiff-line-added">+ %}</span>
<span class="udiff-line-added">+ </span>
<span class="udiff-line-added">+ instruct vabs16B(vecX dst, vecX src)</span>
<span class="udiff-line-added">+ %{</span>
<span class="udiff-line-added">+   predicate(n-&gt;as_Vector()-&gt;length() == 16);</span>
<span class="udiff-line-added">+   match(Set dst (AbsVB src));</span>
<span class="udiff-line-added">+   ins_cost(INSN_COST);</span>
<span class="udiff-line-added">+   format %{ &quot;abs  $dst, $src\t# vector (16B)&quot; %}</span>
<span class="udiff-line-added">+   ins_encode %{</span>
<span class="udiff-line-added">+     __ absr(as_FloatRegister($dst$$reg), __ T16B, as_FloatRegister($src$$reg));</span>
<span class="udiff-line-added">+   %}</span>
<span class="udiff-line-added">+   ins_pipe(vlogical128);</span>
<span class="udiff-line-added">+ %}</span>
<span class="udiff-line-added">+ </span>
<span class="udiff-line-added">+ instruct vabs4S(vecD dst, vecD src)</span>
<span class="udiff-line-added">+ %{</span>
<span class="udiff-line-added">+   predicate(n-&gt;as_Vector()-&gt;length() == 4);</span>
<span class="udiff-line-added">+   match(Set dst (AbsVS src));</span>
<span class="udiff-line-added">+   ins_cost(INSN_COST);</span>
<span class="udiff-line-added">+   format %{ &quot;abs  $dst, $src\t# vector (4H)&quot; %}</span>
<span class="udiff-line-added">+   ins_encode %{</span>
<span class="udiff-line-added">+     __ absr(as_FloatRegister($dst$$reg), __ T4H, as_FloatRegister($src$$reg));</span>
<span class="udiff-line-added">+   %}</span>
<span class="udiff-line-added">+   ins_pipe(vlogical64);</span>
<span class="udiff-line-added">+ %}</span>
<span class="udiff-line-added">+ </span>
<span class="udiff-line-added">+ instruct vabs8S(vecX dst, vecX src)</span>
<span class="udiff-line-added">+ %{</span>
<span class="udiff-line-added">+   predicate(n-&gt;as_Vector()-&gt;length() == 8);</span>
<span class="udiff-line-added">+   match(Set dst (AbsVS src));</span>
<span class="udiff-line-added">+   ins_cost(INSN_COST);</span>
<span class="udiff-line-added">+   format %{ &quot;abs  $dst, $src\t# vector (8H)&quot; %}</span>
<span class="udiff-line-added">+   ins_encode %{</span>
<span class="udiff-line-added">+     __ absr(as_FloatRegister($dst$$reg), __ T8H, as_FloatRegister($src$$reg));</span>
<span class="udiff-line-added">+   %}</span>
<span class="udiff-line-added">+   ins_pipe(vlogical128);</span>
<span class="udiff-line-added">+ %}</span>
<span class="udiff-line-added">+ </span>
<span class="udiff-line-added">+ instruct vabs2I(vecD dst, vecD src)</span>
<span class="udiff-line-added">+ %{</span>
<span class="udiff-line-added">+   predicate(n-&gt;as_Vector()-&gt;length() == 2);</span>
<span class="udiff-line-added">+   match(Set dst (AbsVI src));</span>
<span class="udiff-line-added">+   ins_cost(INSN_COST);</span>
<span class="udiff-line-added">+   format %{ &quot;abs  $dst, $src\t# vector (2S)&quot; %}</span>
<span class="udiff-line-added">+   ins_encode %{</span>
<span class="udiff-line-added">+     __ absr(as_FloatRegister($dst$$reg), __ T2S, as_FloatRegister($src$$reg));</span>
<span class="udiff-line-added">+   %}</span>
<span class="udiff-line-added">+   ins_pipe(vlogical64);</span>
<span class="udiff-line-added">+ %}</span>
<span class="udiff-line-added">+ </span>
<span class="udiff-line-added">+ instruct vabs4I(vecX dst, vecX src)</span>
<span class="udiff-line-added">+ %{</span>
<span class="udiff-line-added">+   predicate(n-&gt;as_Vector()-&gt;length() == 4);</span>
<span class="udiff-line-added">+   match(Set dst (AbsVI src));</span>
<span class="udiff-line-added">+   ins_cost(INSN_COST);</span>
<span class="udiff-line-added">+   format %{ &quot;abs  $dst, $src\t# vector (4S)&quot; %}</span>
<span class="udiff-line-added">+   ins_encode %{</span>
<span class="udiff-line-added">+     __ absr(as_FloatRegister($dst$$reg), __ T4S, as_FloatRegister($src$$reg));</span>
<span class="udiff-line-added">+   %}</span>
<span class="udiff-line-added">+   ins_pipe(vlogical128);</span>
<span class="udiff-line-added">+ %}</span>
<span class="udiff-line-added">+ </span>
<span class="udiff-line-added">+ instruct vabs2L(vecX dst, vecX src)</span>
<span class="udiff-line-added">+ %{</span>
<span class="udiff-line-added">+   predicate(n-&gt;as_Vector()-&gt;length() == 2);</span>
<span class="udiff-line-added">+   match(Set dst (AbsVL src));</span>
<span class="udiff-line-added">+   ins_cost(INSN_COST);</span>
<span class="udiff-line-added">+   format %{ &quot;abs  $dst, $src\t# vector (2D)&quot; %}</span>
<span class="udiff-line-added">+   ins_encode %{</span>
<span class="udiff-line-added">+     __ absr(as_FloatRegister($dst$$reg), __ T2D, as_FloatRegister($src$$reg));</span>
<span class="udiff-line-added">+   %}</span>
<span class="udiff-line-added">+   ins_pipe(vlogical128);</span>
<span class="udiff-line-added">+ %}</span>
<span class="udiff-line-added">+ </span>
  instruct vabs2F(vecD dst, vecD src)
  %{
    predicate(n-&gt;as_Vector()-&gt;length() == 2);
    match(Set dst (AbsVF src));
    ins_cost(INSN_COST * 3);
</pre>
<center><a href="../../../../make/data/jdwp/jdwp.spec.udiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="../x86/macroAssembler_x86.cpp.udiff.html" target="_top">next &gt;</a></center>  </body>
</html>