<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="xmega_core_v2_sim_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="xmega_core_v2_sim" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="5146000000fs"></ZoomStartTime>
      <ZoomEndTime time="5212650001fs"></ZoomEndTime>
      <Cursor1Time time="5159000000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="186"></NameColumnWidth>
      <ValueColumnWidth column_width="58"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="41" />
   <wvobject fp_name="/xmega_core_v2_sim/port_out" type="array">
      <obj_property name="ElementShortName">port_out[7:0]</obj_property>
      <obj_property name="ObjectShortName">port_out[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/xmega_core_v2_sim/port_in" type="array">
      <obj_property name="ElementShortName">port_in[7:0]</obj_property>
      <obj_property name="ObjectShortName">port_in[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/xmega_core_v2_sim/ck_rst" type="logic">
      <obj_property name="ElementShortName">ck_rst</obj_property>
      <obj_property name="ObjectShortName">ck_rst</obj_property>
   </wvobject>
   <wvobject fp_name="/xmega_core_v2_sim/CLK" type="logic">
      <obj_property name="ElementShortName">CLK</obj_property>
      <obj_property name="ObjectShortName">CLK</obj_property>
   </wvobject>
   <wvobject fp_name="/xmega_core_v2_sim/core/pc_offset" type="array">
      <obj_property name="ElementShortName">pc_offset[15:0]</obj_property>
      <obj_property name="ObjectShortName">pc_offset[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/xmega_core_v2_sim/core/TEMP8" type="array">
      <obj_property name="ElementShortName">TEMP8[7:0]</obj_property>
      <obj_property name="ObjectShortName">TEMP8[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/xmega_core_v2_sim/pgm_addr" type="array">
      <obj_property name="ElementShortName">pgm_addr[10:0]</obj_property>
      <obj_property name="ObjectShortName">pgm_addr[10:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/xmega_core_v2_sim/pgm_data" type="array">
      <obj_property name="ElementShortName">pgm_data[15:0]</obj_property>
      <obj_property name="ObjectShortName">pgm_data[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/xmega_core_v2_sim/core/SP" type="array">
      <obj_property name="ElementShortName">SP[15:0]</obj_property>
      <obj_property name="ObjectShortName">SP[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/xmega_core_v2_sim/core/sp_inc_value" type="array">
      <obj_property name="ElementShortName">sp_inc_value[15:0]</obj_property>
      <obj_property name="ObjectShortName">sp_inc_value[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/xmega_core_v2_sim/core/indirect_addr_offset_res" type="array">
      <obj_property name="ElementShortName">indirect_addr_offset_res[15:0]</obj_property>
      <obj_property name="ObjectShortName">indirect_addr_offset_res[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/xmega_core_v2_sim/core/indirect_addr_offset" type="array">
      <obj_property name="ElementShortName">indirect_addr_offset[15:0]</obj_property>
      <obj_property name="ObjectShortName">indirect_addr_offset[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/xmega_core_v2_sim/data_addr" type="array">
      <obj_property name="ElementShortName">data_addr[7:0]</obj_property>
      <obj_property name="ObjectShortName">data_addr[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/xmega_core_v2_sim/data_in" type="array">
      <obj_property name="ElementShortName">data_in[7:0]</obj_property>
      <obj_property name="ObjectShortName">data_in[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/xmega_core_v2_sim/data_out" type="array">
      <obj_property name="ElementShortName">data_out[7:0]</obj_property>
      <obj_property name="ObjectShortName">data_out[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/xmega_core_v2_sim/data_re" type="logic">
      <obj_property name="ElementShortName">data_re</obj_property>
      <obj_property name="ObjectShortName">data_re</obj_property>
   </wvobject>
   <wvobject fp_name="/xmega_core_v2_sim/data_we" type="logic">
      <obj_property name="ElementShortName">data_we</obj_property>
      <obj_property name="ObjectShortName">data_we</obj_property>
   </wvobject>
   <wvobject fp_name="/xmega_core_v2_sim/io_re" type="logic">
      <obj_property name="ElementShortName">io_re</obj_property>
      <obj_property name="ObjectShortName">io_re</obj_property>
   </wvobject>
   <wvobject fp_name="/xmega_core_v2_sim/io_we" type="logic">
      <obj_property name="ElementShortName">io_we</obj_property>
      <obj_property name="ObjectShortName">io_we</obj_property>
   </wvobject>
   <wvobject fp_name="/xmega_core_v2_sim/io_addr" type="array">
      <obj_property name="ElementShortName">io_addr[5:0]</obj_property>
      <obj_property name="ObjectShortName">io_addr[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/xmega_core_v2_sim/io_out" type="array">
      <obj_property name="ElementShortName">io_out[7:0]</obj_property>
      <obj_property name="ObjectShortName">io_out[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/xmega_core_v2_sim/io_in" type="array">
      <obj_property name="ElementShortName">io_in[7:0]</obj_property>
      <obj_property name="ObjectShortName">io_in[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/xmega_core_v2_sim/out_led" type="array">
      <obj_property name="ElementShortName">out_led[7:0]</obj_property>
      <obj_property name="ObjectShortName">out_led[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/xmega_core_v2_sim/io_select_0" type="logic">
      <obj_property name="ElementShortName">io_select_0</obj_property>
      <obj_property name="ObjectShortName">io_select_0</obj_property>
   </wvobject>
   <wvobject fp_name="/xmega_core_v2_sim/core/alu/in_1" type="array">
      <obj_property name="ElementShortName">in_1[15:0]</obj_property>
      <obj_property name="ObjectShortName">in_1[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/xmega_core_v2_sim/core/alu/in_2" type="array">
      <obj_property name="ElementShortName">in_2[15:0]</obj_property>
      <obj_property name="ObjectShortName">in_2[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/xmega_core_v2_sim/core/alu/out" type="array">
      <obj_property name="ElementShortName">out[15:0]</obj_property>
      <obj_property name="ObjectShortName">out[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/xmega_core_v2_sim/core/regs/rw_addr" type="array">
      <obj_property name="ElementShortName">rw_addr[4:0]</obj_property>
      <obj_property name="ObjectShortName">rw_addr[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/xmega_core_v2_sim/core/regs/rw_data" type="array">
      <obj_property name="ElementShortName">rw_data[15:0]</obj_property>
      <obj_property name="ObjectShortName">rw_data[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/xmega_core_v2_sim/core/regs/rw_16bit" type="logic">
      <obj_property name="ElementShortName">rw_16bit</obj_property>
      <obj_property name="ObjectShortName">rw_16bit</obj_property>
   </wvobject>
   <wvobject fp_name="/xmega_core_v2_sim/core/regs/write" type="logic">
      <obj_property name="ElementShortName">write</obj_property>
      <obj_property name="ObjectShortName">write</obj_property>
   </wvobject>
   <wvobject fp_name="/xmega_core_v2_sim/core/regs/rd_addr_d" type="array">
      <obj_property name="ElementShortName">rd_addr_d[4:0]</obj_property>
      <obj_property name="ObjectShortName">rd_addr_d[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/xmega_core_v2_sim/core/regs/rd_data_d" type="array">
      <obj_property name="ElementShortName">rd_data_d[15:0]</obj_property>
      <obj_property name="ObjectShortName">rd_data_d[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/xmega_core_v2_sim/core/regs/rd_16bit_d" type="logic">
      <obj_property name="ElementShortName">rd_16bit_d</obj_property>
      <obj_property name="ObjectShortName">rd_16bit_d</obj_property>
   </wvobject>
   <wvobject fp_name="/xmega_core_v2_sim/core/regs/read_d" type="logic">
      <obj_property name="ElementShortName">read_d</obj_property>
      <obj_property name="ObjectShortName">read_d</obj_property>
   </wvobject>
   <wvobject fp_name="/xmega_core_v2_sim/core/regs/rd_addr_r" type="array">
      <obj_property name="ElementShortName">rd_addr_r[4:0]</obj_property>
      <obj_property name="ObjectShortName">rd_addr_r[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/xmega_core_v2_sim/core/regs/rd_data_r" type="array">
      <obj_property name="ElementShortName">rd_data_r[15:0]</obj_property>
      <obj_property name="ObjectShortName">rd_data_r[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/xmega_core_v2_sim/core/regs/rd_16bit_r" type="logic">
      <obj_property name="ElementShortName">rd_16bit_r</obj_property>
      <obj_property name="ObjectShortName">rd_16bit_r</obj_property>
   </wvobject>
   <wvobject fp_name="/xmega_core_v2_sim/core/regs/read_r" type="logic">
      <obj_property name="ElementShortName">read_r</obj_property>
      <obj_property name="ObjectShortName">read_r</obj_property>
   </wvobject>
   <wvobject fp_name="/xmega_core_v2_sim/core/regs/REGL" type="array">
      <obj_property name="ElementShortName">REGL[0:15][7:0]</obj_property>
      <obj_property name="ObjectShortName">REGL[0:15][7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/xmega_core_v2_sim/core/regs/REGH" type="array">
      <obj_property name="ElementShortName">REGH[0:15][7:0]</obj_property>
      <obj_property name="ObjectShortName">REGH[0:15][7:0]</obj_property>
   </wvobject>
</wave_config>
