// Seed: 1182694481
module module_0;
  always @* id_1 = id_1;
  final $display(1);
  assign module_2.id_1 = 0;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    inout supply1 id_0,
    input wand id_1,
    input wire id_2,
    output wand id_3,
    output tri id_4,
    input uwire id_5,
    input supply1 id_6,
    output uwire id_7,
    input uwire id_8,
    output tri1 id_9
);
  supply0 id_11 = 1;
  and primCall (id_0, id_1, id_11, id_2, id_5, id_6, id_8);
  module_0 modCall_1 ();
endmodule
module module_2 (
    output logic id_0,
    input  uwire id_1
);
  reg id_3;
  xor primCall (id_0, id_1, id_3);
  module_0 modCall_1 ();
  always @(posedge 1'h0) id_0 <= id_3;
endmodule
