Release 13.2 - xst O.61xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
--> 
Parameter TMPDIR set to ./projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to .


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 

Reading constraint file ../../constraints.xcf.
XCF parsing done.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "../../xst.prj"
Input Format                       : mixed
Synthesis Constraint File          : ../../constraints.xcf
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ucti"
Output Format                      : NGC
Target Device                      : xc5vlx330-ff1760-2

---- Source Options
Top Module Name                    : ucti
Use DSP Block                      : auto
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : NO
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : false
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : OPTIMIZE
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
DSP48 Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : ../../../../../../../coregen/vhdl/

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../../../../../Modelsim/ucti/ASAP1_ucti/ASAP1_ucti_HDL.v" in library work
Compiling verilog file "../../../../../vlib/Register.v" in library work
Module <ucti> compiled
Module <Register> compiled
Module <RegisterV> compiled
Compiling verilog file "../../../../../vlib/MUX.v" in library work
Module <RegisterC> compiled
Module <MUX2> compiled
Module <MUX3> compiled
Module <MUX4> compiled
Module <MUX5> compiled
Module <MUX6> compiled
Module <MUX7> compiled
Module <MUX8> compiled
Module <MUX10> compiled
Compiling verilog file "../../../../../vlib/ShiftRegister.v" in library work
Module <MUX11> compiled
Module <ShiftRegister> compiled
Module <shift> compiled
Module <ShiftRegCtl> compiled
Compiling verilog file "../../../../../vlib/ShiftCtlRegister.v" in library work
Module <ShiftRegCtl0> compiled
Module <ShiftCtlRegister> compiled
Compiling verilog file "../../../../../vlib/float.v" in library work
Module <shiftCtl> compiled
Module <fadd> compiled
Module <fmul> compiled
Module <fdiv> compiled
No errors in compilation
Analysis of file <"../../xst.prj"> succeeded.
 
Compiling vhdl file "/share/jinz/SCC/examples/smbl/coregen/vhdl/xilinx_fdiv.vhd" in Library work.
Entity <xilinx_fdiv> compiled.
Entity <xilinx_fdiv> (Architecture <xilinx_fdiv_a>) compiled.
Compiling vhdl file "/share/jinz/SCC/examples/smbl/coregen/vhdl/xilinx_fmul.vhd" in Library work.
Entity <xilinx_fmul> compiled.
Entity <xilinx_fmul> (Architecture <xilinx_fmul_a>) compiled.
Compiling vhdl file "/share/jinz/SCC/examples/smbl/coregen/vhdl/xilinx_fadd.vhd" in Library work.
Entity <xilinx_fadd> compiled.
Entity <xilinx_fadd> (Architecture <xilinx_fadd_a>) compiled.

Reading constraint file ../../constraints.xcf.
XCF parsing done.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <ucti> in library <work> with parameters.
	Delay = "00000000000000000000000001001001"
	TEST_NU = "00000000000000000000000000001000"

Analyzing hierarchy for module <fadd> in library <work>.

Analyzing hierarchy for module <fmul> in library <work>.

Analyzing hierarchy for module <fdiv> in library <work>.

Analyzing hierarchy for module <Register> in library <work> with parameters.
	DataWidth = "00000000000000000000000000100000"

Analyzing hierarchy for module <ShiftRegister> in library <work> with parameters.
	DataWidth = "00000000000000000000000000100000"
	Depth = "00000000000000000000000000000010"

Analyzing hierarchy for module <MUX2> in library <work> with parameters.
	DataWidth = "00000000000000000000000000100000"

Analyzing hierarchy for module <ShiftCtlRegister> in library <work> with parameters.
	DataWidth = "00000000000000000000000000000001"
	Depth = "00000000000000000000000001001001"

Analyzing hierarchy for module <shiftCtl> in library <work> with parameters.
	Pattern = "00000000000000000000000000000001"
	n = "00000000000000000000000000000101"

Analyzing hierarchy for module <shift> in library <work> with parameters.
	Pattern = "00000000000000000000000000000000"
	n = "00000000000000000000000000000010"

Analyzing hierarchy for module <shiftCtl> in library <work> with parameters.
	Pattern = "00000000000000000000000000000000"
	n = "00000000000000000000000001001001"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <ucti>.
	Delay = 32'sb00000000000000000000000001001001
	TEST_NU = 32'sb00000000000000000000000000001000
Module <ucti> is correct for synthesis.
 
Analyzing module <fadd> in library <work>.
Module <fadd> is correct for synthesis.
 
Analyzing module <fmul> in library <work>.
Module <fmul> is correct for synthesis.
 
Analyzing module <fdiv> in library <work>.
Module <fdiv> is correct for synthesis.
 
Analyzing module <Register> in library <work>.
	DataWidth = 32'sb00000000000000000000000000100000
Module <Register> is correct for synthesis.
 
Analyzing module <ShiftRegister> in library <work>.
	DataWidth = 32'sb00000000000000000000000000100000
	Depth = 32'sb00000000000000000000000000000010
Module <ShiftRegister> is correct for synthesis.
 
Analyzing module <shift> in library <work>.
	Pattern = 32'sb00000000000000000000000000000000
	n = 32'sb00000000000000000000000000000010
Module <shift> is correct for synthesis.
 
Analyzing module <MUX2> in library <work>.
	DataWidth = 32'sb00000000000000000000000000100000
Module <MUX2> is correct for synthesis.
 
Analyzing module <ShiftCtlRegister> in library <work>.
	DataWidth = 32'sb00000000000000000000000000000001
	Depth = 32'sb00000000000000000000000001001001
Module <ShiftCtlRegister> is correct for synthesis.
 
Analyzing module <shiftCtl.2> in library <work>.
	Pattern = 32'sb00000000000000000000000000000000
	n = 32'sb00000000000000000000000001001001
Module <shiftCtl.2> is correct for synthesis.
 
Analyzing module <shiftCtl.1> in library <work>.
	Pattern = 32'sb00000000000000000000000000000001
	n = 32'sb00000000000000000000000000000101
Module <shiftCtl.1> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Register>.
    Related source file is "../../../../../vlib/Register.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <register>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Register> synthesized.


Synthesizing Unit <MUX2>.
    Related source file is "../../../../../vlib/MUX.v".
Unit <MUX2> synthesized.


Synthesizing Unit <shiftCtl_1>.
    Related source file is "../../../../../vlib/ShiftCtlRegister.v".
    Found 5-bit register for signal <state>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <shiftCtl_1> synthesized.


Synthesizing Unit <shift>.
    Related source file is "../../../../../vlib/ShiftRegister.v".
    Found 2-bit register for signal <state>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <shift> synthesized.


Synthesizing Unit <shiftCtl_2>.
    Related source file is "../../../../../vlib/ShiftCtlRegister.v".
    Found 73-bit register for signal <state>.
    Summary:
	inferred  73 D-type flip-flop(s).
Unit <shiftCtl_2> synthesized.


Synthesizing Unit <fadd>.
    Related source file is "../../../../../vlib/float.v".
Unit <fadd> synthesized.


Synthesizing Unit <fmul>.
    Related source file is "../../../../../vlib/float.v".
Unit <fmul> synthesized.


Synthesizing Unit <fdiv>.
    Related source file is "../../../../../vlib/float.v".
    Found 32-bit register for signal <result>.
    Found 1-bit register for signal <done>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <fdiv> synthesized.


Synthesizing Unit <ShiftRegister>.
    Related source file is "../../../../../vlib/ShiftRegister.v".
WARNING:Xst:646 - Signal <DBG> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <ShiftRegister> synthesized.


Synthesizing Unit <ShiftCtlRegister>.
    Related source file is "../../../../../vlib/ShiftCtlRegister.v".
WARNING:Xst:646 - Signal <DBG> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <ShiftCtlRegister> synthesized.


Synthesizing Unit <ucti>.
    Related source file is "../../../../../Modelsim/ucti/ASAP1_ucti/ASAP1_ucti_HDL.v".
WARNING:Xst:646 - Signal <state_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <state_in<4:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <state<71:47>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <state<45:43>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <state<41:39>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <state<35>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <state<32:31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <state<27:11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <state<9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <state<7:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sr4_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r9_wout> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r11_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fmul1_rdy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fmul1_go> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fdiv1_rdy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fdiv1_go> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fadd1_rdy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fadd1_go> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <ucti_fdiv1_out>.
    Found 1-bit register for signal <ucti_fdiv1_out_rdy<0>>.
    Found 16-bit up counter for signal <clP0_cnt>.
    Found 32-bit register for signal <p1_in_r>.
    Found 1-bit register for signal <run>.
    Found 16-bit comparator less for signal <ucti_fdiv1_res_rdy$cmp_lt0000> created at line 315.
    Summary:
	inferred   1 Counter(s).
	inferred  66 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <ucti> synthesized.

WARNING:Xst:524 - All outputs of the instance <r11> of the block <Register> are unconnected in block <ucti>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 86
 1-bit register                                        : 3
 2-bit register                                        : 64
 32-bit register                                       : 17
 5-bit register                                        : 1
 73-bit register                                       : 1
# Comparators                                          : 1
 16-bit comparator less                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 753
 Flip-Flops                                            : 753
# Comparators                                          : 1
 16-bit comparator less                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ucti> ...

Optimizing unit <Register> ...

Optimizing unit <shiftCtl_2> ...

Optimizing unit <fdiv> ...

Optimizing unit <ShiftRegister> ...
WARNING:Xst:2677 - Node <fdiv1/done> of sequential type is unconnected in block <ucti>.

Mapping all equations...
Annotating constraints using XCF file '../../constraints.xcf'
XCF parsing done.
WARNING:Xst:2173 - Found black boxes on which forward tracing can not be performed on edge 'clk':
 fadd1/xilinx_fadd_i fmul1/xilinx_fmul_i fdiv1/xilinx_fdiv_i
WARNING:Xst:2174 - These might be cores which have not been read
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <shift_i/state_1> in Unit <ucti> is equivalent to the following FF/Latch, which will be removed : <FSM/SR[0].shiftCtl_i/state_0> 
INFO:Xst:2261 - The FF/Latch <shift_i/state_2> in Unit <ucti> is equivalent to the following FF/Latch, which will be removed : <FSM/SR[0].shiftCtl_i/state_1> 
INFO:Xst:2261 - The FF/Latch <shift_i/state_3> in Unit <ucti> is equivalent to the following FF/Latch, which will be removed : <FSM/SR[0].shiftCtl_i/state_2> 
INFO:Xst:2261 - The FF/Latch <shift_i/state_4> in Unit <ucti> is equivalent to the following FF/Latch, which will be removed : <FSM/SR[0].shiftCtl_i/state_3> 
Found area constraint ratio of 100 (+ 5) on block ucti, actual ratio is 0.

Final Macro Processing ...

Processing Unit <ucti> :
	Found 26-bit shift register for signal <FSM/SR[0].shiftCtl_i/state_72>.
	Found 4-bit shift register for signal <FSM/SR[0].shiftCtl_i/state_46>.
	Found 4-bit shift register for signal <FSM/SR[0].shiftCtl_i/state_42>.
	Found 18-bit shift register for signal <FSM/SR[0].shiftCtl_i/state_28>.
	Found 4-bit shift register for signal <FSM/SR[0].shiftCtl_i/state_8>.
	Found 2-bit shift register for signal <r9/SR[0].shift_i/state_1>.
	Found 2-bit shift register for signal <r9/SR[1].shift_i/state_1>.
	Found 2-bit shift register for signal <r9/SR[2].shift_i/state_1>.
	Found 2-bit shift register for signal <r9/SR[3].shift_i/state_1>.
	Found 2-bit shift register for signal <r9/SR[4].shift_i/state_1>.
	Found 2-bit shift register for signal <r9/SR[5].shift_i/state_1>.
	Found 2-bit shift register for signal <r9/SR[6].shift_i/state_1>.
	Found 2-bit shift register for signal <r9/SR[7].shift_i/state_1>.
	Found 2-bit shift register for signal <r9/SR[8].shift_i/state_1>.
	Found 2-bit shift register for signal <r9/SR[9].shift_i/state_1>.
	Found 2-bit shift register for signal <r9/SR[10].shift_i/state_1>.
	Found 2-bit shift register for signal <r9/SR[11].shift_i/state_1>.
	Found 2-bit shift register for signal <r9/SR[12].shift_i/state_1>.
	Found 2-bit shift register for signal <r9/SR[13].shift_i/state_1>.
	Found 2-bit shift register for signal <r9/SR[14].shift_i/state_1>.
	Found 2-bit shift register for signal <r9/SR[15].shift_i/state_1>.
	Found 2-bit shift register for signal <r9/SR[16].shift_i/state_1>.
	Found 2-bit shift register for signal <r9/SR[17].shift_i/state_1>.
	Found 2-bit shift register for signal <r9/SR[18].shift_i/state_1>.
	Found 2-bit shift register for signal <r9/SR[19].shift_i/state_1>.
	Found 2-bit shift register for signal <r9/SR[20].shift_i/state_1>.
	Found 2-bit shift register for signal <r9/SR[21].shift_i/state_1>.
	Found 2-bit shift register for signal <r9/SR[22].shift_i/state_1>.
	Found 2-bit shift register for signal <r9/SR[23].shift_i/state_1>.
	Found 2-bit shift register for signal <r9/SR[24].shift_i/state_1>.
	Found 2-bit shift register for signal <r9/SR[25].shift_i/state_1>.
	Found 2-bit shift register for signal <r9/SR[26].shift_i/state_1>.
	Found 2-bit shift register for signal <r9/SR[27].shift_i/state_1>.
	Found 2-bit shift register for signal <r9/SR[28].shift_i/state_1>.
	Found 2-bit shift register for signal <r9/SR[29].shift_i/state_1>.
	Found 2-bit shift register for signal <r9/SR[30].shift_i/state_1>.
	Found 2-bit shift register for signal <r9/SR[31].shift_i/state_1>.
Unit <ucti> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 644
 Flip-Flops                                            : 644
# Shift Registers                                      : 37
 18-bit shift register                                 : 1
 2-bit shift register                                  : 32
 26-bit shift register                                 : 1
 4-bit shift register                                  : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ucti.ngr
Top Level Output File Name         : ucti
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 69

Cell Usage :
# BELS                             : 363
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 15
#      LUT2                        : 45
#      LUT3                        : 101
#      LUT4                        : 35
#      LUT5                        : 34
#      LUT6                        : 66
#      MUXCY                       : 15
#      MUXF7                       : 32
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 711
#      FD                          : 32
#      FDCE                        : 1
#      FDE                         : 613
#      FDR                         : 1
#      FDRE                        : 63
#      FDSE                        : 1
# Shift Registers                  : 37
#      SRLC16E                     : 35
#      SRLC32E                     : 2
# Others                           : 4
#      TIMESPEC                    : 1
#      xilinx_fadd                 : 1
#      xilinx_fdiv                 : 1
#      xilinx_fmul                 : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx330ff1760-2 


Slice Logic Utilization: 
 Number of Slice Registers:             711  out of  207360     0%  
 Number of Slice LUTs:                  335  out of  207360     0%  
    Number used as Logic:               298  out of  207360     0%  
    Number used as Memory:               37  out of  54720     0%  
       Number used as SRL:               37

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    760
   Number with an unused Flip Flop:      49  out of    760     6%  
   Number with an unused LUT:           425  out of    760    55%  
   Number of fully used LUT-FF pairs:   286  out of    760    37%  
   Number of unique control sets:        18

IO Utilization: 
 Number of IOs:                          69
 Number of bonded IOBs:                   0  out of   1200     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | NONE(p1_in_r_0)        | 748   |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | NONE                   | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.918ns (Maximum Frequency: 342.701MHz)
   Minimum input arrival time before clock: 1.151ns
   Maximum output required time after clock: 0.396ns
   Maximum combinational path delay: 0.636ns

=========================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 6.667 nS HIGH 3.333 nS
  Clock period: 2.918ns (frequency: 342.701MHz)
  Total number of paths / destination ports: 2926 / 1044
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  3.749ns
  Source:               clP0_cnt_12 (FF)
  Destination:          clP0_cnt_0 (FF)
  Data Path Delay:      2.918ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.667ns

  Data Path: clP0_cnt_12 (FF) to clP0_cnt_0 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.396   0.905  clP0_cnt_12 (clP0_cnt_12)
     LUT6:I0->O            2   0.086   0.905  ucti_fdiv1_res_rdy70 (ucti_fdiv1_res_rdy70)
     LUT6:I0->O           16   0.086   0.355  clP0_cnt_and00001 (clP0_cnt_and0000)
     FDRE:CE                   0.185          clP0_cnt_0
    ----------------------------------------
    Total                      2.918ns (0.753ns logic, 2.165ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.39 secs
 
--> 


Total memory usage is 447568 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   26 (   0 filtered)
Number of infos    :    5 (   0 filtered)

