$date
	Tue Jun 26 15:44:57 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_led7seg $end
$var wire 4 ! SA [3:0] $end
$var wire 8 " LED [7:0] $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module ma1 $end
$var wire 4 % SA [3:0] $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 8 & LED [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10110010 &
bz0 %
0$
0#
b10110010 "
bz0 !
$end
#10
b10100010 "
b10100010 &
1#
#20
b11111011 "
b11111011 &
1$
0#
#30
b11000110 "
b11000110 &
1#
#40
b10110010 "
b10110010 &
0$
0#
#50
