/// Auto-generated register definitions for MPU
/// Family: stm32f4
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::st::stm32f4::mpu {

// ============================================================================
// MPU - Memory protection unit
// Base Address: 0xE000ED90
// ============================================================================

/// MPU Register Structure
struct MPU_Registers {
    /// MPU type register
    /// Offset: 0x0000
    /// Reset value: 0x00000800
    /// Access: read-only
    volatile uint32_t MPU_TYPER;

    /// MPU control register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t MPU_CTRL;

    /// MPU region number register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MPU_RNR;

    /// MPU region base address register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MPU_RBAR;

    /// MPU region attribute and size register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MPU_RASR;
};

static_assert(sizeof(MPU_Registers) >= 20, "MPU_Registers size mismatch");

/// MPU peripheral instance
inline MPU_Registers* MPU() {
    return reinterpret_cast<MPU_Registers*>(0xE000ED90);
}

}  // namespace alloy::hal::st::stm32f4::mpu
