## ‚òï FPGA-Based Smart Coffee Vending Machine with Power Optimization

### üéØ Objective
To design and implement a smart, energy-efficient coffee vending machine on the Basys 3 FPGA using Verilog HDL, controlled by a finite state machine (FSM) and optimized through clock gating techniques.

### üîß Key Features
- **Finite State Machine (FSM):** Manages coin validation, drink selection, and dispensing.
- **Verilog HDL Implementation:** Ensures low-level hardware control and reconfigurability.
- **Clock Gating:** Reduces dynamic power by disabling clocks in idle modules.
- **Resource Optimization:** Efficient usage of LUTs, flip-flops, and other FPGA resources.
- **User Interface:** Simulated real-world interaction with push buttons and LEDs.
- **Power Analysis:** Compared power consumption before and after clock gating to demonstrate optimization effectiveness.

### üõ†Ô∏è Tools & Technologies
- Basys 3 FPGA Board  
- Xilinx Vivado  
- Verilog HDL  
- FSM-based digital design  
- Power analysis tools in Vivado


![image](https://github.com/user-attachments/assets/cd4d0b1b-d586-4e38-9210-59efdea93d36)

![image](https://github.com/user-attachments/assets/68edcb18-a878-482f-af17-2775eaa0e6b5)

![image](https://github.com/user-attachments/assets/dc815ccd-ee4e-483c-bcb7-6587764b8824)

## ‚úÖ Conclusion

This project successfully designed and implemented an FPGA-based Coffee Dispenser with power optimization via clock gating. The FSM-based control mechanism ensures efficient beverage dispensing while minimizing unnecessary switching activities, thereby saving dynamic power. The project provided valuable experience in hardware design, FSM development, and power-efficient digital system principles, demonstrating the significant impact of small design optimizations like clock gating on system efficiency, particularly in embedded systems.
