Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Oct 31 19:56:25 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/1029/default_mul9/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  81          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (81)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (81)
5. checking no_input_delay (17)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (81)
-------------------------
 There are 81 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src11_reg[0]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src12_reg[0]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src13_reg[0]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src14_reg[0]/C
src14_reg[1]/C
src14_reg[2]/C
src15_reg[0]/C
src15_reg[1]/C
src16_reg[0]/C
src1_reg[0]/C
src1_reg[1]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (81)
-------------------------------------------------
 There are 81 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src11_reg[0]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src12_reg[0]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src13_reg[0]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src14_reg[0]/D
src14_reg[1]/D
src14_reg[2]/D
src15_reg[0]/D
src15_reg[1]/D
src16_reg[0]/D
src1_reg[0]/D
src1_reg[1]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst1[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   99          inf        0.000                      0                   99           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            99 Endpoints
Min Delay            99 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src6_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.666ns  (logic 5.590ns (52.415%)  route 5.075ns (47.585%))
  Logic Levels:           12  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE                         0.000     0.000 r  src6_reg[5]/C
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[5]/Q
                         net (fo=5, routed)           0.871     1.212    compressor/gpc2/lut6_2_inst0/I0
    SLICE_X3Y70                                                       r  compressor/gpc2/lut6_2_inst0/LUT6/I0
    SLICE_X3Y70          LUT6 (Prop_lut6_I0_O)        0.097     1.309 r  compressor/gpc2/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.309    compressor/gpc2/lut6_2_inst0_n_1
    SLICE_X3Y70                                                       r  compressor/gpc2/carry4_inst0/S[0]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     1.761 r  compressor/gpc2/carry4_inst0/O[3]
                         net (fo=4, routed)           0.839     2.600    compressor/gpc44/lut6_2_inst0/I4
    SLICE_X3Y67                                                       r  compressor/gpc44/lut6_2_inst0/LUT6/I4
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.234     2.834 r  compressor/gpc44/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.834    compressor/gpc44/lut6_2_inst0_n_1
    SLICE_X3Y67                                                       r  compressor/gpc44/carry4_inst0/S[0]
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     3.241 r  compressor/gpc44/carry4_inst0/O[2]
                         net (fo=2, routed)           0.395     3.636    compressor/gpc70/src0[1]
    SLICE_X1Y67                                                       r  compressor/gpc70/lut2_prop0/I0
    SLICE_X1Y67          LUT2 (Prop_lut2_I0_O)        0.230     3.866 r  compressor/gpc70/lut2_prop0/O
                         net (fo=1, routed)           0.000     3.866    compressor/gpc70/lut2_prop0_n_0
    SLICE_X1Y67                                                       r  compressor/gpc70/carry4_inst0/S[0]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     4.053 r  compressor/gpc70/carry4_inst0/O[0]
                         net (fo=2, routed)           0.696     4.750    compressor/gpc92/dst[0]
    SLICE_X0Y66                                                       r  compressor/gpc92/lut4_prop1/I3
    SLICE_X0Y66          LUT4 (Prop_lut4_I3_O)        0.224     4.974 r  compressor/gpc92/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.974    compressor/gpc92/lut4_prop1_n_0
    SLICE_X0Y66                                                       r  compressor/gpc92/carry4_inst0/S[1]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.386 r  compressor/gpc92/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.822     6.208    compressor/gpc112/lut4_prop1_0[1]
    SLICE_X0Y65                                                       r  compressor/gpc112/lut4_prop1/I3
    SLICE_X0Y65          LUT4 (Prop_lut4_I3_O)        0.097     6.305 r  compressor/gpc112/lut4_prop1/O
                         net (fo=1, routed)           0.000     6.305    compressor/gpc112/lut4_prop1_n_0
    SLICE_X0Y65                                                       r  compressor/gpc112/carry4_inst0/S[1]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     6.782 r  compressor/gpc112/carry4_inst0/O[3]
                         net (fo=1, routed)           1.452     8.233    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.432    10.666 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.666    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.514ns  (logic 5.531ns (52.610%)  route 4.983ns (47.390%))
  Logic Levels:           12  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE                         0.000     0.000 r  src6_reg[5]/C
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[5]/Q
                         net (fo=5, routed)           0.871     1.212    compressor/gpc2/lut6_2_inst0/I0
    SLICE_X3Y70                                                       r  compressor/gpc2/lut6_2_inst0/LUT6/I0
    SLICE_X3Y70          LUT6 (Prop_lut6_I0_O)        0.097     1.309 r  compressor/gpc2/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.309    compressor/gpc2/lut6_2_inst0_n_1
    SLICE_X3Y70                                                       r  compressor/gpc2/carry4_inst0/S[0]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     1.761 r  compressor/gpc2/carry4_inst0/O[3]
                         net (fo=4, routed)           0.839     2.600    compressor/gpc44/lut6_2_inst0/I4
    SLICE_X3Y67                                                       r  compressor/gpc44/lut6_2_inst0/LUT6/I4
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.234     2.834 r  compressor/gpc44/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.834    compressor/gpc44/lut6_2_inst0_n_1
    SLICE_X3Y67                                                       r  compressor/gpc44/carry4_inst0/S[0]
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     3.241 r  compressor/gpc44/carry4_inst0/O[2]
                         net (fo=2, routed)           0.395     3.636    compressor/gpc70/src0[1]
    SLICE_X1Y67                                                       r  compressor/gpc70/lut2_prop0/I0
    SLICE_X1Y67          LUT2 (Prop_lut2_I0_O)        0.230     3.866 r  compressor/gpc70/lut2_prop0/O
                         net (fo=1, routed)           0.000     3.866    compressor/gpc70/lut2_prop0_n_0
    SLICE_X1Y67                                                       r  compressor/gpc70/carry4_inst0/S[0]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     4.053 r  compressor/gpc70/carry4_inst0/O[0]
                         net (fo=2, routed)           0.696     4.750    compressor/gpc92/dst[0]
    SLICE_X0Y66                                                       r  compressor/gpc92/lut4_prop1/I3
    SLICE_X0Y66          LUT4 (Prop_lut4_I3_O)        0.224     4.974 r  compressor/gpc92/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.974    compressor/gpc92/lut4_prop1_n_0
    SLICE_X0Y66                                                       r  compressor/gpc92/carry4_inst0/S[1]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.386 r  compressor/gpc92/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.822     6.208    compressor/gpc112/lut4_prop1_0[1]
    SLICE_X0Y65                                                       r  compressor/gpc112/lut4_prop1/I3
    SLICE_X0Y65          LUT4 (Prop_lut4_I3_O)        0.097     6.305 r  compressor/gpc112/lut4_prop1/O
                         net (fo=1, routed)           0.000     6.305    compressor/gpc112/lut4_prop1_n_0
    SLICE_X0Y65                                                       r  compressor/gpc112/carry4_inst0/S[1]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     6.737 r  compressor/gpc112/carry4_inst0/O[2]
                         net (fo=1, routed)           1.359     8.096    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.418    10.514 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.514    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.478ns  (logic 5.583ns (53.281%)  route 4.895ns (46.719%))
  Logic Levels:           12  (CARRY4=5 FDRE=1 LUT2=2 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE                         0.000     0.000 r  src6_reg[5]/C
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[5]/Q
                         net (fo=5, routed)           0.871     1.212    compressor/gpc2/lut6_2_inst0/I0
    SLICE_X3Y70                                                       r  compressor/gpc2/lut6_2_inst0/LUT6/I0
    SLICE_X3Y70          LUT6 (Prop_lut6_I0_O)        0.097     1.309 r  compressor/gpc2/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.309    compressor/gpc2/lut6_2_inst0_n_1
    SLICE_X3Y70                                                       r  compressor/gpc2/carry4_inst0/S[0]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     1.761 r  compressor/gpc2/carry4_inst0/O[3]
                         net (fo=4, routed)           0.839     2.600    compressor/gpc44/lut6_2_inst0/I4
    SLICE_X3Y67                                                       r  compressor/gpc44/lut6_2_inst0/LUT6/I4
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.234     2.834 r  compressor/gpc44/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.834    compressor/gpc44/lut6_2_inst0_n_1
    SLICE_X3Y67                                                       r  compressor/gpc44/carry4_inst0/S[0]
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     3.241 r  compressor/gpc44/carry4_inst0/O[2]
                         net (fo=2, routed)           0.395     3.636    compressor/gpc70/src0[1]
    SLICE_X1Y67                                                       r  compressor/gpc70/lut2_prop0/I0
    SLICE_X1Y67          LUT2 (Prop_lut2_I0_O)        0.230     3.866 r  compressor/gpc70/lut2_prop0/O
                         net (fo=1, routed)           0.000     3.866    compressor/gpc70/lut2_prop0_n_0
    SLICE_X1Y67                                                       r  compressor/gpc70/carry4_inst0/S[0]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     4.053 r  compressor/gpc70/carry4_inst0/O[0]
                         net (fo=2, routed)           0.696     4.750    compressor/gpc92/dst[0]
    SLICE_X0Y66                                                       r  compressor/gpc92/lut4_prop1/I3
    SLICE_X0Y66          LUT4 (Prop_lut4_I3_O)        0.224     4.974 r  compressor/gpc92/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.974    compressor/gpc92/lut4_prop1_n_0
    SLICE_X0Y66                                                       r  compressor/gpc92/carry4_inst0/S[1]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     5.451 r  compressor/gpc92/carry4_inst0/O[3]
                         net (fo=2, routed)           0.596     6.047    compressor/gpc112/lut4_prop1_0[0]
    SLICE_X0Y65                                                       r  compressor/gpc112/lut2_prop0/I1
    SLICE_X0Y65          LUT2 (Prop_lut2_I1_O)        0.234     6.281 r  compressor/gpc112/lut2_prop0/O
                         net (fo=1, routed)           0.000     6.281    compressor/gpc112/lut2_prop0_n_0
    SLICE_X0Y65                                                       r  compressor/gpc112/carry4_inst0/S[0]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     6.584 r  compressor/gpc112/carry4_inst0/O[1]
                         net (fo=1, routed)           1.498     8.081    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.397    10.478 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.478    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.477ns  (logic 5.379ns (51.340%)  route 5.098ns (48.660%))
  Logic Levels:           12  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE                         0.000     0.000 r  src6_reg[5]/C
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[5]/Q
                         net (fo=5, routed)           0.871     1.212    compressor/gpc2/lut6_2_inst0/I0
    SLICE_X3Y70                                                       r  compressor/gpc2/lut6_2_inst0/LUT6/I0
    SLICE_X3Y70          LUT6 (Prop_lut6_I0_O)        0.097     1.309 r  compressor/gpc2/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.309    compressor/gpc2/lut6_2_inst0_n_1
    SLICE_X3Y70                                                       r  compressor/gpc2/carry4_inst0/S[0]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     1.761 r  compressor/gpc2/carry4_inst0/O[3]
                         net (fo=4, routed)           0.839     2.600    compressor/gpc44/lut6_2_inst0/I4
    SLICE_X3Y67                                                       r  compressor/gpc44/lut6_2_inst0/LUT6/I4
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.234     2.834 r  compressor/gpc44/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.834    compressor/gpc44/lut6_2_inst0_n_1
    SLICE_X3Y67                                                       r  compressor/gpc44/carry4_inst0/S[0]
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     3.241 r  compressor/gpc44/carry4_inst0/O[2]
                         net (fo=2, routed)           0.395     3.636    compressor/gpc70/src0[1]
    SLICE_X1Y67                                                       r  compressor/gpc70/lut2_prop0/I0
    SLICE_X1Y67          LUT2 (Prop_lut2_I0_O)        0.230     3.866 r  compressor/gpc70/lut2_prop0/O
                         net (fo=1, routed)           0.000     3.866    compressor/gpc70/lut2_prop0_n_0
    SLICE_X1Y67                                                       r  compressor/gpc70/carry4_inst0/S[0]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     4.053 r  compressor/gpc70/carry4_inst0/O[0]
                         net (fo=2, routed)           0.696     4.750    compressor/gpc92/dst[0]
    SLICE_X0Y66                                                       r  compressor/gpc92/lut4_prop1/I3
    SLICE_X0Y66          LUT4 (Prop_lut4_I3_O)        0.224     4.974 r  compressor/gpc92/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.974    compressor/gpc92/lut4_prop1_n_0
    SLICE_X0Y66                                                       r  compressor/gpc92/carry4_inst0/S[1]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.386 r  compressor/gpc92/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.822     6.208    compressor/gpc112/lut4_prop1_0[1]
    SLICE_X0Y65                                                       r  compressor/gpc112/lut4_prop1/I3
    SLICE_X0Y65          LUT4 (Prop_lut4_I3_O)        0.097     6.305 r  compressor/gpc112/lut4_prop1/O
                         net (fo=1, routed)           0.000     6.305    compressor/gpc112/lut4_prop1_n_0
    SLICE_X0Y65                                                       r  compressor/gpc112/carry4_inst0/S[1]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.717 r  compressor/gpc112/carry4_inst0/CO[3]
                         net (fo=1, routed)           1.474     8.191    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.286    10.477 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.477    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.259ns  (logic 5.468ns (53.294%)  route 4.792ns (46.706%))
  Logic Levels:           12  (CARRY4=5 FDRE=1 LUT2=2 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE                         0.000     0.000 r  src6_reg[5]/C
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[5]/Q
                         net (fo=5, routed)           0.871     1.212    compressor/gpc2/lut6_2_inst0/I0
    SLICE_X3Y70                                                       r  compressor/gpc2/lut6_2_inst0/LUT6/I0
    SLICE_X3Y70          LUT6 (Prop_lut6_I0_O)        0.097     1.309 r  compressor/gpc2/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.309    compressor/gpc2/lut6_2_inst0_n_1
    SLICE_X3Y70                                                       r  compressor/gpc2/carry4_inst0/S[0]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     1.761 r  compressor/gpc2/carry4_inst0/O[3]
                         net (fo=4, routed)           0.839     2.600    compressor/gpc44/lut6_2_inst0/I4
    SLICE_X3Y67                                                       r  compressor/gpc44/lut6_2_inst0/LUT6/I4
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.234     2.834 r  compressor/gpc44/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.834    compressor/gpc44/lut6_2_inst0_n_1
    SLICE_X3Y67                                                       r  compressor/gpc44/carry4_inst0/S[0]
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     3.241 r  compressor/gpc44/carry4_inst0/O[2]
                         net (fo=2, routed)           0.395     3.636    compressor/gpc70/src0[1]
    SLICE_X1Y67                                                       r  compressor/gpc70/lut2_prop0/I0
    SLICE_X1Y67          LUT2 (Prop_lut2_I0_O)        0.230     3.866 r  compressor/gpc70/lut2_prop0/O
                         net (fo=1, routed)           0.000     3.866    compressor/gpc70/lut2_prop0_n_0
    SLICE_X1Y67                                                       r  compressor/gpc70/carry4_inst0/S[0]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     4.053 r  compressor/gpc70/carry4_inst0/O[0]
                         net (fo=2, routed)           0.696     4.750    compressor/gpc92/dst[0]
    SLICE_X0Y66                                                       r  compressor/gpc92/lut4_prop1/I3
    SLICE_X0Y66          LUT4 (Prop_lut4_I3_O)        0.224     4.974 r  compressor/gpc92/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.974    compressor/gpc92/lut4_prop1_n_0
    SLICE_X0Y66                                                       r  compressor/gpc92/carry4_inst0/S[1]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     5.451 r  compressor/gpc92/carry4_inst0/O[3]
                         net (fo=2, routed)           0.596     6.047    compressor/gpc112/lut4_prop1_0[0]
    SLICE_X0Y65                                                       r  compressor/gpc112/lut2_prop0/I1
    SLICE_X0Y65          LUT2 (Prop_lut2_I1_O)        0.234     6.281 r  compressor/gpc112/lut2_prop0/O
                         net (fo=1, routed)           0.000     6.281    compressor/gpc112/lut2_prop0_n_0
    SLICE_X0Y65                                                       r  compressor/gpc112/carry4_inst0/S[0]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     6.468 r  compressor/gpc112/carry4_inst0/O[0]
                         net (fo=1, routed)           1.394     7.862    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.398    10.259 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.259    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst11[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.247ns  (logic 4.868ns (52.643%)  route 4.379ns (47.357%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=3, routed)           0.900     1.241    compressor/gpc0/src2[0]
    SLICE_X0Y70                                                       r  compressor/gpc0/lut3_prop1/I2
    SLICE_X0Y70          LUT3 (Prop_lut3_I2_O)        0.097     1.338 r  compressor/gpc0/lut3_prop1/O
                         net (fo=1, routed)           0.000     1.338    compressor/gpc0/lut3_prop1_n_0
    SLICE_X0Y70                                                       r  compressor/gpc0/carry4_inst0/S[1]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.750 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.628     2.378    compressor/gpc42/lut6_2_inst1/I4
    SLICE_X0Y69                                                       r  compressor/gpc42/lut6_2_inst1/LUT6/I4
    SLICE_X0Y69          LUT6 (Prop_lut6_I4_O)        0.097     2.475 r  compressor/gpc42/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.475    compressor/gpc42/lut6_2_inst1_n_1
    SLICE_X0Y69                                                       r  compressor/gpc42/carry4_inst0/S[1]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.952 r  compressor/gpc42/carry4_inst0/O[3]
                         net (fo=2, routed)           0.588     3.540    compressor/gpc69/src1[1]
    SLICE_X0Y68                                                       r  compressor/gpc69/lut2_prop1/I1
    SLICE_X0Y68          LUT2 (Prop_lut2_I1_O)        0.234     3.774 r  compressor/gpc69/lut2_prop1/O
                         net (fo=1, routed)           0.000     3.774    compressor/gpc69/lut2_prop1_n_0
    SLICE_X0Y68                                                       r  compressor/gpc69/carry4_inst0/S[1]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.186 r  compressor/gpc69/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.649     4.835    compressor/gpc92/src0[4]
    SLICE_X0Y66                                                       r  compressor/gpc92/lut4_prop0/I3
    SLICE_X0Y66          LUT4 (Prop_lut4_I3_O)        0.097     4.932 r  compressor/gpc92/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.932    compressor/gpc92/lut4_prop0_n_0
    SLICE_X0Y66                                                       r  compressor/gpc92/carry4_inst0/S[0]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     5.235 r  compressor/gpc92/carry4_inst0/O[1]
                         net (fo=1, routed)           1.614     6.849    dst11_OBUF[0]
    U13                                                               r  dst11_OBUF[0]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         2.398     9.247 r  dst11_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.247    dst11[0]
    U13                                                               r  dst11[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.221ns  (logic 5.010ns (54.333%)  route 4.211ns (45.667%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE                         0.000     0.000 r  src6_reg[5]/C
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[5]/Q
                         net (fo=5, routed)           0.871     1.212    compressor/gpc2/lut6_2_inst0/I0
    SLICE_X3Y70                                                       r  compressor/gpc2/lut6_2_inst0/LUT6/I0
    SLICE_X3Y70          LUT6 (Prop_lut6_I0_O)        0.097     1.309 r  compressor/gpc2/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.309    compressor/gpc2/lut6_2_inst0_n_1
    SLICE_X3Y70                                                       r  compressor/gpc2/carry4_inst0/S[0]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     1.761 r  compressor/gpc2/carry4_inst0/O[3]
                         net (fo=4, routed)           0.839     2.600    compressor/gpc44/lut6_2_inst0/I4
    SLICE_X3Y67                                                       r  compressor/gpc44/lut6_2_inst0/LUT6/I4
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.234     2.834 r  compressor/gpc44/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.834    compressor/gpc44/lut6_2_inst0_n_1
    SLICE_X3Y67                                                       r  compressor/gpc44/carry4_inst0/S[0]
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     3.241 r  compressor/gpc44/carry4_inst0/O[2]
                         net (fo=2, routed)           0.395     3.636    compressor/gpc70/src0[1]
    SLICE_X1Y67                                                       r  compressor/gpc70/lut2_prop0/I0
    SLICE_X1Y67          LUT2 (Prop_lut2_I0_O)        0.230     3.866 r  compressor/gpc70/lut2_prop0/O
                         net (fo=1, routed)           0.000     3.866    compressor/gpc70/lut2_prop0_n_0
    SLICE_X1Y67                                                       r  compressor/gpc70/carry4_inst0/S[0]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     4.053 r  compressor/gpc70/carry4_inst0/O[0]
                         net (fo=2, routed)           0.696     4.750    compressor/gpc92/dst[0]
    SLICE_X0Y66                                                       r  compressor/gpc92/lut4_prop1/I3
    SLICE_X0Y66          LUT4 (Prop_lut4_I3_O)        0.224     4.974 r  compressor/gpc92/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.974    compressor/gpc92/lut4_prop1_n_0
    SLICE_X0Y66                                                       r  compressor/gpc92/carry4_inst0/S[1]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.406 r  compressor/gpc92/carry4_inst0/O[2]
                         net (fo=1, routed)           1.409     6.815    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.406     9.221 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.221    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.082ns  (logic 4.772ns (52.542%)  route 4.310ns (47.458%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=3, routed)           0.900     1.241    compressor/gpc0/src2[0]
    SLICE_X0Y70                                                       r  compressor/gpc0/lut3_prop1/I2
    SLICE_X0Y70          LUT3 (Prop_lut3_I2_O)        0.097     1.338 r  compressor/gpc0/lut3_prop1/O
                         net (fo=1, routed)           0.000     1.338    compressor/gpc0/lut3_prop1_n_0
    SLICE_X0Y70                                                       r  compressor/gpc0/carry4_inst0/S[1]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.750 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.628     2.378    compressor/gpc42/lut6_2_inst1/I4
    SLICE_X0Y69                                                       r  compressor/gpc42/lut6_2_inst1/LUT6/I4
    SLICE_X0Y69          LUT6 (Prop_lut6_I4_O)        0.097     2.475 r  compressor/gpc42/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.475    compressor/gpc42/lut6_2_inst1_n_1
    SLICE_X0Y69                                                       r  compressor/gpc42/carry4_inst0/S[1]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.952 r  compressor/gpc42/carry4_inst0/O[3]
                         net (fo=2, routed)           0.588     3.540    compressor/gpc69/src1[1]
    SLICE_X0Y68                                                       r  compressor/gpc69/lut2_prop1/I1
    SLICE_X0Y68          LUT2 (Prop_lut2_I1_O)        0.234     3.774 r  compressor/gpc69/lut2_prop1/O
                         net (fo=1, routed)           0.000     3.774    compressor/gpc69/lut2_prop1_n_0
    SLICE_X0Y68                                                       r  compressor/gpc69/carry4_inst0/S[1]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.186 r  compressor/gpc69/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.649     4.835    compressor/gpc92/src0[4]
    SLICE_X0Y66                                                       r  compressor/gpc92/lut4_prop0/I3
    SLICE_X0Y66          LUT4 (Prop_lut4_I3_O)        0.097     4.932 r  compressor/gpc92/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.932    compressor/gpc92/lut4_prop0_n_0
    SLICE_X0Y66                                                       r  compressor/gpc92/carry4_inst0/S[0]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     5.119 r  compressor/gpc92/carry4_inst0/O[0]
                         net (fo=1, routed)           1.545     6.664    dst10_OBUF[0]
    T9                                                                r  dst10_OBUF[0]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         2.418     9.082 r  dst10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.082    dst10[0]
    T9                                                                r  dst10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst9[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.944ns  (logic 4.536ns (57.099%)  route 3.408ns (42.901%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=3, routed)           0.900     1.241    compressor/gpc0/src2[0]
    SLICE_X0Y70                                                       r  compressor/gpc0/lut3_prop1/I2
    SLICE_X0Y70          LUT3 (Prop_lut3_I2_O)        0.097     1.338 r  compressor/gpc0/lut3_prop1/O
                         net (fo=1, routed)           0.000     1.338    compressor/gpc0/lut3_prop1_n_0
    SLICE_X0Y70                                                       r  compressor/gpc0/carry4_inst0/S[1]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.750 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.628     2.378    compressor/gpc42/lut6_2_inst1/I4
    SLICE_X0Y69                                                       r  compressor/gpc42/lut6_2_inst1/LUT6/I4
    SLICE_X0Y69          LUT6 (Prop_lut6_I4_O)        0.097     2.475 r  compressor/gpc42/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.475    compressor/gpc42/lut6_2_inst1_n_1
    SLICE_X0Y69                                                       r  compressor/gpc42/carry4_inst0/S[1]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.952 r  compressor/gpc42/carry4_inst0/O[3]
                         net (fo=2, routed)           0.588     3.540    compressor/gpc69/src1[1]
    SLICE_X0Y68                                                       r  compressor/gpc69/lut2_prop1/I1
    SLICE_X0Y68          LUT2 (Prop_lut2_I1_O)        0.234     3.774 r  compressor/gpc69/lut2_prop1/O
                         net (fo=1, routed)           0.000     3.774    compressor/gpc69/lut2_prop1_n_0
    SLICE_X0Y68                                                       r  compressor/gpc69/carry4_inst0/S[1]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.251 r  compressor/gpc69/carry4_inst0/O[3]
                         net (fo=1, routed)           1.292     5.543    dst9_OBUF[0]
    V16                                                               r  dst9_OBUF[0]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         2.401     7.944 r  dst9_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.944    dst9[0]
    V16                                                               r  dst9[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst8[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.812ns  (logic 4.494ns (57.536%)  route 3.317ns (42.464%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=3, routed)           0.900     1.241    compressor/gpc0/src2[0]
    SLICE_X0Y70                                                       r  compressor/gpc0/lut3_prop1/I2
    SLICE_X0Y70          LUT3 (Prop_lut3_I2_O)        0.097     1.338 r  compressor/gpc0/lut3_prop1/O
                         net (fo=1, routed)           0.000     1.338    compressor/gpc0/lut3_prop1_n_0
    SLICE_X0Y70                                                       r  compressor/gpc0/carry4_inst0/S[1]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.750 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.628     2.378    compressor/gpc42/lut6_2_inst1/I4
    SLICE_X0Y69                                                       r  compressor/gpc42/lut6_2_inst1/LUT6/I4
    SLICE_X0Y69          LUT6 (Prop_lut6_I4_O)        0.097     2.475 r  compressor/gpc42/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.475    compressor/gpc42/lut6_2_inst1_n_1
    SLICE_X0Y69                                                       r  compressor/gpc42/carry4_inst0/S[1]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.952 r  compressor/gpc42/carry4_inst0/O[3]
                         net (fo=2, routed)           0.588     3.540    compressor/gpc69/src1[1]
    SLICE_X0Y68                                                       r  compressor/gpc69/lut2_prop1/I1
    SLICE_X0Y68          LUT2 (Prop_lut2_I1_O)        0.234     3.774 r  compressor/gpc69/lut2_prop1/O
                         net (fo=1, routed)           0.000     3.774    compressor/gpc69/lut2_prop1_n_0
    SLICE_X0Y68                                                       r  compressor/gpc69/carry4_inst0/S[1]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.206 r  compressor/gpc69/carry4_inst0/O[2]
                         net (fo=1, routed)           1.201     5.407    dst8_OBUF[0]
    U17                                                               r  dst8_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.404     7.812 r  dst8_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.812    dst8[0]
    U17                                                               r  dst8[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src14_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.132%)  route 0.122ns (48.868%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE                         0.000     0.000 r  src14_reg[1]/C
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src14_reg[1]/Q
                         net (fo=7, routed)           0.122     0.250    src14[1]
    SLICE_X1Y65          FDRE                                         r  src14_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.434%)  route 0.126ns (49.566%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE                         0.000     0.000 r  src9_reg[1]/C
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[1]/Q
                         net (fo=5, routed)           0.126     0.254    src9[1]
    SLICE_X1Y69          FDRE                                         r  src9_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.720%)  route 0.121ns (46.280%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE                         0.000     0.000 r  src10_reg[5]/C
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src10_reg[5]/Q
                         net (fo=5, routed)           0.121     0.262    src10[5]
    SLICE_X1Y66          FDRE                                         r  src10_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.164ns (61.421%)  route 0.103ns (38.579%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE                         0.000     0.000 r  src10_reg[4]/C
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src10_reg[4]/Q
                         net (fo=2, routed)           0.103     0.267    src10[4]
    SLICE_X1Y66          FDRE                                         r  src10_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (51.998%)  route 0.130ns (48.002%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE                         0.000     0.000 r  src2_reg[1]/C
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src2_reg[1]/Q
                         net (fo=7, routed)           0.130     0.271    src2[1]
    SLICE_X1Y70          FDRE                                         r  src2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.483%)  route 0.134ns (47.517%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE                         0.000     0.000 r  src11_reg[2]/C
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src11_reg[2]/Q
                         net (fo=5, routed)           0.134     0.282    src11[2]
    SLICE_X2Y67          FDRE                                         r  src11_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.164ns (57.878%)  route 0.119ns (42.122%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE                         0.000     0.000 r  src11_reg[1]/C
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src11_reg[1]/Q
                         net (fo=5, routed)           0.119     0.283    src11[1]
    SLICE_X2Y67          FDRE                                         r  src11_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.128ns (42.967%)  route 0.170ns (57.033%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  src8_reg[1]/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src8_reg[1]/Q
                         net (fo=5, routed)           0.170     0.298    src8[1]
    SLICE_X4Y70          FDRE                                         r  src8_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.128ns (42.544%)  route 0.173ns (57.456%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE                         0.000     0.000 r  src7_reg[1]/C
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src7_reg[1]/Q
                         net (fo=5, routed)           0.173     0.301    src7[1]
    SLICE_X1Y72          FDRE                                         r  src7_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.141ns (46.357%)  route 0.163ns (53.643%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  src11_reg[0]/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src11_reg[0]/Q
                         net (fo=5, routed)           0.163     0.304    src11[0]
    SLICE_X2Y67          FDRE                                         r  src11_reg[1]/D
  -------------------------------------------------------------------    -------------------





