Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Nov  9 16:20:20 2024
| Host         : DESKTOP-K2CAF5A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file atm_machine_timing_summary_routed.rpt -pb atm_machine_timing_summary_routed.pb -rpx atm_machine_timing_summary_routed.rpx -warn_on_violation
| Design       : atm_machine
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  198         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (198)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (557)
5. checking no_input_delay (13)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (198)
--------------------------
 There are 198 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (557)
--------------------------------------------------
 There are 557 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  573          inf        0.000                      0                  573           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           573 Endpoints
Min Delay           573 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 card_number[1]
                            (input port)
  Destination:            actions/balances_reg[5][10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.822ns  (logic 2.595ns (21.948%)  route 9.228ns (78.052%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  card_number[1] (IN)
                         net (fo=0)                   0.000     0.000    card_number[1]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  card_number_IBUF[1]_inst/O
                         net (fo=39, routed)          4.199     5.652    actions/card_number_IBUF[1]
    SLICE_X62Y46         LUT6 (Prop_lut6_I3_O)        0.124     5.776 r  actions/new_balance[0]_i_3/O
                         net (fo=1, routed)           0.890     6.666    actions/new_balance[0]_i_3_n_0
    SLICE_X62Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.790 r  actions/new_balance[0]_i_1/O
                         net (fo=4, routed)           0.668     7.458    actions/balances_0[0]
    SLICE_X62Y48         LUT4 (Prop_lut4_I0_O)        0.124     7.582 r  actions/insufficient_funds1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.582    actions/insufficient_funds1_carry_i_8_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.114 r  actions/insufficient_funds1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.114    actions/insufficient_funds1_carry_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  actions/insufficient_funds1_carry__0/CO[3]
                         net (fo=12, routed)          1.917    10.146    actions/insufficient_funds1_carry__0_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.270 r  actions/balances[5][15]_i_1/O
                         net (fo=16, routed)          1.553    11.822    actions/balances[5][15]_i_1_n_0
    SLICE_X62Y49         FDPE                                         r  actions/balances_reg[5][10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 card_number[1]
                            (input port)
  Destination:            actions/balances_reg[5][15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.822ns  (logic 2.595ns (21.948%)  route 9.228ns (78.052%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  card_number[1] (IN)
                         net (fo=0)                   0.000     0.000    card_number[1]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  card_number_IBUF[1]_inst/O
                         net (fo=39, routed)          4.199     5.652    actions/card_number_IBUF[1]
    SLICE_X62Y46         LUT6 (Prop_lut6_I3_O)        0.124     5.776 r  actions/new_balance[0]_i_3/O
                         net (fo=1, routed)           0.890     6.666    actions/new_balance[0]_i_3_n_0
    SLICE_X62Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.790 r  actions/new_balance[0]_i_1/O
                         net (fo=4, routed)           0.668     7.458    actions/balances_0[0]
    SLICE_X62Y48         LUT4 (Prop_lut4_I0_O)        0.124     7.582 r  actions/insufficient_funds1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.582    actions/insufficient_funds1_carry_i_8_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.114 r  actions/insufficient_funds1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.114    actions/insufficient_funds1_carry_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  actions/insufficient_funds1_carry__0/CO[3]
                         net (fo=12, routed)          1.917    10.146    actions/insufficient_funds1_carry__0_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.270 r  actions/balances[5][15]_i_1/O
                         net (fo=16, routed)          1.553    11.822    actions/balances[5][15]_i_1_n_0
    SLICE_X62Y49         FDCE                                         r  actions/balances_reg[5][15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 card_number[1]
                            (input port)
  Destination:            actions/balances_reg[1][12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.760ns  (logic 2.595ns (22.063%)  route 9.166ns (77.937%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  card_number[1] (IN)
                         net (fo=0)                   0.000     0.000    card_number[1]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  card_number_IBUF[1]_inst/O
                         net (fo=39, routed)          4.199     5.652    actions/card_number_IBUF[1]
    SLICE_X62Y46         LUT6 (Prop_lut6_I3_O)        0.124     5.776 r  actions/new_balance[0]_i_3/O
                         net (fo=1, routed)           0.890     6.666    actions/new_balance[0]_i_3_n_0
    SLICE_X62Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.790 r  actions/new_balance[0]_i_1/O
                         net (fo=4, routed)           0.668     7.458    actions/balances_0[0]
    SLICE_X62Y48         LUT4 (Prop_lut4_I0_O)        0.124     7.582 r  actions/insufficient_funds1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.582    actions/insufficient_funds1_carry_i_8_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.114 r  actions/insufficient_funds1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.114    actions/insufficient_funds1_carry_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  actions/insufficient_funds1_carry__0/CO[3]
                         net (fo=12, routed)          1.744     9.973    actions/insufficient_funds1_carry__0_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.097 r  actions/balances[1][15]_i_1/O
                         net (fo=16, routed)          1.664    11.760    actions/balances[1][15]_i_1_n_0
    SLICE_X60Y50         FDCE                                         r  actions/balances_reg[1][12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 card_number[1]
                            (input port)
  Destination:            actions/balances_reg[1][13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.760ns  (logic 2.595ns (22.063%)  route 9.166ns (77.937%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  card_number[1] (IN)
                         net (fo=0)                   0.000     0.000    card_number[1]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  card_number_IBUF[1]_inst/O
                         net (fo=39, routed)          4.199     5.652    actions/card_number_IBUF[1]
    SLICE_X62Y46         LUT6 (Prop_lut6_I3_O)        0.124     5.776 r  actions/new_balance[0]_i_3/O
                         net (fo=1, routed)           0.890     6.666    actions/new_balance[0]_i_3_n_0
    SLICE_X62Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.790 r  actions/new_balance[0]_i_1/O
                         net (fo=4, routed)           0.668     7.458    actions/balances_0[0]
    SLICE_X62Y48         LUT4 (Prop_lut4_I0_O)        0.124     7.582 r  actions/insufficient_funds1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.582    actions/insufficient_funds1_carry_i_8_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.114 r  actions/insufficient_funds1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.114    actions/insufficient_funds1_carry_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  actions/insufficient_funds1_carry__0/CO[3]
                         net (fo=12, routed)          1.744     9.973    actions/insufficient_funds1_carry__0_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.097 r  actions/balances[1][15]_i_1/O
                         net (fo=16, routed)          1.664    11.760    actions/balances[1][15]_i_1_n_0
    SLICE_X60Y50         FDCE                                         r  actions/balances_reg[1][13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 card_number[1]
                            (input port)
  Destination:            actions/balances_reg[3][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.627ns  (logic 2.595ns (22.316%)  route 9.032ns (77.684%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  card_number[1] (IN)
                         net (fo=0)                   0.000     0.000    card_number[1]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  card_number_IBUF[1]_inst/O
                         net (fo=39, routed)          4.199     5.652    actions/card_number_IBUF[1]
    SLICE_X62Y46         LUT6 (Prop_lut6_I3_O)        0.124     5.776 r  actions/new_balance[0]_i_3/O
                         net (fo=1, routed)           0.890     6.666    actions/new_balance[0]_i_3_n_0
    SLICE_X62Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.790 r  actions/new_balance[0]_i_1/O
                         net (fo=4, routed)           0.668     7.458    actions/balances_0[0]
    SLICE_X62Y48         LUT4 (Prop_lut4_I0_O)        0.124     7.582 r  actions/insufficient_funds1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.582    actions/insufficient_funds1_carry_i_8_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.114 r  actions/insufficient_funds1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.114    actions/insufficient_funds1_carry_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  actions/insufficient_funds1_carry__0/CO[3]
                         net (fo=12, routed)          1.916    10.144    actions/insufficient_funds1_carry__0_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.268 r  actions/balances[3][15]_i_1/O
                         net (fo=16, routed)          1.359    11.627    actions/balances[3][15]_i_1_n_0
    SLICE_X64Y48         FDCE                                         r  actions/balances_reg[3][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 card_number[1]
                            (input port)
  Destination:            actions/balances_reg[3][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.627ns  (logic 2.595ns (22.316%)  route 9.032ns (77.684%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  card_number[1] (IN)
                         net (fo=0)                   0.000     0.000    card_number[1]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  card_number_IBUF[1]_inst/O
                         net (fo=39, routed)          4.199     5.652    actions/card_number_IBUF[1]
    SLICE_X62Y46         LUT6 (Prop_lut6_I3_O)        0.124     5.776 r  actions/new_balance[0]_i_3/O
                         net (fo=1, routed)           0.890     6.666    actions/new_balance[0]_i_3_n_0
    SLICE_X62Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.790 r  actions/new_balance[0]_i_1/O
                         net (fo=4, routed)           0.668     7.458    actions/balances_0[0]
    SLICE_X62Y48         LUT4 (Prop_lut4_I0_O)        0.124     7.582 r  actions/insufficient_funds1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.582    actions/insufficient_funds1_carry_i_8_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.114 r  actions/insufficient_funds1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.114    actions/insufficient_funds1_carry_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  actions/insufficient_funds1_carry__0/CO[3]
                         net (fo=12, routed)          1.916    10.144    actions/insufficient_funds1_carry__0_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.268 r  actions/balances[3][15]_i_1/O
                         net (fo=16, routed)          1.359    11.627    actions/balances[3][15]_i_1_n_0
    SLICE_X64Y48         FDPE                                         r  actions/balances_reg[3][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 card_number[1]
                            (input port)
  Destination:            actions/balances_reg[3][6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.627ns  (logic 2.595ns (22.316%)  route 9.032ns (77.684%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  card_number[1] (IN)
                         net (fo=0)                   0.000     0.000    card_number[1]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  card_number_IBUF[1]_inst/O
                         net (fo=39, routed)          4.199     5.652    actions/card_number_IBUF[1]
    SLICE_X62Y46         LUT6 (Prop_lut6_I3_O)        0.124     5.776 r  actions/new_balance[0]_i_3/O
                         net (fo=1, routed)           0.890     6.666    actions/new_balance[0]_i_3_n_0
    SLICE_X62Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.790 r  actions/new_balance[0]_i_1/O
                         net (fo=4, routed)           0.668     7.458    actions/balances_0[0]
    SLICE_X62Y48         LUT4 (Prop_lut4_I0_O)        0.124     7.582 r  actions/insufficient_funds1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.582    actions/insufficient_funds1_carry_i_8_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.114 r  actions/insufficient_funds1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.114    actions/insufficient_funds1_carry_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  actions/insufficient_funds1_carry__0/CO[3]
                         net (fo=12, routed)          1.916    10.144    actions/insufficient_funds1_carry__0_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.268 r  actions/balances[3][15]_i_1/O
                         net (fo=16, routed)          1.359    11.627    actions/balances[3][15]_i_1_n_0
    SLICE_X64Y48         FDCE                                         r  actions/balances_reg[3][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 card_number[1]
                            (input port)
  Destination:            actions/balances_reg[3][7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.627ns  (logic 2.595ns (22.316%)  route 9.032ns (77.684%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  card_number[1] (IN)
                         net (fo=0)                   0.000     0.000    card_number[1]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  card_number_IBUF[1]_inst/O
                         net (fo=39, routed)          4.199     5.652    actions/card_number_IBUF[1]
    SLICE_X62Y46         LUT6 (Prop_lut6_I3_O)        0.124     5.776 r  actions/new_balance[0]_i_3/O
                         net (fo=1, routed)           0.890     6.666    actions/new_balance[0]_i_3_n_0
    SLICE_X62Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.790 r  actions/new_balance[0]_i_1/O
                         net (fo=4, routed)           0.668     7.458    actions/balances_0[0]
    SLICE_X62Y48         LUT4 (Prop_lut4_I0_O)        0.124     7.582 r  actions/insufficient_funds1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.582    actions/insufficient_funds1_carry_i_8_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.114 r  actions/insufficient_funds1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.114    actions/insufficient_funds1_carry_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  actions/insufficient_funds1_carry__0/CO[3]
                         net (fo=12, routed)          1.916    10.144    actions/insufficient_funds1_carry__0_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.268 r  actions/balances[3][15]_i_1/O
                         net (fo=16, routed)          1.359    11.627    actions/balances[3][15]_i_1_n_0
    SLICE_X64Y48         FDPE                                         r  actions/balances_reg[3][7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 card_number[1]
                            (input port)
  Destination:            actions/balances_reg[3][8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.627ns  (logic 2.595ns (22.316%)  route 9.032ns (77.684%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  card_number[1] (IN)
                         net (fo=0)                   0.000     0.000    card_number[1]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  card_number_IBUF[1]_inst/O
                         net (fo=39, routed)          4.199     5.652    actions/card_number_IBUF[1]
    SLICE_X62Y46         LUT6 (Prop_lut6_I3_O)        0.124     5.776 r  actions/new_balance[0]_i_3/O
                         net (fo=1, routed)           0.890     6.666    actions/new_balance[0]_i_3_n_0
    SLICE_X62Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.790 r  actions/new_balance[0]_i_1/O
                         net (fo=4, routed)           0.668     7.458    actions/balances_0[0]
    SLICE_X62Y48         LUT4 (Prop_lut4_I0_O)        0.124     7.582 r  actions/insufficient_funds1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.582    actions/insufficient_funds1_carry_i_8_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.114 r  actions/insufficient_funds1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.114    actions/insufficient_funds1_carry_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  actions/insufficient_funds1_carry__0/CO[3]
                         net (fo=12, routed)          1.916    10.144    actions/insufficient_funds1_carry__0_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.268 r  actions/balances[3][15]_i_1/O
                         net (fo=16, routed)          1.359    11.627    actions/balances[3][15]_i_1_n_0
    SLICE_X64Y48         FDPE                                         r  actions/balances_reg[3][8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 card_number[1]
                            (input port)
  Destination:            actions/balances_reg[3][9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.627ns  (logic 2.595ns (22.316%)  route 9.032ns (77.684%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  card_number[1] (IN)
                         net (fo=0)                   0.000     0.000    card_number[1]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  card_number_IBUF[1]_inst/O
                         net (fo=39, routed)          4.199     5.652    actions/card_number_IBUF[1]
    SLICE_X62Y46         LUT6 (Prop_lut6_I3_O)        0.124     5.776 r  actions/new_balance[0]_i_3/O
                         net (fo=1, routed)           0.890     6.666    actions/new_balance[0]_i_3_n_0
    SLICE_X62Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.790 r  actions/new_balance[0]_i_1/O
                         net (fo=4, routed)           0.668     7.458    actions/balances_0[0]
    SLICE_X62Y48         LUT4 (Prop_lut4_I0_O)        0.124     7.582 r  actions/insufficient_funds1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.582    actions/insufficient_funds1_carry_i_8_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.114 r  actions/insufficient_funds1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.114    actions/insufficient_funds1_carry_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  actions/insufficient_funds1_carry__0/CO[3]
                         net (fo=12, routed)          1.916    10.144    actions/insufficient_funds1_carry__0_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.124    10.268 r  actions/balances[3][15]_i_1/O
                         net (fo=16, routed)          1.359    11.627    actions/balances[3][15]_i_1_n_0
    SLICE_X64Y48         FDPE                                         r  actions/balances_reg[3][9]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 actions/new_balance_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd/displayed_balance_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE                         0.000     0.000 r  actions/new_balance_reg[14]/C
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  actions/new_balance_reg[14]/Q
                         net (fo=1, routed)           0.051     0.192    bd/D[14]
    SLICE_X63Y52         FDCE                                         r  bd/displayed_balance_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 actions/new_balance_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd/displayed_balance_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE                         0.000     0.000 r  actions/new_balance_reg[4]/C
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  actions/new_balance_reg[4]/Q
                         net (fo=1, routed)           0.110     0.251    bd/D[4]
    SLICE_X63Y52         FDCE                                         r  bd/displayed_balance_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 actions/new_balance_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd/displayed_balance_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE                         0.000     0.000 r  actions/new_balance_reg[8]/C
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  actions/new_balance_reg[8]/Q
                         net (fo=1, routed)           0.110     0.251    bd/D[8]
    SLICE_X63Y52         FDCE                                         r  bd/displayed_balance_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 actions/new_balance_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd/displayed_balance_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.549%)  route 0.113ns (44.451%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE                         0.000     0.000 r  actions/new_balance_reg[7]/C
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  actions/new_balance_reg[7]/Q
                         net (fo=1, routed)           0.113     0.254    bd/D[7]
    SLICE_X63Y53         FDCE                                         r  bd/displayed_balance_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 actions/new_balance_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd/displayed_balance_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE                         0.000     0.000 r  actions/new_balance_reg[15]/C
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  actions/new_balance_reg[15]/Q
                         net (fo=1, routed)           0.110     0.274    bd/D[15]
    SLICE_X64Y53         FDCE                                         r  bd/displayed_balance_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 actions/new_balance_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd/displayed_balance_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE                         0.000     0.000 r  actions/new_balance_reg[11]/C
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  actions/new_balance_reg[11]/Q
                         net (fo=1, routed)           0.112     0.276    bd/D[11]
    SLICE_X65Y53         FDCE                                         r  bd/displayed_balance_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 actions/new_balance_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd/displayed_balance_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE                         0.000     0.000 r  actions/new_balance_reg[13]/C
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  actions/new_balance_reg[13]/Q
                         net (fo=1, routed)           0.112     0.276    bd/D[13]
    SLICE_X65Y53         FDCE                                         r  bd/displayed_balance_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 actions/new_balance_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd/displayed_balance_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.141ns (47.866%)  route 0.154ns (52.134%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE                         0.000     0.000 r  actions/new_balance_reg[12]/C
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  actions/new_balance_reg[12]/Q
                         net (fo=1, routed)           0.154     0.295    bd/D[12]
    SLICE_X62Y53         FDCE                                         r  bd/displayed_balance_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 actions/new_balance_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd/displayed_balance_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE                         0.000     0.000 r  actions/new_balance_reg[6]/C
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  actions/new_balance_reg[6]/Q
                         net (fo=1, routed)           0.172     0.313    bd/D[6]
    SLICE_X63Y52         FDCE                                         r  bd/displayed_balance_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 actions/new_balance_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd/displayed_balance_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.141ns (44.408%)  route 0.177ns (55.592%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE                         0.000     0.000 r  actions/new_balance_reg[3]/C
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  actions/new_balance_reg[3]/Q
                         net (fo=1, routed)           0.177     0.318    bd/D[3]
    SLICE_X63Y53         FDCE                                         r  bd/displayed_balance_reg[3]/D
  -------------------------------------------------------------------    -------------------





