<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1">
<title>DE1_SOC docs</title>
</head>

<body>
<h2 align="center">DE1-SOC Docs<br>
ECE 5760, Cornell University </h2>
<p align="center"><strong>For software see <a href="HPS_peripherials/index.html">experiments page</a>.</strong></p>
<hr>
<p>Altera Cyclone 5</p>
<ol>
  <li>Altera <a href="../../../../../https@www.altera.com/support/literature/lit-index.html">main pdf index</a></li>
  <li>Altera <a href="../../../../../https@www.altera.com/products/soc/portfolio/cyclone-v-soc/overview.html">Cyclone 5</a> overview and <a href="../../../../../https@www.altera.com/products/fpga/cyclone-series/cyclone-v/overview.html">another</a></li>
  <li>Cyclone 5 <a href="cyclone5_handbook.pdf">handbook</a></li>
  <li><a href="DSP_wp-01159-arriav-cyclonev-dsp.pdf">DSP blocks on Cyclone 5</a></li>
  <li><a href="HPS_INTRO_54001.pdf">HPS introduction</a></li>
  <li>Bare-Metal, RTOS, or Linux? <a href="wp-01245-optimize-real-time-performance-with-altera-socs.pdf">Optimize Real-Time Performance with Altera SoCs</a></li>
  <li><a href="quartusii_handbook_V1.pdf">Quartus II Handbook Volume 1</a>: Design and Synthesis -- chapter 5 is QSYS and a <a href="Introduction_to_the_Altera_Qsys_Tool.pdf">QSYS intro</a></li>
  <li><a href="qts-qpp-handbook.pdf">Quartus Prime PRO Handbook Volume 1:</a> Design and Compilation</li>
  <li><a href="an706_HPS_FPGA_signals.pdf">Mapping HPS IP Peripheral Signals to the FPGA Interface</a></li>
  <li><a href="../../../../../wl.altera.com/literature/hb/cyclone-v/hps.html">HPS memory map</a></li>
  <li>Altera <a href="../../../../../www.alterawiki.com/wiki/SoCEDSGettingStarted">Wiki SOCEDS Getting Started</a></li>
  <li>SoC FPGA ARM Cortex-A9 MPCore Processor <a href="aib-01020-soc-fpga-cortex-a9-processor.pdf">Advance Information Brief</a></li>
  <li><a href="../../../../../infocenter.arm.com/help/topic/com.arm.doc.ddi0409g/DDI0409G_cortex_a9_neon_mpe_r3p0_trm.pdf">Cortex-A9 NEON Media Processing Engine  Technical Reference Manual</a></li>
  <li><a href="../../../../../infocenter.arm.com/help/topic/com.arm.doc.dht0002a/DHT0002A_introducing_neon.pdf">NEON intro</a></li>
  <li><a href="../../../../../infocenter.arm.com/help/index.jsp@topic=_2Fcom.arm.doc.dht0002a_2Fch01s04s02.html">NEON intrinsics</a></li>
  <li>ARMv7 VFPv3</li>
  <li><a href="../../../../../ftp@ftp.altera.com/up/pub/Altera_Material/15.1/default.htm">Index of ftp://ftp.altera.com/up/pub/Altera_Material/15.1/</a>
    <ol>
      <li><a href="../../../../../ftp@ftp.altera.com/up/pub/Altera_Material/15.1/Tutorials/default.htm">ftp://ftp.altera.com/up/pub/Altera_Material/15.1/Tutorials/</a></li>
      <li><a href="../../../../../ftp@ftp.altera.com/up/pub/Altera_Material/15.1/University_Program_IP_Cores/default.htm">ftp://ftp.altera.com/up/pub/Altera_Material/15.1/University_Program_IP_Cores/</a></li>
      <li><a href="../../../../../ftp@ftp.altera.com/up/pub/default.htm">ftp://ftp.altera.com/up/pub/</a></li>
      <li><a href="../../../../../ftp@ftp.altera.com/up/pub/temp/default.htm">ftp://ftp.altera.com/up/pub/temp/</a> has linux_UP image</li>
    </ol>
  </li>
  <li>Altera Cyclone V Hard Processor System <a href="cv_5_HPS_tech_ref.pdf">Technical Reference Manual</a></li>
  <li>Altera SoC Embedded Design Suite <a href="ug_soc_eds.pdf">User Guide</a> (15.1)</li>
  <li>Altera<a href="../../../../../ftp@ftp.altera.com/up/pub/Altera_Material/15.1/Computer_Systems/DE1-SoC/DE1-SoC_Computer.pdf"> DE1-SoC Computer System with ARM Cortex-A9</a> (15.1)</li>
  <li>Altera <a href="../../../../../ftp@ftp.altera.com/up/pub/temp/Linux.pdf">Using Linux on the DE1-SoC</a> (<a href="../../../../../ftp@ftp.altera.com/up/pub/temp/2016/korea/DE1_SoC_Linux_Tutorial.pdf">15.1</a>)</li>
  <li>Altera <a href="../../../../../ftp@ftp.altera.com/up/pub/Altera_Material/15.1/Tutorials/ARM_A9_intro_armtools.pdf">Introduction to the ARM&reg; Processor Using ARM Toolchain</a></li>
  <li>Altera <a href="../../../../../ftp@ftp.altera.com/up/pub/Altera_Material/15.1/Tutorials/Altera_Monitor_Program_ARM.pdf">Altera Monitor Program Tutorial for ARM</a> (making a bare-metal project and compiling)</li>
  <li>Altera <a href="../../../../../ftp@ftp.altera.com/up/pub/Altera_Material/14.0/Tutorials/Using_GIC.pdf">Using the ARM Generic Interrupt Controller</a></li>
  <li>Altera <a href="../../../../../https@www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/hb/cyclone-v/cv_5400a.pdf">Booting and Configuration</a></li>
  <li>Altera <a href="../../../../../https@www.altera.com.cn/zh_CN/pdfs/literature/hb/cyclone-v/cv_5v4_08.pdf">Section VII. Hard Processor System User Guide</a> (<a href="../../../../../https@www.altera.co.jp/ja_JP/pdfs/literature/hb/cyclone-v/cv_5v4_08.pdf">2014 version</a>)</li>
  <li>Altera Wiki <a href="../../../../../www.alterawiki.com/wiki/Compiling_u-boot_and_Linux_Kernel_for_Cyclone_V_SoC">Compiling u-boot and Linux Kernel for Cyclone V SoC</a></li>
  <li>Altera OpenCL <a href="../../../../../https@www.altera.com/support/literature/lit-opencl-sdk.html">Altera SDK for OpenCL</a></li>
</ol>
<p>Incremental Compilation</p>
<ol>
  <li><a href="../../../../../https@www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/hb/qts/qts_qii5v1.pdf">Quartus II Handbook Volume 1: Design and Synthesis</a>: Chapter 3</li>
  <li><a href="Tips_for_IncrementalCompilation_LogicLock.pdf">Tips</a></li>
  <li><a href="Incremental_bestpractices.pdf">Best Practice</a></li>
</ol>
<p>Avalon Bus and Qsys</p>
<ol>
  <li> <a href="../../../../../https@www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/manual/mnl_avalon_spec.pdf">Avalon Bus spec</a></li>
  <li><a href="../../../../../https@www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/hb/qts/qts_qii5v1.pdf">Creating a Qsys design</a> (chapter 5-8)</li>
  <li><a href="qsys_interconnect.pdf">Qsys Interconnect description</a></li>
  <li><a href="qsys_system_components.pdf">Qsys System Design Components</a></li>
  <li><a href="../../../../../www.cs.columbia.edu/~sedwards/classes/2014/4840/qsys.pdf">Qsys</a> David Lariviere, 4840, Columbia (<a href="qsys_columbia_1.pdf">local</a>)</li>
  <li><a href="../../../../../jjackson.eng.ua.edu/courses/ece480/lectures/LECT15.pdf">Qsys</a> J. Jackson ece480 (<a href="Qsys_Jackson_LECT15.pdf">local</a>)</li>
  <li><a href="../../../../../ftp@ftp.altera.com/up/pub/Altera_Material/15.1/Tutorials/making_qsys_components.pdf">Making Qsys components</a> 15.1</li>
  <li><a href="../../../../../ftp@ftp.altera.com/up/pub/Altera_Material/15.1/Tutorials/Introduction_to_the_Altera_Qsys_Tool.pdf">Introduction to the Altera Qsys System Integration Tool</a> 15.1</li>
  <li>Altera Wiki <a href="../../../../../www.alterawiki.com/wiki/Qsys_Lab_-_Audio_Frequency_Spectrum_Analyzer">Qsys Lab - Audio Frequency Spectrum Analyzer</a></li>
  <li><a href="../../../../../www.alterawiki.com/wiki/Using_the_USB-Blaster_as_an_SOPC/Qsys_Avalon-MM_master_Tutorial">Using the USB-Blaster as an SOPC/Qsys Avalon-MM master</a></li>
  <li><a href="../../../../../https@www.altera.com/support/support-resources/design-examples/intellectual-property/embedded/nios-ii/exm-avalon-mm.html">Avalon Memory-Mapped Master Templates</a></li>
  <li><a href="../../../../../https@www.altera.com/support/support-resources/design-examples/intellectual-property/embedded/nios-ii/exm-avalon-memory-slave.html">Avalon Memory-Mapped Slave Template</a></li>
  <li><a href="External_Bus_to_Avalon_Bridge.pdf">External Bus to Avalon Bridge</a> (external master)</li>
  <li><a href="Avalon_to_External_Bus_Bridge.pdf">Avalon to External Bus Bridge</a> (external slave)</li>
  <li><a href="DE1-SoC_ADC_Controller.pdf">ADC Controller</a> (OLD)</li>
  <li><a href="ADC_Controller_for_DE_Series_Boards(1).pdf">ADC Controller</a> (NEW)</li>
  <li>DMA to HPS
    <ol>
      <li><a href="../../../../../https@digibird1.wordpress.com/playing-with-the-cyclone-v-soc-system-de0-nano-soc-kitatlas-soc/default.htm">https://digibird1.wordpress.com/playing-with-the-cyclone-v-soc-system-de0-nano-soc-kitatlas-soc/</a></li>
    </ol>
  </li>
</ol>
<p>Terasic</p>
<ol>
  <li>DE1-SOC <a href="../../../../../www.terasic.com.tw/cgi-bin/page/archive.pl@Language=English&CategoryNo=167&No=836&PartNo=1">overview</a></li>
  <li><a href="../../../../../https@courses.cs.washington.edu/courses/cse467/15wi/docs/DE1_SoC_Getting_Started_Guide.pdf">Getting Started with DE1-SOC</a> (configuring QuartusPrime and the programming chain)</li>
  <li><a href="DE1-SoC_User_manualv.1.2.2_revE.pdf">Users manual</a></li>
  <li><a href="DE1SOC_OpenCL_v02.pdf">OpenCL users manual</a></li>
</ol>
<p>University</p>
<ol>
  <li><a href="../../../../../www.cs.columbia.edu/~sedwards/classes/2014/4840/qsys.pdf">Qsys and IP Core Integration</a>, Prof. David Lariviere, Columbia University (slides)</li>
  <li><a href="../../../../../courses.cs.washington.edu/courses/cse467/15wi/docs/prj2.pdf">Building the Framebuffer, Z-buffer, and Display Interfaces on DE1-SOC</a>, Vincent Lee, Mark Wyse, Mark Oskin, UWash</li>
  <li>CSE467 UWash <a href="../../../../../courses.cs.washington.edu/courses/cse467/15wi/default.htm">Course page</a> using DE1-SOC</li>
  <li>COE838 <a href="../../../../../www.ee.ryerson.ca/~courses/coe838/labs/lab3.pdf">DE1-SOC introduction</a></li>
  <li><a href="../../../../../legup.eecg.toronto.edu/euc_2014.pdf">Automating the Design of Processor/Accelerator Embedded Systems with LegUp High-Level Synthesis</a>, U Toronto</li>
  <li><a href="../../../../../moodle.epfl.ch/pluginfile.php/1680498/mod_resource/content/5/SoC-FPGA Design Guide.pdf">SoC-FPGA Design Guide</a> EPFL, Sahand Kashani-Akhavan and Ren&eacute; Beuchat (<a href="SoC-FPGA Design Guide_EPFL.pdf">local copy</a>)</li>
</ol>
<p>Other</p>
<ol>
  <li>Rocketboards.org <a href="../../../../../www.rocketboards.org/foswiki/Projects">projects</a>
    <ol>
      <li><a href="../../../../../rocketboards.org/foswiki/view/Documentation/GSRD">Golden System Ref Design</a></li>
    </ol>
  </li>
  <li><a href="../../../../../www.rocketboards.org/foswiki/Projects/AndroidForDE1SoCBoard">Android for DE1-SOC</a></li>
  <li><a href="../../../../../blog.embedded.pro/7-segment/default.htm">Controlling DE1-SOC 7-seg</a></li>
  <li><a href="../../../../../xillybus.com/default.htm">Xillybus</a> FIFO interface -- <a href="../../../../../xillybus.com/downloads/doc/xillybus_getting_started_altera.pdf">Altera getting started</a> -- <a href="../../../../../xillybus.com/downloads/doc/xillybus_getting_started_sockit.pdf">Cyclone5</a> -- </li>
</ol>
<p>Power monitor</p>
<ol>
  <li><a href="../../../../../https@www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/an/an734.pdf">Cyclone V SoC Power Optimization </a>-- Appendix: Power Measurement Techniques for Cyclone V SoC Dev Kit</li>
  <li>current sensor <a href="../../../../../https@www.sparkfun.com/products/8883" target="_blank">https://www.sparkfun.com/products/8883</a></li>
</ol>
<hr>
<p>Copyright Cornell University, 
  <!-- #BeginDate format:Am1 -->May 25, 2017<!-- #EndDate -->
</p>
<p>&nbsp;</p>
<p>&nbsp;</p>
</body>
</html>
