Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/xilliax/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e9804e203bb04dca89749656af4b0ced --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Risv_tb_behav xil_defaultlib.Risv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'A' [C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/Full_Datapath.v:287]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'A' [C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/Full_Datapath.v:291]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.n_bit_2x1Mux(N=1)
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.Register(n=64)
Compiling module xil_defaultlib.Register(n=160)
Compiling module xil_defaultlib.Register(n=112)
Compiling module xil_defaultlib.Register(n=73)
Compiling module xil_defaultlib.Clk_divider
Compiling module xil_defaultlib.Register_default
Compiling module xil_defaultlib.n_bit_2x1Mux
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.n_bit_4x1Mux
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.ALU_Control_unit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.Shift_Left
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.n_bit_2x1Mux(N=11)
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.n_bit_2x1Mux(N=8)
Compiling module xil_defaultlib.Full_datapath
Compiling module xil_defaultlib.Risv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Risv_tb_behav
