###########################################
## Statistics of Channel 0
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_read_row_hits              =       344080   # Number of read row buffer hits
num_write_buf_hits             =            0   # Number of write buffer hits
num_reads_done                 =       481702   # Number of read requests issued
num_writes_done                =        99377   # Number of read requests issued
num_cycles                     =     11044947   # Number of DRAM cycles
num_srefx_cmds                 =            0   # Number of SREFX commands
epoch_num                      =            8   # Number of epochs
num_read_cmds                  =       481699   # Number of READ/READP commands
num_act_cmds                   =       182331   # Number of ACT commands
num_write_row_hits             =        55025   # Number of write row buffer hits
num_pre_cmds                   =       182311   # Number of PRE commands
num_write_cmds                 =        99373   # Number of WRITE/WRITEP commands
num_ondemand_pres              =       155045   # Number of ondemend PRE commands
num_ref_cmds                   =         2124   # Number of REF commands
num_refb_cmds                  =            0   # Number of REFb commands
num_srefe_cmds                 =            0   # Number of SREFE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
all_bank_idle_cycles.0         =       625127   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       612833   # Cyles of all bank idle in rank rank.1
rank_active_cycles.0           =     10419820   # Cyles of rank active rank.0
rank_active_cycles.1           =     10432114   # Cyles of rank active rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       287511   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        99002   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        69567   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        42708   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        29038   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        20617   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        14587   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         6895   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         4203   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1932   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         5023   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       302903   # Read request latency (cycles)
read_latency[40-59]            =        35579   # Read request latency (cycles)
read_latency[60-79]            =        82017   # Read request latency (cycles)
read_latency[80-99]            =        12569   # Read request latency (cycles)
read_latency[100-119]          =        11422   # Read request latency (cycles)
read_latency[120-139]          =        13742   # Read request latency (cycles)
read_latency[140-159]          =         7419   # Read request latency (cycles)
read_latency[160-179]          =         3322   # Read request latency (cycles)
read_latency[180-199]          =         2219   # Read request latency (cycles)
read_latency[200-]             =        10505   # Read request latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =           31   # Write cmd latency (cycles)
write_latency[60-79]           =         2013   # Write cmd latency (cycles)
write_latency[80-99]           =        10146   # Write cmd latency (cycles)
write_latency[100-119]         =         4946   # Write cmd latency (cycles)
write_latency[120-139]         =         4041   # Write cmd latency (cycles)
write_latency[140-159]         =        11109   # Write cmd latency (cycles)
write_latency[160-179]         =         9588   # Write cmd latency (cycles)
write_latency[180-199]         =         4707   # Write cmd latency (cycles)
write_latency[200-]            =        52791   # Write cmd latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
ref_energy                     =  3.98033e+09   # Refresh energy
write_energy                   =  5.41861e+08   # Write energy
act_energy                     =  1.48432e+09   # Activation energy
read_energy                    =  2.95956e+09   # Read energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
act_stb_energy.0               =  8.20248e+09   # Active standby energy rank.0
act_stb_energy.1               =  8.21216e+09   # Active standby energy rank.1
pre_stb_energy.0               =  4.20085e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.11824e+08   # Precharge standby energy rank.1
average_interarrival           =      19.0075   # Average request interarrival latency (cycles)
average_read_latency           =      51.6554   # Average read request latency (cycles)
average_power                  =      2373.27   # Average power (mW)
average_bandwidth              =      4.48942   # Average bandwidth
total_energy                   =  2.62126e+10   # Total energy (pJ)
