plane	,	V_84
mxsfb_disable_controller	,	F_13
VDCTRL0_VSYNC_PERIOD_UNIT	,	V_59
CTRL1_CUR_FRAME_DONE_IRQ	,	V_25
crtc_hdisplay	,	V_54
VDCTRL0_VSYNC_ACT_HIGH	,	V_65
hs_wdth_mask	,	V_5
pixel_format	,	V_17
mxsfb_crtc_enable	,	F_26
drm_device	,	V_10
dev	,	V_12
event_lock	,	V_89
state	,	V_15
crtc_clock	,	V_52
mxsfb_enable_axi_clk	,	F_12
val	,	V_3
clk	,	V_34
STMLCDIF_24BIT	,	V_29
drm_plane_state	,	V_81
REG_CLR	,	V_40
adjusted_mode	,	V_43
crtc_vdisplay	,	V_53
crtc	,	V_8
CTRL1_CUR_FRAME_DONE_IRQ_EN	,	V_24
drm_gem_cma_object	,	V_87
connector	,	V_45
paddr	,	V_90
VDCTRL0_VSYNC_PULSE_WIDTH_UNIT	,	V_60
VDCTRL2_SET_HSYNC_PERIOD	,	F_22
SET_VERT_WAIT_CNT	,	F_24
primary	,	V_14
ctrl	,	V_18
SET_DOTCLK_H_VALID_DATA_CNT	,	F_25
hdisplay	,	V_80
flags	,	V_61
display_info	,	V_46
drm_simple_display_pipe	,	V_82
gem	,	V_88
clk_disp_axi	,	V_33
crtc_vtotal	,	V_71
SET_HOR_WAIT_CNT	,	F_23
CTRL_RUN	,	V_39
"Setting up XRGB8888 mode\n"	,	L_2
vdctrl0	,	V_47
drm_crtc	,	V_7
event	,	V_86
clk_prepare_enable	,	F_11
crtc_hblank_end	,	V_77
spin_unlock_irq	,	F_33
CTRL_BYPASS_COUNT	,	V_20
crtc_hsync_start	,	V_74
LCDC_CTRL1	,	V_23
err	,	V_50
drm_fb_cma_get_gem_obj	,	F_34
REG_SET	,	V_36
mxsfb_enable_controller	,	F_10
m	,	V_42
vsync_pulse_len	,	V_48
DRM_BUS_FLAG_DE_HIGH	,	V_66
EINVAL	,	V_30
TRANSFER_COUNT_SET_HCOUNT	,	F_20
drm_crtc_arm_vblank_event	,	F_31
transfer_count	,	V_55
crtc_vsync_start	,	V_57
mxsfb_disable_axi_clk	,	F_15
bus_flags	,	V_44
mxsfb_plane_atomic_update	,	F_28
drm_crtc_send_vblank_event	,	F_32
dev_dbg	,	F_4
hs_wdth_shift	,	V_6
ctrl1	,	V_19
"Unhandled pixel format %08x\n"	,	L_3
CTRL1_FIFO_CLEAR	,	V_51
u32	,	T_1
STMLCDIF_16BIT	,	V_27
reg	,	V_32
VDCTRL4_SYNC_SIGNALS_ON	,	V_38
DRM_MODE_FLAG_PHSYNC	,	V_62
set_hsync_pulse_width	,	F_1
spin_lock_irq	,	F_29
pipe	,	V_9
CTRL_DOTCLK_MODE	,	V_35
hsync_pulse_len	,	V_49
drm	,	V_11
CTRL_SET_BUS_WIDTH	,	F_5
drm_display_mode	,	V_41
DRM_FORMAT_RGB565	,	V_26
drm_pending_vblank_event	,	V_85
crtc_htotal	,	V_75
format	,	V_13
VDCTRL0_ENABLE_ACT_HIGH	,	V_67
CTRL1_SET_BYTE_PACKAGING	,	F_7
mxsfb_set_pixel_fmt	,	F_2
fb	,	V_16
mxsfb_drm_private	,	V_1
mxsfb_crtc_mode_set_nofb	,	F_17
clk_set_rate	,	F_18
VDCTRL0_ENABLE_PRESENT	,	V_58
LCDC_CTRL	,	V_31
drm_crtc_vblank_get	,	F_30
devdata	,	V_4
readl_poll_timeout	,	F_14
next_buf	,	V_91
dev_err	,	F_8
DRM_MODE_FLAG_PVSYNC	,	V_64
drm_framebuffer	,	V_83
crtc_hsync_end	,	V_73
mxsfb	,	V_2
crtc_vblank_end	,	V_78
readl	,	F_3
crtc_vsync_end	,	V_56
LCDC_VDCTRL1	,	V_72
writel	,	F_9
LCDC_VDCTRL0	,	V_70
TRANSFER_COUNT_SET_VCOUNT	,	F_19
clk_disable_unprepare	,	F_16
VDCTRL0_DOTCLK_ACT_FALLING	,	V_69
mxsfb_crtc_disable	,	F_27
DRM_BUS_FLAG_PIXDATA_NEGEDGE	,	V_68
VDCTRL0_HSYNC_ACT_HIGH	,	V_63
LCDC_VDCTRL4	,	V_37
"Setting up RGB565 mode\n"	,	L_1
DRM_FORMAT_XRGB8888	,	V_28
LCDC_VDCTRL3	,	V_79
CTRL_SET_WORD_LENGTH	,	F_6
LCDC_VDCTRL2	,	V_76
CTRL_MASTER	,	V_21
base	,	V_22
VDCTRL0_SET_VSYNC_PULSE_WIDTH	,	F_21
