//
// -----------------------------------------------------------------------------
// Copyright (c) 2011-2014 Qualcomm Atheros, Inc.  All rights reserved.
// -----------------------------------------------------------------------------
// FILE         : pcie_cascade_40nm_ip_allreg.h
// DESCRIPTION  : Software Header File for WiFi 2.5
// THIS FILE IS AUTOMATICALLY GENERATED BY DENALI BLUEPRINT, DO NOT EDIT
// -----------------------------------------------------------------------------
//

#ifndef _PCIE_CASCADE_40NM_IP_ALLREG_H_
#define _PCIE_CASCADE_40NM_IP_ALLREG_H_


#ifndef __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS
#define __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS (0x8d000)
#endif


// 0x0 (BANDGAP_IP_1)
#define BANDGAP_IP_1_VBG_EN_LSB                                                15
#define BANDGAP_IP_1_VBG_EN_MSB                                                15
#define BANDGAP_IP_1_VBG_EN_MASK                                               0x8000
#define BANDGAP_IP_1_VBG_EN_GET(x)                                             (((x) & BANDGAP_IP_1_VBG_EN_MASK) >> BANDGAP_IP_1_VBG_EN_LSB)
#define BANDGAP_IP_1_VBG_EN_SET(x)                                             (((0 | (x)) << BANDGAP_IP_1_VBG_EN_LSB) & BANDGAP_IP_1_VBG_EN_MASK)
#define BANDGAP_IP_1_VBG_EN_RESET                                              0x1
#define BANDGAP_IP_1_VBG_ICPTAT_EN_LSB                                         10
#define BANDGAP_IP_1_VBG_ICPTAT_EN_MSB                                         10
#define BANDGAP_IP_1_VBG_ICPTAT_EN_MASK                                        0x400
#define BANDGAP_IP_1_VBG_ICPTAT_EN_GET(x)                                      (((x) & BANDGAP_IP_1_VBG_ICPTAT_EN_MASK) >> BANDGAP_IP_1_VBG_ICPTAT_EN_LSB)
#define BANDGAP_IP_1_VBG_ICPTAT_EN_SET(x)                                      (((0 | (x)) << BANDGAP_IP_1_VBG_ICPTAT_EN_LSB) & BANDGAP_IP_1_VBG_ICPTAT_EN_MASK)
#define BANDGAP_IP_1_VBG_ICPTAT_EN_RESET                                       0x0
#define BANDGAP_IP_1_VBG_RBIAS_JUMPSTART_LSB                                   9
#define BANDGAP_IP_1_VBG_RBIAS_JUMPSTART_MSB                                   9
#define BANDGAP_IP_1_VBG_RBIAS_JUMPSTART_MASK                                  0x200
#define BANDGAP_IP_1_VBG_RBIAS_JUMPSTART_GET(x)                                (((x) & BANDGAP_IP_1_VBG_RBIAS_JUMPSTART_MASK) >> BANDGAP_IP_1_VBG_RBIAS_JUMPSTART_LSB)
#define BANDGAP_IP_1_VBG_RBIAS_JUMPSTART_SET(x)                                (((0 | (x)) << BANDGAP_IP_1_VBG_RBIAS_JUMPSTART_LSB) & BANDGAP_IP_1_VBG_RBIAS_JUMPSTART_MASK)
#define BANDGAP_IP_1_VBG_RBIAS_JUMPSTART_RESET                                 0x0
#define BANDGAP_IP_1_VBG_RBIAS_VDD_DIV_R_EN_LSB                                8
#define BANDGAP_IP_1_VBG_RBIAS_VDD_DIV_R_EN_MSB                                8
#define BANDGAP_IP_1_VBG_RBIAS_VDD_DIV_R_EN_MASK                               0x100
#define BANDGAP_IP_1_VBG_RBIAS_VDD_DIV_R_EN_GET(x)                             (((x) & BANDGAP_IP_1_VBG_RBIAS_VDD_DIV_R_EN_MASK) >> BANDGAP_IP_1_VBG_RBIAS_VDD_DIV_R_EN_LSB)
#define BANDGAP_IP_1_VBG_RBIAS_VDD_DIV_R_EN_SET(x)                             (((0 | (x)) << BANDGAP_IP_1_VBG_RBIAS_VDD_DIV_R_EN_LSB) & BANDGAP_IP_1_VBG_RBIAS_VDD_DIV_R_EN_MASK)
#define BANDGAP_IP_1_VBG_RBIAS_VDD_DIV_R_EN_RESET                              0x0
#define BANDGAP_IP_1_VBG_RBIAS_TMX_VBGRCAL_EN_LSB                              7
#define BANDGAP_IP_1_VBG_RBIAS_TMX_VBGRCAL_EN_MSB                              7
#define BANDGAP_IP_1_VBG_RBIAS_TMX_VBGRCAL_EN_MASK                             0x80
#define BANDGAP_IP_1_VBG_RBIAS_TMX_VBGRCAL_EN_GET(x)                           (((x) & BANDGAP_IP_1_VBG_RBIAS_TMX_VBGRCAL_EN_MASK) >> BANDGAP_IP_1_VBG_RBIAS_TMX_VBGRCAL_EN_LSB)
#define BANDGAP_IP_1_VBG_RBIAS_TMX_VBGRCAL_EN_SET(x)                           (((0 | (x)) << BANDGAP_IP_1_VBG_RBIAS_TMX_VBGRCAL_EN_LSB) & BANDGAP_IP_1_VBG_RBIAS_TMX_VBGRCAL_EN_MASK)
#define BANDGAP_IP_1_VBG_RBIAS_TMX_VBGRCAL_EN_RESET                            0x0
#define BANDGAP_IP_1_VBG_RBIAS_VBGR_PATH_EN_LSB                                6
#define BANDGAP_IP_1_VBG_RBIAS_VBGR_PATH_EN_MSB                                6
#define BANDGAP_IP_1_VBG_RBIAS_VBGR_PATH_EN_MASK                               0x40
#define BANDGAP_IP_1_VBG_RBIAS_VBGR_PATH_EN_GET(x)                             (((x) & BANDGAP_IP_1_VBG_RBIAS_VBGR_PATH_EN_MASK) >> BANDGAP_IP_1_VBG_RBIAS_VBGR_PATH_EN_LSB)
#define BANDGAP_IP_1_VBG_RBIAS_VBGR_PATH_EN_SET(x)                             (((0 | (x)) << BANDGAP_IP_1_VBG_RBIAS_VBGR_PATH_EN_LSB) & BANDGAP_IP_1_VBG_RBIAS_VBGR_PATH_EN_MASK)
#define BANDGAP_IP_1_VBG_RBIAS_VBGR_PATH_EN_RESET                              0x0
#define BANDGAP_IP_1_VBG_RBIAS_VBGR_UT_PATH_EN_LSB                             5
#define BANDGAP_IP_1_VBG_RBIAS_VBGR_UT_PATH_EN_MSB                             5
#define BANDGAP_IP_1_VBG_RBIAS_VBGR_UT_PATH_EN_MASK                            0x20
#define BANDGAP_IP_1_VBG_RBIAS_VBGR_UT_PATH_EN_GET(x)                          (((x) & BANDGAP_IP_1_VBG_RBIAS_VBGR_UT_PATH_EN_MASK) >> BANDGAP_IP_1_VBG_RBIAS_VBGR_UT_PATH_EN_LSB)
#define BANDGAP_IP_1_VBG_RBIAS_VBGR_UT_PATH_EN_SET(x)                          (((0 | (x)) << BANDGAP_IP_1_VBG_RBIAS_VBGR_UT_PATH_EN_LSB) & BANDGAP_IP_1_VBG_RBIAS_VBGR_UT_PATH_EN_MASK)
#define BANDGAP_IP_1_VBG_RBIAS_VBGR_UT_PATH_EN_RESET                           0x1
#define BANDGAP_IP_1_VBG_RBIAS_TEMP_EN_LSB                                     4
#define BANDGAP_IP_1_VBG_RBIAS_TEMP_EN_MSB                                     4
#define BANDGAP_IP_1_VBG_RBIAS_TEMP_EN_MASK                                    0x10
#define BANDGAP_IP_1_VBG_RBIAS_TEMP_EN_GET(x)                                  (((x) & BANDGAP_IP_1_VBG_RBIAS_TEMP_EN_MASK) >> BANDGAP_IP_1_VBG_RBIAS_TEMP_EN_LSB)
#define BANDGAP_IP_1_VBG_RBIAS_TEMP_EN_SET(x)                                  (((0 | (x)) << BANDGAP_IP_1_VBG_RBIAS_TEMP_EN_LSB) & BANDGAP_IP_1_VBG_RBIAS_TEMP_EN_MASK)
#define BANDGAP_IP_1_VBG_RBIAS_TEMP_EN_RESET                                   0x0
#define BANDGAP_IP_1_VBG_RBIAS_LPF_EN_LSB                                      3
#define BANDGAP_IP_1_VBG_RBIAS_LPF_EN_MSB                                      3
#define BANDGAP_IP_1_VBG_RBIAS_LPF_EN_MASK                                     0x8
#define BANDGAP_IP_1_VBG_RBIAS_LPF_EN_GET(x)                                   (((x) & BANDGAP_IP_1_VBG_RBIAS_LPF_EN_MASK) >> BANDGAP_IP_1_VBG_RBIAS_LPF_EN_LSB)
#define BANDGAP_IP_1_VBG_RBIAS_LPF_EN_SET(x)                                   (((0 | (x)) << BANDGAP_IP_1_VBG_RBIAS_LPF_EN_LSB) & BANDGAP_IP_1_VBG_RBIAS_LPF_EN_MASK)
#define BANDGAP_IP_1_VBG_RBIAS_LPF_EN_RESET                                    0x0
#define BANDGAP_IP_1_VBG_RBIAS_ICAL_PATH_EN_LSB                                2
#define BANDGAP_IP_1_VBG_RBIAS_ICAL_PATH_EN_MSB                                2
#define BANDGAP_IP_1_VBG_RBIAS_ICAL_PATH_EN_MASK                               0x4
#define BANDGAP_IP_1_VBG_RBIAS_ICAL_PATH_EN_GET(x)                             (((x) & BANDGAP_IP_1_VBG_RBIAS_ICAL_PATH_EN_MASK) >> BANDGAP_IP_1_VBG_RBIAS_ICAL_PATH_EN_LSB)
#define BANDGAP_IP_1_VBG_RBIAS_ICAL_PATH_EN_SET(x)                             (((0 | (x)) << BANDGAP_IP_1_VBG_RBIAS_ICAL_PATH_EN_LSB) & BANDGAP_IP_1_VBG_RBIAS_ICAL_PATH_EN_MASK)
#define BANDGAP_IP_1_VBG_RBIAS_ICAL_PATH_EN_RESET                              0x0
#define BANDGAP_IP_1_ADDRESS                                                   (0x0 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define BANDGAP_IP_1_RSTMASK                                                   0x87fc
#define BANDGAP_IP_1_RESET                                                     0x8020

// 0x4 (BANDGAP_IP_2)
#define BANDGAP_IP_2_VBG_RBIAS_IPTAT_CODE_LSB                                  0
#define BANDGAP_IP_2_VBG_RBIAS_IPTAT_CODE_MSB                                  5
#define BANDGAP_IP_2_VBG_RBIAS_IPTAT_CODE_MASK                                 0x3f
#define BANDGAP_IP_2_VBG_RBIAS_IPTAT_CODE_GET(x)                               (((x) & BANDGAP_IP_2_VBG_RBIAS_IPTAT_CODE_MASK) >> BANDGAP_IP_2_VBG_RBIAS_IPTAT_CODE_LSB)
#define BANDGAP_IP_2_VBG_RBIAS_IPTAT_CODE_SET(x)                               (((0 | (x)) << BANDGAP_IP_2_VBG_RBIAS_IPTAT_CODE_LSB) & BANDGAP_IP_2_VBG_RBIAS_IPTAT_CODE_MASK)
#define BANDGAP_IP_2_VBG_RBIAS_IPTAT_CODE_RESET                                0x20
#define BANDGAP_IP_2_ADDRESS                                                   (0x4 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define BANDGAP_IP_2_RSTMASK                                                   0x3f
#define BANDGAP_IP_2_RESET                                                     0x20

// 0x8 (BANDGAP_IP_3)
#define BANDGAP_IP_3_VBG_RBIAS_CTAT_ADJ_LSB                                    8
#define BANDGAP_IP_3_VBG_RBIAS_CTAT_ADJ_MSB                                    11
#define BANDGAP_IP_3_VBG_RBIAS_CTAT_ADJ_MASK                                   0xf00
#define BANDGAP_IP_3_VBG_RBIAS_CTAT_ADJ_GET(x)                                 (((x) & BANDGAP_IP_3_VBG_RBIAS_CTAT_ADJ_MASK) >> BANDGAP_IP_3_VBG_RBIAS_CTAT_ADJ_LSB)
#define BANDGAP_IP_3_VBG_RBIAS_CTAT_ADJ_SET(x)                                 (((0 | (x)) << BANDGAP_IP_3_VBG_RBIAS_CTAT_ADJ_LSB) & BANDGAP_IP_3_VBG_RBIAS_CTAT_ADJ_MASK)
#define BANDGAP_IP_3_VBG_RBIAS_CTAT_ADJ_RESET                                  0x7
#define BANDGAP_IP_3_VBG_RBIAS_VREF_ADJ_LSB                                    4
#define BANDGAP_IP_3_VBG_RBIAS_VREF_ADJ_MSB                                    7
#define BANDGAP_IP_3_VBG_RBIAS_VREF_ADJ_MASK                                   0xf0
#define BANDGAP_IP_3_VBG_RBIAS_VREF_ADJ_GET(x)                                 (((x) & BANDGAP_IP_3_VBG_RBIAS_VREF_ADJ_MASK) >> BANDGAP_IP_3_VBG_RBIAS_VREF_ADJ_LSB)
#define BANDGAP_IP_3_VBG_RBIAS_VREF_ADJ_SET(x)                                 (((0 | (x)) << BANDGAP_IP_3_VBG_RBIAS_VREF_ADJ_LSB) & BANDGAP_IP_3_VBG_RBIAS_VREF_ADJ_MASK)
#define BANDGAP_IP_3_VBG_RBIAS_VREF_ADJ_RESET                                  0x6
#define BANDGAP_IP_3_VBG_RBIAS_TEST_LSB                                        0
#define BANDGAP_IP_3_VBG_RBIAS_TEST_MSB                                        2
#define BANDGAP_IP_3_VBG_RBIAS_TEST_MASK                                       0x7
#define BANDGAP_IP_3_VBG_RBIAS_TEST_GET(x)                                     (((x) & BANDGAP_IP_3_VBG_RBIAS_TEST_MASK) >> BANDGAP_IP_3_VBG_RBIAS_TEST_LSB)
#define BANDGAP_IP_3_VBG_RBIAS_TEST_SET(x)                                     (((0 | (x)) << BANDGAP_IP_3_VBG_RBIAS_TEST_LSB) & BANDGAP_IP_3_VBG_RBIAS_TEST_MASK)
#define BANDGAP_IP_3_VBG_RBIAS_TEST_RESET                                      0x0
#define BANDGAP_IP_3_ADDRESS                                                   (0x8 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define BANDGAP_IP_3_RSTMASK                                                   0xff7
#define BANDGAP_IP_3_RESET                                                     0x760

// 0xc (SPARE_2)
#define SPARE_2_UPHY_SPARE2_LSB                                                0
#define SPARE_2_UPHY_SPARE2_MSB                                                15
#define SPARE_2_UPHY_SPARE2_MASK                                               0xffff
#define SPARE_2_UPHY_SPARE2_GET(x)                                             (((x) & SPARE_2_UPHY_SPARE2_MASK) >> SPARE_2_UPHY_SPARE2_LSB)
#define SPARE_2_UPHY_SPARE2_SET(x)                                             (((0 | (x)) << SPARE_2_UPHY_SPARE2_LSB) & SPARE_2_UPHY_SPARE2_MASK)
#define SPARE_2_UPHY_SPARE2_RESET                                              0x14
#define SPARE_2_ADDRESS                                                        (0xc + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define SPARE_2_RSTMASK                                                        0xffff
#define SPARE_2_RESET                                                          0x14

// 0x10 (PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION)
#define PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_EN_LSB 10
#define PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_EN_MSB 11
#define PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_EN_MASK 0xc00
#define PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_EN_GET(x) (((x) & PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_EN_MASK) >> PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_EN_LSB)
#define PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_EN_SET(x) (((0 | (x)) << PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_EN_LSB) & PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_EN_MASK)
#define PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_EN_RESET 0x2
#define PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_RSTN_LSB 8
#define PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_RSTN_MSB 9
#define PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_RSTN_MASK 0x300
#define PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_RSTN_GET(x) (((x) & PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_RSTN_MASK) >> PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_RSTN_LSB)
#define PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_RSTN_SET(x) (((0 | (x)) << PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_RSTN_LSB) & PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_RSTN_MASK)
#define PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_RSTN_RESET 0x0
#define PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_REFCLK_SEL_SOC_LSB 6
#define PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_REFCLK_SEL_SOC_MSB 7
#define PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_REFCLK_SEL_SOC_MASK 0xc0
#define PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_REFCLK_SEL_SOC_GET(x) (((x) & PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_REFCLK_SEL_SOC_MASK) >> PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_REFCLK_SEL_SOC_LSB)
#define PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_REFCLK_SEL_SOC_SET(x) (((0 | (x)) << PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_REFCLK_SEL_SOC_LSB) & PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_REFCLK_SEL_SOC_MASK)
#define PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_REFCLK_SEL_SOC_RESET 0x0
#define PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_REFCLK_DIV_LSB 4
#define PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_REFCLK_DIV_MSB 5
#define PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_REFCLK_DIV_MASK 0x30
#define PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_REFCLK_DIV_GET(x) (((x) & PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_REFCLK_DIV_MASK) >> PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_REFCLK_DIV_LSB)
#define PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_REFCLK_DIV_SET(x) (((0 | (x)) << PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_REFCLK_DIV_LSB) & PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_REFCLK_DIV_MASK)
#define PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_REFCLK_DIV_RESET 0x0
#define PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_REFCLK_INDEX_LSB 2
#define PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_REFCLK_INDEX_MSB 3
#define PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_REFCLK_INDEX_MASK 0xc
#define PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_REFCLK_INDEX_GET(x) (((x) & PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_REFCLK_INDEX_MASK) >> PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_REFCLK_INDEX_LSB)
#define PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_REFCLK_INDEX_SET(x) (((0 | (x)) << PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_REFCLK_INDEX_LSB) & PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_REFCLK_INDEX_MASK)
#define PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_REFCLK_INDEX_RESET 0x0
#define PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_REFCLK_EN_LSB 0
#define PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_REFCLK_EN_MSB 1
#define PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_REFCLK_EN_MASK 0x3
#define PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_REFCLK_EN_GET(x) (((x) & PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_REFCLK_EN_MASK) >> PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_REFCLK_EN_LSB)
#define PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_REFCLK_EN_SET(x) (((0 | (x)) << PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_REFCLK_EN_LSB) & PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_REFCLK_EN_MASK)
#define PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_SRC_UPHY_REFCLK_EN_RESET 0x2
#define PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_ADDRESS (0x10 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_RSTMASK 0xfff
#define PLL_POWER_ON_AND_RESET_REFERENCE_CLOCK__REGISTER_SOURCE_SELECTION_RESET 0x802

// 0x14 (PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION)
#define PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_CP_SEL_LSB 12
#define PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_CP_SEL_MSB 13
#define PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_CP_SEL_MASK 0x3000
#define PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_CP_SEL_GET(x) (((x) & PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_CP_SEL_MASK) >> PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_CP_SEL_LSB)
#define PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_CP_SEL_SET(x) (((0 | (x)) << PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_CP_SEL_LSB) & PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_CP_SEL_MASK)
#define PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_CP_SEL_RESET 0x0
#define PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_LPF_RES_LSB 10
#define PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_LPF_RES_MSB 11
#define PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_LPF_RES_MASK 0xc00
#define PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_LPF_RES_GET(x) (((x) & PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_LPF_RES_MASK) >> PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_LPF_RES_LSB)
#define PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_LPF_RES_SET(x) (((0 | (x)) << PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_LPF_RES_LSB) & PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_LPF_RES_MASK)
#define PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_LPF_RES_RESET 0x0
#define PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_LPF_C2_LSB 8
#define PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_LPF_C2_MSB 9
#define PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_LPF_C2_MASK 0x300
#define PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_LPF_C2_GET(x) (((x) & PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_LPF_C2_MASK) >> PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_LPF_C2_LSB)
#define PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_LPF_C2_SET(x) (((0 | (x)) << PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_LPF_C2_LSB) & PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_LPF_C2_MASK)
#define PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_LPF_C2_RESET 0x0
#define PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_VCO_GAIN_LSB 6
#define PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_VCO_GAIN_MSB 7
#define PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_VCO_GAIN_MASK 0xc0
#define PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_VCO_GAIN_GET(x) (((x) & PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_VCO_GAIN_MASK) >> PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_VCO_GAIN_LSB)
#define PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_VCO_GAIN_SET(x) (((0 | (x)) << PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_VCO_GAIN_LSB) & PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_VCO_GAIN_MASK)
#define PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_VCO_GAIN_RESET 0x0
#define PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_VCO_AMP_LSB 4
#define PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_VCO_AMP_MSB 5
#define PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_VCO_AMP_MASK 0x30
#define PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_VCO_AMP_GET(x) (((x) & PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_VCO_AMP_MASK) >> PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_VCO_AMP_LSB)
#define PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_VCO_AMP_SET(x) (((0 | (x)) << PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_VCO_AMP_LSB) & PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_VCO_AMP_MASK)
#define PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_VCO_AMP_RESET 0x0
#define PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_ADDRESS (0x14 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_RSTMASK 0x3ff0
#define PLL_BANDWIDTH_CONTROL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_RESET 0x0

// 0x18 (PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION)
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_VCO_CALIB_CODE_LSB 14
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_VCO_CALIB_CODE_MSB 15
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_VCO_CALIB_CODE_MASK 0xc000
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_VCO_CALIB_CODE_GET(x) (((x) & PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_VCO_CALIB_CODE_MASK) >> PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_VCO_CALIB_CODE_LSB)
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_VCO_CALIB_CODE_SET(x) (((0 | (x)) << PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_VCO_CALIB_CODE_LSB) & PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_VCO_CALIB_CODE_MASK)
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_VCO_CALIB_CODE_RESET 0x0
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_VCO_CALIB_READY_LSB 12
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_VCO_CALIB_READY_MSB 13
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_VCO_CALIB_READY_MASK 0x3000
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_VCO_CALIB_READY_GET(x) (((x) & PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_VCO_CALIB_READY_MASK) >> PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_VCO_CALIB_READY_LSB)
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_VCO_CALIB_READY_SET(x) (((0 | (x)) << PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_VCO_CALIB_READY_LSB) & PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_VCO_CALIB_READY_MASK)
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_VCO_CALIB_READY_RESET 0x0
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_LCKDT_EN_LSB 10
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_LCKDT_EN_MSB 11
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_LCKDT_EN_MASK 0xc00
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_LCKDT_EN_GET(x) (((x) & PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_LCKDT_EN_MASK) >> PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_LCKDT_EN_LSB)
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_LCKDT_EN_SET(x) (((0 | (x)) << PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_LCKDT_EN_LSB) & PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_LCKDT_EN_MASK)
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_LCKDT_EN_RESET 0x0
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_FBCLK_DIV_LSB 8
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_FBCLK_DIV_MSB 9
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_FBCLK_DIV_MASK 0x300
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_FBCLK_DIV_GET(x) (((x) & PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_FBCLK_DIV_MASK) >> PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_FBCLK_DIV_LSB)
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_FBCLK_DIV_SET(x) (((0 | (x)) << PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_FBCLK_DIV_LSB) & PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_FBCLK_DIV_MASK)
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_FBCLK_DIV_RESET 0x0
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_LOOP_PI_SEL_LSB 6
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_LOOP_PI_SEL_MSB 7
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_LOOP_PI_SEL_MASK 0xc0
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_LOOP_PI_SEL_GET(x) (((x) & PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_LOOP_PI_SEL_MASK) >> PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_LOOP_PI_SEL_LSB)
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_LOOP_PI_SEL_SET(x) (((0 | (x)) << PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_LOOP_PI_SEL_LSB) & PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_LOOP_PI_SEL_MASK)
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_LOOP_PI_SEL_RESET 0x0
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_CMLDIV2_IBSEL_LSB 4
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_CMLDIV2_IBSEL_MSB 5
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_CMLDIV2_IBSEL_MASK 0x30
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_CMLDIV2_IBSEL_GET(x) (((x) & PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_CMLDIV2_IBSEL_MASK) >> PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_CMLDIV2_IBSEL_LSB)
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_CMLDIV2_IBSEL_SET(x) (((0 | (x)) << PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_CMLDIV2_IBSEL_LSB) & PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_CMLDIV2_IBSEL_MASK)
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_CMLDIV2_IBSEL_RESET 0x0
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_CML2CMS_IBSEL_LSB 2
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_CML2CMS_IBSEL_MSB 3
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_CML2CMS_IBSEL_MASK 0xc
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_CML2CMS_IBSEL_GET(x) (((x) & PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_CML2CMS_IBSEL_MASK) >> PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_CML2CMS_IBSEL_LSB)
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_CML2CMS_IBSEL_SET(x) (((0 | (x)) << PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_CML2CMS_IBSEL_LSB) & PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_CML2CMS_IBSEL_MASK)
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_CML2CMS_IBSEL_RESET 0x0
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_CMLBUF_IBSEL_LSB 0
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_CMLBUF_IBSEL_MSB 1
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_CMLBUF_IBSEL_MASK 0x3
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_CMLBUF_IBSEL_GET(x) (((x) & PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_CMLBUF_IBSEL_MASK) >> PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_CMLBUF_IBSEL_LSB)
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_CMLBUF_IBSEL_SET(x) (((0 | (x)) << PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_CMLBUF_IBSEL_LSB) & PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_CMLBUF_IBSEL_MASK)
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_SRC_UPHY_PLL_CMLBUF_IBSEL_RESET 0x0
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_ADDRESS              (0x18 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_RSTMASK              0xffff
#define PLL_VCO_RELATED_CONTROL_REGISTER_SOURCE_SELECTION_RESET                0x0

// 0x1c (TX_CLK_GEN_REGISTER_SOURCE_SELECTION)
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXCLK_SOURCE_SEL_LSB     12
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXCLK_SOURCE_SEL_MSB     13
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXCLK_SOURCE_SEL_MASK    0x3000
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXCLK_SOURCE_SEL_GET(x)  (((x) & TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXCLK_SOURCE_SEL_MASK) >> TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXCLK_SOURCE_SEL_LSB)
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXCLK_SOURCE_SEL_SET(x)  (((0 | (x)) << TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXCLK_SOURCE_SEL_LSB) & TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXCLK_SOURCE_SEL_MASK)
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXCLK_SOURCE_SEL_RESET   0x0
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXCLKGEN_EN_LSB          10
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXCLKGEN_EN_MSB          11
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXCLKGEN_EN_MASK         0xc00
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXCLKGEN_EN_GET(x)       (((x) & TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXCLKGEN_EN_MASK) >> TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXCLKGEN_EN_LSB)
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXCLKGEN_EN_SET(x)       (((0 | (x)) << TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXCLKGEN_EN_LSB) & TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXCLKGEN_EN_MASK)
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXCLKGEN_EN_RESET        0x0
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXPI_EN_LSB              8
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXPI_EN_MSB              9
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXPI_EN_MASK             0x300
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXPI_EN_GET(x)           (((x) & TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXPI_EN_MASK) >> TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXPI_EN_LSB)
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXPI_EN_SET(x)           (((0 | (x)) << TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXPI_EN_LSB) & TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXPI_EN_MASK)
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXPI_EN_RESET            0x0
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXPI_RES_TRIM_LSB        6
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXPI_RES_TRIM_MSB        7
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXPI_RES_TRIM_MASK       0xc0
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXPI_RES_TRIM_GET(x)     (((x) & TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXPI_RES_TRIM_MASK) >> TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXPI_RES_TRIM_LSB)
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXPI_RES_TRIM_SET(x)     (((0 | (x)) << TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXPI_RES_TRIM_LSB) & TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXPI_RES_TRIM_MASK)
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXPI_RES_TRIM_RESET      0x0
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXPI_SLEW_TRIM_LSB       4
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXPI_SLEW_TRIM_MSB       5
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXPI_SLEW_TRIM_MASK      0x30
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXPI_SLEW_TRIM_GET(x)    (((x) & TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXPI_SLEW_TRIM_MASK) >> TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXPI_SLEW_TRIM_LSB)
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXPI_SLEW_TRIM_SET(x)    (((0 | (x)) << TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXPI_SLEW_TRIM_LSB) & TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXPI_SLEW_TRIM_MASK)
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXPI_SLEW_TRIM_RESET     0x0
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UNPHY_TX_SPEED_MODE_LSB       2
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UNPHY_TX_SPEED_MODE_MSB       3
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UNPHY_TX_SPEED_MODE_MASK      0xc
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UNPHY_TX_SPEED_MODE_GET(x)    (((x) & TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UNPHY_TX_SPEED_MODE_MASK) >> TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UNPHY_TX_SPEED_MODE_LSB)
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UNPHY_TX_SPEED_MODE_SET(x)    (((0 | (x)) << TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UNPHY_TX_SPEED_MODE_LSB) & TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UNPHY_TX_SPEED_MODE_MASK)
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UNPHY_TX_SPEED_MODE_RESET     0x0
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXPI_SWRSTN_LSB          0
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXPI_SWRSTN_MSB          1
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXPI_SWRSTN_MASK         0x3
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXPI_SWRSTN_GET(x)       (((x) & TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXPI_SWRSTN_MASK) >> TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXPI_SWRSTN_LSB)
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXPI_SWRSTN_SET(x)       (((0 | (x)) << TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXPI_SWRSTN_LSB) & TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXPI_SWRSTN_MASK)
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXPI_SWRSTN_RESET        0x0
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_ADDRESS                           (0x1c + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_RSTMASK                           0x3fff
#define TX_CLK_GEN_REGISTER_SOURCE_SELECTION_RESET                             0x0

// 0x20 (TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION)
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_SSC_EN_LSB  14
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_SSC_EN_MSB  15
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_SSC_EN_MASK 0xc000
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_SSC_EN_GET(x) (((x) & TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_SSC_EN_MASK) >> TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_SSC_EN_LSB)
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_SSC_EN_SET(x) (((0 | (x)) << TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_SSC_EN_LSB) & TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_SSC_EN_MASK)
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_SSC_EN_RESET 0x0
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX2TX_LPBK_CKSEL_LSB 12
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX2TX_LPBK_CKSEL_MSB 13
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX2TX_LPBK_CKSEL_MASK 0x3000
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX2TX_LPBK_CKSEL_GET(x) (((x) & TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX2TX_LPBK_CKSEL_MASK) >> TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX2TX_LPBK_CKSEL_LSB)
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX2TX_LPBK_CKSEL_SET(x) (((0 | (x)) << TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX2TX_LPBK_CKSEL_LSB) & TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX2TX_LPBK_CKSEL_MASK)
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX2TX_LPBK_CKSEL_RESET 0x0
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX2TX_CLK_LPBK_EN_LSB 10
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX2TX_CLK_LPBK_EN_MSB 11
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX2TX_CLK_LPBK_EN_MASK 0xc00
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX2TX_CLK_LPBK_EN_GET(x) (((x) & TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX2TX_CLK_LPBK_EN_MASK) >> TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX2TX_CLK_LPBK_EN_LSB)
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX2TX_CLK_LPBK_EN_SET(x) (((0 | (x)) << TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX2TX_CLK_LPBK_EN_LSB) & TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX2TX_CLK_LPBK_EN_MASK)
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX2TX_CLK_LPBK_EN_RESET 0x0
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXDET_REQ_LSB 8
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXDET_REQ_MSB 9
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXDET_REQ_MASK 0x300
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXDET_REQ_GET(x) (((x) & TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXDET_REQ_MASK) >> TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXDET_REQ_LSB)
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXDET_REQ_SET(x) (((0 | (x)) << TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXDET_REQ_LSB) & TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXDET_REQ_MASK)
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXDET_REQ_RESET 0x0
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXVCM_EN_LSB 6
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXVCM_EN_MSB 7
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXVCM_EN_MASK 0xc0
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXVCM_EN_GET(x) (((x) & TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXVCM_EN_MASK) >> TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXVCM_EN_LSB)
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXVCM_EN_SET(x) (((0 | (x)) << TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXVCM_EN_LSB) & TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXVCM_EN_MASK)
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXVCM_EN_RESET 0x0
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXDET_THRES_LSB 4
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXDET_THRES_MSB 5
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXDET_THRES_MASK 0x30
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXDET_THRES_GET(x) (((x) & TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXDET_THRES_MASK) >> TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXDET_THRES_LSB)
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXDET_THRES_SET(x) (((0 | (x)) << TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXDET_THRES_LSB) & TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXDET_THRES_MASK)
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXDET_THRES_RESET 0x0
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXVCM_SEL_LSB 0
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXVCM_SEL_MSB 1
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXVCM_SEL_MASK 0x3
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXVCM_SEL_GET(x) (((x) & TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXVCM_SEL_MASK) >> TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXVCM_SEL_LSB)
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXVCM_SEL_SET(x) (((0 | (x)) << TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXVCM_SEL_LSB) & TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXVCM_SEL_MASK)
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXVCM_SEL_RESET 0x0
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_ADDRESS              (0x20 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_RSTMASK              0xfff3
#define TX_CLK_GEN_TX_DETECT_RX_REGISTER_SOURCE_SELECTION_RESET                0x0

// 0x24 (TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION)
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_ACJTAG_BEACON_EN_LSB 14
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_ACJTAG_BEACON_EN_MSB 15
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_ACJTAG_BEACON_EN_MASK 0xc000
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_ACJTAG_BEACON_EN_GET(x) (((x) & TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_ACJTAG_BEACON_EN_MASK) >> TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_ACJTAG_BEACON_EN_LSB)
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_ACJTAG_BEACON_EN_SET(x) (((0 | (x)) << TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_ACJTAG_BEACON_EN_LSB) & TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_ACJTAG_BEACON_EN_MASK)
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_ACJTAG_BEACON_EN_RESET 0x0
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXD_BIT_WIDTH_LSB 12
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXD_BIT_WIDTH_MSB 13
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXD_BIT_WIDTH_MASK 0x3000
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXD_BIT_WIDTH_GET(x) (((x) & TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXD_BIT_WIDTH_MASK) >> TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXD_BIT_WIDTH_LSB)
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXD_BIT_WIDTH_SET(x) (((0 | (x)) << TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXD_BIT_WIDTH_LSB) & TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXD_BIT_WIDTH_MASK)
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXD_BIT_WIDTH_RESET 0x0
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_EN_LSB     10
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_EN_MSB     11
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_EN_MASK    0xc00
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_EN_GET(x)  (((x) & TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_EN_MASK) >> TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_EN_LSB)
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_EN_SET(x)  (((0 | (x)) << TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_EN_LSB) & TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_EN_MASK)
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_EN_RESET   0x0
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_VCM_DELTA_LSB 8
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_VCM_DELTA_MSB 9
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_VCM_DELTA_MASK 0x300
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_VCM_DELTA_GET(x) (((x) & TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_VCM_DELTA_MASK) >> TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_VCM_DELTA_LSB)
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_VCM_DELTA_SET(x) (((0 | (x)) << TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_VCM_DELTA_LSB) & TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_VCM_DELTA_MASK)
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_VCM_DELTA_RESET 0x0
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_AMP_LSB    6
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_AMP_MSB    7
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_AMP_MASK   0xc0
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_AMP_GET(x) (((x) & TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_AMP_MASK) >> TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_AMP_LSB)
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_AMP_SET(x) (((0 | (x)) << TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_AMP_LSB) & TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_AMP_MASK)
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_AMP_RESET  0x1
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_EMP_LVL_LSB 4
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_EMP_LVL_MSB 5
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_EMP_LVL_MASK 0x30
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_EMP_LVL_GET(x) (((x) & TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_EMP_LVL_MASK) >> TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_EMP_LVL_LSB)
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_EMP_LVL_SET(x) (((0 | (x)) << TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_EMP_LVL_LSB) & TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_EMP_LVL_MASK)
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_EMP_LVL_RESET 0x1
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_RESCAL_CODE_LSB 2
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_RESCAL_CODE_MSB 3
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_RESCAL_CODE_MASK 0xc
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_RESCAL_CODE_GET(x) (((x) & TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_RESCAL_CODE_MASK) >> TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_RESCAL_CODE_LSB)
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_RESCAL_CODE_SET(x) (((0 | (x)) << TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_RESCAL_CODE_LSB) & TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_RESCAL_CODE_MASK)
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_RESCAL_CODE_RESET 0x1
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_EMP_LSB_EN_LSB 0
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_EMP_LSB_EN_MSB 1
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_EMP_LSB_EN_MASK 0x3
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_EMP_LSB_EN_GET(x) (((x) & TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_EMP_LSB_EN_MASK) >> TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_EMP_LSB_EN_LSB)
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_EMP_LSB_EN_SET(x) (((0 | (x)) << TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_EMP_LSB_EN_LSB) & TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_EMP_LSB_EN_MASK)
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_EMP_LSB_EN_RESET 0x0
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_ADDRESS                (0x24 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_RSTMASK                0xffff
#define TX_AC_JTAG_MUX_DRIVER_REGISTER_SOURCE_SELECTION_RESET                  0x54

// 0x28 (TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION)
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_PCIEPHY_SIGDET_CURRENT_TRIM_EN_LSB 14
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_PCIEPHY_SIGDET_CURRENT_TRIM_EN_MSB 15
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_PCIEPHY_SIGDET_CURRENT_TRIM_EN_MASK 0xc000
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_PCIEPHY_SIGDET_CURRENT_TRIM_EN_GET(x) (((x) & TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_PCIEPHY_SIGDET_CURRENT_TRIM_EN_MASK) >> TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_PCIEPHY_SIGDET_CURRENT_TRIM_EN_LSB)
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_PCIEPHY_SIGDET_CURRENT_TRIM_EN_SET(x) (((0 | (x)) << TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_PCIEPHY_SIGDET_CURRENT_TRIM_EN_LSB) & TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_PCIEPHY_SIGDET_CURRENT_TRIM_EN_MASK)
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_PCIEPHY_SIGDET_CURRENT_TRIM_EN_RESET 0x1
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_IDLE_LSB 12
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_IDLE_MSB 13
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_IDLE_MASK 0x3000
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_IDLE_GET(x) (((x) & TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_IDLE_MASK) >> TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_IDLE_LSB)
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_IDLE_SET(x) (((0 | (x)) << TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_IDLE_LSB) & TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_IDLE_MASK)
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX_IDLE_RESET 0x0
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXOFF_HIZ_EN_LSB 10
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXOFF_HIZ_EN_MSB 11
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXOFF_HIZ_EN_MASK 0xc00
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXOFF_HIZ_EN_GET(x) (((x) & TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXOFF_HIZ_EN_MASK) >> TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXOFF_HIZ_EN_LSB)
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXOFF_HIZ_EN_SET(x) (((0 | (x)) << TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXOFF_HIZ_EN_LSB) & TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXOFF_HIZ_EN_MASK)
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_TXOFF_HIZ_EN_RESET 0x0
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_PCIEPHY_SIGDET_CURRENT_TRIM_LSB 8
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_PCIEPHY_SIGDET_CURRENT_TRIM_MSB 9
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_PCIEPHY_SIGDET_CURRENT_TRIM_MASK 0x300
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_PCIEPHY_SIGDET_CURRENT_TRIM_GET(x) (((x) & TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_PCIEPHY_SIGDET_CURRENT_TRIM_MASK) >> TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_PCIEPHY_SIGDET_CURRENT_TRIM_LSB)
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_PCIEPHY_SIGDET_CURRENT_TRIM_SET(x) (((0 | (x)) << TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_PCIEPHY_SIGDET_CURRENT_TRIM_LSB) & TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_PCIEPHY_SIGDET_CURRENT_TRIM_MASK)
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_PCIEPHY_SIGDET_CURRENT_TRIM_RESET 0x1
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_RESCAL_EN_LSB 4
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_RESCAL_EN_MSB 5
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_RESCAL_EN_MASK 0x30
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_RESCAL_EN_GET(x) (((x) & TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_RESCAL_EN_MASK) >> TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_RESCAL_EN_LSB)
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_RESCAL_EN_SET(x) (((0 | (x)) << TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_RESCAL_EN_LSB) & TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_RESCAL_EN_MASK)
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_RESCAL_EN_RESET 0x1
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_RESCAL_1TX_0RX_LSB 2
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_RESCAL_1TX_0RX_MSB 3
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_RESCAL_1TX_0RX_MASK 0xc
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_RESCAL_1TX_0RX_GET(x) (((x) & TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_RESCAL_1TX_0RX_MASK) >> TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_RESCAL_1TX_0RX_LSB)
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_RESCAL_1TX_0RX_SET(x) (((0 | (x)) << TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_RESCAL_1TX_0RX_LSB) & TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_RESCAL_1TX_0RX_MASK)
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_RESCAL_1TX_0RX_RESET 0x1
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_RESCAL_CHOP_LSB 0
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_RESCAL_CHOP_MSB 1
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_RESCAL_CHOP_MASK 0x3
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_RESCAL_CHOP_GET(x) (((x) & TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_RESCAL_CHOP_MASK) >> TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_RESCAL_CHOP_LSB)
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_RESCAL_CHOP_SET(x) (((0 | (x)) << TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_RESCAL_CHOP_LSB) & TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_RESCAL_CHOP_MASK)
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_SRC_UPHY_RESCAL_CHOP_RESET 0x1
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_ADDRESS    (0x28 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_RSTMASK    0xff3f
#define TX_DRIVER_TX_TERMINAL_CALIBRATION_REGISTER_SOURCE_SELECTION_RESET      0x4115

// 0x2c (RX_POWER_AFE_REGISTER_SOURCE_SELECTION)
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_EN_LSB              12
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_EN_MSB              13
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_EN_MASK             0x3000
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_EN_GET(x)           (((x) & RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_EN_MASK) >> RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_EN_LSB)
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_EN_SET(x)           (((0 | (x)) << RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_EN_LSB) & RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_EN_MASK)
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_EN_RESET            0x0
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_HIZ_LSB             10
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_HIZ_MSB             11
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_HIZ_MASK            0xc00
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_HIZ_GET(x)          (((x) & RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_HIZ_MASK) >> RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_HIZ_LSB)
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_HIZ_SET(x)          (((0 | (x)) << RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_HIZ_LSB) & RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_HIZ_MASK)
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_HIZ_RESET           0x0
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_RESCAL_CODE_LSB     8
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_RESCAL_CODE_MSB     9
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_RESCAL_CODE_MASK    0x300
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_RESCAL_CODE_GET(x)  (((x) & RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_RESCAL_CODE_MASK) >> RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_RESCAL_CODE_LSB)
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_RESCAL_CODE_SET(x)  (((0 | (x)) << RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_RESCAL_CODE_LSB) & RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_RESCAL_CODE_MASK)
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_RESCAL_CODE_RESET   0x1
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_AFE_VCM_LSB         6
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_AFE_VCM_MSB         7
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_AFE_VCM_MASK        0xc0
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_AFE_VCM_GET(x)      (((x) & RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_AFE_VCM_MASK) >> RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_AFE_VCM_LSB)
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_AFE_VCM_SET(x)      (((0 | (x)) << RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_AFE_VCM_LSB) & RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_AFE_VCM_MASK)
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_AFE_VCM_RESET       0x0
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_AFE_EN_LSB          4
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_AFE_EN_MSB          5
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_AFE_EN_MASK         0x30
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_AFE_EN_GET(x)       (((x) & RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_AFE_EN_MASK) >> RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_AFE_EN_LSB)
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_AFE_EN_SET(x)       (((0 | (x)) << RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_AFE_EN_LSB) & RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_AFE_EN_MASK)
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_AFE_EN_RESET        0x0
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_AFE_CAP1_LSB        2
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_AFE_CAP1_MSB        3
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_AFE_CAP1_MASK       0xc
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_AFE_CAP1_GET(x)     (((x) & RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_AFE_CAP1_MASK) >> RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_AFE_CAP1_LSB)
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_AFE_CAP1_SET(x)     (((0 | (x)) << RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_AFE_CAP1_LSB) & RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_AFE_CAP1_MASK)
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_AFE_CAP1_RESET      0x0
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_AFE_RES1_LSB        0
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_AFE_RES1_MSB        1
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_AFE_RES1_MASK       0x3
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_AFE_RES1_GET(x)     (((x) & RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_AFE_RES1_MASK) >> RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_AFE_RES1_LSB)
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_AFE_RES1_SET(x)     (((0 | (x)) << RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_AFE_RES1_LSB) & RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_AFE_RES1_MASK)
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_AFE_RES1_RESET      0x0
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_ADDRESS                         (0x2c + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_RSTMASK                         0x3fff
#define RX_POWER_AFE_REGISTER_SOURCE_SELECTION_RESET                           0x100

// 0x30 (RX_AFE_LOS_REGISTER_SOURCE_SELECTION)
#define RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_OFFSET_TRIM_EN_LSB    10
#define RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_OFFSET_TRIM_EN_MSB    11
#define RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_OFFSET_TRIM_EN_MASK   0xc00
#define RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_OFFSET_TRIM_EN_GET(x) (((x) & RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_OFFSET_TRIM_EN_MASK) >> RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_OFFSET_TRIM_EN_LSB)
#define RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_OFFSET_TRIM_EN_SET(x) (((0 | (x)) << RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_OFFSET_TRIM_EN_LSB) & RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_OFFSET_TRIM_EN_MASK)
#define RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_OFFSET_TRIM_EN_RESET  0x1
#define RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX2RX_LPBK_EN_LSB        8
#define RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX2RX_LPBK_EN_MSB        9
#define RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX2RX_LPBK_EN_MASK       0x300
#define RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX2RX_LPBK_EN_GET(x)     (((x) & RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX2RX_LPBK_EN_MASK) >> RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX2RX_LPBK_EN_LSB)
#define RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX2RX_LPBK_EN_SET(x)     (((0 | (x)) << RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX2RX_LPBK_EN_LSB) & RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX2RX_LPBK_EN_MASK)
#define RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_TX2RX_LPBK_EN_RESET      0x0
#define RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_EN_LSB            6
#define RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_EN_MSB            7
#define RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_EN_MASK           0xc0
#define RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_EN_GET(x)         (((x) & RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_EN_MASK) >> RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_EN_LSB)
#define RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_EN_SET(x)         (((0 | (x)) << RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_EN_LSB) & RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_EN_MASK)
#define RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_EN_RESET          0x0
#define RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_SELFBIAS_EN_LSB   4
#define RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_SELFBIAS_EN_MSB   5
#define RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_SELFBIAS_EN_MASK  0x30
#define RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_SELFBIAS_EN_GET(x) (((x) & RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_SELFBIAS_EN_MASK) >> RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_SELFBIAS_EN_LSB)
#define RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_SELFBIAS_EN_SET(x) (((0 | (x)) << RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_SELFBIAS_EN_LSB) & RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_SELFBIAS_EN_MASK)
#define RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_SELFBIAS_EN_RESET 0x0
#define RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_THRES_LSB         0
#define RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_THRES_MSB         1
#define RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_THRES_MASK        0x3
#define RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_THRES_GET(x)      (((x) & RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_THRES_MASK) >> RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_THRES_LSB)
#define RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_THRES_SET(x)      (((0 | (x)) << RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_THRES_LSB) & RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_THRES_MASK)
#define RX_AFE_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_THRES_RESET       0x0
#define RX_AFE_LOS_REGISTER_SOURCE_SELECTION_ADDRESS                           (0x30 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define RX_AFE_LOS_REGISTER_SOURCE_SELECTION_RSTMASK                           0xff3
#define RX_AFE_LOS_REGISTER_SOURCE_SELECTION_RESET                             0x400

// 0x34 (RX_LOS_REGISTER_SOURCE_SELECTION)
#define RX_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_DEGWID_PCUR_LSB       6
#define RX_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_DEGWID_PCUR_MSB       7
#define RX_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_DEGWID_PCUR_MASK      0xc0
#define RX_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_DEGWID_PCUR_GET(x)    (((x) & RX_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_DEGWID_PCUR_MASK) >> RX_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_DEGWID_PCUR_LSB)
#define RX_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_DEGWID_PCUR_SET(x)    (((0 | (x)) << RX_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_DEGWID_PCUR_LSB) & RX_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_DEGWID_PCUR_MASK)
#define RX_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_DEGWID_PCUR_RESET     0x0
#define RX_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_DEGWID_NCUR_LSB       4
#define RX_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_DEGWID_NCUR_MSB       5
#define RX_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_DEGWID_NCUR_MASK      0x30
#define RX_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_DEGWID_NCUR_GET(x)    (((x) & RX_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_DEGWID_NCUR_MASK) >> RX_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_DEGWID_NCUR_LSB)
#define RX_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_DEGWID_NCUR_SET(x)    (((0 | (x)) << RX_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_DEGWID_NCUR_LSB) & RX_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_DEGWID_NCUR_MASK)
#define RX_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LOS_DEGWID_NCUR_RESET     0x0
#define RX_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LFPS_WIDTH_LSB            2
#define RX_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LFPS_WIDTH_MSB            3
#define RX_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LFPS_WIDTH_MASK           0xc
#define RX_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LFPS_WIDTH_GET(x)         (((x) & RX_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LFPS_WIDTH_MASK) >> RX_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LFPS_WIDTH_LSB)
#define RX_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LFPS_WIDTH_SET(x)         (((0 | (x)) << RX_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LFPS_WIDTH_LSB) & RX_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LFPS_WIDTH_MASK)
#define RX_LOS_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_LFPS_WIDTH_RESET          0x0
#define RX_LOS_REGISTER_SOURCE_SELECTION_ADDRESS                               (0x34 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define RX_LOS_REGISTER_SOURCE_SELECTION_RSTMASK                               0xfc
#define RX_LOS_REGISTER_SOURCE_SELECTION_RESET                                 0x0

// 0x38 (RX_JTAG_REGISTER_SOURCE_SELECTION)
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_BEACON_SELFBIAS_EN_LSB   14
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_BEACON_SELFBIAS_EN_MSB   15
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_BEACON_SELFBIAS_EN_MASK  0xc000
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_BEACON_SELFBIAS_EN_GET(x) (((x) & RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_BEACON_SELFBIAS_EN_MASK) >> RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_BEACON_SELFBIAS_EN_LSB)
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_BEACON_SELFBIAS_EN_SET(x) (((0 | (x)) << RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_BEACON_SELFBIAS_EN_LSB) & RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_BEACON_SELFBIAS_EN_MASK)
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_BEACON_SELFBIAS_EN_RESET 0x0
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_DCLVL_LSB  12
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_DCLVL_MSB  13
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_DCLVL_MASK 0x3000
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_DCLVL_GET(x) (((x) & RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_DCLVL_MASK) >> RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_DCLVL_LSB)
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_DCLVL_SET(x) (((0 | (x)) << RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_DCLVL_LSB) & RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_DCLVL_MASK)
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_DCLVL_RESET 0x0
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_EN_LSB     10
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_EN_MSB     11
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_EN_MASK    0xc00
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_EN_GET(x)  (((x) & RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_EN_MASK) >> RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_EN_LSB)
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_EN_SET(x)  (((0 | (x)) << RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_EN_LSB) & RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_EN_MASK)
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_EN_RESET   0x0
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_HYS_LVL_LSB 8
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_HYS_LVL_MSB 9
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_HYS_LVL_MASK 0x300
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_HYS_LVL_GET(x) (((x) & RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_HYS_LVL_MASK) >> RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_HYS_LVL_LSB)
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_HYS_LVL_SET(x) (((0 | (x)) << RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_HYS_LVL_LSB) & RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_HYS_LVL_MASK)
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_HYS_LVL_RESET 0x0
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_MODE_LSB   6
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_MODE_MSB   7
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_MODE_MASK  0xc0
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_MODE_GET(x) (((x) & RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_MODE_MASK) >> RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_MODE_LSB)
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_MODE_SET(x) (((0 | (x)) << RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_MODE_LSB) & RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_MODE_MASK)
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_MODE_RESET 0x0
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_RESET_LSB  4
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_RESET_MSB  5
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_RESET_MASK 0x30
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_RESET_GET(x) (((x) & RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_RESET_MASK) >> RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_RESET_LSB)
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_RESET_SET(x) (((0 | (x)) << RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_RESET_LSB) & RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_RESET_MASK)
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_RESET_RESET 0x0
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_INITN_LSB  2
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_INITN_MSB  3
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_INITN_MASK 0xc
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_INITN_GET(x) (((x) & RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_INITN_MASK) >> RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_INITN_LSB)
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_INITN_SET(x) (((0 | (x)) << RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_INITN_LSB) & RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_INITN_MASK)
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_INITN_RESET 0x0
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_INITP_LSB  0
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_INITP_MSB  1
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_INITP_MASK 0x3
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_INITP_GET(x) (((x) & RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_INITP_MASK) >> RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_INITP_LSB)
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_INITP_SET(x) (((0 | (x)) << RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_INITP_LSB) & RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_INITP_MASK)
#define RX_JTAG_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_ACJTAG_BEACON_INITP_RESET 0x0
#define RX_JTAG_REGISTER_SOURCE_SELECTION_ADDRESS                              (0x38 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define RX_JTAG_REGISTER_SOURCE_SELECTION_RSTMASK                              0xffff
#define RX_JTAG_REGISTER_SOURCE_SELECTION_RESET                                0x0

// 0x3c (RX_SAMPLER_REGISTER_SOURCE_SELECTION)
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_SEL_LSB           12
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_SEL_MSB           13
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_SEL_MASK          0x3000
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_SEL_GET(x)        (((x) & RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_SEL_MASK) >> RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_SEL_LSB)
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_SEL_SET(x)        (((0 | (x)) << RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_SEL_LSB) & RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_SEL_MASK)
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_SEL_RESET         0x1
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_D0_LSB            10
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_D0_MSB            11
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_D0_MASK           0xc00
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_D0_GET(x)         (((x) & RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_D0_MASK) >> RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_D0_LSB)
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_D0_SET(x)         (((0 | (x)) << RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_D0_LSB) & RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_D0_MASK)
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_D0_RESET          0x0
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_D1_LSB            8
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_D1_MSB            9
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_D1_MASK           0x300
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_D1_GET(x)         (((x) & RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_D1_MASK) >> RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_D1_LSB)
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_D1_SET(x)         (((0 | (x)) << RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_D1_LSB) & RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_D1_MASK)
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_D1_RESET          0x0
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_E0_LSB            6
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_E0_MSB            7
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_E0_MASK           0xc0
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_E0_GET(x)         (((x) & RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_E0_MASK) >> RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_E0_LSB)
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_E0_SET(x)         (((0 | (x)) << RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_E0_LSB) & RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_E0_MASK)
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_E0_RESET          0x0
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_E1_LSB            4
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_E1_MSB            5
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_E1_MASK           0x30
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_E1_GET(x)         (((x) & RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_E1_MASK) >> RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_E1_LSB)
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_E1_SET(x)         (((0 | (x)) << RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_E1_LSB) & RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_E1_MASK)
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_E1_RESET          0x0
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_EOM_LSB           2
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_EOM_MSB           3
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_EOM_MASK          0xc
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_EOM_GET(x)        (((x) & RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_EOM_MASK) >> RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_EOM_LSB)
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_EOM_SET(x)        (((0 | (x)) << RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_EOM_LSB) & RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_EOM_MASK)
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_CAL_EOM_RESET         0x0
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_EOM_VADJ_LSB          0
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_EOM_VADJ_MSB          1
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_EOM_VADJ_MASK         0x3
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_EOM_VADJ_GET(x)       (((x) & RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_EOM_VADJ_MASK) >> RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_EOM_VADJ_LSB)
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_EOM_VADJ_SET(x)       (((0 | (x)) << RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_EOM_VADJ_LSB) & RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_EOM_VADJ_MASK)
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_SRC_UPHY_SA_EOM_VADJ_RESET        0x0
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_ADDRESS                           (0x3c + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_RSTMASK                           0x3fff
#define RX_SAMPLER_REGISTER_SOURCE_SELECTION_RESET                             0x1000

// 0x40 (RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION)
#define RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_EOMSA_EN_LSB 10
#define RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_EOMSA_EN_MSB 11
#define RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_EOMSA_EN_MASK 0xc00
#define RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_EOMSA_EN_GET(x) (((x) & RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_EOMSA_EN_MASK) >> RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_EOMSA_EN_LSB)
#define RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_EOMSA_EN_SET(x) (((0 | (x)) << RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_EOMSA_EN_LSB) & RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_EOMSA_EN_MASK)
#define RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_EOMSA_EN_RESET 0x0
#define RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_SA_PI_EN_LSB 8
#define RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_SA_PI_EN_MSB 9
#define RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_SA_PI_EN_MASK 0x300
#define RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_SA_PI_EN_GET(x) (((x) & RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_SA_PI_EN_MASK) >> RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_SA_PI_EN_LSB)
#define RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_SA_PI_EN_SET(x) (((0 | (x)) << RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_SA_PI_EN_LSB) & RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_SA_PI_EN_MASK)
#define RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_SA_PI_EN_RESET 0x0
#define RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_EOM_OFFSET_LSB 6
#define RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_EOM_OFFSET_MSB 7
#define RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_EOM_OFFSET_MASK 0xc0
#define RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_EOM_OFFSET_GET(x) (((x) & RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_EOM_OFFSET_MASK) >> RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_EOM_OFFSET_LSB)
#define RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_EOM_OFFSET_SET(x) (((0 | (x)) << RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_EOM_OFFSET_LSB) & RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_EOM_OFFSET_MASK)
#define RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_EOM_OFFSET_RESET 0x0
#define RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_C_OFFSET_LSB 4
#define RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_C_OFFSET_MSB 5
#define RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_C_OFFSET_MASK 0x30
#define RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_C_OFFSET_GET(x) (((x) & RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_C_OFFSET_MASK) >> RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_C_OFFSET_LSB)
#define RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_C_OFFSET_SET(x) (((0 | (x)) << RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_C_OFFSET_LSB) & RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_C_OFFSET_MASK)
#define RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_C_OFFSET_RESET 0x0
#define RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOM_SYNC_INV_LSB 2
#define RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOM_SYNC_INV_MSB 3
#define RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOM_SYNC_INV_MASK 0xc
#define RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOM_SYNC_INV_GET(x) (((x) & RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOM_SYNC_INV_MASK) >> RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOM_SYNC_INV_LSB)
#define RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOM_SYNC_INV_SET(x) (((0 | (x)) << RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOM_SYNC_INV_LSB) & RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOM_SYNC_INV_MASK)
#define RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOM_SYNC_INV_RESET 0x0
#define RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOM_SYNC_SEL_LSB 0
#define RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOM_SYNC_SEL_MSB 1
#define RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOM_SYNC_SEL_MASK 0x3
#define RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOM_SYNC_SEL_GET(x) (((x) & RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOM_SYNC_SEL_MASK) >> RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOM_SYNC_SEL_LSB)
#define RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOM_SYNC_SEL_SET(x) (((0 | (x)) << RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOM_SYNC_SEL_LSB) & RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOM_SYNC_SEL_MASK)
#define RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOM_SYNC_SEL_RESET 0x0
#define RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_ADDRESS                 (0x40 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_RSTMASK                 0xfff
#define RX_SAMPLER_DLF_DEMUX_REGISTER_SOURCE_SELECTION_RESET                   0x0

// 0x44 (RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION)
#define RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_CDR_EN_LSB 10
#define RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_CDR_EN_MSB 11
#define RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_CDR_EN_MASK 0xc00
#define RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_CDR_EN_GET(x) (((x) & RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_CDR_EN_MASK) >> RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_CDR_EN_LSB)
#define RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_CDR_EN_SET(x) (((0 | (x)) << RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_CDR_EN_LSB) & RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_CDR_EN_MASK)
#define RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_CDR_EN_RESET 0x0
#define RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_PLOOP_EN_LSB 8
#define RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_PLOOP_EN_MSB 9
#define RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_PLOOP_EN_MASK 0x300
#define RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_PLOOP_EN_GET(x) (((x) & RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_PLOOP_EN_MASK) >> RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_PLOOP_EN_LSB)
#define RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_PLOOP_EN_SET(x) (((0 | (x)) << RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_PLOOP_EN_LSB) & RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_PLOOP_EN_MASK)
#define RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_PLOOP_EN_RESET 0x0
#define RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_FLOOP_BYPS_LSB 6
#define RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_FLOOP_BYPS_MSB 7
#define RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_FLOOP_BYPS_MASK 0xc0
#define RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_FLOOP_BYPS_GET(x) (((x) & RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_FLOOP_BYPS_MASK) >> RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_FLOOP_BYPS_LSB)
#define RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_FLOOP_BYPS_SET(x) (((0 | (x)) << RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_FLOOP_BYPS_LSB) & RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_FLOOP_BYPS_MASK)
#define RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_FLOOP_BYPS_RESET 0x0
#define RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_DLF_RATE_LSB 4
#define RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_DLF_RATE_MSB 5
#define RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_DLF_RATE_MASK 0x30
#define RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_DLF_RATE_GET(x) (((x) & RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_DLF_RATE_MASK) >> RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_DLF_RATE_LSB)
#define RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_DLF_RATE_SET(x) (((0 | (x)) << RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_DLF_RATE_LSB) & RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_DLF_RATE_MASK)
#define RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_DLF_RATE_RESET 0x0
#define RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_PLOOP_GAIN_LSB 2
#define RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_PLOOP_GAIN_MSB 3
#define RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_PLOOP_GAIN_MASK 0xc
#define RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_PLOOP_GAIN_GET(x) (((x) & RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_PLOOP_GAIN_MASK) >> RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_PLOOP_GAIN_LSB)
#define RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_PLOOP_GAIN_SET(x) (((0 | (x)) << RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_PLOOP_GAIN_LSB) & RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_PLOOP_GAIN_MASK)
#define RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_PLOOP_GAIN_RESET 0x0
#define RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXD_BIT_WIDTH_LSB 0
#define RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXD_BIT_WIDTH_MSB 1
#define RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXD_BIT_WIDTH_MASK 0x3
#define RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXD_BIT_WIDTH_GET(x) (((x) & RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXD_BIT_WIDTH_MASK) >> RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXD_BIT_WIDTH_LSB)
#define RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXD_BIT_WIDTH_SET(x) (((0 | (x)) << RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXD_BIT_WIDTH_LSB) & RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXD_BIT_WIDTH_MASK)
#define RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXD_BIT_WIDTH_RESET 0x0
#define RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_ADDRESS              (0x44 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_RSTMASK              0xfff
#define RX_DLF_DEMUX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_RESET                0x0

// 0x48 (RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION)
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_EOM_EN_LSB         14
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_EOM_EN_MSB         15
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_EOM_EN_MASK        0xc000
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_EOM_EN_GET(x)      (((x) & RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_EOM_EN_MASK) >> RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_EOM_EN_LSB)
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_EOM_EN_SET(x)      (((0 | (x)) << RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_EOM_EN_LSB) & RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_EOM_EN_MASK)
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_EOM_EN_RESET       0x0
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOMPI_SYNC_INV_LSB    12
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOMPI_SYNC_INV_MSB    13
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOMPI_SYNC_INV_MASK   0x3000
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOMPI_SYNC_INV_GET(x) (((x) & RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOMPI_SYNC_INV_MASK) >> RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOMPI_SYNC_INV_LSB)
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOMPI_SYNC_INV_SET(x) (((0 | (x)) << RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOMPI_SYNC_INV_LSB) & RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOMPI_SYNC_INV_MASK)
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOMPI_SYNC_INV_RESET  0x0
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOMPI_SYNC_SEL_LSB    10
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOMPI_SYNC_SEL_MSB    11
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOMPI_SYNC_SEL_MASK   0xc00
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOMPI_SYNC_SEL_GET(x) (((x) & RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOMPI_SYNC_SEL_MASK) >> RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOMPI_SYNC_SEL_LSB)
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOMPI_SYNC_SEL_SET(x) (((0 | (x)) << RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOMPI_SYNC_SEL_LSB) & RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOMPI_SYNC_SEL_MASK)
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOMPI_SYNC_SEL_RESET  0x0
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOMPI_SYNC_TRIG_LSB   8
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOMPI_SYNC_TRIG_MSB   9
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOMPI_SYNC_TRIG_MASK  0x300
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOMPI_SYNC_TRIG_GET(x) (((x) & RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOMPI_SYNC_TRIG_MASK) >> RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOMPI_SYNC_TRIG_LSB)
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOMPI_SYNC_TRIG_SET(x) (((0 | (x)) << RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOMPI_SYNC_TRIG_LSB) & RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOMPI_SYNC_TRIG_MASK)
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_EOMPI_SYNC_TRIG_RESET 0x0
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXPI_SWRSTN_LSB       6
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXPI_SWRSTN_MSB       7
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXPI_SWRSTN_MASK      0xc0
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXPI_SWRSTN_GET(x)    (((x) & RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXPI_SWRSTN_MASK) >> RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXPI_SWRSTN_LSB)
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXPI_SWRSTN_SET(x)    (((0 | (x)) << RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXPI_SWRSTN_LSB) & RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXPI_SWRSTN_MASK)
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXPI_SWRSTN_RESET     0x0
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXPI_SLEW_TRIM_LSB    4
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXPI_SLEW_TRIM_MSB    5
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXPI_SLEW_TRIM_MASK   0x30
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXPI_SLEW_TRIM_GET(x) (((x) & RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXPI_SLEW_TRIM_MASK) >> RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXPI_SLEW_TRIM_LSB)
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXPI_SLEW_TRIM_SET(x) (((0 | (x)) << RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXPI_SLEW_TRIM_LSB) & RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXPI_SLEW_TRIM_MASK)
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXPI_SLEW_TRIM_RESET  0x0
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXPI_RES_TRIM_LSB     2
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXPI_RES_TRIM_MSB     3
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXPI_RES_TRIM_MASK    0xc
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXPI_RES_TRIM_GET(x)  (((x) & RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXPI_RES_TRIM_MASK) >> RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXPI_RES_TRIM_LSB)
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXPI_RES_TRIM_SET(x)  (((0 | (x)) << RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXPI_RES_TRIM_LSB) & RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXPI_RES_TRIM_MASK)
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RXPI_RES_TRIM_RESET   0x0
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_SPEED_MODE_LSB     0
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_SPEED_MODE_MSB     1
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_SPEED_MODE_MASK    0x3
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_SPEED_MODE_GET(x)  (((x) & RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_SPEED_MODE_MASK) >> RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_SPEED_MODE_LSB)
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_SPEED_MODE_SET(x)  (((0 | (x)) << RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_SPEED_MODE_LSB) & RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_SPEED_MODE_MASK)
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_SRC_UPHY_RX_SPEED_MODE_RESET   0x0
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_ADDRESS                        (0x48 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_RSTMASK                        0xffff
#define RX_RXPI_EOMPI_REGISTER_SOURCE_SELECTION_RESET                          0x0

// 0x4c (ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION)
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_UPHY_IBIAS_EN_LSB         14
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_UPHY_IBIAS_EN_MSB         15
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_UPHY_IBIAS_EN_MASK        0xc000
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_UPHY_IBIAS_EN_GET(x)      (((x) & ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_UPHY_IBIAS_EN_MASK) >> ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_UPHY_IBIAS_EN_LSB)
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_UPHY_IBIAS_EN_SET(x)      (((0 | (x)) << ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_UPHY_IBIAS_EN_LSB) & ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_UPHY_IBIAS_EN_MASK)
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_UPHY_IBIAS_EN_RESET       0x0
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_UPHY_ATB_EN_LSB           12
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_UPHY_ATB_EN_MSB           13
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_UPHY_ATB_EN_MASK          0x3000
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_UPHY_ATB_EN_GET(x)        (((x) & ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_UPHY_ATB_EN_MASK) >> ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_UPHY_ATB_EN_LSB)
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_UPHY_ATB_EN_SET(x)        (((0 | (x)) << ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_UPHY_ATB_EN_LSB) & ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_UPHY_ATB_EN_MASK)
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_UPHY_ATB_EN_RESET         0x0
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_UPHY_ATB_SEL_LSB          10
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_UPHY_ATB_SEL_MSB          11
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_UPHY_ATB_SEL_MASK         0xc00
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_UPHY_ATB_SEL_GET(x)       (((x) & ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_UPHY_ATB_SEL_MASK) >> ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_UPHY_ATB_SEL_LSB)
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_UPHY_ATB_SEL_SET(x)       (((0 | (x)) << ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_UPHY_ATB_SEL_LSB) & ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_UPHY_ATB_SEL_MASK)
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_UPHY_ATB_SEL_RESET        0x0
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_VBG_EN_LSB                8
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_VBG_EN_MSB                9
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_VBG_EN_MASK               0x300
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_VBG_EN_GET(x)             (((x) & ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_VBG_EN_MASK) >> ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_VBG_EN_LSB)
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_VBG_EN_SET(x)             (((0 | (x)) << ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_VBG_EN_LSB) & ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_VBG_EN_MASK)
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_VBG_EN_RESET              0x0
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_VBG_ICPTAT_EN_LSB         6
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_VBG_ICPTAT_EN_MSB         7
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_VBG_ICPTAT_EN_MASK        0xc0
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_VBG_ICPTAT_EN_GET(x)      (((x) & ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_VBG_ICPTAT_EN_MASK) >> ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_VBG_ICPTAT_EN_LSB)
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_VBG_ICPTAT_EN_SET(x)      (((0 | (x)) << ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_VBG_ICPTAT_EN_LSB) & ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_VBG_ICPTAT_EN_MASK)
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_VBG_ICPTAT_EN_RESET       0x0
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_VBG_RBIAS_JUMPSTART_LSB   4
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_VBG_RBIAS_JUMPSTART_MSB   5
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_VBG_RBIAS_JUMPSTART_MASK  0x30
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_VBG_RBIAS_JUMPSTART_GET(x) (((x) & ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_VBG_RBIAS_JUMPSTART_MASK) >> ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_VBG_RBIAS_JUMPSTART_LSB)
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_VBG_RBIAS_JUMPSTART_SET(x) (((0 | (x)) << ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_VBG_RBIAS_JUMPSTART_LSB) & ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_VBG_RBIAS_JUMPSTART_MASK)
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_VBG_RBIAS_JUMPSTART_RESET 0x0
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_VBG_RBIAS_IPTAT_CODE_LSB  0
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_VBG_RBIAS_IPTAT_CODE_MSB  1
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_VBG_RBIAS_IPTAT_CODE_MASK 0x3
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_VBG_RBIAS_IPTAT_CODE_GET(x) (((x) & ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_VBG_RBIAS_IPTAT_CODE_MASK) >> ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_VBG_RBIAS_IPTAT_CODE_LSB)
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_VBG_RBIAS_IPTAT_CODE_SET(x) (((0 | (x)) << ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_VBG_RBIAS_IPTAT_CODE_LSB) & ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_VBG_RBIAS_IPTAT_CODE_MASK)
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_SRC_VBG_RBIAS_IPTAT_CODE_RESET 0x0
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_ADDRESS                       (0x4c + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_RSTMASK                       0xfff3
#define ATB_BANDGAP_IP_REGISTER_SOURCE_SELECTION_RESET                         0x0

// 0x50 (BANDGAP_IP_REGISTER_SOURCE_SELECTION1)
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_UPHY_ANA_EN_LSB              12
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_UPHY_ANA_EN_MSB              13
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_UPHY_ANA_EN_MASK             0x3000
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_UPHY_ANA_EN_GET(x)           (((x) & BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_UPHY_ANA_EN_MASK) >> BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_UPHY_ANA_EN_LSB)
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_UPHY_ANA_EN_SET(x)           (((0 | (x)) << BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_UPHY_ANA_EN_LSB) & BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_UPHY_ANA_EN_MASK)
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_UPHY_ANA_EN_RESET            0x0
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_CTAT_ADJ_LSB       10
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_CTAT_ADJ_MSB       11
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_CTAT_ADJ_MASK      0xc00
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_CTAT_ADJ_GET(x)    (((x) & BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_CTAT_ADJ_MASK) >> BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_CTAT_ADJ_LSB)
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_CTAT_ADJ_SET(x)    (((0 | (x)) << BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_CTAT_ADJ_LSB) & BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_CTAT_ADJ_MASK)
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_CTAT_ADJ_RESET     0x0
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_VREF_ADJ_LSB       8
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_VREF_ADJ_MSB       9
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_VREF_ADJ_MASK      0x300
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_VREF_ADJ_GET(x)    (((x) & BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_VREF_ADJ_MASK) >> BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_VREF_ADJ_LSB)
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_VREF_ADJ_SET(x)    (((0 | (x)) << BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_VREF_ADJ_LSB) & BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_VREF_ADJ_MASK)
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_VREF_ADJ_RESET     0x0
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_VDD_DIV_R_EN_LSB   6
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_VDD_DIV_R_EN_MSB   7
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_VDD_DIV_R_EN_MASK  0xc0
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_VDD_DIV_R_EN_GET(x) (((x) & BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_VDD_DIV_R_EN_MASK) >> BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_VDD_DIV_R_EN_LSB)
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_VDD_DIV_R_EN_SET(x) (((0 | (x)) << BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_VDD_DIV_R_EN_LSB) & BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_VDD_DIV_R_EN_MASK)
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_VDD_DIV_R_EN_RESET 0x0
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_TEST_LSB           4
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_TEST_MSB           5
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_TEST_MASK          0x30
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_TEST_GET(x)        (((x) & BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_TEST_MASK) >> BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_TEST_LSB)
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_TEST_SET(x)        (((0 | (x)) << BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_TEST_LSB) & BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_TEST_MASK)
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_TEST_RESET         0x0
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_TMX_VBGRCAL_EN_LSB 2
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_TMX_VBGRCAL_EN_MSB 3
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_TMX_VBGRCAL_EN_MASK 0xc
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_TMX_VBGRCAL_EN_GET(x) (((x) & BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_TMX_VBGRCAL_EN_MASK) >> BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_TMX_VBGRCAL_EN_LSB)
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_TMX_VBGRCAL_EN_SET(x) (((0 | (x)) << BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_TMX_VBGRCAL_EN_LSB) & BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_TMX_VBGRCAL_EN_MASK)
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_TMX_VBGRCAL_EN_RESET 0x0
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_VBGR_PATH_EN_LSB   0
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_VBGR_PATH_EN_MSB   1
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_VBGR_PATH_EN_MASK  0x3
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_VBGR_PATH_EN_GET(x) (((x) & BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_VBGR_PATH_EN_MASK) >> BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_VBGR_PATH_EN_LSB)
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_VBGR_PATH_EN_SET(x) (((0 | (x)) << BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_VBGR_PATH_EN_LSB) & BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_VBGR_PATH_EN_MASK)
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_SRC_VBG_RBIAS_VBGR_PATH_EN_RESET 0x0
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_ADDRESS                          (0x50 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_RSTMASK                          0x3fff
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION1_RESET                            0x0

// 0x54 (BANDGAP_IP_REGISTER_SOURCE_SELECTION_2)
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_SRC_VBG_RBIAS_VBGR_UT_PATH_EN_LSB 10
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_SRC_VBG_RBIAS_VBGR_UT_PATH_EN_MSB 11
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_SRC_VBG_RBIAS_VBGR_UT_PATH_EN_MASK 0xc00
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_SRC_VBG_RBIAS_VBGR_UT_PATH_EN_GET(x) (((x) & BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_SRC_VBG_RBIAS_VBGR_UT_PATH_EN_MASK) >> BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_SRC_VBG_RBIAS_VBGR_UT_PATH_EN_LSB)
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_SRC_VBG_RBIAS_VBGR_UT_PATH_EN_SET(x) (((0 | (x)) << BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_SRC_VBG_RBIAS_VBGR_UT_PATH_EN_LSB) & BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_SRC_VBG_RBIAS_VBGR_UT_PATH_EN_MASK)
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_SRC_VBG_RBIAS_VBGR_UT_PATH_EN_RESET 0x0
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_SRC_VBG_RBIAS_TEMP_EN_LSB       8
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_SRC_VBG_RBIAS_TEMP_EN_MSB       9
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_SRC_VBG_RBIAS_TEMP_EN_MASK      0x300
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_SRC_VBG_RBIAS_TEMP_EN_GET(x)    (((x) & BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_SRC_VBG_RBIAS_TEMP_EN_MASK) >> BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_SRC_VBG_RBIAS_TEMP_EN_LSB)
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_SRC_VBG_RBIAS_TEMP_EN_SET(x)    (((0 | (x)) << BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_SRC_VBG_RBIAS_TEMP_EN_LSB) & BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_SRC_VBG_RBIAS_TEMP_EN_MASK)
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_SRC_VBG_RBIAS_TEMP_EN_RESET     0x0
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_SRC_VBG_RBIAS_LPF_EN_LSB        6
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_SRC_VBG_RBIAS_LPF_EN_MSB        7
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_SRC_VBG_RBIAS_LPF_EN_MASK       0xc0
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_SRC_VBG_RBIAS_LPF_EN_GET(x)     (((x) & BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_SRC_VBG_RBIAS_LPF_EN_MASK) >> BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_SRC_VBG_RBIAS_LPF_EN_LSB)
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_SRC_VBG_RBIAS_LPF_EN_SET(x)     (((0 | (x)) << BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_SRC_VBG_RBIAS_LPF_EN_LSB) & BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_SRC_VBG_RBIAS_LPF_EN_MASK)
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_SRC_VBG_RBIAS_LPF_EN_RESET      0x0
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_SRC_VBG_RBIAS_ICAL_PATH_EN_LSB  4
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_SRC_VBG_RBIAS_ICAL_PATH_EN_MSB  5
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_SRC_VBG_RBIAS_ICAL_PATH_EN_MASK 0x30
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_SRC_VBG_RBIAS_ICAL_PATH_EN_GET(x) (((x) & BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_SRC_VBG_RBIAS_ICAL_PATH_EN_MASK) >> BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_SRC_VBG_RBIAS_ICAL_PATH_EN_LSB)
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_SRC_VBG_RBIAS_ICAL_PATH_EN_SET(x) (((0 | (x)) << BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_SRC_VBG_RBIAS_ICAL_PATH_EN_LSB) & BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_SRC_VBG_RBIAS_ICAL_PATH_EN_MASK)
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_SRC_VBG_RBIAS_ICAL_PATH_EN_RESET 0x0
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_ADDRESS                         (0x54 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_RSTMASK                         0xff0
#define BANDGAP_IP_REGISTER_SOURCE_SELECTION_2_RESET                           0x0

// 0x78 (SIGDETREGISTERS)
#define SIGDETREGISTERS_RESTART_PCIE_SIGDET_OFFSET_CALIBRATION_LSB             15
#define SIGDETREGISTERS_RESTART_PCIE_SIGDET_OFFSET_CALIBRATION_MSB             15
#define SIGDETREGISTERS_RESTART_PCIE_SIGDET_OFFSET_CALIBRATION_MASK            0x8000
#define SIGDETREGISTERS_RESTART_PCIE_SIGDET_OFFSET_CALIBRATION_GET(x)          (((x) & SIGDETREGISTERS_RESTART_PCIE_SIGDET_OFFSET_CALIBRATION_MASK) >> SIGDETREGISTERS_RESTART_PCIE_SIGDET_OFFSET_CALIBRATION_LSB)
#define SIGDETREGISTERS_RESTART_PCIE_SIGDET_OFFSET_CALIBRATION_SET(x)          (((0 | (x)) << SIGDETREGISTERS_RESTART_PCIE_SIGDET_OFFSET_CALIBRATION_LSB) & SIGDETREGISTERS_RESTART_PCIE_SIGDET_OFFSET_CALIBRATION_MASK)
#define SIGDETREGISTERS_RESTART_PCIE_SIGDET_OFFSET_CALIBRATION_RESET           0x0
#define SIGDETREGISTERS_SIGDET_RX_LOS_THRES_REG_LSB                            4
#define SIGDETREGISTERS_SIGDET_RX_LOS_THRES_REG_MSB                            10
#define SIGDETREGISTERS_SIGDET_RX_LOS_THRES_REG_MASK                           0x7f0
#define SIGDETREGISTERS_SIGDET_RX_LOS_THRES_REG_GET(x)                         (((x) & SIGDETREGISTERS_SIGDET_RX_LOS_THRES_REG_MASK) >> SIGDETREGISTERS_SIGDET_RX_LOS_THRES_REG_LSB)
#define SIGDETREGISTERS_SIGDET_RX_LOS_THRES_REG_SET(x)                         (((0 | (x)) << SIGDETREGISTERS_SIGDET_RX_LOS_THRES_REG_LSB) & SIGDETREGISTERS_SIGDET_RX_LOS_THRES_REG_MASK)
#define SIGDETREGISTERS_SIGDET_RX_LOS_THRES_REG_RESET                          0x0
#define SIGDETREGISTERS_PCIE_SIGDET_OFFSET_CALIBRATION_TIMEOUT_REG_LSB         3
#define SIGDETREGISTERS_PCIE_SIGDET_OFFSET_CALIBRATION_TIMEOUT_REG_MSB         3
#define SIGDETREGISTERS_PCIE_SIGDET_OFFSET_CALIBRATION_TIMEOUT_REG_MASK        0x8
#define SIGDETREGISTERS_PCIE_SIGDET_OFFSET_CALIBRATION_TIMEOUT_REG_GET(x)      (((x) & SIGDETREGISTERS_PCIE_SIGDET_OFFSET_CALIBRATION_TIMEOUT_REG_MASK) >> SIGDETREGISTERS_PCIE_SIGDET_OFFSET_CALIBRATION_TIMEOUT_REG_LSB)
#define SIGDETREGISTERS_PCIE_SIGDET_OFFSET_CALIBRATION_TIMEOUT_REG_SET(x)      (((0 | (x)) << SIGDETREGISTERS_PCIE_SIGDET_OFFSET_CALIBRATION_TIMEOUT_REG_LSB) & SIGDETREGISTERS_PCIE_SIGDET_OFFSET_CALIBRATION_TIMEOUT_REG_MASK)
#define SIGDETREGISTERS_PCIE_SIGDET_OFFSET_CALIBRATION_TIMEOUT_REG_RESET       0x0
#define SIGDETREGISTERS_PCIE_SIGDET_OFFSET_CALIBRATION_DONE_REG_LSB            2
#define SIGDETREGISTERS_PCIE_SIGDET_OFFSET_CALIBRATION_DONE_REG_MSB            2
#define SIGDETREGISTERS_PCIE_SIGDET_OFFSET_CALIBRATION_DONE_REG_MASK           0x4
#define SIGDETREGISTERS_PCIE_SIGDET_OFFSET_CALIBRATION_DONE_REG_GET(x)         (((x) & SIGDETREGISTERS_PCIE_SIGDET_OFFSET_CALIBRATION_DONE_REG_MASK) >> SIGDETREGISTERS_PCIE_SIGDET_OFFSET_CALIBRATION_DONE_REG_LSB)
#define SIGDETREGISTERS_PCIE_SIGDET_OFFSET_CALIBRATION_DONE_REG_SET(x)         (((0 | (x)) << SIGDETREGISTERS_PCIE_SIGDET_OFFSET_CALIBRATION_DONE_REG_LSB) & SIGDETREGISTERS_PCIE_SIGDET_OFFSET_CALIBRATION_DONE_REG_MASK)
#define SIGDETREGISTERS_PCIE_SIGDET_OFFSET_CALIBRATION_DONE_REG_RESET          0x0
#define SIGDETREGISTERS_PCIE_SIGDET_OFFSET_OVERFLOW_STATE_REG_LSB              1
#define SIGDETREGISTERS_PCIE_SIGDET_OFFSET_OVERFLOW_STATE_REG_MSB              1
#define SIGDETREGISTERS_PCIE_SIGDET_OFFSET_OVERFLOW_STATE_REG_MASK             0x2
#define SIGDETREGISTERS_PCIE_SIGDET_OFFSET_OVERFLOW_STATE_REG_GET(x)           (((x) & SIGDETREGISTERS_PCIE_SIGDET_OFFSET_OVERFLOW_STATE_REG_MASK) >> SIGDETREGISTERS_PCIE_SIGDET_OFFSET_OVERFLOW_STATE_REG_LSB)
#define SIGDETREGISTERS_PCIE_SIGDET_OFFSET_OVERFLOW_STATE_REG_SET(x)           (((0 | (x)) << SIGDETREGISTERS_PCIE_SIGDET_OFFSET_OVERFLOW_STATE_REG_LSB) & SIGDETREGISTERS_PCIE_SIGDET_OFFSET_OVERFLOW_STATE_REG_MASK)
#define SIGDETREGISTERS_PCIE_SIGDET_OFFSET_OVERFLOW_STATE_REG_RESET            0x0
#define SIGDETREGISTERS_PCIE_SIGDET_OFFSET_UNDERFLOW_STATE_REG_LSB             0
#define SIGDETREGISTERS_PCIE_SIGDET_OFFSET_UNDERFLOW_STATE_REG_MSB             0
#define SIGDETREGISTERS_PCIE_SIGDET_OFFSET_UNDERFLOW_STATE_REG_MASK            0x1
#define SIGDETREGISTERS_PCIE_SIGDET_OFFSET_UNDERFLOW_STATE_REG_GET(x)          (((x) & SIGDETREGISTERS_PCIE_SIGDET_OFFSET_UNDERFLOW_STATE_REG_MASK) >> SIGDETREGISTERS_PCIE_SIGDET_OFFSET_UNDERFLOW_STATE_REG_LSB)
#define SIGDETREGISTERS_PCIE_SIGDET_OFFSET_UNDERFLOW_STATE_REG_SET(x)          (((0 | (x)) << SIGDETREGISTERS_PCIE_SIGDET_OFFSET_UNDERFLOW_STATE_REG_LSB) & SIGDETREGISTERS_PCIE_SIGDET_OFFSET_UNDERFLOW_STATE_REG_MASK)
#define SIGDETREGISTERS_PCIE_SIGDET_OFFSET_UNDERFLOW_STATE_REG_RESET           0x0
#define SIGDETREGISTERS_ADDRESS                                                (0x78 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define SIGDETREGISTERS_RSTMASK                                                0x87ff
#define SIGDETREGISTERS_RESET                                                  0x0

// 0x7c (LOSTHRESHREGISTER)
#define LOSTHRESHREGISTER_REG_LOS_VTH_LSB                                      8
#define LOSTHRESHREGISTER_REG_LOS_VTH_MSB                                      14
#define LOSTHRESHREGISTER_REG_LOS_VTH_MASK                                     0x7f00
#define LOSTHRESHREGISTER_REG_LOS_VTH_GET(x)                                   (((x) & LOSTHRESHREGISTER_REG_LOS_VTH_MASK) >> LOSTHRESHREGISTER_REG_LOS_VTH_LSB)
#define LOSTHRESHREGISTER_REG_LOS_VTH_SET(x)                                   (((0 | (x)) << LOSTHRESHREGISTER_REG_LOS_VTH_LSB) & LOSTHRESHREGISTER_REG_LOS_VTH_MASK)
#define LOSTHRESHREGISTER_REG_LOS_VTH_RESET                                    0x14
#define LOSTHRESHREGISTER_ADDRESS                                              (0x7c + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define LOSTHRESHREGISTER_RSTMASK                                              0x7f00
#define LOSTHRESHREGISTER_RESET                                                0x1400

// 0x80 (CDR_CONTROL_REGISTER_1)
#define CDR_CONTROL_REGISTER_1_FREQ_LOOP_FREEZE_LSB                            15
#define CDR_CONTROL_REGISTER_1_FREQ_LOOP_FREEZE_MSB                            15
#define CDR_CONTROL_REGISTER_1_FREQ_LOOP_FREEZE_MASK                           0x8000
#define CDR_CONTROL_REGISTER_1_FREQ_LOOP_FREEZE_GET(x)                         (((x) & CDR_CONTROL_REGISTER_1_FREQ_LOOP_FREEZE_MASK) >> CDR_CONTROL_REGISTER_1_FREQ_LOOP_FREEZE_LSB)
#define CDR_CONTROL_REGISTER_1_FREQ_LOOP_FREEZE_SET(x)                         (((0 | (x)) << CDR_CONTROL_REGISTER_1_FREQ_LOOP_FREEZE_LSB) & CDR_CONTROL_REGISTER_1_FREQ_LOOP_FREEZE_MASK)
#define CDR_CONTROL_REGISTER_1_FREQ_LOOP_FREEZE_RESET                          0x0
#define CDR_CONTROL_REGISTER_1_BYPASS_FREQ_LSB                                 14
#define CDR_CONTROL_REGISTER_1_BYPASS_FREQ_MSB                                 14
#define CDR_CONTROL_REGISTER_1_BYPASS_FREQ_MASK                                0x4000
#define CDR_CONTROL_REGISTER_1_BYPASS_FREQ_GET(x)                              (((x) & CDR_CONTROL_REGISTER_1_BYPASS_FREQ_MASK) >> CDR_CONTROL_REGISTER_1_BYPASS_FREQ_LSB)
#define CDR_CONTROL_REGISTER_1_BYPASS_FREQ_SET(x)                              (((0 | (x)) << CDR_CONTROL_REGISTER_1_BYPASS_FREQ_LSB) & CDR_CONTROL_REGISTER_1_BYPASS_FREQ_MASK)
#define CDR_CONTROL_REGISTER_1_BYPASS_FREQ_RESET                               0x0
#define CDR_CONTROL_REGISTER_1_EYESOCKET_PHROT_EN_LSB                          13
#define CDR_CONTROL_REGISTER_1_EYESOCKET_PHROT_EN_MSB                          13
#define CDR_CONTROL_REGISTER_1_EYESOCKET_PHROT_EN_MASK                         0x2000
#define CDR_CONTROL_REGISTER_1_EYESOCKET_PHROT_EN_GET(x)                       (((x) & CDR_CONTROL_REGISTER_1_EYESOCKET_PHROT_EN_MASK) >> CDR_CONTROL_REGISTER_1_EYESOCKET_PHROT_EN_LSB)
#define CDR_CONTROL_REGISTER_1_EYESOCKET_PHROT_EN_SET(x)                       (((0 | (x)) << CDR_CONTROL_REGISTER_1_EYESOCKET_PHROT_EN_LSB) & CDR_CONTROL_REGISTER_1_EYESOCKET_PHROT_EN_MASK)
#define CDR_CONTROL_REGISTER_1_EYESOCKET_PHROT_EN_RESET                        0x0
#define CDR_CONTROL_REGISTER_1_BYPASS_OFL_LSB                                  12
#define CDR_CONTROL_REGISTER_1_BYPASS_OFL_MSB                                  12
#define CDR_CONTROL_REGISTER_1_BYPASS_OFL_MASK                                 0x1000
#define CDR_CONTROL_REGISTER_1_BYPASS_OFL_GET(x)                               (((x) & CDR_CONTROL_REGISTER_1_BYPASS_OFL_MASK) >> CDR_CONTROL_REGISTER_1_BYPASS_OFL_LSB)
#define CDR_CONTROL_REGISTER_1_BYPASS_OFL_SET(x)                               (((0 | (x)) << CDR_CONTROL_REGISTER_1_BYPASS_OFL_LSB) & CDR_CONTROL_REGISTER_1_BYPASS_OFL_MASK)
#define CDR_CONTROL_REGISTER_1_BYPASS_OFL_RESET                                0x0
#define CDR_CONTROL_REGISTER_1_MANU_OFL_LSB                                    9
#define CDR_CONTROL_REGISTER_1_MANU_OFL_MSB                                    9
#define CDR_CONTROL_REGISTER_1_MANU_OFL_MASK                                   0x200
#define CDR_CONTROL_REGISTER_1_MANU_OFL_GET(x)                                 (((x) & CDR_CONTROL_REGISTER_1_MANU_OFL_MASK) >> CDR_CONTROL_REGISTER_1_MANU_OFL_LSB)
#define CDR_CONTROL_REGISTER_1_MANU_OFL_SET(x)                                 (((0 | (x)) << CDR_CONTROL_REGISTER_1_MANU_OFL_LSB) & CDR_CONTROL_REGISTER_1_MANU_OFL_MASK)
#define CDR_CONTROL_REGISTER_1_MANU_OFL_RESET                                  0x1
#define CDR_CONTROL_REGISTER_1_CDR_INITIAL_SETTING_LSB                         8
#define CDR_CONTROL_REGISTER_1_CDR_INITIAL_SETTING_MSB                         8
#define CDR_CONTROL_REGISTER_1_CDR_INITIAL_SETTING_MASK                        0x100
#define CDR_CONTROL_REGISTER_1_CDR_INITIAL_SETTING_GET(x)                      (((x) & CDR_CONTROL_REGISTER_1_CDR_INITIAL_SETTING_MASK) >> CDR_CONTROL_REGISTER_1_CDR_INITIAL_SETTING_LSB)
#define CDR_CONTROL_REGISTER_1_CDR_INITIAL_SETTING_SET(x)                      (((0 | (x)) << CDR_CONTROL_REGISTER_1_CDR_INITIAL_SETTING_LSB) & CDR_CONTROL_REGISTER_1_CDR_INITIAL_SETTING_MASK)
#define CDR_CONTROL_REGISTER_1_CDR_INITIAL_SETTING_RESET                       0x0
#define CDR_CONTROL_REGISTER_1_FREQ_GAIN_LSB                                   4
#define CDR_CONTROL_REGISTER_1_FREQ_GAIN_MSB                                   5
#define CDR_CONTROL_REGISTER_1_FREQ_GAIN_MASK                                  0x30
#define CDR_CONTROL_REGISTER_1_FREQ_GAIN_GET(x)                                (((x) & CDR_CONTROL_REGISTER_1_FREQ_GAIN_MASK) >> CDR_CONTROL_REGISTER_1_FREQ_GAIN_LSB)
#define CDR_CONTROL_REGISTER_1_FREQ_GAIN_SET(x)                                (((0 | (x)) << CDR_CONTROL_REGISTER_1_FREQ_GAIN_LSB) & CDR_CONTROL_REGISTER_1_FREQ_GAIN_MASK)
#define CDR_CONTROL_REGISTER_1_FREQ_GAIN_RESET                                 0x0
#define CDR_CONTROL_REGISTER_1_FIXED_OFFSET_LSB                                3
#define CDR_CONTROL_REGISTER_1_FIXED_OFFSET_MSB                                3
#define CDR_CONTROL_REGISTER_1_FIXED_OFFSET_MASK                               0x8
#define CDR_CONTROL_REGISTER_1_FIXED_OFFSET_GET(x)                             (((x) & CDR_CONTROL_REGISTER_1_FIXED_OFFSET_MASK) >> CDR_CONTROL_REGISTER_1_FIXED_OFFSET_LSB)
#define CDR_CONTROL_REGISTER_1_FIXED_OFFSET_SET(x)                             (((0 | (x)) << CDR_CONTROL_REGISTER_1_FIXED_OFFSET_LSB) & CDR_CONTROL_REGISTER_1_FIXED_OFFSET_MASK)
#define CDR_CONTROL_REGISTER_1_FIXED_OFFSET_RESET                              0x0
#define CDR_CONTROL_REGISTER_1_OFFSET_INJECT_LSB                               2
#define CDR_CONTROL_REGISTER_1_OFFSET_INJECT_MSB                               2
#define CDR_CONTROL_REGISTER_1_OFFSET_INJECT_MASK                              0x4
#define CDR_CONTROL_REGISTER_1_OFFSET_INJECT_GET(x)                            (((x) & CDR_CONTROL_REGISTER_1_OFFSET_INJECT_MASK) >> CDR_CONTROL_REGISTER_1_OFFSET_INJECT_LSB)
#define CDR_CONTROL_REGISTER_1_OFFSET_INJECT_SET(x)                            (((0 | (x)) << CDR_CONTROL_REGISTER_1_OFFSET_INJECT_LSB) & CDR_CONTROL_REGISTER_1_OFFSET_INJECT_MASK)
#define CDR_CONTROL_REGISTER_1_OFFSET_INJECT_RESET                             0x0
#define CDR_CONTROL_REGISTER_1_BYPASS_RX_SDO_HP_LSB                            1
#define CDR_CONTROL_REGISTER_1_BYPASS_RX_SDO_HP_MSB                            1
#define CDR_CONTROL_REGISTER_1_BYPASS_RX_SDO_HP_MASK                           0x2
#define CDR_CONTROL_REGISTER_1_BYPASS_RX_SDO_HP_GET(x)                         (((x) & CDR_CONTROL_REGISTER_1_BYPASS_RX_SDO_HP_MASK) >> CDR_CONTROL_REGISTER_1_BYPASS_RX_SDO_HP_LSB)
#define CDR_CONTROL_REGISTER_1_BYPASS_RX_SDO_HP_SET(x)                         (((0 | (x)) << CDR_CONTROL_REGISTER_1_BYPASS_RX_SDO_HP_LSB) & CDR_CONTROL_REGISTER_1_BYPASS_RX_SDO_HP_MASK)
#define CDR_CONTROL_REGISTER_1_BYPASS_RX_SDO_HP_RESET                          0x0
#define CDR_CONTROL_REGISTER_1_UPHY_INT_LPBK_LSB                               0
#define CDR_CONTROL_REGISTER_1_UPHY_INT_LPBK_MSB                               0
#define CDR_CONTROL_REGISTER_1_UPHY_INT_LPBK_MASK                              0x1
#define CDR_CONTROL_REGISTER_1_UPHY_INT_LPBK_GET(x)                            (((x) & CDR_CONTROL_REGISTER_1_UPHY_INT_LPBK_MASK) >> CDR_CONTROL_REGISTER_1_UPHY_INT_LPBK_LSB)
#define CDR_CONTROL_REGISTER_1_UPHY_INT_LPBK_SET(x)                            (((0 | (x)) << CDR_CONTROL_REGISTER_1_UPHY_INT_LPBK_LSB) & CDR_CONTROL_REGISTER_1_UPHY_INT_LPBK_MASK)
#define CDR_CONTROL_REGISTER_1_UPHY_INT_LPBK_RESET                             0x0
#define CDR_CONTROL_REGISTER_1_ADDRESS                                         (0x80 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define CDR_CONTROL_REGISTER_1_RSTMASK                                         0xf33f
#define CDR_CONTROL_REGISTER_1_RESET                                           0x200

// 0x84 (CDR_CONTROL_REGISTER_2)
#define CDR_CONTROL_REGISTER_2_UPPER_BOUNDARY_OFL_LSB                          0
#define CDR_CONTROL_REGISTER_2_UPPER_BOUNDARY_OFL_MSB                          15
#define CDR_CONTROL_REGISTER_2_UPPER_BOUNDARY_OFL_MASK                         0xffff
#define CDR_CONTROL_REGISTER_2_UPPER_BOUNDARY_OFL_GET(x)                       (((x) & CDR_CONTROL_REGISTER_2_UPPER_BOUNDARY_OFL_MASK) >> CDR_CONTROL_REGISTER_2_UPPER_BOUNDARY_OFL_LSB)
#define CDR_CONTROL_REGISTER_2_UPPER_BOUNDARY_OFL_SET(x)                       (((0 | (x)) << CDR_CONTROL_REGISTER_2_UPPER_BOUNDARY_OFL_LSB) & CDR_CONTROL_REGISTER_2_UPPER_BOUNDARY_OFL_MASK)
#define CDR_CONTROL_REGISTER_2_UPPER_BOUNDARY_OFL_RESET                        0x0
#define CDR_CONTROL_REGISTER_2_ADDRESS                                         (0x84 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define CDR_CONTROL_REGISTER_2_RSTMASK                                         0xffff
#define CDR_CONTROL_REGISTER_2_RESET                                           0x0

// 0x88 (CDR_CONTROL_REGISTER_3)
#define CDR_CONTROL_REGISTER_3_LOWER_BOUNDARY_OFL_LSB                          0
#define CDR_CONTROL_REGISTER_3_LOWER_BOUNDARY_OFL_MSB                          15
#define CDR_CONTROL_REGISTER_3_LOWER_BOUNDARY_OFL_MASK                         0xffff
#define CDR_CONTROL_REGISTER_3_LOWER_BOUNDARY_OFL_GET(x)                       (((x) & CDR_CONTROL_REGISTER_3_LOWER_BOUNDARY_OFL_MASK) >> CDR_CONTROL_REGISTER_3_LOWER_BOUNDARY_OFL_LSB)
#define CDR_CONTROL_REGISTER_3_LOWER_BOUNDARY_OFL_SET(x)                       (((0 | (x)) << CDR_CONTROL_REGISTER_3_LOWER_BOUNDARY_OFL_LSB) & CDR_CONTROL_REGISTER_3_LOWER_BOUNDARY_OFL_MASK)
#define CDR_CONTROL_REGISTER_3_LOWER_BOUNDARY_OFL_RESET                        0x0
#define CDR_CONTROL_REGISTER_3_ADDRESS                                         (0x88 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define CDR_CONTROL_REGISTER_3_RSTMASK                                         0xffff
#define CDR_CONTROL_REGISTER_3_RESET                                           0x0

// 0x8c (CDR_CONTROL_REGISTER_4)
#define CDR_CONTROL_REGISTER_4_CDR_FREQ_INITIAL_VALUE_19_10_LSB                0
#define CDR_CONTROL_REGISTER_4_CDR_FREQ_INITIAL_VALUE_19_10_MSB                9
#define CDR_CONTROL_REGISTER_4_CDR_FREQ_INITIAL_VALUE_19_10_MASK               0x3ff
#define CDR_CONTROL_REGISTER_4_CDR_FREQ_INITIAL_VALUE_19_10_GET(x)             (((x) & CDR_CONTROL_REGISTER_4_CDR_FREQ_INITIAL_VALUE_19_10_MASK) >> CDR_CONTROL_REGISTER_4_CDR_FREQ_INITIAL_VALUE_19_10_LSB)
#define CDR_CONTROL_REGISTER_4_CDR_FREQ_INITIAL_VALUE_19_10_SET(x)             (((0 | (x)) << CDR_CONTROL_REGISTER_4_CDR_FREQ_INITIAL_VALUE_19_10_LSB) & CDR_CONTROL_REGISTER_4_CDR_FREQ_INITIAL_VALUE_19_10_MASK)
#define CDR_CONTROL_REGISTER_4_CDR_FREQ_INITIAL_VALUE_19_10_RESET              0x0
#define CDR_CONTROL_REGISTER_4_ADDRESS                                         (0x8c + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define CDR_CONTROL_REGISTER_4_RSTMASK                                         0x3ff
#define CDR_CONTROL_REGISTER_4_RESET                                           0x0

// 0x90 (CDR_CONTROL_REGISTER_5)
#define CDR_CONTROL_REGISTER_5_CDR_FREQ_INITIAL_VALUE_9_0_LSB                  0
#define CDR_CONTROL_REGISTER_5_CDR_FREQ_INITIAL_VALUE_9_0_MSB                  9
#define CDR_CONTROL_REGISTER_5_CDR_FREQ_INITIAL_VALUE_9_0_MASK                 0x3ff
#define CDR_CONTROL_REGISTER_5_CDR_FREQ_INITIAL_VALUE_9_0_GET(x)               (((x) & CDR_CONTROL_REGISTER_5_CDR_FREQ_INITIAL_VALUE_9_0_MASK) >> CDR_CONTROL_REGISTER_5_CDR_FREQ_INITIAL_VALUE_9_0_LSB)
#define CDR_CONTROL_REGISTER_5_CDR_FREQ_INITIAL_VALUE_9_0_SET(x)               (((0 | (x)) << CDR_CONTROL_REGISTER_5_CDR_FREQ_INITIAL_VALUE_9_0_LSB) & CDR_CONTROL_REGISTER_5_CDR_FREQ_INITIAL_VALUE_9_0_MASK)
#define CDR_CONTROL_REGISTER_5_CDR_FREQ_INITIAL_VALUE_9_0_RESET                0x0
#define CDR_CONTROL_REGISTER_5_ADDRESS                                         (0x90 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define CDR_CONTROL_REGISTER_5_RSTMASK                                         0x3ff
#define CDR_CONTROL_REGISTER_5_RESET                                           0x0

// 0x94 (CDR_CONTROL_REGISTER_6)
#define CDR_CONTROL_REGISTER_6_OFFSET_PIPH_LSB                                 0
#define CDR_CONTROL_REGISTER_6_OFFSET_PIPH_MSB                                 15
#define CDR_CONTROL_REGISTER_6_OFFSET_PIPH_MASK                                0xffff
#define CDR_CONTROL_REGISTER_6_OFFSET_PIPH_GET(x)                              (((x) & CDR_CONTROL_REGISTER_6_OFFSET_PIPH_MASK) >> CDR_CONTROL_REGISTER_6_OFFSET_PIPH_LSB)
#define CDR_CONTROL_REGISTER_6_OFFSET_PIPH_SET(x)                              (((0 | (x)) << CDR_CONTROL_REGISTER_6_OFFSET_PIPH_LSB) & CDR_CONTROL_REGISTER_6_OFFSET_PIPH_MASK)
#define CDR_CONTROL_REGISTER_6_OFFSET_PIPH_RESET                               0x0
#define CDR_CONTROL_REGISTER_6_ADDRESS                                         (0x94 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define CDR_CONTROL_REGISTER_6_RSTMASK                                         0xffff
#define CDR_CONTROL_REGISTER_6_RESET                                           0x0

// 0x98 (CDR_CONTROL_REGISTER_7)
#define CDR_CONTROL_REGISTER_7_CEDAR_STATE_LSB                                 0
#define CDR_CONTROL_REGISTER_7_CEDAR_STATE_MSB                                 15
#define CDR_CONTROL_REGISTER_7_CEDAR_STATE_MASK                                0xffff
#define CDR_CONTROL_REGISTER_7_CEDAR_STATE_GET(x)                              (((x) & CDR_CONTROL_REGISTER_7_CEDAR_STATE_MASK) >> CDR_CONTROL_REGISTER_7_CEDAR_STATE_LSB)
#define CDR_CONTROL_REGISTER_7_CEDAR_STATE_SET(x)                              (((0 | (x)) << CDR_CONTROL_REGISTER_7_CEDAR_STATE_LSB) & CDR_CONTROL_REGISTER_7_CEDAR_STATE_MASK)
#define CDR_CONTROL_REGISTER_7_CEDAR_STATE_RESET                               0x0
#define CDR_CONTROL_REGISTER_7_ADDRESS                                         (0x98 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define CDR_CONTROL_REGISTER_7_RSTMASK                                         0xffff
#define CDR_CONTROL_REGISTER_7_RESET                                           0x0

// 0x9c (SSCG_CONTROL_REGISTER_1)
#define SSCG_CONTROL_REGISTER_1_UPHY_SSCG_FSTEP_21_12_LSB                      0
#define SSCG_CONTROL_REGISTER_1_UPHY_SSCG_FSTEP_21_12_MSB                      9
#define SSCG_CONTROL_REGISTER_1_UPHY_SSCG_FSTEP_21_12_MASK                     0x3ff
#define SSCG_CONTROL_REGISTER_1_UPHY_SSCG_FSTEP_21_12_GET(x)                   (((x) & SSCG_CONTROL_REGISTER_1_UPHY_SSCG_FSTEP_21_12_MASK) >> SSCG_CONTROL_REGISTER_1_UPHY_SSCG_FSTEP_21_12_LSB)
#define SSCG_CONTROL_REGISTER_1_UPHY_SSCG_FSTEP_21_12_SET(x)                   (((0 | (x)) << SSCG_CONTROL_REGISTER_1_UPHY_SSCG_FSTEP_21_12_LSB) & SSCG_CONTROL_REGISTER_1_UPHY_SSCG_FSTEP_21_12_MASK)
#define SSCG_CONTROL_REGISTER_1_UPHY_SSCG_FSTEP_21_12_RESET                    0x0
#define SSCG_CONTROL_REGISTER_1_ADDRESS                                        (0x9c + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define SSCG_CONTROL_REGISTER_1_RSTMASK                                        0x3ff
#define SSCG_CONTROL_REGISTER_1_RESET                                          0x0

// 0xa0 (SSCG_CONTROL_REGISTER_2)
#define SSCG_CONTROL_REGISTER_2_UPHY_SSCG_FSTEP_11_0_LSB                       0
#define SSCG_CONTROL_REGISTER_2_UPHY_SSCG_FSTEP_11_0_MSB                       11
#define SSCG_CONTROL_REGISTER_2_UPHY_SSCG_FSTEP_11_0_MASK                      0xfff
#define SSCG_CONTROL_REGISTER_2_UPHY_SSCG_FSTEP_11_0_GET(x)                    (((x) & SSCG_CONTROL_REGISTER_2_UPHY_SSCG_FSTEP_11_0_MASK) >> SSCG_CONTROL_REGISTER_2_UPHY_SSCG_FSTEP_11_0_LSB)
#define SSCG_CONTROL_REGISTER_2_UPHY_SSCG_FSTEP_11_0_SET(x)                    (((0 | (x)) << SSCG_CONTROL_REGISTER_2_UPHY_SSCG_FSTEP_11_0_LSB) & SSCG_CONTROL_REGISTER_2_UPHY_SSCG_FSTEP_11_0_MASK)
#define SSCG_CONTROL_REGISTER_2_UPHY_SSCG_FSTEP_11_0_RESET                     0x0
#define SSCG_CONTROL_REGISTER_2_ADDRESS                                        (0xa0 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define SSCG_CONTROL_REGISTER_2_RSTMASK                                        0xfff
#define SSCG_CONTROL_REGISTER_2_RESET                                          0x0

// 0xa4 (SSCG_CONTROL_REGISTER_3)
#define SSCG_CONTROL_REGISTER_3_UPHY_SSCG_SPRD_DIR_LSB                         15
#define SSCG_CONTROL_REGISTER_3_UPHY_SSCG_SPRD_DIR_MSB                         15
#define SSCG_CONTROL_REGISTER_3_UPHY_SSCG_SPRD_DIR_MASK                        0x8000
#define SSCG_CONTROL_REGISTER_3_UPHY_SSCG_SPRD_DIR_GET(x)                      (((x) & SSCG_CONTROL_REGISTER_3_UPHY_SSCG_SPRD_DIR_MASK) >> SSCG_CONTROL_REGISTER_3_UPHY_SSCG_SPRD_DIR_LSB)
#define SSCG_CONTROL_REGISTER_3_UPHY_SSCG_SPRD_DIR_SET(x)                      (((0 | (x)) << SSCG_CONTROL_REGISTER_3_UPHY_SSCG_SPRD_DIR_LSB) & SSCG_CONTROL_REGISTER_3_UPHY_SSCG_SPRD_DIR_MASK)
#define SSCG_CONTROL_REGISTER_3_UPHY_SSCG_SPRD_DIR_RESET                       0x1
#define SSCG_CONTROL_REGISTER_3_UPHY_SSCG_LOGIC_EN_LSB                         14
#define SSCG_CONTROL_REGISTER_3_UPHY_SSCG_LOGIC_EN_MSB                         14
#define SSCG_CONTROL_REGISTER_3_UPHY_SSCG_LOGIC_EN_MASK                        0x4000
#define SSCG_CONTROL_REGISTER_3_UPHY_SSCG_LOGIC_EN_GET(x)                      (((x) & SSCG_CONTROL_REGISTER_3_UPHY_SSCG_LOGIC_EN_MASK) >> SSCG_CONTROL_REGISTER_3_UPHY_SSCG_LOGIC_EN_LSB)
#define SSCG_CONTROL_REGISTER_3_UPHY_SSCG_LOGIC_EN_SET(x)                      (((0 | (x)) << SSCG_CONTROL_REGISTER_3_UPHY_SSCG_LOGIC_EN_LSB) & SSCG_CONTROL_REGISTER_3_UPHY_SSCG_LOGIC_EN_MASK)
#define SSCG_CONTROL_REGISTER_3_UPHY_SSCG_LOGIC_EN_RESET                       0x1
#define SSCG_CONTROL_REGISTER_3_UPHY_SSCG_PRDCNT_LSB                           0
#define SSCG_CONTROL_REGISTER_3_UPHY_SSCG_PRDCNT_MSB                           13
#define SSCG_CONTROL_REGISTER_3_UPHY_SSCG_PRDCNT_MASK                          0x3fff
#define SSCG_CONTROL_REGISTER_3_UPHY_SSCG_PRDCNT_GET(x)                        (((x) & SSCG_CONTROL_REGISTER_3_UPHY_SSCG_PRDCNT_MASK) >> SSCG_CONTROL_REGISTER_3_UPHY_SSCG_PRDCNT_LSB)
#define SSCG_CONTROL_REGISTER_3_UPHY_SSCG_PRDCNT_SET(x)                        (((0 | (x)) << SSCG_CONTROL_REGISTER_3_UPHY_SSCG_PRDCNT_LSB) & SSCG_CONTROL_REGISTER_3_UPHY_SSCG_PRDCNT_MASK)
#define SSCG_CONTROL_REGISTER_3_UPHY_SSCG_PRDCNT_RESET                         0x26c0
#define SSCG_CONTROL_REGISTER_3_ADDRESS                                        (0xa4 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define SSCG_CONTROL_REGISTER_3_RSTMASK                                        0xffff
#define SSCG_CONTROL_REGISTER_3_RESET                                          0xe6c0

// 0xa8 (SSCG_CONTROL_REGISTER_4)
#define SSCG_CONTROL_REGISTER_4_UPHY_SSCG_EN_MONITOR_LSB                       15
#define SSCG_CONTROL_REGISTER_4_UPHY_SSCG_EN_MONITOR_MSB                       15
#define SSCG_CONTROL_REGISTER_4_UPHY_SSCG_EN_MONITOR_MASK                      0x8000
#define SSCG_CONTROL_REGISTER_4_UPHY_SSCG_EN_MONITOR_GET(x)                    (((x) & SSCG_CONTROL_REGISTER_4_UPHY_SSCG_EN_MONITOR_MASK) >> SSCG_CONTROL_REGISTER_4_UPHY_SSCG_EN_MONITOR_LSB)
#define SSCG_CONTROL_REGISTER_4_UPHY_SSCG_EN_MONITOR_SET(x)                    (((0 | (x)) << SSCG_CONTROL_REGISTER_4_UPHY_SSCG_EN_MONITOR_LSB) & SSCG_CONTROL_REGISTER_4_UPHY_SSCG_EN_MONITOR_MASK)
#define SSCG_CONTROL_REGISTER_4_UPHY_SSCG_EN_MONITOR_RESET                     0x0
#define SSCG_CONTROL_REGISTER_4_SSCG_INITIAL_SETTING_LSB                       13
#define SSCG_CONTROL_REGISTER_4_SSCG_INITIAL_SETTING_MSB                       13
#define SSCG_CONTROL_REGISTER_4_SSCG_INITIAL_SETTING_MASK                      0x2000
#define SSCG_CONTROL_REGISTER_4_SSCG_INITIAL_SETTING_GET(x)                    (((x) & SSCG_CONTROL_REGISTER_4_SSCG_INITIAL_SETTING_MASK) >> SSCG_CONTROL_REGISTER_4_SSCG_INITIAL_SETTING_LSB)
#define SSCG_CONTROL_REGISTER_4_SSCG_INITIAL_SETTING_SET(x)                    (((0 | (x)) << SSCG_CONTROL_REGISTER_4_SSCG_INITIAL_SETTING_LSB) & SSCG_CONTROL_REGISTER_4_SSCG_INITIAL_SETTING_MASK)
#define SSCG_CONTROL_REGISTER_4_SSCG_INITIAL_SETTING_RESET                     0x0
#define SSCG_CONTROL_REGISTER_4_SSCG_FREQ_INITIAL_VALUE_24_12_LSB              0
#define SSCG_CONTROL_REGISTER_4_SSCG_FREQ_INITIAL_VALUE_24_12_MSB              12
#define SSCG_CONTROL_REGISTER_4_SSCG_FREQ_INITIAL_VALUE_24_12_MASK             0x1fff
#define SSCG_CONTROL_REGISTER_4_SSCG_FREQ_INITIAL_VALUE_24_12_GET(x)           (((x) & SSCG_CONTROL_REGISTER_4_SSCG_FREQ_INITIAL_VALUE_24_12_MASK) >> SSCG_CONTROL_REGISTER_4_SSCG_FREQ_INITIAL_VALUE_24_12_LSB)
#define SSCG_CONTROL_REGISTER_4_SSCG_FREQ_INITIAL_VALUE_24_12_SET(x)           (((0 | (x)) << SSCG_CONTROL_REGISTER_4_SSCG_FREQ_INITIAL_VALUE_24_12_LSB) & SSCG_CONTROL_REGISTER_4_SSCG_FREQ_INITIAL_VALUE_24_12_MASK)
#define SSCG_CONTROL_REGISTER_4_SSCG_FREQ_INITIAL_VALUE_24_12_RESET            0x0
#define SSCG_CONTROL_REGISTER_4_ADDRESS                                        (0xa8 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define SSCG_CONTROL_REGISTER_4_RSTMASK                                        0xbfff
#define SSCG_CONTROL_REGISTER_4_RESET                                          0x0

// 0xac (SSCG_CONTROL_REGISTER_5)
#define SSCG_CONTROL_REGISTER_5_SSCG_FREQ_INITIAL_VALUE_11_0_LSB               0
#define SSCG_CONTROL_REGISTER_5_SSCG_FREQ_INITIAL_VALUE_11_0_MSB               11
#define SSCG_CONTROL_REGISTER_5_SSCG_FREQ_INITIAL_VALUE_11_0_MASK              0xfff
#define SSCG_CONTROL_REGISTER_5_SSCG_FREQ_INITIAL_VALUE_11_0_GET(x)            (((x) & SSCG_CONTROL_REGISTER_5_SSCG_FREQ_INITIAL_VALUE_11_0_MASK) >> SSCG_CONTROL_REGISTER_5_SSCG_FREQ_INITIAL_VALUE_11_0_LSB)
#define SSCG_CONTROL_REGISTER_5_SSCG_FREQ_INITIAL_VALUE_11_0_SET(x)            (((0 | (x)) << SSCG_CONTROL_REGISTER_5_SSCG_FREQ_INITIAL_VALUE_11_0_LSB) & SSCG_CONTROL_REGISTER_5_SSCG_FREQ_INITIAL_VALUE_11_0_MASK)
#define SSCG_CONTROL_REGISTER_5_SSCG_FREQ_INITIAL_VALUE_11_0_RESET             0x0
#define SSCG_CONTROL_REGISTER_5_ADDRESS                                        (0xac + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define SSCG_CONTROL_REGISTER_5_RSTMASK                                        0xfff
#define SSCG_CONTROL_REGISTER_5_RESET                                          0x0

// 0xb0 (SSCG_CONTROL_REGISTER_6)
#define SSCG_CONTROL_REGISTER_6_SSCG_STATE_LSB                                 0
#define SSCG_CONTROL_REGISTER_6_SSCG_STATE_MSB                                 15
#define SSCG_CONTROL_REGISTER_6_SSCG_STATE_MASK                                0xffff
#define SSCG_CONTROL_REGISTER_6_SSCG_STATE_GET(x)                              (((x) & SSCG_CONTROL_REGISTER_6_SSCG_STATE_MASK) >> SSCG_CONTROL_REGISTER_6_SSCG_STATE_LSB)
#define SSCG_CONTROL_REGISTER_6_SSCG_STATE_SET(x)                              (((0 | (x)) << SSCG_CONTROL_REGISTER_6_SSCG_STATE_LSB) & SSCG_CONTROL_REGISTER_6_SSCG_STATE_MASK)
#define SSCG_CONTROL_REGISTER_6_SSCG_STATE_RESET                               0x0
#define SSCG_CONTROL_REGISTER_6_ADDRESS                                        (0xb0 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define SSCG_CONTROL_REGISTER_6_RSTMASK                                        0xffff
#define SSCG_CONTROL_REGISTER_6_RESET                                          0x0

// 0xb4 (VCO_CALIBRATION_CONTROL_REGISTER_1)
#define VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_FREQ_COEFF_LSB        15
#define VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_FREQ_COEFF_MSB        15
#define VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_FREQ_COEFF_MASK       0x8000
#define VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_FREQ_COEFF_GET(x)     (((x) & VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_FREQ_COEFF_MASK) >> VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_FREQ_COEFF_LSB)
#define VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_FREQ_COEFF_SET(x)     (((0 | (x)) << VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_FREQ_COEFF_LSB) & VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_FREQ_COEFF_MASK)
#define VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_FREQ_COEFF_RESET      0x0
#define VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_RESTART_LSB           14
#define VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_RESTART_MSB           14
#define VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_RESTART_MASK          0x4000
#define VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_RESTART_GET(x)        (((x) & VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_RESTART_MASK) >> VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_RESTART_LSB)
#define VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_RESTART_SET(x)        (((0 | (x)) << VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_RESTART_LSB) & VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_RESTART_MASK)
#define VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_RESTART_RESET         0x0
#define VCO_CALIBRATION_CONTROL_REGISTER_1_SPEED_MODE_LSB                      13
#define VCO_CALIBRATION_CONTROL_REGISTER_1_SPEED_MODE_MSB                      13
#define VCO_CALIBRATION_CONTROL_REGISTER_1_SPEED_MODE_MASK                     0x2000
#define VCO_CALIBRATION_CONTROL_REGISTER_1_SPEED_MODE_GET(x)                   (((x) & VCO_CALIBRATION_CONTROL_REGISTER_1_SPEED_MODE_MASK) >> VCO_CALIBRATION_CONTROL_REGISTER_1_SPEED_MODE_LSB)
#define VCO_CALIBRATION_CONTROL_REGISTER_1_SPEED_MODE_SET(x)                   (((0 | (x)) << VCO_CALIBRATION_CONTROL_REGISTER_1_SPEED_MODE_LSB) & VCO_CALIBRATION_CONTROL_REGISTER_1_SPEED_MODE_MASK)
#define VCO_CALIBRATION_CONTROL_REGISTER_1_SPEED_MODE_RESET                    0x1
#define VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_MANU_EN_LSB           12
#define VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_MANU_EN_MSB           12
#define VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_MANU_EN_MASK          0x1000
#define VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_MANU_EN_GET(x)        (((x) & VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_MANU_EN_MASK) >> VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_MANU_EN_LSB)
#define VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_MANU_EN_SET(x)        (((0 | (x)) << VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_MANU_EN_LSB) & VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_MANU_EN_MASK)
#define VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_MANU_EN_RESET         0x0
#define VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_AUTO_LSB              6
#define VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_AUTO_MSB              11
#define VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_AUTO_MASK             0xfc0
#define VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_AUTO_GET(x)           (((x) & VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_AUTO_MASK) >> VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_AUTO_LSB)
#define VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_AUTO_SET(x)           (((0 | (x)) << VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_AUTO_LSB) & VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_AUTO_MASK)
#define VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_AUTO_RESET            0x20
#define VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_MANU_CAL_LSB          0
#define VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_MANU_CAL_MSB          5
#define VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_MANU_CAL_MASK         0x3f
#define VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_MANU_CAL_GET(x)       (((x) & VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_MANU_CAL_MASK) >> VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_MANU_CAL_LSB)
#define VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_MANU_CAL_SET(x)       (((0 | (x)) << VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_MANU_CAL_LSB) & VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_MANU_CAL_MASK)
#define VCO_CALIBRATION_CONTROL_REGISTER_1_PLL_VCO_CALIB_MANU_CAL_RESET        0x1a
#define VCO_CALIBRATION_CONTROL_REGISTER_1_ADDRESS                             (0xb4 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define VCO_CALIBRATION_CONTROL_REGISTER_1_RSTMASK                             0xffff
#define VCO_CALIBRATION_CONTROL_REGISTER_1_RESET                               0x281a

// 0xb8 (VCO_CALIBRATION_CONTROL_REGISTER_2)
#define VCO_CALIBRATION_CONTROL_REGISTER_2_PLL_VCO_CALIB_CODE_LSB              8
#define VCO_CALIBRATION_CONTROL_REGISTER_2_PLL_VCO_CALIB_CODE_MSB              13
#define VCO_CALIBRATION_CONTROL_REGISTER_2_PLL_VCO_CALIB_CODE_MASK             0x3f00
#define VCO_CALIBRATION_CONTROL_REGISTER_2_PLL_VCO_CALIB_CODE_GET(x)           (((x) & VCO_CALIBRATION_CONTROL_REGISTER_2_PLL_VCO_CALIB_CODE_MASK) >> VCO_CALIBRATION_CONTROL_REGISTER_2_PLL_VCO_CALIB_CODE_LSB)
#define VCO_CALIBRATION_CONTROL_REGISTER_2_PLL_VCO_CALIB_CODE_SET(x)           (((0 | (x)) << VCO_CALIBRATION_CONTROL_REGISTER_2_PLL_VCO_CALIB_CODE_LSB) & VCO_CALIBRATION_CONTROL_REGISTER_2_PLL_VCO_CALIB_CODE_MASK)
#define VCO_CALIBRATION_CONTROL_REGISTER_2_PLL_VCO_CALIB_CODE_RESET            0x14
#define VCO_CALIBRATION_CONTROL_REGISTER_2_PLL_VCO_CALIB_ERR_LSB               4
#define VCO_CALIBRATION_CONTROL_REGISTER_2_PLL_VCO_CALIB_ERR_MSB               7
#define VCO_CALIBRATION_CONTROL_REGISTER_2_PLL_VCO_CALIB_ERR_MASK              0xf0
#define VCO_CALIBRATION_CONTROL_REGISTER_2_PLL_VCO_CALIB_ERR_GET(x)            (((x) & VCO_CALIBRATION_CONTROL_REGISTER_2_PLL_VCO_CALIB_ERR_MASK) >> VCO_CALIBRATION_CONTROL_REGISTER_2_PLL_VCO_CALIB_ERR_LSB)
#define VCO_CALIBRATION_CONTROL_REGISTER_2_PLL_VCO_CALIB_ERR_SET(x)            (((0 | (x)) << VCO_CALIBRATION_CONTROL_REGISTER_2_PLL_VCO_CALIB_ERR_LSB) & VCO_CALIBRATION_CONTROL_REGISTER_2_PLL_VCO_CALIB_ERR_MASK)
#define VCO_CALIBRATION_CONTROL_REGISTER_2_PLL_VCO_CALIB_ERR_RESET             0xf
#define VCO_CALIBRATION_CONTROL_REGISTER_2_PLL_VCO_CALIB_READY_MANU_LSB        1
#define VCO_CALIBRATION_CONTROL_REGISTER_2_PLL_VCO_CALIB_READY_MANU_MSB        1
#define VCO_CALIBRATION_CONTROL_REGISTER_2_PLL_VCO_CALIB_READY_MANU_MASK       0x2
#define VCO_CALIBRATION_CONTROL_REGISTER_2_PLL_VCO_CALIB_READY_MANU_GET(x)     (((x) & VCO_CALIBRATION_CONTROL_REGISTER_2_PLL_VCO_CALIB_READY_MANU_MASK) >> VCO_CALIBRATION_CONTROL_REGISTER_2_PLL_VCO_CALIB_READY_MANU_LSB)
#define VCO_CALIBRATION_CONTROL_REGISTER_2_PLL_VCO_CALIB_READY_MANU_SET(x)     (((0 | (x)) << VCO_CALIBRATION_CONTROL_REGISTER_2_PLL_VCO_CALIB_READY_MANU_LSB) & VCO_CALIBRATION_CONTROL_REGISTER_2_PLL_VCO_CALIB_READY_MANU_MASK)
#define VCO_CALIBRATION_CONTROL_REGISTER_2_PLL_VCO_CALIB_READY_MANU_RESET      0x1
#define VCO_CALIBRATION_CONTROL_REGISTER_2_PLL_VCO_CALIB_READY_LSB             0
#define VCO_CALIBRATION_CONTROL_REGISTER_2_PLL_VCO_CALIB_READY_MSB             0
#define VCO_CALIBRATION_CONTROL_REGISTER_2_PLL_VCO_CALIB_READY_MASK            0x1
#define VCO_CALIBRATION_CONTROL_REGISTER_2_PLL_VCO_CALIB_READY_GET(x)          (((x) & VCO_CALIBRATION_CONTROL_REGISTER_2_PLL_VCO_CALIB_READY_MASK) >> VCO_CALIBRATION_CONTROL_REGISTER_2_PLL_VCO_CALIB_READY_LSB)
#define VCO_CALIBRATION_CONTROL_REGISTER_2_PLL_VCO_CALIB_READY_SET(x)          (((0 | (x)) << VCO_CALIBRATION_CONTROL_REGISTER_2_PLL_VCO_CALIB_READY_LSB) & VCO_CALIBRATION_CONTROL_REGISTER_2_PLL_VCO_CALIB_READY_MASK)
#define VCO_CALIBRATION_CONTROL_REGISTER_2_PLL_VCO_CALIB_READY_RESET           0x0
#define VCO_CALIBRATION_CONTROL_REGISTER_2_ADDRESS                             (0xb8 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define VCO_CALIBRATION_CONTROL_REGISTER_2_RSTMASK                             0x3ff3
#define VCO_CALIBRATION_CONTROL_REGISTER_2_RESET                               0x14f2

// 0xbc (EOM_CONTROL_REGISTER_1)
#define EOM_CONTROL_REGISTER_1_EYE_OPEN_MEASURE_LSB                            15
#define EOM_CONTROL_REGISTER_1_EYE_OPEN_MEASURE_MSB                            15
#define EOM_CONTROL_REGISTER_1_EYE_OPEN_MEASURE_MASK                           0x8000
#define EOM_CONTROL_REGISTER_1_EYE_OPEN_MEASURE_GET(x)                         (((x) & EOM_CONTROL_REGISTER_1_EYE_OPEN_MEASURE_MASK) >> EOM_CONTROL_REGISTER_1_EYE_OPEN_MEASURE_LSB)
#define EOM_CONTROL_REGISTER_1_EYE_OPEN_MEASURE_SET(x)                         (((0 | (x)) << EOM_CONTROL_REGISTER_1_EYE_OPEN_MEASURE_LSB) & EOM_CONTROL_REGISTER_1_EYE_OPEN_MEASURE_MASK)
#define EOM_CONTROL_REGISTER_1_EYE_OPEN_MEASURE_RESET                          0x0
#define EOM_CONTROL_REGISTER_1_MANUAL_EYE_MEASURE_LSB                          14
#define EOM_CONTROL_REGISTER_1_MANUAL_EYE_MEASURE_MSB                          14
#define EOM_CONTROL_REGISTER_1_MANUAL_EYE_MEASURE_MASK                         0x4000
#define EOM_CONTROL_REGISTER_1_MANUAL_EYE_MEASURE_GET(x)                       (((x) & EOM_CONTROL_REGISTER_1_MANUAL_EYE_MEASURE_MASK) >> EOM_CONTROL_REGISTER_1_MANUAL_EYE_MEASURE_LSB)
#define EOM_CONTROL_REGISTER_1_MANUAL_EYE_MEASURE_SET(x)                       (((0 | (x)) << EOM_CONTROL_REGISTER_1_MANUAL_EYE_MEASURE_LSB) & EOM_CONTROL_REGISTER_1_MANUAL_EYE_MEASURE_MASK)
#define EOM_CONTROL_REGISTER_1_MANUAL_EYE_MEASURE_RESET                        0x0
#define EOM_CONTROL_REGISTER_1_BACK_PHASE_EN_LSB                               13
#define EOM_CONTROL_REGISTER_1_BACK_PHASE_EN_MSB                               13
#define EOM_CONTROL_REGISTER_1_BACK_PHASE_EN_MASK                              0x2000
#define EOM_CONTROL_REGISTER_1_BACK_PHASE_EN_GET(x)                            (((x) & EOM_CONTROL_REGISTER_1_BACK_PHASE_EN_MASK) >> EOM_CONTROL_REGISTER_1_BACK_PHASE_EN_LSB)
#define EOM_CONTROL_REGISTER_1_BACK_PHASE_EN_SET(x)                            (((0 | (x)) << EOM_CONTROL_REGISTER_1_BACK_PHASE_EN_LSB) & EOM_CONTROL_REGISTER_1_BACK_PHASE_EN_MASK)
#define EOM_CONTROL_REGISTER_1_BACK_PHASE_EN_RESET                             0x0
#define EOM_CONTROL_REGISTER_1_EOM_MAX_PHASE_LSB                               4
#define EOM_CONTROL_REGISTER_1_EOM_MAX_PHASE_MSB                               9
#define EOM_CONTROL_REGISTER_1_EOM_MAX_PHASE_MASK                              0x3f0
#define EOM_CONTROL_REGISTER_1_EOM_MAX_PHASE_GET(x)                            (((x) & EOM_CONTROL_REGISTER_1_EOM_MAX_PHASE_MASK) >> EOM_CONTROL_REGISTER_1_EOM_MAX_PHASE_LSB)
#define EOM_CONTROL_REGISTER_1_EOM_MAX_PHASE_SET(x)                            (((0 | (x)) << EOM_CONTROL_REGISTER_1_EOM_MAX_PHASE_LSB) & EOM_CONTROL_REGISTER_1_EOM_MAX_PHASE_MASK)
#define EOM_CONTROL_REGISTER_1_EOM_MAX_PHASE_RESET                             0x20
#define EOM_CONTROL_REGISTER_1_EOM_LOGIC_EN_LSB                                2
#define EOM_CONTROL_REGISTER_1_EOM_LOGIC_EN_MSB                                2
#define EOM_CONTROL_REGISTER_1_EOM_LOGIC_EN_MASK                               0x4
#define EOM_CONTROL_REGISTER_1_EOM_LOGIC_EN_GET(x)                             (((x) & EOM_CONTROL_REGISTER_1_EOM_LOGIC_EN_MASK) >> EOM_CONTROL_REGISTER_1_EOM_LOGIC_EN_LSB)
#define EOM_CONTROL_REGISTER_1_EOM_LOGIC_EN_SET(x)                             (((0 | (x)) << EOM_CONTROL_REGISTER_1_EOM_LOGIC_EN_LSB) & EOM_CONTROL_REGISTER_1_EOM_LOGIC_EN_MASK)
#define EOM_CONTROL_REGISTER_1_EOM_LOGIC_EN_RESET                              0x0
#define EOM_CONTROL_REGISTER_1_EOM_CLK_MODE_LSB                                1
#define EOM_CONTROL_REGISTER_1_EOM_CLK_MODE_MSB                                1
#define EOM_CONTROL_REGISTER_1_EOM_CLK_MODE_MASK                               0x2
#define EOM_CONTROL_REGISTER_1_EOM_CLK_MODE_GET(x)                             (((x) & EOM_CONTROL_REGISTER_1_EOM_CLK_MODE_MASK) >> EOM_CONTROL_REGISTER_1_EOM_CLK_MODE_LSB)
#define EOM_CONTROL_REGISTER_1_EOM_CLK_MODE_SET(x)                             (((0 | (x)) << EOM_CONTROL_REGISTER_1_EOM_CLK_MODE_LSB) & EOM_CONTROL_REGISTER_1_EOM_CLK_MODE_MASK)
#define EOM_CONTROL_REGISTER_1_EOM_CLK_MODE_RESET                              0x0
#define EOM_CONTROL_REGISTER_1_MEAS_PASS_LSB                                   0
#define EOM_CONTROL_REGISTER_1_MEAS_PASS_MSB                                   0
#define EOM_CONTROL_REGISTER_1_MEAS_PASS_MASK                                  0x1
#define EOM_CONTROL_REGISTER_1_MEAS_PASS_GET(x)                                (((x) & EOM_CONTROL_REGISTER_1_MEAS_PASS_MASK) >> EOM_CONTROL_REGISTER_1_MEAS_PASS_LSB)
#define EOM_CONTROL_REGISTER_1_MEAS_PASS_SET(x)                                (((0 | (x)) << EOM_CONTROL_REGISTER_1_MEAS_PASS_LSB) & EOM_CONTROL_REGISTER_1_MEAS_PASS_MASK)
#define EOM_CONTROL_REGISTER_1_MEAS_PASS_RESET                                 0x0
#define EOM_CONTROL_REGISTER_1_ADDRESS                                         (0xbc + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_CONTROL_REGISTER_1_RSTMASK                                         0xe3f7
#define EOM_CONTROL_REGISTER_1_RESET                                           0x200

// 0xc0 (EOM_CONTROL_REGISTER_2)
#define EOM_CONTROL_REGISTER_2_EOM_FIX_PHASE_TO_LSB                            0
#define EOM_CONTROL_REGISTER_2_EOM_FIX_PHASE_TO_MSB                            15
#define EOM_CONTROL_REGISTER_2_EOM_FIX_PHASE_TO_MASK                           0xffff
#define EOM_CONTROL_REGISTER_2_EOM_FIX_PHASE_TO_GET(x)                         (((x) & EOM_CONTROL_REGISTER_2_EOM_FIX_PHASE_TO_MASK) >> EOM_CONTROL_REGISTER_2_EOM_FIX_PHASE_TO_LSB)
#define EOM_CONTROL_REGISTER_2_EOM_FIX_PHASE_TO_SET(x)                         (((0 | (x)) << EOM_CONTROL_REGISTER_2_EOM_FIX_PHASE_TO_LSB) & EOM_CONTROL_REGISTER_2_EOM_FIX_PHASE_TO_MASK)
#define EOM_CONTROL_REGISTER_2_EOM_FIX_PHASE_TO_RESET                          0x32
#define EOM_CONTROL_REGISTER_2_ADDRESS                                         (0xc0 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_CONTROL_REGISTER_2_RSTMASK                                         0xffff
#define EOM_CONTROL_REGISTER_2_RESET                                           0x32

// 0xc4 (EOM_CONTROL_REGISTER_3)
#define EOM_CONTROL_REGISTER_3_EOM_FIX_PHASE_TH_LSB                            0
#define EOM_CONTROL_REGISTER_3_EOM_FIX_PHASE_TH_MSB                            15
#define EOM_CONTROL_REGISTER_3_EOM_FIX_PHASE_TH_MASK                           0xffff
#define EOM_CONTROL_REGISTER_3_EOM_FIX_PHASE_TH_GET(x)                         (((x) & EOM_CONTROL_REGISTER_3_EOM_FIX_PHASE_TH_MASK) >> EOM_CONTROL_REGISTER_3_EOM_FIX_PHASE_TH_LSB)
#define EOM_CONTROL_REGISTER_3_EOM_FIX_PHASE_TH_SET(x)                         (((0 | (x)) << EOM_CONTROL_REGISTER_3_EOM_FIX_PHASE_TH_LSB) & EOM_CONTROL_REGISTER_3_EOM_FIX_PHASE_TH_MASK)
#define EOM_CONTROL_REGISTER_3_EOM_FIX_PHASE_TH_RESET                          0x0
#define EOM_CONTROL_REGISTER_3_ADDRESS                                         (0xc4 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_CONTROL_REGISTER_3_RSTMASK                                         0xffff
#define EOM_CONTROL_REGISTER_3_RESET                                           0x0

// 0xc8 (EOM_CONTROL_REGISTER_4)
#define EOM_CONTROL_REGISTER_4_EOM_DIAGRAM_TO_LSB                              0
#define EOM_CONTROL_REGISTER_4_EOM_DIAGRAM_TO_MSB                              15
#define EOM_CONTROL_REGISTER_4_EOM_DIAGRAM_TO_MASK                             0xffff
#define EOM_CONTROL_REGISTER_4_EOM_DIAGRAM_TO_GET(x)                           (((x) & EOM_CONTROL_REGISTER_4_EOM_DIAGRAM_TO_MASK) >> EOM_CONTROL_REGISTER_4_EOM_DIAGRAM_TO_LSB)
#define EOM_CONTROL_REGISTER_4_EOM_DIAGRAM_TO_SET(x)                           (((0 | (x)) << EOM_CONTROL_REGISTER_4_EOM_DIAGRAM_TO_LSB) & EOM_CONTROL_REGISTER_4_EOM_DIAGRAM_TO_MASK)
#define EOM_CONTROL_REGISTER_4_EOM_DIAGRAM_TO_RESET                            0x4e20
#define EOM_CONTROL_REGISTER_4_ADDRESS                                         (0xc8 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_CONTROL_REGISTER_4_RSTMASK                                         0xffff
#define EOM_CONTROL_REGISTER_4_RESET                                           0x4e20

// 0xcc (EOM_CONTROL_REGISTER_5)
#define EOM_CONTROL_REGISTER_5_EOM_DIAGRAM_TH_LSB                              0
#define EOM_CONTROL_REGISTER_5_EOM_DIAGRAM_TH_MSB                              15
#define EOM_CONTROL_REGISTER_5_EOM_DIAGRAM_TH_MASK                             0xffff
#define EOM_CONTROL_REGISTER_5_EOM_DIAGRAM_TH_GET(x)                           (((x) & EOM_CONTROL_REGISTER_5_EOM_DIAGRAM_TH_MASK) >> EOM_CONTROL_REGISTER_5_EOM_DIAGRAM_TH_LSB)
#define EOM_CONTROL_REGISTER_5_EOM_DIAGRAM_TH_SET(x)                           (((0 | (x)) << EOM_CONTROL_REGISTER_5_EOM_DIAGRAM_TH_LSB) & EOM_CONTROL_REGISTER_5_EOM_DIAGRAM_TH_MASK)
#define EOM_CONTROL_REGISTER_5_EOM_DIAGRAM_TH_RESET                            0x0
#define EOM_CONTROL_REGISTER_5_ADDRESS                                         (0xcc + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_CONTROL_REGISTER_5_RSTMASK                                         0xffff
#define EOM_CONTROL_REGISTER_5_RESET                                           0x0

// 0xd0 (EOM_CONTROL_REGISTER_6)
#define EOM_CONTROL_REGISTER_6_EYE_OPEN_TO_LSB                                 0
#define EOM_CONTROL_REGISTER_6_EYE_OPEN_TO_MSB                                 15
#define EOM_CONTROL_REGISTER_6_EYE_OPEN_TO_MASK                                0xffff
#define EOM_CONTROL_REGISTER_6_EYE_OPEN_TO_GET(x)                              (((x) & EOM_CONTROL_REGISTER_6_EYE_OPEN_TO_MASK) >> EOM_CONTROL_REGISTER_6_EYE_OPEN_TO_LSB)
#define EOM_CONTROL_REGISTER_6_EYE_OPEN_TO_SET(x)                              (((0 | (x)) << EOM_CONTROL_REGISTER_6_EYE_OPEN_TO_LSB) & EOM_CONTROL_REGISTER_6_EYE_OPEN_TO_MASK)
#define EOM_CONTROL_REGISTER_6_EYE_OPEN_TO_RESET                               0x1388
#define EOM_CONTROL_REGISTER_6_ADDRESS                                         (0xd0 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_CONTROL_REGISTER_6_RSTMASK                                         0xffff
#define EOM_CONTROL_REGISTER_6_RESET                                           0x1388

// 0xd4 (EOM_CONTROL_REGISTER_7)
#define EOM_CONTROL_REGISTER_7_EYE_OPEN_TH_LSB                                 0
#define EOM_CONTROL_REGISTER_7_EYE_OPEN_TH_MSB                                 15
#define EOM_CONTROL_REGISTER_7_EYE_OPEN_TH_MASK                                0xffff
#define EOM_CONTROL_REGISTER_7_EYE_OPEN_TH_GET(x)                              (((x) & EOM_CONTROL_REGISTER_7_EYE_OPEN_TH_MASK) >> EOM_CONTROL_REGISTER_7_EYE_OPEN_TH_LSB)
#define EOM_CONTROL_REGISTER_7_EYE_OPEN_TH_SET(x)                              (((0 | (x)) << EOM_CONTROL_REGISTER_7_EYE_OPEN_TH_LSB) & EOM_CONTROL_REGISTER_7_EYE_OPEN_TH_MASK)
#define EOM_CONTROL_REGISTER_7_EYE_OPEN_TH_RESET                               0xa
#define EOM_CONTROL_REGISTER_7_ADDRESS                                         (0xd4 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_CONTROL_REGISTER_7_RSTMASK                                         0xffff
#define EOM_CONTROL_REGISTER_7_RESET                                           0xa

// 0xd8 (EOM_CONTROL_REGISTER_8)
#define EOM_CONTROL_REGISTER_8_EYE_OPEN_VOLTAGE_LSB                            0
#define EOM_CONTROL_REGISTER_8_EYE_OPEN_VOLTAGE_MSB                            7
#define EOM_CONTROL_REGISTER_8_EYE_OPEN_VOLTAGE_MASK                           0xff
#define EOM_CONTROL_REGISTER_8_EYE_OPEN_VOLTAGE_GET(x)                         (((x) & EOM_CONTROL_REGISTER_8_EYE_OPEN_VOLTAGE_MASK) >> EOM_CONTROL_REGISTER_8_EYE_OPEN_VOLTAGE_LSB)
#define EOM_CONTROL_REGISTER_8_EYE_OPEN_VOLTAGE_SET(x)                         (((0 | (x)) << EOM_CONTROL_REGISTER_8_EYE_OPEN_VOLTAGE_LSB) & EOM_CONTROL_REGISTER_8_EYE_OPEN_VOLTAGE_MASK)
#define EOM_CONTROL_REGISTER_8_EYE_OPEN_VOLTAGE_RESET                          0x4
#define EOM_CONTROL_REGISTER_8_ADDRESS                                         (0xd8 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_CONTROL_REGISTER_8_RSTMASK                                         0xff
#define EOM_CONTROL_REGISTER_8_RESET                                           0x4

// 0xdc (EOM_CONTROL_REGISTER_9)
#define EOM_CONTROL_REGISTER_9_MIN_PHASE_LSB                                   0
#define EOM_CONTROL_REGISTER_9_MIN_PHASE_MSB                                   5
#define EOM_CONTROL_REGISTER_9_MIN_PHASE_MASK                                  0x3f
#define EOM_CONTROL_REGISTER_9_MIN_PHASE_GET(x)                                (((x) & EOM_CONTROL_REGISTER_9_MIN_PHASE_MASK) >> EOM_CONTROL_REGISTER_9_MIN_PHASE_LSB)
#define EOM_CONTROL_REGISTER_9_MIN_PHASE_SET(x)                                (((0 | (x)) << EOM_CONTROL_REGISTER_9_MIN_PHASE_LSB) & EOM_CONTROL_REGISTER_9_MIN_PHASE_MASK)
#define EOM_CONTROL_REGISTER_9_MIN_PHASE_RESET                                 0x0
#define EOM_CONTROL_REGISTER_9_ADDRESS                                         (0xdc + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_CONTROL_REGISTER_9_RSTMASK                                         0x3f
#define EOM_CONTROL_REGISTER_9_RESET                                           0x0

// 0xe0 (EOM_CONTROL_REGISTER_10)
#define EOM_CONTROL_REGISTER_10_MAX_PHASE_LSB                                  0
#define EOM_CONTROL_REGISTER_10_MAX_PHASE_MSB                                  5
#define EOM_CONTROL_REGISTER_10_MAX_PHASE_MASK                                 0x3f
#define EOM_CONTROL_REGISTER_10_MAX_PHASE_GET(x)                               (((x) & EOM_CONTROL_REGISTER_10_MAX_PHASE_MASK) >> EOM_CONTROL_REGISTER_10_MAX_PHASE_LSB)
#define EOM_CONTROL_REGISTER_10_MAX_PHASE_SET(x)                               (((0 | (x)) << EOM_CONTROL_REGISTER_10_MAX_PHASE_LSB) & EOM_CONTROL_REGISTER_10_MAX_PHASE_MASK)
#define EOM_CONTROL_REGISTER_10_MAX_PHASE_RESET                                0x3f
#define EOM_CONTROL_REGISTER_10_ADDRESS                                        (0xe0 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_CONTROL_REGISTER_10_RSTMASK                                        0x3f
#define EOM_CONTROL_REGISTER_10_RESET                                          0x3f

// 0xe4 (EOM_CONTROL_REGISTER_11)
#define EOM_CONTROL_REGISTER_11_EOM_WAIT_TO_LSB                                0
#define EOM_CONTROL_REGISTER_11_EOM_WAIT_TO_MSB                                9
#define EOM_CONTROL_REGISTER_11_EOM_WAIT_TO_MASK                               0x3ff
#define EOM_CONTROL_REGISTER_11_EOM_WAIT_TO_GET(x)                             (((x) & EOM_CONTROL_REGISTER_11_EOM_WAIT_TO_MASK) >> EOM_CONTROL_REGISTER_11_EOM_WAIT_TO_LSB)
#define EOM_CONTROL_REGISTER_11_EOM_WAIT_TO_SET(x)                             (((0 | (x)) << EOM_CONTROL_REGISTER_11_EOM_WAIT_TO_LSB) & EOM_CONTROL_REGISTER_11_EOM_WAIT_TO_MASK)
#define EOM_CONTROL_REGISTER_11_EOM_WAIT_TO_RESET                              0x32
#define EOM_CONTROL_REGISTER_11_ADDRESS                                        (0xe4 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_CONTROL_REGISTER_11_RSTMASK                                        0x3ff
#define EOM_CONTROL_REGISTER_11_RESET                                          0x32

// 0xe8 (EOM_CONTROL_REGISTER_12)
#define EOM_CONTROL_REGISTER_12_INNER_MIN_EYE_LSB                              8
#define EOM_CONTROL_REGISTER_12_INNER_MIN_EYE_MSB                              15
#define EOM_CONTROL_REGISTER_12_INNER_MIN_EYE_MASK                             0xff00
#define EOM_CONTROL_REGISTER_12_INNER_MIN_EYE_GET(x)                           (((x) & EOM_CONTROL_REGISTER_12_INNER_MIN_EYE_MASK) >> EOM_CONTROL_REGISTER_12_INNER_MIN_EYE_LSB)
#define EOM_CONTROL_REGISTER_12_INNER_MIN_EYE_SET(x)                           (((0 | (x)) << EOM_CONTROL_REGISTER_12_INNER_MIN_EYE_LSB) & EOM_CONTROL_REGISTER_12_INNER_MIN_EYE_MASK)
#define EOM_CONTROL_REGISTER_12_INNER_MIN_EYE_RESET                            0x0
#define EOM_CONTROL_REGISTER_12_INNER_MAX_EYE_LSB                              0
#define EOM_CONTROL_REGISTER_12_INNER_MAX_EYE_MSB                              7
#define EOM_CONTROL_REGISTER_12_INNER_MAX_EYE_MASK                             0xff
#define EOM_CONTROL_REGISTER_12_INNER_MAX_EYE_GET(x)                           (((x) & EOM_CONTROL_REGISTER_12_INNER_MAX_EYE_MASK) >> EOM_CONTROL_REGISTER_12_INNER_MAX_EYE_LSB)
#define EOM_CONTROL_REGISTER_12_INNER_MAX_EYE_SET(x)                           (((0 | (x)) << EOM_CONTROL_REGISTER_12_INNER_MAX_EYE_LSB) & EOM_CONTROL_REGISTER_12_INNER_MAX_EYE_MASK)
#define EOM_CONTROL_REGISTER_12_INNER_MAX_EYE_RESET                            0x0
#define EOM_CONTROL_REGISTER_12_ADDRESS                                        (0xe8 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_CONTROL_REGISTER_12_RSTMASK                                        0xffff
#define EOM_CONTROL_REGISTER_12_RESET                                          0x0

// 0xec (EOM_CONTROL_REGISTER_13)
#define EOM_CONTROL_REGISTER_13_INNER_MAX_PHASE_LSB                            8
#define EOM_CONTROL_REGISTER_13_INNER_MAX_PHASE_MSB                            13
#define EOM_CONTROL_REGISTER_13_INNER_MAX_PHASE_MASK                           0x3f00
#define EOM_CONTROL_REGISTER_13_INNER_MAX_PHASE_GET(x)                         (((x) & EOM_CONTROL_REGISTER_13_INNER_MAX_PHASE_MASK) >> EOM_CONTROL_REGISTER_13_INNER_MAX_PHASE_LSB)
#define EOM_CONTROL_REGISTER_13_INNER_MAX_PHASE_SET(x)                         (((0 | (x)) << EOM_CONTROL_REGISTER_13_INNER_MAX_PHASE_LSB) & EOM_CONTROL_REGISTER_13_INNER_MAX_PHASE_MASK)
#define EOM_CONTROL_REGISTER_13_INNER_MAX_PHASE_RESET                          0x0
#define EOM_CONTROL_REGISTER_13_INNER_THRESHOLD_LSB                            0
#define EOM_CONTROL_REGISTER_13_INNER_THRESHOLD_MSB                            7
#define EOM_CONTROL_REGISTER_13_INNER_THRESHOLD_MASK                           0xff
#define EOM_CONTROL_REGISTER_13_INNER_THRESHOLD_GET(x)                         (((x) & EOM_CONTROL_REGISTER_13_INNER_THRESHOLD_MASK) >> EOM_CONTROL_REGISTER_13_INNER_THRESHOLD_LSB)
#define EOM_CONTROL_REGISTER_13_INNER_THRESHOLD_SET(x)                         (((0 | (x)) << EOM_CONTROL_REGISTER_13_INNER_THRESHOLD_LSB) & EOM_CONTROL_REGISTER_13_INNER_THRESHOLD_MASK)
#define EOM_CONTROL_REGISTER_13_INNER_THRESHOLD_RESET                          0x0
#define EOM_CONTROL_REGISTER_13_ADDRESS                                        (0xec + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_CONTROL_REGISTER_13_RSTMASK                                        0x3fff
#define EOM_CONTROL_REGISTER_13_RESET                                          0x0

// 0xf0 (EOM_EYE_DIAGRAM_1)
#define EOM_EYE_DIAGRAM_1_INNER_EYE0_LSB                                       8
#define EOM_EYE_DIAGRAM_1_INNER_EYE0_MSB                                       15
#define EOM_EYE_DIAGRAM_1_INNER_EYE0_MASK                                      0xff00
#define EOM_EYE_DIAGRAM_1_INNER_EYE0_GET(x)                                    (((x) & EOM_EYE_DIAGRAM_1_INNER_EYE0_MASK) >> EOM_EYE_DIAGRAM_1_INNER_EYE0_LSB)
#define EOM_EYE_DIAGRAM_1_INNER_EYE0_SET(x)                                    (((0 | (x)) << EOM_EYE_DIAGRAM_1_INNER_EYE0_LSB) & EOM_EYE_DIAGRAM_1_INNER_EYE0_MASK)
#define EOM_EYE_DIAGRAM_1_INNER_EYE0_RESET                                     0x0
#define EOM_EYE_DIAGRAM_1_INNER_EYE1_LSB                                       0
#define EOM_EYE_DIAGRAM_1_INNER_EYE1_MSB                                       7
#define EOM_EYE_DIAGRAM_1_INNER_EYE1_MASK                                      0xff
#define EOM_EYE_DIAGRAM_1_INNER_EYE1_GET(x)                                    (((x) & EOM_EYE_DIAGRAM_1_INNER_EYE1_MASK) >> EOM_EYE_DIAGRAM_1_INNER_EYE1_LSB)
#define EOM_EYE_DIAGRAM_1_INNER_EYE1_SET(x)                                    (((0 | (x)) << EOM_EYE_DIAGRAM_1_INNER_EYE1_LSB) & EOM_EYE_DIAGRAM_1_INNER_EYE1_MASK)
#define EOM_EYE_DIAGRAM_1_INNER_EYE1_RESET                                     0x0
#define EOM_EYE_DIAGRAM_1_ADDRESS                                              (0xf0 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_EYE_DIAGRAM_1_RSTMASK                                              0xffff
#define EOM_EYE_DIAGRAM_1_RESET                                                0x0

// 0xf4 (EOM_EYE_DIAGRAM_2)
#define EOM_EYE_DIAGRAM_2_INNER_EYE2_LSB                                       8
#define EOM_EYE_DIAGRAM_2_INNER_EYE2_MSB                                       15
#define EOM_EYE_DIAGRAM_2_INNER_EYE2_MASK                                      0xff00
#define EOM_EYE_DIAGRAM_2_INNER_EYE2_GET(x)                                    (((x) & EOM_EYE_DIAGRAM_2_INNER_EYE2_MASK) >> EOM_EYE_DIAGRAM_2_INNER_EYE2_LSB)
#define EOM_EYE_DIAGRAM_2_INNER_EYE2_SET(x)                                    (((0 | (x)) << EOM_EYE_DIAGRAM_2_INNER_EYE2_LSB) & EOM_EYE_DIAGRAM_2_INNER_EYE2_MASK)
#define EOM_EYE_DIAGRAM_2_INNER_EYE2_RESET                                     0x0
#define EOM_EYE_DIAGRAM_2_INNER_EYE3_LSB                                       0
#define EOM_EYE_DIAGRAM_2_INNER_EYE3_MSB                                       7
#define EOM_EYE_DIAGRAM_2_INNER_EYE3_MASK                                      0xff
#define EOM_EYE_DIAGRAM_2_INNER_EYE3_GET(x)                                    (((x) & EOM_EYE_DIAGRAM_2_INNER_EYE3_MASK) >> EOM_EYE_DIAGRAM_2_INNER_EYE3_LSB)
#define EOM_EYE_DIAGRAM_2_INNER_EYE3_SET(x)                                    (((0 | (x)) << EOM_EYE_DIAGRAM_2_INNER_EYE3_LSB) & EOM_EYE_DIAGRAM_2_INNER_EYE3_MASK)
#define EOM_EYE_DIAGRAM_2_INNER_EYE3_RESET                                     0x0
#define EOM_EYE_DIAGRAM_2_ADDRESS                                              (0xf4 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_EYE_DIAGRAM_2_RSTMASK                                              0xffff
#define EOM_EYE_DIAGRAM_2_RESET                                                0x0

// 0xf8 (EOM_EYE_DIAGRAM_3)
#define EOM_EYE_DIAGRAM_3_INNER_EYE4_LSB                                       8
#define EOM_EYE_DIAGRAM_3_INNER_EYE4_MSB                                       15
#define EOM_EYE_DIAGRAM_3_INNER_EYE4_MASK                                      0xff00
#define EOM_EYE_DIAGRAM_3_INNER_EYE4_GET(x)                                    (((x) & EOM_EYE_DIAGRAM_3_INNER_EYE4_MASK) >> EOM_EYE_DIAGRAM_3_INNER_EYE4_LSB)
#define EOM_EYE_DIAGRAM_3_INNER_EYE4_SET(x)                                    (((0 | (x)) << EOM_EYE_DIAGRAM_3_INNER_EYE4_LSB) & EOM_EYE_DIAGRAM_3_INNER_EYE4_MASK)
#define EOM_EYE_DIAGRAM_3_INNER_EYE4_RESET                                     0x0
#define EOM_EYE_DIAGRAM_3_INNER_EYE5_LSB                                       0
#define EOM_EYE_DIAGRAM_3_INNER_EYE5_MSB                                       7
#define EOM_EYE_DIAGRAM_3_INNER_EYE5_MASK                                      0xff
#define EOM_EYE_DIAGRAM_3_INNER_EYE5_GET(x)                                    (((x) & EOM_EYE_DIAGRAM_3_INNER_EYE5_MASK) >> EOM_EYE_DIAGRAM_3_INNER_EYE5_LSB)
#define EOM_EYE_DIAGRAM_3_INNER_EYE5_SET(x)                                    (((0 | (x)) << EOM_EYE_DIAGRAM_3_INNER_EYE5_LSB) & EOM_EYE_DIAGRAM_3_INNER_EYE5_MASK)
#define EOM_EYE_DIAGRAM_3_INNER_EYE5_RESET                                     0x0
#define EOM_EYE_DIAGRAM_3_ADDRESS                                              (0xf8 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_EYE_DIAGRAM_3_RSTMASK                                              0xffff
#define EOM_EYE_DIAGRAM_3_RESET                                                0x0

// 0xfc (EOM_EYE_DIAGRAM_4)
#define EOM_EYE_DIAGRAM_4_INNER_EYE6_LSB                                       8
#define EOM_EYE_DIAGRAM_4_INNER_EYE6_MSB                                       15
#define EOM_EYE_DIAGRAM_4_INNER_EYE6_MASK                                      0xff00
#define EOM_EYE_DIAGRAM_4_INNER_EYE6_GET(x)                                    (((x) & EOM_EYE_DIAGRAM_4_INNER_EYE6_MASK) >> EOM_EYE_DIAGRAM_4_INNER_EYE6_LSB)
#define EOM_EYE_DIAGRAM_4_INNER_EYE6_SET(x)                                    (((0 | (x)) << EOM_EYE_DIAGRAM_4_INNER_EYE6_LSB) & EOM_EYE_DIAGRAM_4_INNER_EYE6_MASK)
#define EOM_EYE_DIAGRAM_4_INNER_EYE6_RESET                                     0x0
#define EOM_EYE_DIAGRAM_4_INNER_EYE7_LSB                                       0
#define EOM_EYE_DIAGRAM_4_INNER_EYE7_MSB                                       7
#define EOM_EYE_DIAGRAM_4_INNER_EYE7_MASK                                      0xff
#define EOM_EYE_DIAGRAM_4_INNER_EYE7_GET(x)                                    (((x) & EOM_EYE_DIAGRAM_4_INNER_EYE7_MASK) >> EOM_EYE_DIAGRAM_4_INNER_EYE7_LSB)
#define EOM_EYE_DIAGRAM_4_INNER_EYE7_SET(x)                                    (((0 | (x)) << EOM_EYE_DIAGRAM_4_INNER_EYE7_LSB) & EOM_EYE_DIAGRAM_4_INNER_EYE7_MASK)
#define EOM_EYE_DIAGRAM_4_INNER_EYE7_RESET                                     0x0
#define EOM_EYE_DIAGRAM_4_ADDRESS                                              (0xfc + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_EYE_DIAGRAM_4_RSTMASK                                              0xffff
#define EOM_EYE_DIAGRAM_4_RESET                                                0x0

// 0x100 (EOM_EYE_DIAGRAM_5)
#define EOM_EYE_DIAGRAM_5_INNER_EYE8_LSB                                       8
#define EOM_EYE_DIAGRAM_5_INNER_EYE8_MSB                                       15
#define EOM_EYE_DIAGRAM_5_INNER_EYE8_MASK                                      0xff00
#define EOM_EYE_DIAGRAM_5_INNER_EYE8_GET(x)                                    (((x) & EOM_EYE_DIAGRAM_5_INNER_EYE8_MASK) >> EOM_EYE_DIAGRAM_5_INNER_EYE8_LSB)
#define EOM_EYE_DIAGRAM_5_INNER_EYE8_SET(x)                                    (((0 | (x)) << EOM_EYE_DIAGRAM_5_INNER_EYE8_LSB) & EOM_EYE_DIAGRAM_5_INNER_EYE8_MASK)
#define EOM_EYE_DIAGRAM_5_INNER_EYE8_RESET                                     0x0
#define EOM_EYE_DIAGRAM_5_INNER_EYE9_LSB                                       0
#define EOM_EYE_DIAGRAM_5_INNER_EYE9_MSB                                       7
#define EOM_EYE_DIAGRAM_5_INNER_EYE9_MASK                                      0xff
#define EOM_EYE_DIAGRAM_5_INNER_EYE9_GET(x)                                    (((x) & EOM_EYE_DIAGRAM_5_INNER_EYE9_MASK) >> EOM_EYE_DIAGRAM_5_INNER_EYE9_LSB)
#define EOM_EYE_DIAGRAM_5_INNER_EYE9_SET(x)                                    (((0 | (x)) << EOM_EYE_DIAGRAM_5_INNER_EYE9_LSB) & EOM_EYE_DIAGRAM_5_INNER_EYE9_MASK)
#define EOM_EYE_DIAGRAM_5_INNER_EYE9_RESET                                     0x0
#define EOM_EYE_DIAGRAM_5_ADDRESS                                              (0x100 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_EYE_DIAGRAM_5_RSTMASK                                              0xffff
#define EOM_EYE_DIAGRAM_5_RESET                                                0x0

// 0x104 (EOM_EYE_DIAGRAM_6)
#define EOM_EYE_DIAGRAM_6_INNER_EYE10_LSB                                      8
#define EOM_EYE_DIAGRAM_6_INNER_EYE10_MSB                                      15
#define EOM_EYE_DIAGRAM_6_INNER_EYE10_MASK                                     0xff00
#define EOM_EYE_DIAGRAM_6_INNER_EYE10_GET(x)                                   (((x) & EOM_EYE_DIAGRAM_6_INNER_EYE10_MASK) >> EOM_EYE_DIAGRAM_6_INNER_EYE10_LSB)
#define EOM_EYE_DIAGRAM_6_INNER_EYE10_SET(x)                                   (((0 | (x)) << EOM_EYE_DIAGRAM_6_INNER_EYE10_LSB) & EOM_EYE_DIAGRAM_6_INNER_EYE10_MASK)
#define EOM_EYE_DIAGRAM_6_INNER_EYE10_RESET                                    0x0
#define EOM_EYE_DIAGRAM_6_INNER_EYE11_LSB                                      0
#define EOM_EYE_DIAGRAM_6_INNER_EYE11_MSB                                      7
#define EOM_EYE_DIAGRAM_6_INNER_EYE11_MASK                                     0xff
#define EOM_EYE_DIAGRAM_6_INNER_EYE11_GET(x)                                   (((x) & EOM_EYE_DIAGRAM_6_INNER_EYE11_MASK) >> EOM_EYE_DIAGRAM_6_INNER_EYE11_LSB)
#define EOM_EYE_DIAGRAM_6_INNER_EYE11_SET(x)                                   (((0 | (x)) << EOM_EYE_DIAGRAM_6_INNER_EYE11_LSB) & EOM_EYE_DIAGRAM_6_INNER_EYE11_MASK)
#define EOM_EYE_DIAGRAM_6_INNER_EYE11_RESET                                    0x0
#define EOM_EYE_DIAGRAM_6_ADDRESS                                              (0x104 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_EYE_DIAGRAM_6_RSTMASK                                              0xffff
#define EOM_EYE_DIAGRAM_6_RESET                                                0x0

// 0x108 (EOM_EYE_DIAGRAM_7)
#define EOM_EYE_DIAGRAM_7_INNER_EYE12_LSB                                      8
#define EOM_EYE_DIAGRAM_7_INNER_EYE12_MSB                                      15
#define EOM_EYE_DIAGRAM_7_INNER_EYE12_MASK                                     0xff00
#define EOM_EYE_DIAGRAM_7_INNER_EYE12_GET(x)                                   (((x) & EOM_EYE_DIAGRAM_7_INNER_EYE12_MASK) >> EOM_EYE_DIAGRAM_7_INNER_EYE12_LSB)
#define EOM_EYE_DIAGRAM_7_INNER_EYE12_SET(x)                                   (((0 | (x)) << EOM_EYE_DIAGRAM_7_INNER_EYE12_LSB) & EOM_EYE_DIAGRAM_7_INNER_EYE12_MASK)
#define EOM_EYE_DIAGRAM_7_INNER_EYE12_RESET                                    0x0
#define EOM_EYE_DIAGRAM_7_INNER_EYE13_LSB                                      0
#define EOM_EYE_DIAGRAM_7_INNER_EYE13_MSB                                      7
#define EOM_EYE_DIAGRAM_7_INNER_EYE13_MASK                                     0xff
#define EOM_EYE_DIAGRAM_7_INNER_EYE13_GET(x)                                   (((x) & EOM_EYE_DIAGRAM_7_INNER_EYE13_MASK) >> EOM_EYE_DIAGRAM_7_INNER_EYE13_LSB)
#define EOM_EYE_DIAGRAM_7_INNER_EYE13_SET(x)                                   (((0 | (x)) << EOM_EYE_DIAGRAM_7_INNER_EYE13_LSB) & EOM_EYE_DIAGRAM_7_INNER_EYE13_MASK)
#define EOM_EYE_DIAGRAM_7_INNER_EYE13_RESET                                    0x0
#define EOM_EYE_DIAGRAM_7_ADDRESS                                              (0x108 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_EYE_DIAGRAM_7_RSTMASK                                              0xffff
#define EOM_EYE_DIAGRAM_7_RESET                                                0x0

// 0x10c (EOM_EYE_DIAGRAM_8)
#define EOM_EYE_DIAGRAM_8_INNER_EYE14_LSB                                      8
#define EOM_EYE_DIAGRAM_8_INNER_EYE14_MSB                                      15
#define EOM_EYE_DIAGRAM_8_INNER_EYE14_MASK                                     0xff00
#define EOM_EYE_DIAGRAM_8_INNER_EYE14_GET(x)                                   (((x) & EOM_EYE_DIAGRAM_8_INNER_EYE14_MASK) >> EOM_EYE_DIAGRAM_8_INNER_EYE14_LSB)
#define EOM_EYE_DIAGRAM_8_INNER_EYE14_SET(x)                                   (((0 | (x)) << EOM_EYE_DIAGRAM_8_INNER_EYE14_LSB) & EOM_EYE_DIAGRAM_8_INNER_EYE14_MASK)
#define EOM_EYE_DIAGRAM_8_INNER_EYE14_RESET                                    0x0
#define EOM_EYE_DIAGRAM_8_INNER_EYE15_LSB                                      0
#define EOM_EYE_DIAGRAM_8_INNER_EYE15_MSB                                      7
#define EOM_EYE_DIAGRAM_8_INNER_EYE15_MASK                                     0xff
#define EOM_EYE_DIAGRAM_8_INNER_EYE15_GET(x)                                   (((x) & EOM_EYE_DIAGRAM_8_INNER_EYE15_MASK) >> EOM_EYE_DIAGRAM_8_INNER_EYE15_LSB)
#define EOM_EYE_DIAGRAM_8_INNER_EYE15_SET(x)                                   (((0 | (x)) << EOM_EYE_DIAGRAM_8_INNER_EYE15_LSB) & EOM_EYE_DIAGRAM_8_INNER_EYE15_MASK)
#define EOM_EYE_DIAGRAM_8_INNER_EYE15_RESET                                    0x0
#define EOM_EYE_DIAGRAM_8_ADDRESS                                              (0x10c + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_EYE_DIAGRAM_8_RSTMASK                                              0xffff
#define EOM_EYE_DIAGRAM_8_RESET                                                0x0

// 0x110 (EOM_EYE_DIAGRAM_9)
#define EOM_EYE_DIAGRAM_9_INNER_EYE16_LSB                                      8
#define EOM_EYE_DIAGRAM_9_INNER_EYE16_MSB                                      15
#define EOM_EYE_DIAGRAM_9_INNER_EYE16_MASK                                     0xff00
#define EOM_EYE_DIAGRAM_9_INNER_EYE16_GET(x)                                   (((x) & EOM_EYE_DIAGRAM_9_INNER_EYE16_MASK) >> EOM_EYE_DIAGRAM_9_INNER_EYE16_LSB)
#define EOM_EYE_DIAGRAM_9_INNER_EYE16_SET(x)                                   (((0 | (x)) << EOM_EYE_DIAGRAM_9_INNER_EYE16_LSB) & EOM_EYE_DIAGRAM_9_INNER_EYE16_MASK)
#define EOM_EYE_DIAGRAM_9_INNER_EYE16_RESET                                    0x0
#define EOM_EYE_DIAGRAM_9_INNER_EYE17_LSB                                      0
#define EOM_EYE_DIAGRAM_9_INNER_EYE17_MSB                                      7
#define EOM_EYE_DIAGRAM_9_INNER_EYE17_MASK                                     0xff
#define EOM_EYE_DIAGRAM_9_INNER_EYE17_GET(x)                                   (((x) & EOM_EYE_DIAGRAM_9_INNER_EYE17_MASK) >> EOM_EYE_DIAGRAM_9_INNER_EYE17_LSB)
#define EOM_EYE_DIAGRAM_9_INNER_EYE17_SET(x)                                   (((0 | (x)) << EOM_EYE_DIAGRAM_9_INNER_EYE17_LSB) & EOM_EYE_DIAGRAM_9_INNER_EYE17_MASK)
#define EOM_EYE_DIAGRAM_9_INNER_EYE17_RESET                                    0x0
#define EOM_EYE_DIAGRAM_9_ADDRESS                                              (0x110 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_EYE_DIAGRAM_9_RSTMASK                                              0xffff
#define EOM_EYE_DIAGRAM_9_RESET                                                0x0

// 0x114 (EOM_EYE_DIAGRAM_10)
#define EOM_EYE_DIAGRAM_10_INNER_EYE18_LSB                                     8
#define EOM_EYE_DIAGRAM_10_INNER_EYE18_MSB                                     15
#define EOM_EYE_DIAGRAM_10_INNER_EYE18_MASK                                    0xff00
#define EOM_EYE_DIAGRAM_10_INNER_EYE18_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_10_INNER_EYE18_MASK) >> EOM_EYE_DIAGRAM_10_INNER_EYE18_LSB)
#define EOM_EYE_DIAGRAM_10_INNER_EYE18_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_10_INNER_EYE18_LSB) & EOM_EYE_DIAGRAM_10_INNER_EYE18_MASK)
#define EOM_EYE_DIAGRAM_10_INNER_EYE18_RESET                                   0x0
#define EOM_EYE_DIAGRAM_10_INNER_EYE19_LSB                                     0
#define EOM_EYE_DIAGRAM_10_INNER_EYE19_MSB                                     7
#define EOM_EYE_DIAGRAM_10_INNER_EYE19_MASK                                    0xff
#define EOM_EYE_DIAGRAM_10_INNER_EYE19_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_10_INNER_EYE19_MASK) >> EOM_EYE_DIAGRAM_10_INNER_EYE19_LSB)
#define EOM_EYE_DIAGRAM_10_INNER_EYE19_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_10_INNER_EYE19_LSB) & EOM_EYE_DIAGRAM_10_INNER_EYE19_MASK)
#define EOM_EYE_DIAGRAM_10_INNER_EYE19_RESET                                   0x0
#define EOM_EYE_DIAGRAM_10_ADDRESS                                             (0x114 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_EYE_DIAGRAM_10_RSTMASK                                             0xffff
#define EOM_EYE_DIAGRAM_10_RESET                                               0x0

// 0x118 (EOM_EYE_DIAGRAM_11)
#define EOM_EYE_DIAGRAM_11_INNER_EYE20_LSB                                     8
#define EOM_EYE_DIAGRAM_11_INNER_EYE20_MSB                                     15
#define EOM_EYE_DIAGRAM_11_INNER_EYE20_MASK                                    0xff00
#define EOM_EYE_DIAGRAM_11_INNER_EYE20_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_11_INNER_EYE20_MASK) >> EOM_EYE_DIAGRAM_11_INNER_EYE20_LSB)
#define EOM_EYE_DIAGRAM_11_INNER_EYE20_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_11_INNER_EYE20_LSB) & EOM_EYE_DIAGRAM_11_INNER_EYE20_MASK)
#define EOM_EYE_DIAGRAM_11_INNER_EYE20_RESET                                   0x0
#define EOM_EYE_DIAGRAM_11_INNER_EYE21_LSB                                     0
#define EOM_EYE_DIAGRAM_11_INNER_EYE21_MSB                                     7
#define EOM_EYE_DIAGRAM_11_INNER_EYE21_MASK                                    0xff
#define EOM_EYE_DIAGRAM_11_INNER_EYE21_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_11_INNER_EYE21_MASK) >> EOM_EYE_DIAGRAM_11_INNER_EYE21_LSB)
#define EOM_EYE_DIAGRAM_11_INNER_EYE21_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_11_INNER_EYE21_LSB) & EOM_EYE_DIAGRAM_11_INNER_EYE21_MASK)
#define EOM_EYE_DIAGRAM_11_INNER_EYE21_RESET                                   0x0
#define EOM_EYE_DIAGRAM_11_ADDRESS                                             (0x118 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_EYE_DIAGRAM_11_RSTMASK                                             0xffff
#define EOM_EYE_DIAGRAM_11_RESET                                               0x0

// 0x11c (EOM_EYE_DIAGRAM_12)
#define EOM_EYE_DIAGRAM_12_INNER_EYE22_LSB                                     8
#define EOM_EYE_DIAGRAM_12_INNER_EYE22_MSB                                     15
#define EOM_EYE_DIAGRAM_12_INNER_EYE22_MASK                                    0xff00
#define EOM_EYE_DIAGRAM_12_INNER_EYE22_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_12_INNER_EYE22_MASK) >> EOM_EYE_DIAGRAM_12_INNER_EYE22_LSB)
#define EOM_EYE_DIAGRAM_12_INNER_EYE22_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_12_INNER_EYE22_LSB) & EOM_EYE_DIAGRAM_12_INNER_EYE22_MASK)
#define EOM_EYE_DIAGRAM_12_INNER_EYE22_RESET                                   0x0
#define EOM_EYE_DIAGRAM_12_INNER_EYE23_LSB                                     0
#define EOM_EYE_DIAGRAM_12_INNER_EYE23_MSB                                     7
#define EOM_EYE_DIAGRAM_12_INNER_EYE23_MASK                                    0xff
#define EOM_EYE_DIAGRAM_12_INNER_EYE23_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_12_INNER_EYE23_MASK) >> EOM_EYE_DIAGRAM_12_INNER_EYE23_LSB)
#define EOM_EYE_DIAGRAM_12_INNER_EYE23_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_12_INNER_EYE23_LSB) & EOM_EYE_DIAGRAM_12_INNER_EYE23_MASK)
#define EOM_EYE_DIAGRAM_12_INNER_EYE23_RESET                                   0x0
#define EOM_EYE_DIAGRAM_12_ADDRESS                                             (0x11c + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_EYE_DIAGRAM_12_RSTMASK                                             0xffff
#define EOM_EYE_DIAGRAM_12_RESET                                               0x0

// 0x120 (EOM_EYE_DIAGRAM_13)
#define EOM_EYE_DIAGRAM_13_INNER_EYE24_LSB                                     8
#define EOM_EYE_DIAGRAM_13_INNER_EYE24_MSB                                     15
#define EOM_EYE_DIAGRAM_13_INNER_EYE24_MASK                                    0xff00
#define EOM_EYE_DIAGRAM_13_INNER_EYE24_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_13_INNER_EYE24_MASK) >> EOM_EYE_DIAGRAM_13_INNER_EYE24_LSB)
#define EOM_EYE_DIAGRAM_13_INNER_EYE24_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_13_INNER_EYE24_LSB) & EOM_EYE_DIAGRAM_13_INNER_EYE24_MASK)
#define EOM_EYE_DIAGRAM_13_INNER_EYE24_RESET                                   0x0
#define EOM_EYE_DIAGRAM_13_INNER_EYE25_LSB                                     0
#define EOM_EYE_DIAGRAM_13_INNER_EYE25_MSB                                     7
#define EOM_EYE_DIAGRAM_13_INNER_EYE25_MASK                                    0xff
#define EOM_EYE_DIAGRAM_13_INNER_EYE25_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_13_INNER_EYE25_MASK) >> EOM_EYE_DIAGRAM_13_INNER_EYE25_LSB)
#define EOM_EYE_DIAGRAM_13_INNER_EYE25_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_13_INNER_EYE25_LSB) & EOM_EYE_DIAGRAM_13_INNER_EYE25_MASK)
#define EOM_EYE_DIAGRAM_13_INNER_EYE25_RESET                                   0x0
#define EOM_EYE_DIAGRAM_13_ADDRESS                                             (0x120 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_EYE_DIAGRAM_13_RSTMASK                                             0xffff
#define EOM_EYE_DIAGRAM_13_RESET                                               0x0

// 0x124 (EOM_EYE_DIAGRAM_14)
#define EOM_EYE_DIAGRAM_14_INNER_EYE26_LSB                                     8
#define EOM_EYE_DIAGRAM_14_INNER_EYE26_MSB                                     15
#define EOM_EYE_DIAGRAM_14_INNER_EYE26_MASK                                    0xff00
#define EOM_EYE_DIAGRAM_14_INNER_EYE26_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_14_INNER_EYE26_MASK) >> EOM_EYE_DIAGRAM_14_INNER_EYE26_LSB)
#define EOM_EYE_DIAGRAM_14_INNER_EYE26_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_14_INNER_EYE26_LSB) & EOM_EYE_DIAGRAM_14_INNER_EYE26_MASK)
#define EOM_EYE_DIAGRAM_14_INNER_EYE26_RESET                                   0x0
#define EOM_EYE_DIAGRAM_14_INNER_EYE27_LSB                                     0
#define EOM_EYE_DIAGRAM_14_INNER_EYE27_MSB                                     7
#define EOM_EYE_DIAGRAM_14_INNER_EYE27_MASK                                    0xff
#define EOM_EYE_DIAGRAM_14_INNER_EYE27_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_14_INNER_EYE27_MASK) >> EOM_EYE_DIAGRAM_14_INNER_EYE27_LSB)
#define EOM_EYE_DIAGRAM_14_INNER_EYE27_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_14_INNER_EYE27_LSB) & EOM_EYE_DIAGRAM_14_INNER_EYE27_MASK)
#define EOM_EYE_DIAGRAM_14_INNER_EYE27_RESET                                   0x0
#define EOM_EYE_DIAGRAM_14_ADDRESS                                             (0x124 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_EYE_DIAGRAM_14_RSTMASK                                             0xffff
#define EOM_EYE_DIAGRAM_14_RESET                                               0x0

// 0x128 (EOM_EYE_DIAGRAM_15)
#define EOM_EYE_DIAGRAM_15_INNER_EYE28_LSB                                     8
#define EOM_EYE_DIAGRAM_15_INNER_EYE28_MSB                                     15
#define EOM_EYE_DIAGRAM_15_INNER_EYE28_MASK                                    0xff00
#define EOM_EYE_DIAGRAM_15_INNER_EYE28_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_15_INNER_EYE28_MASK) >> EOM_EYE_DIAGRAM_15_INNER_EYE28_LSB)
#define EOM_EYE_DIAGRAM_15_INNER_EYE28_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_15_INNER_EYE28_LSB) & EOM_EYE_DIAGRAM_15_INNER_EYE28_MASK)
#define EOM_EYE_DIAGRAM_15_INNER_EYE28_RESET                                   0x0
#define EOM_EYE_DIAGRAM_15_INNER_EYE29_LSB                                     0
#define EOM_EYE_DIAGRAM_15_INNER_EYE29_MSB                                     7
#define EOM_EYE_DIAGRAM_15_INNER_EYE29_MASK                                    0xff
#define EOM_EYE_DIAGRAM_15_INNER_EYE29_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_15_INNER_EYE29_MASK) >> EOM_EYE_DIAGRAM_15_INNER_EYE29_LSB)
#define EOM_EYE_DIAGRAM_15_INNER_EYE29_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_15_INNER_EYE29_LSB) & EOM_EYE_DIAGRAM_15_INNER_EYE29_MASK)
#define EOM_EYE_DIAGRAM_15_INNER_EYE29_RESET                                   0x0
#define EOM_EYE_DIAGRAM_15_ADDRESS                                             (0x128 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_EYE_DIAGRAM_15_RSTMASK                                             0xffff
#define EOM_EYE_DIAGRAM_15_RESET                                               0x0

// 0x12c (EOM_EYE_DIAGRAM_16)
#define EOM_EYE_DIAGRAM_16_INNER_EYE30_LSB                                     8
#define EOM_EYE_DIAGRAM_16_INNER_EYE30_MSB                                     15
#define EOM_EYE_DIAGRAM_16_INNER_EYE30_MASK                                    0xff00
#define EOM_EYE_DIAGRAM_16_INNER_EYE30_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_16_INNER_EYE30_MASK) >> EOM_EYE_DIAGRAM_16_INNER_EYE30_LSB)
#define EOM_EYE_DIAGRAM_16_INNER_EYE30_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_16_INNER_EYE30_LSB) & EOM_EYE_DIAGRAM_16_INNER_EYE30_MASK)
#define EOM_EYE_DIAGRAM_16_INNER_EYE30_RESET                                   0x0
#define EOM_EYE_DIAGRAM_16_INNER_EYE31_LSB                                     0
#define EOM_EYE_DIAGRAM_16_INNER_EYE31_MSB                                     7
#define EOM_EYE_DIAGRAM_16_INNER_EYE31_MASK                                    0xff
#define EOM_EYE_DIAGRAM_16_INNER_EYE31_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_16_INNER_EYE31_MASK) >> EOM_EYE_DIAGRAM_16_INNER_EYE31_LSB)
#define EOM_EYE_DIAGRAM_16_INNER_EYE31_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_16_INNER_EYE31_LSB) & EOM_EYE_DIAGRAM_16_INNER_EYE31_MASK)
#define EOM_EYE_DIAGRAM_16_INNER_EYE31_RESET                                   0x0
#define EOM_EYE_DIAGRAM_16_ADDRESS                                             (0x12c + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_EYE_DIAGRAM_16_RSTMASK                                             0xffff
#define EOM_EYE_DIAGRAM_16_RESET                                               0x0

// 0x130 (EOM_EYE_DIAGRAM_17)
#define EOM_EYE_DIAGRAM_17_INNER_EYE32_LSB                                     8
#define EOM_EYE_DIAGRAM_17_INNER_EYE32_MSB                                     15
#define EOM_EYE_DIAGRAM_17_INNER_EYE32_MASK                                    0xff00
#define EOM_EYE_DIAGRAM_17_INNER_EYE32_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_17_INNER_EYE32_MASK) >> EOM_EYE_DIAGRAM_17_INNER_EYE32_LSB)
#define EOM_EYE_DIAGRAM_17_INNER_EYE32_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_17_INNER_EYE32_LSB) & EOM_EYE_DIAGRAM_17_INNER_EYE32_MASK)
#define EOM_EYE_DIAGRAM_17_INNER_EYE32_RESET                                   0x0
#define EOM_EYE_DIAGRAM_17_INNER_EYE33_LSB                                     0
#define EOM_EYE_DIAGRAM_17_INNER_EYE33_MSB                                     7
#define EOM_EYE_DIAGRAM_17_INNER_EYE33_MASK                                    0xff
#define EOM_EYE_DIAGRAM_17_INNER_EYE33_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_17_INNER_EYE33_MASK) >> EOM_EYE_DIAGRAM_17_INNER_EYE33_LSB)
#define EOM_EYE_DIAGRAM_17_INNER_EYE33_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_17_INNER_EYE33_LSB) & EOM_EYE_DIAGRAM_17_INNER_EYE33_MASK)
#define EOM_EYE_DIAGRAM_17_INNER_EYE33_RESET                                   0x0
#define EOM_EYE_DIAGRAM_17_ADDRESS                                             (0x130 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_EYE_DIAGRAM_17_RSTMASK                                             0xffff
#define EOM_EYE_DIAGRAM_17_RESET                                               0x0

// 0x134 (EOM_EYE_DIAGRAM_18)
#define EOM_EYE_DIAGRAM_18_INNER_EYE34_LSB                                     8
#define EOM_EYE_DIAGRAM_18_INNER_EYE34_MSB                                     15
#define EOM_EYE_DIAGRAM_18_INNER_EYE34_MASK                                    0xff00
#define EOM_EYE_DIAGRAM_18_INNER_EYE34_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_18_INNER_EYE34_MASK) >> EOM_EYE_DIAGRAM_18_INNER_EYE34_LSB)
#define EOM_EYE_DIAGRAM_18_INNER_EYE34_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_18_INNER_EYE34_LSB) & EOM_EYE_DIAGRAM_18_INNER_EYE34_MASK)
#define EOM_EYE_DIAGRAM_18_INNER_EYE34_RESET                                   0x0
#define EOM_EYE_DIAGRAM_18_INNER_EYE35_LSB                                     0
#define EOM_EYE_DIAGRAM_18_INNER_EYE35_MSB                                     7
#define EOM_EYE_DIAGRAM_18_INNER_EYE35_MASK                                    0xff
#define EOM_EYE_DIAGRAM_18_INNER_EYE35_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_18_INNER_EYE35_MASK) >> EOM_EYE_DIAGRAM_18_INNER_EYE35_LSB)
#define EOM_EYE_DIAGRAM_18_INNER_EYE35_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_18_INNER_EYE35_LSB) & EOM_EYE_DIAGRAM_18_INNER_EYE35_MASK)
#define EOM_EYE_DIAGRAM_18_INNER_EYE35_RESET                                   0x0
#define EOM_EYE_DIAGRAM_18_ADDRESS                                             (0x134 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_EYE_DIAGRAM_18_RSTMASK                                             0xffff
#define EOM_EYE_DIAGRAM_18_RESET                                               0x0

// 0x138 (EOM_EYE_DIAGRAM_19)
#define EOM_EYE_DIAGRAM_19_INNER_EYE36_LSB                                     8
#define EOM_EYE_DIAGRAM_19_INNER_EYE36_MSB                                     15
#define EOM_EYE_DIAGRAM_19_INNER_EYE36_MASK                                    0xff00
#define EOM_EYE_DIAGRAM_19_INNER_EYE36_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_19_INNER_EYE36_MASK) >> EOM_EYE_DIAGRAM_19_INNER_EYE36_LSB)
#define EOM_EYE_DIAGRAM_19_INNER_EYE36_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_19_INNER_EYE36_LSB) & EOM_EYE_DIAGRAM_19_INNER_EYE36_MASK)
#define EOM_EYE_DIAGRAM_19_INNER_EYE36_RESET                                   0x0
#define EOM_EYE_DIAGRAM_19_INNER_EYE37_LSB                                     0
#define EOM_EYE_DIAGRAM_19_INNER_EYE37_MSB                                     7
#define EOM_EYE_DIAGRAM_19_INNER_EYE37_MASK                                    0xff
#define EOM_EYE_DIAGRAM_19_INNER_EYE37_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_19_INNER_EYE37_MASK) >> EOM_EYE_DIAGRAM_19_INNER_EYE37_LSB)
#define EOM_EYE_DIAGRAM_19_INNER_EYE37_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_19_INNER_EYE37_LSB) & EOM_EYE_DIAGRAM_19_INNER_EYE37_MASK)
#define EOM_EYE_DIAGRAM_19_INNER_EYE37_RESET                                   0x0
#define EOM_EYE_DIAGRAM_19_ADDRESS                                             (0x138 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_EYE_DIAGRAM_19_RSTMASK                                             0xffff
#define EOM_EYE_DIAGRAM_19_RESET                                               0x0

// 0x13c (EOM_EYE_DIAGRAM_20)
#define EOM_EYE_DIAGRAM_20_INNER_EYE38_LSB                                     8
#define EOM_EYE_DIAGRAM_20_INNER_EYE38_MSB                                     15
#define EOM_EYE_DIAGRAM_20_INNER_EYE38_MASK                                    0xff00
#define EOM_EYE_DIAGRAM_20_INNER_EYE38_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_20_INNER_EYE38_MASK) >> EOM_EYE_DIAGRAM_20_INNER_EYE38_LSB)
#define EOM_EYE_DIAGRAM_20_INNER_EYE38_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_20_INNER_EYE38_LSB) & EOM_EYE_DIAGRAM_20_INNER_EYE38_MASK)
#define EOM_EYE_DIAGRAM_20_INNER_EYE38_RESET                                   0x0
#define EOM_EYE_DIAGRAM_20_INNER_EYE39_LSB                                     0
#define EOM_EYE_DIAGRAM_20_INNER_EYE39_MSB                                     7
#define EOM_EYE_DIAGRAM_20_INNER_EYE39_MASK                                    0xff
#define EOM_EYE_DIAGRAM_20_INNER_EYE39_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_20_INNER_EYE39_MASK) >> EOM_EYE_DIAGRAM_20_INNER_EYE39_LSB)
#define EOM_EYE_DIAGRAM_20_INNER_EYE39_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_20_INNER_EYE39_LSB) & EOM_EYE_DIAGRAM_20_INNER_EYE39_MASK)
#define EOM_EYE_DIAGRAM_20_INNER_EYE39_RESET                                   0x0
#define EOM_EYE_DIAGRAM_20_ADDRESS                                             (0x13c + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_EYE_DIAGRAM_20_RSTMASK                                             0xffff
#define EOM_EYE_DIAGRAM_20_RESET                                               0x0

// 0x140 (EOM_EYE_DIAGRAM_21)
#define EOM_EYE_DIAGRAM_21_INNER_EYE40_LSB                                     8
#define EOM_EYE_DIAGRAM_21_INNER_EYE40_MSB                                     15
#define EOM_EYE_DIAGRAM_21_INNER_EYE40_MASK                                    0xff00
#define EOM_EYE_DIAGRAM_21_INNER_EYE40_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_21_INNER_EYE40_MASK) >> EOM_EYE_DIAGRAM_21_INNER_EYE40_LSB)
#define EOM_EYE_DIAGRAM_21_INNER_EYE40_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_21_INNER_EYE40_LSB) & EOM_EYE_DIAGRAM_21_INNER_EYE40_MASK)
#define EOM_EYE_DIAGRAM_21_INNER_EYE40_RESET                                   0x0
#define EOM_EYE_DIAGRAM_21_INNER_EYE41_LSB                                     0
#define EOM_EYE_DIAGRAM_21_INNER_EYE41_MSB                                     7
#define EOM_EYE_DIAGRAM_21_INNER_EYE41_MASK                                    0xff
#define EOM_EYE_DIAGRAM_21_INNER_EYE41_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_21_INNER_EYE41_MASK) >> EOM_EYE_DIAGRAM_21_INNER_EYE41_LSB)
#define EOM_EYE_DIAGRAM_21_INNER_EYE41_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_21_INNER_EYE41_LSB) & EOM_EYE_DIAGRAM_21_INNER_EYE41_MASK)
#define EOM_EYE_DIAGRAM_21_INNER_EYE41_RESET                                   0x0
#define EOM_EYE_DIAGRAM_21_ADDRESS                                             (0x140 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_EYE_DIAGRAM_21_RSTMASK                                             0xffff
#define EOM_EYE_DIAGRAM_21_RESET                                               0x0

// 0x144 (EOM_EYE_DIAGRAM_22)
#define EOM_EYE_DIAGRAM_22_INNER_EYE42_LSB                                     8
#define EOM_EYE_DIAGRAM_22_INNER_EYE42_MSB                                     15
#define EOM_EYE_DIAGRAM_22_INNER_EYE42_MASK                                    0xff00
#define EOM_EYE_DIAGRAM_22_INNER_EYE42_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_22_INNER_EYE42_MASK) >> EOM_EYE_DIAGRAM_22_INNER_EYE42_LSB)
#define EOM_EYE_DIAGRAM_22_INNER_EYE42_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_22_INNER_EYE42_LSB) & EOM_EYE_DIAGRAM_22_INNER_EYE42_MASK)
#define EOM_EYE_DIAGRAM_22_INNER_EYE42_RESET                                   0x0
#define EOM_EYE_DIAGRAM_22_INNER_EYE43_LSB                                     0
#define EOM_EYE_DIAGRAM_22_INNER_EYE43_MSB                                     7
#define EOM_EYE_DIAGRAM_22_INNER_EYE43_MASK                                    0xff
#define EOM_EYE_DIAGRAM_22_INNER_EYE43_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_22_INNER_EYE43_MASK) >> EOM_EYE_DIAGRAM_22_INNER_EYE43_LSB)
#define EOM_EYE_DIAGRAM_22_INNER_EYE43_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_22_INNER_EYE43_LSB) & EOM_EYE_DIAGRAM_22_INNER_EYE43_MASK)
#define EOM_EYE_DIAGRAM_22_INNER_EYE43_RESET                                   0x0
#define EOM_EYE_DIAGRAM_22_ADDRESS                                             (0x144 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_EYE_DIAGRAM_22_RSTMASK                                             0xffff
#define EOM_EYE_DIAGRAM_22_RESET                                               0x0

// 0x148 (EOM_EYE_DIAGRAM_23)
#define EOM_EYE_DIAGRAM_23_INNER_EYE44_LSB                                     8
#define EOM_EYE_DIAGRAM_23_INNER_EYE44_MSB                                     15
#define EOM_EYE_DIAGRAM_23_INNER_EYE44_MASK                                    0xff00
#define EOM_EYE_DIAGRAM_23_INNER_EYE44_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_23_INNER_EYE44_MASK) >> EOM_EYE_DIAGRAM_23_INNER_EYE44_LSB)
#define EOM_EYE_DIAGRAM_23_INNER_EYE44_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_23_INNER_EYE44_LSB) & EOM_EYE_DIAGRAM_23_INNER_EYE44_MASK)
#define EOM_EYE_DIAGRAM_23_INNER_EYE44_RESET                                   0x0
#define EOM_EYE_DIAGRAM_23_INNER_EYE45_LSB                                     0
#define EOM_EYE_DIAGRAM_23_INNER_EYE45_MSB                                     7
#define EOM_EYE_DIAGRAM_23_INNER_EYE45_MASK                                    0xff
#define EOM_EYE_DIAGRAM_23_INNER_EYE45_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_23_INNER_EYE45_MASK) >> EOM_EYE_DIAGRAM_23_INNER_EYE45_LSB)
#define EOM_EYE_DIAGRAM_23_INNER_EYE45_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_23_INNER_EYE45_LSB) & EOM_EYE_DIAGRAM_23_INNER_EYE45_MASK)
#define EOM_EYE_DIAGRAM_23_INNER_EYE45_RESET                                   0x0
#define EOM_EYE_DIAGRAM_23_ADDRESS                                             (0x148 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_EYE_DIAGRAM_23_RSTMASK                                             0xffff
#define EOM_EYE_DIAGRAM_23_RESET                                               0x0

// 0x14c (EOM_EYE_DIAGRAM_24)
#define EOM_EYE_DIAGRAM_24_INNER_EYE46_LSB                                     8
#define EOM_EYE_DIAGRAM_24_INNER_EYE46_MSB                                     15
#define EOM_EYE_DIAGRAM_24_INNER_EYE46_MASK                                    0xff00
#define EOM_EYE_DIAGRAM_24_INNER_EYE46_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_24_INNER_EYE46_MASK) >> EOM_EYE_DIAGRAM_24_INNER_EYE46_LSB)
#define EOM_EYE_DIAGRAM_24_INNER_EYE46_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_24_INNER_EYE46_LSB) & EOM_EYE_DIAGRAM_24_INNER_EYE46_MASK)
#define EOM_EYE_DIAGRAM_24_INNER_EYE46_RESET                                   0x0
#define EOM_EYE_DIAGRAM_24_INNER_EYE47_LSB                                     0
#define EOM_EYE_DIAGRAM_24_INNER_EYE47_MSB                                     7
#define EOM_EYE_DIAGRAM_24_INNER_EYE47_MASK                                    0xff
#define EOM_EYE_DIAGRAM_24_INNER_EYE47_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_24_INNER_EYE47_MASK) >> EOM_EYE_DIAGRAM_24_INNER_EYE47_LSB)
#define EOM_EYE_DIAGRAM_24_INNER_EYE47_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_24_INNER_EYE47_LSB) & EOM_EYE_DIAGRAM_24_INNER_EYE47_MASK)
#define EOM_EYE_DIAGRAM_24_INNER_EYE47_RESET                                   0x0
#define EOM_EYE_DIAGRAM_24_ADDRESS                                             (0x14c + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_EYE_DIAGRAM_24_RSTMASK                                             0xffff
#define EOM_EYE_DIAGRAM_24_RESET                                               0x0

// 0x150 (EOM_EYE_DIAGRAM_25)
#define EOM_EYE_DIAGRAM_25_INNER_EYE48_LSB                                     8
#define EOM_EYE_DIAGRAM_25_INNER_EYE48_MSB                                     15
#define EOM_EYE_DIAGRAM_25_INNER_EYE48_MASK                                    0xff00
#define EOM_EYE_DIAGRAM_25_INNER_EYE48_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_25_INNER_EYE48_MASK) >> EOM_EYE_DIAGRAM_25_INNER_EYE48_LSB)
#define EOM_EYE_DIAGRAM_25_INNER_EYE48_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_25_INNER_EYE48_LSB) & EOM_EYE_DIAGRAM_25_INNER_EYE48_MASK)
#define EOM_EYE_DIAGRAM_25_INNER_EYE48_RESET                                   0x0
#define EOM_EYE_DIAGRAM_25_INNER_EYE49_LSB                                     0
#define EOM_EYE_DIAGRAM_25_INNER_EYE49_MSB                                     7
#define EOM_EYE_DIAGRAM_25_INNER_EYE49_MASK                                    0xff
#define EOM_EYE_DIAGRAM_25_INNER_EYE49_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_25_INNER_EYE49_MASK) >> EOM_EYE_DIAGRAM_25_INNER_EYE49_LSB)
#define EOM_EYE_DIAGRAM_25_INNER_EYE49_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_25_INNER_EYE49_LSB) & EOM_EYE_DIAGRAM_25_INNER_EYE49_MASK)
#define EOM_EYE_DIAGRAM_25_INNER_EYE49_RESET                                   0x0
#define EOM_EYE_DIAGRAM_25_ADDRESS                                             (0x150 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_EYE_DIAGRAM_25_RSTMASK                                             0xffff
#define EOM_EYE_DIAGRAM_25_RESET                                               0x0

// 0x154 (EOM_EYE_DIAGRAM_26)
#define EOM_EYE_DIAGRAM_26_INNER_EYE50_LSB                                     8
#define EOM_EYE_DIAGRAM_26_INNER_EYE50_MSB                                     15
#define EOM_EYE_DIAGRAM_26_INNER_EYE50_MASK                                    0xff00
#define EOM_EYE_DIAGRAM_26_INNER_EYE50_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_26_INNER_EYE50_MASK) >> EOM_EYE_DIAGRAM_26_INNER_EYE50_LSB)
#define EOM_EYE_DIAGRAM_26_INNER_EYE50_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_26_INNER_EYE50_LSB) & EOM_EYE_DIAGRAM_26_INNER_EYE50_MASK)
#define EOM_EYE_DIAGRAM_26_INNER_EYE50_RESET                                   0x0
#define EOM_EYE_DIAGRAM_26_INNER_EYE51_LSB                                     0
#define EOM_EYE_DIAGRAM_26_INNER_EYE51_MSB                                     7
#define EOM_EYE_DIAGRAM_26_INNER_EYE51_MASK                                    0xff
#define EOM_EYE_DIAGRAM_26_INNER_EYE51_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_26_INNER_EYE51_MASK) >> EOM_EYE_DIAGRAM_26_INNER_EYE51_LSB)
#define EOM_EYE_DIAGRAM_26_INNER_EYE51_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_26_INNER_EYE51_LSB) & EOM_EYE_DIAGRAM_26_INNER_EYE51_MASK)
#define EOM_EYE_DIAGRAM_26_INNER_EYE51_RESET                                   0x0
#define EOM_EYE_DIAGRAM_26_ADDRESS                                             (0x154 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_EYE_DIAGRAM_26_RSTMASK                                             0xffff
#define EOM_EYE_DIAGRAM_26_RESET                                               0x0

// 0x158 (EOM_EYE_DIAGRAM_27)
#define EOM_EYE_DIAGRAM_27_INNER_EYE52_LSB                                     8
#define EOM_EYE_DIAGRAM_27_INNER_EYE52_MSB                                     15
#define EOM_EYE_DIAGRAM_27_INNER_EYE52_MASK                                    0xff00
#define EOM_EYE_DIAGRAM_27_INNER_EYE52_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_27_INNER_EYE52_MASK) >> EOM_EYE_DIAGRAM_27_INNER_EYE52_LSB)
#define EOM_EYE_DIAGRAM_27_INNER_EYE52_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_27_INNER_EYE52_LSB) & EOM_EYE_DIAGRAM_27_INNER_EYE52_MASK)
#define EOM_EYE_DIAGRAM_27_INNER_EYE52_RESET                                   0x0
#define EOM_EYE_DIAGRAM_27_INNER_EYE53_LSB                                     0
#define EOM_EYE_DIAGRAM_27_INNER_EYE53_MSB                                     7
#define EOM_EYE_DIAGRAM_27_INNER_EYE53_MASK                                    0xff
#define EOM_EYE_DIAGRAM_27_INNER_EYE53_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_27_INNER_EYE53_MASK) >> EOM_EYE_DIAGRAM_27_INNER_EYE53_LSB)
#define EOM_EYE_DIAGRAM_27_INNER_EYE53_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_27_INNER_EYE53_LSB) & EOM_EYE_DIAGRAM_27_INNER_EYE53_MASK)
#define EOM_EYE_DIAGRAM_27_INNER_EYE53_RESET                                   0x0
#define EOM_EYE_DIAGRAM_27_ADDRESS                                             (0x158 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_EYE_DIAGRAM_27_RSTMASK                                             0xffff
#define EOM_EYE_DIAGRAM_27_RESET                                               0x0

// 0x15c (EOM_EYE_DIAGRAM_28)
#define EOM_EYE_DIAGRAM_28_INNER_EYE54_LSB                                     8
#define EOM_EYE_DIAGRAM_28_INNER_EYE54_MSB                                     15
#define EOM_EYE_DIAGRAM_28_INNER_EYE54_MASK                                    0xff00
#define EOM_EYE_DIAGRAM_28_INNER_EYE54_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_28_INNER_EYE54_MASK) >> EOM_EYE_DIAGRAM_28_INNER_EYE54_LSB)
#define EOM_EYE_DIAGRAM_28_INNER_EYE54_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_28_INNER_EYE54_LSB) & EOM_EYE_DIAGRAM_28_INNER_EYE54_MASK)
#define EOM_EYE_DIAGRAM_28_INNER_EYE54_RESET                                   0x0
#define EOM_EYE_DIAGRAM_28_INNER_EYE55_LSB                                     0
#define EOM_EYE_DIAGRAM_28_INNER_EYE55_MSB                                     7
#define EOM_EYE_DIAGRAM_28_INNER_EYE55_MASK                                    0xff
#define EOM_EYE_DIAGRAM_28_INNER_EYE55_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_28_INNER_EYE55_MASK) >> EOM_EYE_DIAGRAM_28_INNER_EYE55_LSB)
#define EOM_EYE_DIAGRAM_28_INNER_EYE55_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_28_INNER_EYE55_LSB) & EOM_EYE_DIAGRAM_28_INNER_EYE55_MASK)
#define EOM_EYE_DIAGRAM_28_INNER_EYE55_RESET                                   0x0
#define EOM_EYE_DIAGRAM_28_ADDRESS                                             (0x15c + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_EYE_DIAGRAM_28_RSTMASK                                             0xffff
#define EOM_EYE_DIAGRAM_28_RESET                                               0x0

// 0x160 (EOM_EYE_DIAGRAM_29)
#define EOM_EYE_DIAGRAM_29_INNER_EYE56_LSB                                     8
#define EOM_EYE_DIAGRAM_29_INNER_EYE56_MSB                                     15
#define EOM_EYE_DIAGRAM_29_INNER_EYE56_MASK                                    0xff00
#define EOM_EYE_DIAGRAM_29_INNER_EYE56_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_29_INNER_EYE56_MASK) >> EOM_EYE_DIAGRAM_29_INNER_EYE56_LSB)
#define EOM_EYE_DIAGRAM_29_INNER_EYE56_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_29_INNER_EYE56_LSB) & EOM_EYE_DIAGRAM_29_INNER_EYE56_MASK)
#define EOM_EYE_DIAGRAM_29_INNER_EYE56_RESET                                   0x0
#define EOM_EYE_DIAGRAM_29_INNER_EYE57_LSB                                     0
#define EOM_EYE_DIAGRAM_29_INNER_EYE57_MSB                                     7
#define EOM_EYE_DIAGRAM_29_INNER_EYE57_MASK                                    0xff
#define EOM_EYE_DIAGRAM_29_INNER_EYE57_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_29_INNER_EYE57_MASK) >> EOM_EYE_DIAGRAM_29_INNER_EYE57_LSB)
#define EOM_EYE_DIAGRAM_29_INNER_EYE57_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_29_INNER_EYE57_LSB) & EOM_EYE_DIAGRAM_29_INNER_EYE57_MASK)
#define EOM_EYE_DIAGRAM_29_INNER_EYE57_RESET                                   0x0
#define EOM_EYE_DIAGRAM_29_ADDRESS                                             (0x160 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_EYE_DIAGRAM_29_RSTMASK                                             0xffff
#define EOM_EYE_DIAGRAM_29_RESET                                               0x0

// 0x164 (EOM_EYE_DIAGRAM_30)
#define EOM_EYE_DIAGRAM_30_INNER_EYE58_LSB                                     8
#define EOM_EYE_DIAGRAM_30_INNER_EYE58_MSB                                     15
#define EOM_EYE_DIAGRAM_30_INNER_EYE58_MASK                                    0xff00
#define EOM_EYE_DIAGRAM_30_INNER_EYE58_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_30_INNER_EYE58_MASK) >> EOM_EYE_DIAGRAM_30_INNER_EYE58_LSB)
#define EOM_EYE_DIAGRAM_30_INNER_EYE58_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_30_INNER_EYE58_LSB) & EOM_EYE_DIAGRAM_30_INNER_EYE58_MASK)
#define EOM_EYE_DIAGRAM_30_INNER_EYE58_RESET                                   0x0
#define EOM_EYE_DIAGRAM_30_INNER_EYE59_LSB                                     0
#define EOM_EYE_DIAGRAM_30_INNER_EYE59_MSB                                     7
#define EOM_EYE_DIAGRAM_30_INNER_EYE59_MASK                                    0xff
#define EOM_EYE_DIAGRAM_30_INNER_EYE59_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_30_INNER_EYE59_MASK) >> EOM_EYE_DIAGRAM_30_INNER_EYE59_LSB)
#define EOM_EYE_DIAGRAM_30_INNER_EYE59_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_30_INNER_EYE59_LSB) & EOM_EYE_DIAGRAM_30_INNER_EYE59_MASK)
#define EOM_EYE_DIAGRAM_30_INNER_EYE59_RESET                                   0x0
#define EOM_EYE_DIAGRAM_30_ADDRESS                                             (0x164 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_EYE_DIAGRAM_30_RSTMASK                                             0xffff
#define EOM_EYE_DIAGRAM_30_RESET                                               0x0

// 0x168 (EOM_EYE_DIAGRAM_31)
#define EOM_EYE_DIAGRAM_31_INNER_EYE60_LSB                                     8
#define EOM_EYE_DIAGRAM_31_INNER_EYE60_MSB                                     15
#define EOM_EYE_DIAGRAM_31_INNER_EYE60_MASK                                    0xff00
#define EOM_EYE_DIAGRAM_31_INNER_EYE60_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_31_INNER_EYE60_MASK) >> EOM_EYE_DIAGRAM_31_INNER_EYE60_LSB)
#define EOM_EYE_DIAGRAM_31_INNER_EYE60_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_31_INNER_EYE60_LSB) & EOM_EYE_DIAGRAM_31_INNER_EYE60_MASK)
#define EOM_EYE_DIAGRAM_31_INNER_EYE60_RESET                                   0x0
#define EOM_EYE_DIAGRAM_31_INNER_EYE61_LSB                                     0
#define EOM_EYE_DIAGRAM_31_INNER_EYE61_MSB                                     7
#define EOM_EYE_DIAGRAM_31_INNER_EYE61_MASK                                    0xff
#define EOM_EYE_DIAGRAM_31_INNER_EYE61_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_31_INNER_EYE61_MASK) >> EOM_EYE_DIAGRAM_31_INNER_EYE61_LSB)
#define EOM_EYE_DIAGRAM_31_INNER_EYE61_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_31_INNER_EYE61_LSB) & EOM_EYE_DIAGRAM_31_INNER_EYE61_MASK)
#define EOM_EYE_DIAGRAM_31_INNER_EYE61_RESET                                   0x0
#define EOM_EYE_DIAGRAM_31_ADDRESS                                             (0x168 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_EYE_DIAGRAM_31_RSTMASK                                             0xffff
#define EOM_EYE_DIAGRAM_31_RESET                                               0x0

// 0x16c (EOM_EYE_DIAGRAM_32)
#define EOM_EYE_DIAGRAM_32_INNER_EYE62_LSB                                     8
#define EOM_EYE_DIAGRAM_32_INNER_EYE62_MSB                                     15
#define EOM_EYE_DIAGRAM_32_INNER_EYE62_MASK                                    0xff00
#define EOM_EYE_DIAGRAM_32_INNER_EYE62_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_32_INNER_EYE62_MASK) >> EOM_EYE_DIAGRAM_32_INNER_EYE62_LSB)
#define EOM_EYE_DIAGRAM_32_INNER_EYE62_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_32_INNER_EYE62_LSB) & EOM_EYE_DIAGRAM_32_INNER_EYE62_MASK)
#define EOM_EYE_DIAGRAM_32_INNER_EYE62_RESET                                   0x0
#define EOM_EYE_DIAGRAM_32_INNER_EYE63_LSB                                     0
#define EOM_EYE_DIAGRAM_32_INNER_EYE63_MSB                                     7
#define EOM_EYE_DIAGRAM_32_INNER_EYE63_MASK                                    0xff
#define EOM_EYE_DIAGRAM_32_INNER_EYE63_GET(x)                                  (((x) & EOM_EYE_DIAGRAM_32_INNER_EYE63_MASK) >> EOM_EYE_DIAGRAM_32_INNER_EYE63_LSB)
#define EOM_EYE_DIAGRAM_32_INNER_EYE63_SET(x)                                  (((0 | (x)) << EOM_EYE_DIAGRAM_32_INNER_EYE63_LSB) & EOM_EYE_DIAGRAM_32_INNER_EYE63_MASK)
#define EOM_EYE_DIAGRAM_32_INNER_EYE63_RESET                                   0x0
#define EOM_EYE_DIAGRAM_32_ADDRESS                                             (0x16c + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_EYE_DIAGRAM_32_RSTMASK                                             0xffff
#define EOM_EYE_DIAGRAM_32_RESET                                               0x0

// 0x170 (RESISTOR_CALIBRATION_1)
#define RESISTOR_CALIBRATION_1_CALIB_TX_REG_LSB                                8
#define RESISTOR_CALIBRATION_1_CALIB_TX_REG_MSB                                12
#define RESISTOR_CALIBRATION_1_CALIB_TX_REG_MASK                               0x1f00
#define RESISTOR_CALIBRATION_1_CALIB_TX_REG_GET(x)                             (((x) & RESISTOR_CALIBRATION_1_CALIB_TX_REG_MASK) >> RESISTOR_CALIBRATION_1_CALIB_TX_REG_LSB)
#define RESISTOR_CALIBRATION_1_CALIB_TX_REG_SET(x)                             (((0 | (x)) << RESISTOR_CALIBRATION_1_CALIB_TX_REG_LSB) & RESISTOR_CALIBRATION_1_CALIB_TX_REG_MASK)
#define RESISTOR_CALIBRATION_1_CALIB_TX_REG_RESET                              0x7
#define RESISTOR_CALIBRATION_1_CALIB_RX_REG_LSB                                0
#define RESISTOR_CALIBRATION_1_CALIB_RX_REG_MSB                                4
#define RESISTOR_CALIBRATION_1_CALIB_RX_REG_MASK                               0x1f
#define RESISTOR_CALIBRATION_1_CALIB_RX_REG_GET(x)                             (((x) & RESISTOR_CALIBRATION_1_CALIB_RX_REG_MASK) >> RESISTOR_CALIBRATION_1_CALIB_RX_REG_LSB)
#define RESISTOR_CALIBRATION_1_CALIB_RX_REG_SET(x)                             (((0 | (x)) << RESISTOR_CALIBRATION_1_CALIB_RX_REG_LSB) & RESISTOR_CALIBRATION_1_CALIB_RX_REG_MASK)
#define RESISTOR_CALIBRATION_1_CALIB_RX_REG_RESET                              0x10
#define RESISTOR_CALIBRATION_1_ADDRESS                                         (0x170 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define RESISTOR_CALIBRATION_1_RSTMASK                                         0x1f1f
#define RESISTOR_CALIBRATION_1_RESET                                           0x710

// 0x174 (RESISTOR_CALIBRATION_2)
#define RESISTOR_CALIBRATION_2_VREF_LVL_LSB                                    12
#define RESISTOR_CALIBRATION_2_VREF_LVL_MSB                                    15
#define RESISTOR_CALIBRATION_2_VREF_LVL_MASK                                   0xf000
#define RESISTOR_CALIBRATION_2_VREF_LVL_GET(x)                                 (((x) & RESISTOR_CALIBRATION_2_VREF_LVL_MASK) >> RESISTOR_CALIBRATION_2_VREF_LVL_LSB)
#define RESISTOR_CALIBRATION_2_VREF_LVL_SET(x)                                 (((0 | (x)) << RESISTOR_CALIBRATION_2_VREF_LVL_LSB) & RESISTOR_CALIBRATION_2_VREF_LVL_MASK)
#define RESISTOR_CALIBRATION_2_VREF_LVL_RESET                                  0x7
#define RESISTOR_CALIBRATION_2_CALIB_TXRX_DONE_LSB                             11
#define RESISTOR_CALIBRATION_2_CALIB_TXRX_DONE_MSB                             11
#define RESISTOR_CALIBRATION_2_CALIB_TXRX_DONE_MASK                            0x800
#define RESISTOR_CALIBRATION_2_CALIB_TXRX_DONE_GET(x)                          (((x) & RESISTOR_CALIBRATION_2_CALIB_TXRX_DONE_MASK) >> RESISTOR_CALIBRATION_2_CALIB_TXRX_DONE_LSB)
#define RESISTOR_CALIBRATION_2_CALIB_TXRX_DONE_SET(x)                          (((0 | (x)) << RESISTOR_CALIBRATION_2_CALIB_TXRX_DONE_LSB) & RESISTOR_CALIBRATION_2_CALIB_TXRX_DONE_MASK)
#define RESISTOR_CALIBRATION_2_CALIB_TXRX_DONE_RESET                           0x0
#define RESISTOR_CALIBRATION_2_RESISTOR_CALIB_STATE_LSB                        8
#define RESISTOR_CALIBRATION_2_RESISTOR_CALIB_STATE_MSB                        10
#define RESISTOR_CALIBRATION_2_RESISTOR_CALIB_STATE_MASK                       0x700
#define RESISTOR_CALIBRATION_2_RESISTOR_CALIB_STATE_GET(x)                     (((x) & RESISTOR_CALIBRATION_2_RESISTOR_CALIB_STATE_MASK) >> RESISTOR_CALIBRATION_2_RESISTOR_CALIB_STATE_LSB)
#define RESISTOR_CALIBRATION_2_RESISTOR_CALIB_STATE_SET(x)                     (((0 | (x)) << RESISTOR_CALIBRATION_2_RESISTOR_CALIB_STATE_LSB) & RESISTOR_CALIBRATION_2_RESISTOR_CALIB_STATE_MASK)
#define RESISTOR_CALIBRATION_2_RESISTOR_CALIB_STATE_RESET                      0x0
#define RESISTOR_CALIBRATION_2_WORK_STATE0_TX_LSB                              6
#define RESISTOR_CALIBRATION_2_WORK_STATE0_TX_MSB                              7
#define RESISTOR_CALIBRATION_2_WORK_STATE0_TX_MASK                             0xc0
#define RESISTOR_CALIBRATION_2_WORK_STATE0_TX_GET(x)                           (((x) & RESISTOR_CALIBRATION_2_WORK_STATE0_TX_MASK) >> RESISTOR_CALIBRATION_2_WORK_STATE0_TX_LSB)
#define RESISTOR_CALIBRATION_2_WORK_STATE0_TX_SET(x)                           (((0 | (x)) << RESISTOR_CALIBRATION_2_WORK_STATE0_TX_LSB) & RESISTOR_CALIBRATION_2_WORK_STATE0_TX_MASK)
#define RESISTOR_CALIBRATION_2_WORK_STATE0_TX_RESET                            0x0
#define RESISTOR_CALIBRATION_2_WORK_STATE1_TX_LSB                              4
#define RESISTOR_CALIBRATION_2_WORK_STATE1_TX_MSB                              5
#define RESISTOR_CALIBRATION_2_WORK_STATE1_TX_MASK                             0x30
#define RESISTOR_CALIBRATION_2_WORK_STATE1_TX_GET(x)                           (((x) & RESISTOR_CALIBRATION_2_WORK_STATE1_TX_MASK) >> RESISTOR_CALIBRATION_2_WORK_STATE1_TX_LSB)
#define RESISTOR_CALIBRATION_2_WORK_STATE1_TX_SET(x)                           (((0 | (x)) << RESISTOR_CALIBRATION_2_WORK_STATE1_TX_LSB) & RESISTOR_CALIBRATION_2_WORK_STATE1_TX_MASK)
#define RESISTOR_CALIBRATION_2_WORK_STATE1_TX_RESET                            0x0
#define RESISTOR_CALIBRATION_2_WORK_STATE0_RX_LSB                              2
#define RESISTOR_CALIBRATION_2_WORK_STATE0_RX_MSB                              3
#define RESISTOR_CALIBRATION_2_WORK_STATE0_RX_MASK                             0xc
#define RESISTOR_CALIBRATION_2_WORK_STATE0_RX_GET(x)                           (((x) & RESISTOR_CALIBRATION_2_WORK_STATE0_RX_MASK) >> RESISTOR_CALIBRATION_2_WORK_STATE0_RX_LSB)
#define RESISTOR_CALIBRATION_2_WORK_STATE0_RX_SET(x)                           (((0 | (x)) << RESISTOR_CALIBRATION_2_WORK_STATE0_RX_LSB) & RESISTOR_CALIBRATION_2_WORK_STATE0_RX_MASK)
#define RESISTOR_CALIBRATION_2_WORK_STATE0_RX_RESET                            0x0
#define RESISTOR_CALIBRATION_2_WORK_STATE1_RX_LSB                              0
#define RESISTOR_CALIBRATION_2_WORK_STATE1_RX_MSB                              1
#define RESISTOR_CALIBRATION_2_WORK_STATE1_RX_MASK                             0x3
#define RESISTOR_CALIBRATION_2_WORK_STATE1_RX_GET(x)                           (((x) & RESISTOR_CALIBRATION_2_WORK_STATE1_RX_MASK) >> RESISTOR_CALIBRATION_2_WORK_STATE1_RX_LSB)
#define RESISTOR_CALIBRATION_2_WORK_STATE1_RX_SET(x)                           (((0 | (x)) << RESISTOR_CALIBRATION_2_WORK_STATE1_RX_LSB) & RESISTOR_CALIBRATION_2_WORK_STATE1_RX_MASK)
#define RESISTOR_CALIBRATION_2_WORK_STATE1_RX_RESET                            0x0
#define RESISTOR_CALIBRATION_2_ADDRESS                                         (0x174 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define RESISTOR_CALIBRATION_2_RSTMASK                                         0xffff
#define RESISTOR_CALIBRATION_2_RESET                                           0x7000

// 0x178 (RESISTOR_CALIBRATION_3)
#define RESISTOR_CALIBRATION_3_STATE_REG_TX_LSB                                0
#define RESISTOR_CALIBRATION_3_STATE_REG_TX_MSB                                15
#define RESISTOR_CALIBRATION_3_STATE_REG_TX_MASK                               0xffff
#define RESISTOR_CALIBRATION_3_STATE_REG_TX_GET(x)                             (((x) & RESISTOR_CALIBRATION_3_STATE_REG_TX_MASK) >> RESISTOR_CALIBRATION_3_STATE_REG_TX_LSB)
#define RESISTOR_CALIBRATION_3_STATE_REG_TX_SET(x)                             (((0 | (x)) << RESISTOR_CALIBRATION_3_STATE_REG_TX_LSB) & RESISTOR_CALIBRATION_3_STATE_REG_TX_MASK)
#define RESISTOR_CALIBRATION_3_STATE_REG_TX_RESET                              0x0
#define RESISTOR_CALIBRATION_3_ADDRESS                                         (0x178 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define RESISTOR_CALIBRATION_3_RSTMASK                                         0xffff
#define RESISTOR_CALIBRATION_3_RESET                                           0x0

// 0x17c (RESISTOR_CALIBRATION_4)
#define RESISTOR_CALIBRATION_4_STATE_REG_RX_LSB                                0
#define RESISTOR_CALIBRATION_4_STATE_REG_RX_MSB                                15
#define RESISTOR_CALIBRATION_4_STATE_REG_RX_MASK                               0xffff
#define RESISTOR_CALIBRATION_4_STATE_REG_RX_GET(x)                             (((x) & RESISTOR_CALIBRATION_4_STATE_REG_RX_MASK) >> RESISTOR_CALIBRATION_4_STATE_REG_RX_LSB)
#define RESISTOR_CALIBRATION_4_STATE_REG_RX_SET(x)                             (((0 | (x)) << RESISTOR_CALIBRATION_4_STATE_REG_RX_LSB) & RESISTOR_CALIBRATION_4_STATE_REG_RX_MASK)
#define RESISTOR_CALIBRATION_4_STATE_REG_RX_RESET                              0x0
#define RESISTOR_CALIBRATION_4_ADDRESS                                         (0x17c + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define RESISTOR_CALIBRATION_4_RSTMASK                                         0xffff
#define RESISTOR_CALIBRATION_4_RESET                                           0x0

// 0x180 (RESISTOR_CALIBRATION_5)
#define RESISTOR_CALIBRATION_5_VREF_REG_CHOP0_TX_LSB                           0
#define RESISTOR_CALIBRATION_5_VREF_REG_CHOP0_TX_MSB                           15
#define RESISTOR_CALIBRATION_5_VREF_REG_CHOP0_TX_MASK                          0xffff
#define RESISTOR_CALIBRATION_5_VREF_REG_CHOP0_TX_GET(x)                        (((x) & RESISTOR_CALIBRATION_5_VREF_REG_CHOP0_TX_MASK) >> RESISTOR_CALIBRATION_5_VREF_REG_CHOP0_TX_LSB)
#define RESISTOR_CALIBRATION_5_VREF_REG_CHOP0_TX_SET(x)                        (((0 | (x)) << RESISTOR_CALIBRATION_5_VREF_REG_CHOP0_TX_LSB) & RESISTOR_CALIBRATION_5_VREF_REG_CHOP0_TX_MASK)
#define RESISTOR_CALIBRATION_5_VREF_REG_CHOP0_TX_RESET                         0x0
#define RESISTOR_CALIBRATION_5_ADDRESS                                         (0x180 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define RESISTOR_CALIBRATION_5_RSTMASK                                         0xffff
#define RESISTOR_CALIBRATION_5_RESET                                           0x0

// 0x184 (RESISTOR_CALIBRATION_6)
#define RESISTOR_CALIBRATION_6_VREF_REG_CHOP1_TX_LSB                           0
#define RESISTOR_CALIBRATION_6_VREF_REG_CHOP1_TX_MSB                           15
#define RESISTOR_CALIBRATION_6_VREF_REG_CHOP1_TX_MASK                          0xffff
#define RESISTOR_CALIBRATION_6_VREF_REG_CHOP1_TX_GET(x)                        (((x) & RESISTOR_CALIBRATION_6_VREF_REG_CHOP1_TX_MASK) >> RESISTOR_CALIBRATION_6_VREF_REG_CHOP1_TX_LSB)
#define RESISTOR_CALIBRATION_6_VREF_REG_CHOP1_TX_SET(x)                        (((0 | (x)) << RESISTOR_CALIBRATION_6_VREF_REG_CHOP1_TX_LSB) & RESISTOR_CALIBRATION_6_VREF_REG_CHOP1_TX_MASK)
#define RESISTOR_CALIBRATION_6_VREF_REG_CHOP1_TX_RESET                         0x0
#define RESISTOR_CALIBRATION_6_ADDRESS                                         (0x184 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define RESISTOR_CALIBRATION_6_RSTMASK                                         0xffff
#define RESISTOR_CALIBRATION_6_RESET                                           0x0

// 0x188 (RESISTOR_CALIBRATION_7)
#define RESISTOR_CALIBRATION_7_VREF_REG_CHOP0_RX_LSB                           0
#define RESISTOR_CALIBRATION_7_VREF_REG_CHOP0_RX_MSB                           15
#define RESISTOR_CALIBRATION_7_VREF_REG_CHOP0_RX_MASK                          0xffff
#define RESISTOR_CALIBRATION_7_VREF_REG_CHOP0_RX_GET(x)                        (((x) & RESISTOR_CALIBRATION_7_VREF_REG_CHOP0_RX_MASK) >> RESISTOR_CALIBRATION_7_VREF_REG_CHOP0_RX_LSB)
#define RESISTOR_CALIBRATION_7_VREF_REG_CHOP0_RX_SET(x)                        (((0 | (x)) << RESISTOR_CALIBRATION_7_VREF_REG_CHOP0_RX_LSB) & RESISTOR_CALIBRATION_7_VREF_REG_CHOP0_RX_MASK)
#define RESISTOR_CALIBRATION_7_VREF_REG_CHOP0_RX_RESET                         0x0
#define RESISTOR_CALIBRATION_7_ADDRESS                                         (0x188 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define RESISTOR_CALIBRATION_7_RSTMASK                                         0xffff
#define RESISTOR_CALIBRATION_7_RESET                                           0x0

// 0x18c (RESISTOR_CALIBRATION_8)
#define RESISTOR_CALIBRATION_8_VREF_REG_CHOP1_RX_LSB                           0
#define RESISTOR_CALIBRATION_8_VREF_REG_CHOP1_RX_MSB                           15
#define RESISTOR_CALIBRATION_8_VREF_REG_CHOP1_RX_MASK                          0xffff
#define RESISTOR_CALIBRATION_8_VREF_REG_CHOP1_RX_GET(x)                        (((x) & RESISTOR_CALIBRATION_8_VREF_REG_CHOP1_RX_MASK) >> RESISTOR_CALIBRATION_8_VREF_REG_CHOP1_RX_LSB)
#define RESISTOR_CALIBRATION_8_VREF_REG_CHOP1_RX_SET(x)                        (((0 | (x)) << RESISTOR_CALIBRATION_8_VREF_REG_CHOP1_RX_LSB) & RESISTOR_CALIBRATION_8_VREF_REG_CHOP1_RX_MASK)
#define RESISTOR_CALIBRATION_8_VREF_REG_CHOP1_RX_RESET                         0x0
#define RESISTOR_CALIBRATION_8_ADDRESS                                         (0x18c + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define RESISTOR_CALIBRATION_8_RSTMASK                                         0xffff
#define RESISTOR_CALIBRATION_8_RESET                                           0x0

// 0x190 (RESISTOR_CALIBRATION_9)
#define RESISTOR_CALIBRATION_9_CALIB_TAGT_LSB                                  12
#define RESISTOR_CALIBRATION_9_CALIB_TAGT_MSB                                  14
#define RESISTOR_CALIBRATION_9_CALIB_TAGT_MASK                                 0x7000
#define RESISTOR_CALIBRATION_9_CALIB_TAGT_GET(x)                               (((x) & RESISTOR_CALIBRATION_9_CALIB_TAGT_MASK) >> RESISTOR_CALIBRATION_9_CALIB_TAGT_LSB)
#define RESISTOR_CALIBRATION_9_CALIB_TAGT_SET(x)                               (((0 | (x)) << RESISTOR_CALIBRATION_9_CALIB_TAGT_LSB) & RESISTOR_CALIBRATION_9_CALIB_TAGT_MASK)
#define RESISTOR_CALIBRATION_9_CALIB_TAGT_RESET                                0x3
#define RESISTOR_CALIBRATION_9_RESTART_CALIB_LSB                               9
#define RESISTOR_CALIBRATION_9_RESTART_CALIB_MSB                               9
#define RESISTOR_CALIBRATION_9_RESTART_CALIB_MASK                              0x200
#define RESISTOR_CALIBRATION_9_RESTART_CALIB_GET(x)                            (((x) & RESISTOR_CALIBRATION_9_RESTART_CALIB_MASK) >> RESISTOR_CALIBRATION_9_RESTART_CALIB_LSB)
#define RESISTOR_CALIBRATION_9_RESTART_CALIB_SET(x)                            (((0 | (x)) << RESISTOR_CALIBRATION_9_RESTART_CALIB_LSB) & RESISTOR_CALIBRATION_9_RESTART_CALIB_MASK)
#define RESISTOR_CALIBRATION_9_RESTART_CALIB_RESET                             0x0
#define RESISTOR_CALIBRATION_9_REG_GND_MM_LSB                                  0
#define RESISTOR_CALIBRATION_9_REG_GND_MM_MSB                                  3
#define RESISTOR_CALIBRATION_9_REG_GND_MM_MASK                                 0xf
#define RESISTOR_CALIBRATION_9_REG_GND_MM_GET(x)                               (((x) & RESISTOR_CALIBRATION_9_REG_GND_MM_MASK) >> RESISTOR_CALIBRATION_9_REG_GND_MM_LSB)
#define RESISTOR_CALIBRATION_9_REG_GND_MM_SET(x)                               (((0 | (x)) << RESISTOR_CALIBRATION_9_REG_GND_MM_LSB) & RESISTOR_CALIBRATION_9_REG_GND_MM_MASK)
#define RESISTOR_CALIBRATION_9_REG_GND_MM_RESET                                0x0
#define RESISTOR_CALIBRATION_9_ADDRESS                                         (0x190 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define RESISTOR_CALIBRATION_9_RSTMASK                                         0x720f
#define RESISTOR_CALIBRATION_9_RESET                                           0x3000

// 0x194 (RESISTOR_CALIBRATION_10)
#define RESISTOR_CALIBRATION_10_MANU_CTR_EN_LSB                                15
#define RESISTOR_CALIBRATION_10_MANU_CTR_EN_MSB                                15
#define RESISTOR_CALIBRATION_10_MANU_CTR_EN_MASK                               0x8000
#define RESISTOR_CALIBRATION_10_MANU_CTR_EN_GET(x)                             (((x) & RESISTOR_CALIBRATION_10_MANU_CTR_EN_MASK) >> RESISTOR_CALIBRATION_10_MANU_CTR_EN_LSB)
#define RESISTOR_CALIBRATION_10_MANU_CTR_EN_SET(x)                             (((0 | (x)) << RESISTOR_CALIBRATION_10_MANU_CTR_EN_LSB) & RESISTOR_CALIBRATION_10_MANU_CTR_EN_MASK)
#define RESISTOR_CALIBRATION_10_MANU_CTR_EN_RESET                              0x0
#define RESISTOR_CALIBRATION_10_REG_UPHY_CTR_LSB                               8
#define RESISTOR_CALIBRATION_10_REG_UPHY_CTR_MSB                               12
#define RESISTOR_CALIBRATION_10_REG_UPHY_CTR_MASK                              0x1f00
#define RESISTOR_CALIBRATION_10_REG_UPHY_CTR_GET(x)                            (((x) & RESISTOR_CALIBRATION_10_REG_UPHY_CTR_MASK) >> RESISTOR_CALIBRATION_10_REG_UPHY_CTR_LSB)
#define RESISTOR_CALIBRATION_10_REG_UPHY_CTR_SET(x)                            (((0 | (x)) << RESISTOR_CALIBRATION_10_REG_UPHY_CTR_LSB) & RESISTOR_CALIBRATION_10_REG_UPHY_CTR_MASK)
#define RESISTOR_CALIBRATION_10_REG_UPHY_CTR_RESET                             0x7
#define RESISTOR_CALIBRATION_10_CALIB_TX_HALF_REG_LSB                          0
#define RESISTOR_CALIBRATION_10_CALIB_TX_HALF_REG_MSB                          4
#define RESISTOR_CALIBRATION_10_CALIB_TX_HALF_REG_MASK                         0x1f
#define RESISTOR_CALIBRATION_10_CALIB_TX_HALF_REG_GET(x)                       (((x) & RESISTOR_CALIBRATION_10_CALIB_TX_HALF_REG_MASK) >> RESISTOR_CALIBRATION_10_CALIB_TX_HALF_REG_LSB)
#define RESISTOR_CALIBRATION_10_CALIB_TX_HALF_REG_SET(x)                       (((0 | (x)) << RESISTOR_CALIBRATION_10_CALIB_TX_HALF_REG_LSB) & RESISTOR_CALIBRATION_10_CALIB_TX_HALF_REG_MASK)
#define RESISTOR_CALIBRATION_10_CALIB_TX_HALF_REG_RESET                        0x3
#define RESISTOR_CALIBRATION_10_ADDRESS                                        (0x194 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define RESISTOR_CALIBRATION_10_RSTMASK                                        0x9f1f
#define RESISTOR_CALIBRATION_10_RESET                                          0x703

// 0x198 (TX_INTERFACE_WRAP_UP_1)
#define TX_INTERFACE_WRAP_UP_1_TX_EMP_LVL_LSB                                  8
#define TX_INTERFACE_WRAP_UP_1_TX_EMP_LVL_MSB                                  13
#define TX_INTERFACE_WRAP_UP_1_TX_EMP_LVL_MASK                                 0x3f00
#define TX_INTERFACE_WRAP_UP_1_TX_EMP_LVL_GET(x)                               (((x) & TX_INTERFACE_WRAP_UP_1_TX_EMP_LVL_MASK) >> TX_INTERFACE_WRAP_UP_1_TX_EMP_LVL_LSB)
#define TX_INTERFACE_WRAP_UP_1_TX_EMP_LVL_SET(x)                               (((0 | (x)) << TX_INTERFACE_WRAP_UP_1_TX_EMP_LVL_LSB) & TX_INTERFACE_WRAP_UP_1_TX_EMP_LVL_MASK)
#define TX_INTERFACE_WRAP_UP_1_TX_EMP_LVL_RESET                                0x0
#define TX_INTERFACE_WRAP_UP_1_TX_AMP_LSB                                      0
#define TX_INTERFACE_WRAP_UP_1_TX_AMP_MSB                                      4
#define TX_INTERFACE_WRAP_UP_1_TX_AMP_MASK                                     0x1f
#define TX_INTERFACE_WRAP_UP_1_TX_AMP_GET(x)                                   (((x) & TX_INTERFACE_WRAP_UP_1_TX_AMP_MASK) >> TX_INTERFACE_WRAP_UP_1_TX_AMP_LSB)
#define TX_INTERFACE_WRAP_UP_1_TX_AMP_SET(x)                                   (((0 | (x)) << TX_INTERFACE_WRAP_UP_1_TX_AMP_LSB) & TX_INTERFACE_WRAP_UP_1_TX_AMP_MASK)
#define TX_INTERFACE_WRAP_UP_1_TX_AMP_RESET                                    0x0
#define TX_INTERFACE_WRAP_UP_1_ADDRESS                                         (0x198 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define TX_INTERFACE_WRAP_UP_1_RSTMASK                                         0x3f1f
#define TX_INTERFACE_WRAP_UP_1_RESET                                           0x0

// 0x19c (TX_INTERFACE_WRAP_UP_2)
#define TX_INTERFACE_WRAP_UP_2_REG_TXDEEMPH_LSB                                14
#define TX_INTERFACE_WRAP_UP_2_REG_TXDEEMPH_MSB                                15
#define TX_INTERFACE_WRAP_UP_2_REG_TXDEEMPH_MASK                               0xc000
#define TX_INTERFACE_WRAP_UP_2_REG_TXDEEMPH_GET(x)                             (((x) & TX_INTERFACE_WRAP_UP_2_REG_TXDEEMPH_MASK) >> TX_INTERFACE_WRAP_UP_2_REG_TXDEEMPH_LSB)
#define TX_INTERFACE_WRAP_UP_2_REG_TXDEEMPH_SET(x)                             (((0 | (x)) << TX_INTERFACE_WRAP_UP_2_REG_TXDEEMPH_LSB) & TX_INTERFACE_WRAP_UP_2_REG_TXDEEMPH_MASK)
#define TX_INTERFACE_WRAP_UP_2_REG_TXDEEMPH_RESET                              0x1
#define TX_INTERFACE_WRAP_UP_2_REG_TX_MARGIN_LSB                               8
#define TX_INTERFACE_WRAP_UP_2_REG_TX_MARGIN_MSB                               10
#define TX_INTERFACE_WRAP_UP_2_REG_TX_MARGIN_MASK                              0x700
#define TX_INTERFACE_WRAP_UP_2_REG_TX_MARGIN_GET(x)                            (((x) & TX_INTERFACE_WRAP_UP_2_REG_TX_MARGIN_MASK) >> TX_INTERFACE_WRAP_UP_2_REG_TX_MARGIN_LSB)
#define TX_INTERFACE_WRAP_UP_2_REG_TX_MARGIN_SET(x)                            (((0 | (x)) << TX_INTERFACE_WRAP_UP_2_REG_TX_MARGIN_LSB) & TX_INTERFACE_WRAP_UP_2_REG_TX_MARGIN_MASK)
#define TX_INTERFACE_WRAP_UP_2_REG_TX_MARGIN_RESET                             0x2
#define TX_INTERFACE_WRAP_UP_2_REG_TXSWING_LSB                                 7
#define TX_INTERFACE_WRAP_UP_2_REG_TXSWING_MSB                                 7
#define TX_INTERFACE_WRAP_UP_2_REG_TXSWING_MASK                                0x80
#define TX_INTERFACE_WRAP_UP_2_REG_TXSWING_GET(x)                              (((x) & TX_INTERFACE_WRAP_UP_2_REG_TXSWING_MASK) >> TX_INTERFACE_WRAP_UP_2_REG_TXSWING_LSB)
#define TX_INTERFACE_WRAP_UP_2_REG_TXSWING_SET(x)                              (((0 | (x)) << TX_INTERFACE_WRAP_UP_2_REG_TXSWING_LSB) & TX_INTERFACE_WRAP_UP_2_REG_TXSWING_MASK)
#define TX_INTERFACE_WRAP_UP_2_REG_TXSWING_RESET                               0x0
#define TX_INTERFACE_WRAP_UP_2_EMP_DELTA_LSB                                   3
#define TX_INTERFACE_WRAP_UP_2_EMP_DELTA_MSB                                   6
#define TX_INTERFACE_WRAP_UP_2_EMP_DELTA_MASK                                  0x78
#define TX_INTERFACE_WRAP_UP_2_EMP_DELTA_GET(x)                                (((x) & TX_INTERFACE_WRAP_UP_2_EMP_DELTA_MASK) >> TX_INTERFACE_WRAP_UP_2_EMP_DELTA_LSB)
#define TX_INTERFACE_WRAP_UP_2_EMP_DELTA_SET(x)                                (((0 | (x)) << TX_INTERFACE_WRAP_UP_2_EMP_DELTA_LSB) & TX_INTERFACE_WRAP_UP_2_EMP_DELTA_MASK)
#define TX_INTERFACE_WRAP_UP_2_EMP_DELTA_RESET                                 0xb
#define TX_INTERFACE_WRAP_UP_2_ADDRESS                                         (0x19c + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define TX_INTERFACE_WRAP_UP_2_RSTMASK                                         0xc7f8
#define TX_INTERFACE_WRAP_UP_2_RESET                                           0x4258

// 0x1a0 (TX_INTERFACE_WRAP_UP_3)
#define TX_INTERFACE_WRAP_UP_3_SMPL_CAL_TIMER_WAIT_PRD_LSB                     0
#define TX_INTERFACE_WRAP_UP_3_SMPL_CAL_TIMER_WAIT_PRD_MSB                     15
#define TX_INTERFACE_WRAP_UP_3_SMPL_CAL_TIMER_WAIT_PRD_MASK                    0xffff
#define TX_INTERFACE_WRAP_UP_3_SMPL_CAL_TIMER_WAIT_PRD_GET(x)                  (((x) & TX_INTERFACE_WRAP_UP_3_SMPL_CAL_TIMER_WAIT_PRD_MASK) >> TX_INTERFACE_WRAP_UP_3_SMPL_CAL_TIMER_WAIT_PRD_LSB)
#define TX_INTERFACE_WRAP_UP_3_SMPL_CAL_TIMER_WAIT_PRD_SET(x)                  (((0 | (x)) << TX_INTERFACE_WRAP_UP_3_SMPL_CAL_TIMER_WAIT_PRD_LSB) & TX_INTERFACE_WRAP_UP_3_SMPL_CAL_TIMER_WAIT_PRD_MASK)
#define TX_INTERFACE_WRAP_UP_3_SMPL_CAL_TIMER_WAIT_PRD_RESET                   0x4e2
#define TX_INTERFACE_WRAP_UP_3_ADDRESS                                         (0x1a0 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define TX_INTERFACE_WRAP_UP_3_RSTMASK                                         0xffff
#define TX_INTERFACE_WRAP_UP_3_RESET                                           0x4e2

// 0x1a4 (MODECFG_1)
#define MODECFG_1_UPHY_REF_CLOCK_MODE_LSB                                      8
#define MODECFG_1_UPHY_REF_CLOCK_MODE_MSB                                      15
#define MODECFG_1_UPHY_REF_CLOCK_MODE_MASK                                     0xff00
#define MODECFG_1_UPHY_REF_CLOCK_MODE_GET(x)                                   (((x) & MODECFG_1_UPHY_REF_CLOCK_MODE_MASK) >> MODECFG_1_UPHY_REF_CLOCK_MODE_LSB)
#define MODECFG_1_UPHY_REF_CLOCK_MODE_SET(x)                                   (((0 | (x)) << MODECFG_1_UPHY_REF_CLOCK_MODE_LSB) & MODECFG_1_UPHY_REF_CLOCK_MODE_MASK)
#define MODECFG_1_UPHY_REF_CLOCK_MODE_RESET                                    0x0
#define MODECFG_1_UPHY_MODE_RATE_LSB                                           0
#define MODECFG_1_UPHY_MODE_RATE_MSB                                           7
#define MODECFG_1_UPHY_MODE_RATE_MASK                                          0xff
#define MODECFG_1_UPHY_MODE_RATE_GET(x)                                        (((x) & MODECFG_1_UPHY_MODE_RATE_MASK) >> MODECFG_1_UPHY_MODE_RATE_LSB)
#define MODECFG_1_UPHY_MODE_RATE_SET(x)                                        (((0 | (x)) << MODECFG_1_UPHY_MODE_RATE_LSB) & MODECFG_1_UPHY_MODE_RATE_MASK)
#define MODECFG_1_UPHY_MODE_RATE_RESET                                         0x0
#define MODECFG_1_ADDRESS                                                      (0x1a4 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define MODECFG_1_RSTMASK                                                      0xffff
#define MODECFG_1_RESET                                                        0x0

// 0x1a8 (MODECFG_2)
#define MODECFG_2_MODECFG_UPHY_PLL_REFCLK_DIV_LSB                              8
#define MODECFG_2_MODECFG_UPHY_PLL_REFCLK_DIV_MSB                              12
#define MODECFG_2_MODECFG_UPHY_PLL_REFCLK_DIV_MASK                             0x1f00
#define MODECFG_2_MODECFG_UPHY_PLL_REFCLK_DIV_GET(x)                           (((x) & MODECFG_2_MODECFG_UPHY_PLL_REFCLK_DIV_MASK) >> MODECFG_2_MODECFG_UPHY_PLL_REFCLK_DIV_LSB)
#define MODECFG_2_MODECFG_UPHY_PLL_REFCLK_DIV_SET(x)                           (((0 | (x)) << MODECFG_2_MODECFG_UPHY_PLL_REFCLK_DIV_LSB) & MODECFG_2_MODECFG_UPHY_PLL_REFCLK_DIV_MASK)
#define MODECFG_2_MODECFG_UPHY_PLL_REFCLK_DIV_RESET                            0x0
#define MODECFG_2_MODECFG_UPHY_PLL_FBCLK_DIV_LSB                               0
#define MODECFG_2_MODECFG_UPHY_PLL_FBCLK_DIV_MSB                               7
#define MODECFG_2_MODECFG_UPHY_PLL_FBCLK_DIV_MASK                              0xff
#define MODECFG_2_MODECFG_UPHY_PLL_FBCLK_DIV_GET(x)                            (((x) & MODECFG_2_MODECFG_UPHY_PLL_FBCLK_DIV_MASK) >> MODECFG_2_MODECFG_UPHY_PLL_FBCLK_DIV_LSB)
#define MODECFG_2_MODECFG_UPHY_PLL_FBCLK_DIV_SET(x)                            (((0 | (x)) << MODECFG_2_MODECFG_UPHY_PLL_FBCLK_DIV_LSB) & MODECFG_2_MODECFG_UPHY_PLL_FBCLK_DIV_MASK)
#define MODECFG_2_MODECFG_UPHY_PLL_FBCLK_DIV_RESET                             0x0
#define MODECFG_2_ADDRESS                                                      (0x1a8 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define MODECFG_2_RSTMASK                                                      0x1fff
#define MODECFG_2_RESET                                                        0x0

// 0x1ac (MODECFG_3)
#define MODECFG_3_MODECFG_UPHY_PLL_CP_SEL_LSB                                  12
#define MODECFG_3_MODECFG_UPHY_PLL_CP_SEL_MSB                                  13
#define MODECFG_3_MODECFG_UPHY_PLL_CP_SEL_MASK                                 0x3000
#define MODECFG_3_MODECFG_UPHY_PLL_CP_SEL_GET(x)                               (((x) & MODECFG_3_MODECFG_UPHY_PLL_CP_SEL_MASK) >> MODECFG_3_MODECFG_UPHY_PLL_CP_SEL_LSB)
#define MODECFG_3_MODECFG_UPHY_PLL_CP_SEL_SET(x)                               (((0 | (x)) << MODECFG_3_MODECFG_UPHY_PLL_CP_SEL_LSB) & MODECFG_3_MODECFG_UPHY_PLL_CP_SEL_MASK)
#define MODECFG_3_MODECFG_UPHY_PLL_CP_SEL_RESET                                0x0
#define MODECFG_3_MODECFG_UPHY_PLL_LPF_RES_LSB                                 4
#define MODECFG_3_MODECFG_UPHY_PLL_LPF_RES_MSB                                 9
#define MODECFG_3_MODECFG_UPHY_PLL_LPF_RES_MASK                                0x3f0
#define MODECFG_3_MODECFG_UPHY_PLL_LPF_RES_GET(x)                              (((x) & MODECFG_3_MODECFG_UPHY_PLL_LPF_RES_MASK) >> MODECFG_3_MODECFG_UPHY_PLL_LPF_RES_LSB)
#define MODECFG_3_MODECFG_UPHY_PLL_LPF_RES_SET(x)                              (((0 | (x)) << MODECFG_3_MODECFG_UPHY_PLL_LPF_RES_LSB) & MODECFG_3_MODECFG_UPHY_PLL_LPF_RES_MASK)
#define MODECFG_3_MODECFG_UPHY_PLL_LPF_RES_RESET                               0x0
#define MODECFG_3_MODECFG_UPHY_PLL_LPF_C2_LSB                                  0
#define MODECFG_3_MODECFG_UPHY_PLL_LPF_C2_MSB                                  1
#define MODECFG_3_MODECFG_UPHY_PLL_LPF_C2_MASK                                 0x3
#define MODECFG_3_MODECFG_UPHY_PLL_LPF_C2_GET(x)                               (((x) & MODECFG_3_MODECFG_UPHY_PLL_LPF_C2_MASK) >> MODECFG_3_MODECFG_UPHY_PLL_LPF_C2_LSB)
#define MODECFG_3_MODECFG_UPHY_PLL_LPF_C2_SET(x)                               (((0 | (x)) << MODECFG_3_MODECFG_UPHY_PLL_LPF_C2_LSB) & MODECFG_3_MODECFG_UPHY_PLL_LPF_C2_MASK)
#define MODECFG_3_MODECFG_UPHY_PLL_LPF_C2_RESET                                0x0
#define MODECFG_3_ADDRESS                                                      (0x1ac + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define MODECFG_3_RSTMASK                                                      0x33f3
#define MODECFG_3_RESET                                                        0x0

// 0x1b0 (MODECFG_4)
#define MODECFG_4_MODECFG_UPHY_PLL_VCO_GAIN_LSB                                12
#define MODECFG_4_MODECFG_UPHY_PLL_VCO_GAIN_MSB                                14
#define MODECFG_4_MODECFG_UPHY_PLL_VCO_GAIN_MASK                               0x7000
#define MODECFG_4_MODECFG_UPHY_PLL_VCO_GAIN_GET(x)                             (((x) & MODECFG_4_MODECFG_UPHY_PLL_VCO_GAIN_MASK) >> MODECFG_4_MODECFG_UPHY_PLL_VCO_GAIN_LSB)
#define MODECFG_4_MODECFG_UPHY_PLL_VCO_GAIN_SET(x)                             (((0 | (x)) << MODECFG_4_MODECFG_UPHY_PLL_VCO_GAIN_LSB) & MODECFG_4_MODECFG_UPHY_PLL_VCO_GAIN_MASK)
#define MODECFG_4_MODECFG_UPHY_PLL_VCO_GAIN_RESET                              0x0
#define MODECFG_4_MODECFG_UPHY_PLL_VCO_AMP_LSB                                 8
#define MODECFG_4_MODECFG_UPHY_PLL_VCO_AMP_MSB                                 10
#define MODECFG_4_MODECFG_UPHY_PLL_VCO_AMP_MASK                                0x700
#define MODECFG_4_MODECFG_UPHY_PLL_VCO_AMP_GET(x)                              (((x) & MODECFG_4_MODECFG_UPHY_PLL_VCO_AMP_MASK) >> MODECFG_4_MODECFG_UPHY_PLL_VCO_AMP_LSB)
#define MODECFG_4_MODECFG_UPHY_PLL_VCO_AMP_SET(x)                              (((0 | (x)) << MODECFG_4_MODECFG_UPHY_PLL_VCO_AMP_LSB) & MODECFG_4_MODECFG_UPHY_PLL_VCO_AMP_MASK)
#define MODECFG_4_MODECFG_UPHY_PLL_VCO_AMP_RESET                               0x0
#define MODECFG_4_MODECFG_UPHY_RX_SPEED_MODE_LSB                               4
#define MODECFG_4_MODECFG_UPHY_RX_SPEED_MODE_MSB                               5
#define MODECFG_4_MODECFG_UPHY_RX_SPEED_MODE_MASK                              0x30
#define MODECFG_4_MODECFG_UPHY_RX_SPEED_MODE_GET(x)                            (((x) & MODECFG_4_MODECFG_UPHY_RX_SPEED_MODE_MASK) >> MODECFG_4_MODECFG_UPHY_RX_SPEED_MODE_LSB)
#define MODECFG_4_MODECFG_UPHY_RX_SPEED_MODE_SET(x)                            (((0 | (x)) << MODECFG_4_MODECFG_UPHY_RX_SPEED_MODE_LSB) & MODECFG_4_MODECFG_UPHY_RX_SPEED_MODE_MASK)
#define MODECFG_4_MODECFG_UPHY_RX_SPEED_MODE_RESET                             0x0
#define MODECFG_4_MODECFG_UPHY_RX_DLF_RATE_LSB                                 0
#define MODECFG_4_MODECFG_UPHY_RX_DLF_RATE_MSB                                 1
#define MODECFG_4_MODECFG_UPHY_RX_DLF_RATE_MASK                                0x3
#define MODECFG_4_MODECFG_UPHY_RX_DLF_RATE_GET(x)                              (((x) & MODECFG_4_MODECFG_UPHY_RX_DLF_RATE_MASK) >> MODECFG_4_MODECFG_UPHY_RX_DLF_RATE_LSB)
#define MODECFG_4_MODECFG_UPHY_RX_DLF_RATE_SET(x)                              (((0 | (x)) << MODECFG_4_MODECFG_UPHY_RX_DLF_RATE_LSB) & MODECFG_4_MODECFG_UPHY_RX_DLF_RATE_MASK)
#define MODECFG_4_MODECFG_UPHY_RX_DLF_RATE_RESET                               0x0
#define MODECFG_4_ADDRESS                                                      (0x1b0 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define MODECFG_4_RSTMASK                                                      0x7733
#define MODECFG_4_RESET                                                        0x0

// 0x1b4 (MODECFG_5)
#define MODECFG_5_MODECFG_UPHY_RX_PLOOP_GAIN_LSB                               12
#define MODECFG_5_MODECFG_UPHY_RX_PLOOP_GAIN_MSB                               14
#define MODECFG_5_MODECFG_UPHY_RX_PLOOP_GAIN_MASK                              0x7000
#define MODECFG_5_MODECFG_UPHY_RX_PLOOP_GAIN_GET(x)                            (((x) & MODECFG_5_MODECFG_UPHY_RX_PLOOP_GAIN_MASK) >> MODECFG_5_MODECFG_UPHY_RX_PLOOP_GAIN_LSB)
#define MODECFG_5_MODECFG_UPHY_RX_PLOOP_GAIN_SET(x)                            (((0 | (x)) << MODECFG_5_MODECFG_UPHY_RX_PLOOP_GAIN_LSB) & MODECFG_5_MODECFG_UPHY_RX_PLOOP_GAIN_MASK)
#define MODECFG_5_MODECFG_UPHY_RX_PLOOP_GAIN_RESET                             0x0
#define MODECFG_5_MODECFG_FLOOP_GAIN_LSB                                       8
#define MODECFG_5_MODECFG_FLOOP_GAIN_MSB                                       10
#define MODECFG_5_MODECFG_FLOOP_GAIN_MASK                                      0x700
#define MODECFG_5_MODECFG_FLOOP_GAIN_GET(x)                                    (((x) & MODECFG_5_MODECFG_FLOOP_GAIN_MASK) >> MODECFG_5_MODECFG_FLOOP_GAIN_LSB)
#define MODECFG_5_MODECFG_FLOOP_GAIN_SET(x)                                    (((0 | (x)) << MODECFG_5_MODECFG_FLOOP_GAIN_LSB) & MODECFG_5_MODECFG_FLOOP_GAIN_MASK)
#define MODECFG_5_MODECFG_FLOOP_GAIN_RESET                                     0x0
#define MODECFG_5_MODECFG_UPHY_RXD_BIT_WIDTH_LSB                               6
#define MODECFG_5_MODECFG_UPHY_RXD_BIT_WIDTH_MSB                               7
#define MODECFG_5_MODECFG_UPHY_RXD_BIT_WIDTH_MASK                              0xc0
#define MODECFG_5_MODECFG_UPHY_RXD_BIT_WIDTH_GET(x)                            (((x) & MODECFG_5_MODECFG_UPHY_RXD_BIT_WIDTH_MASK) >> MODECFG_5_MODECFG_UPHY_RXD_BIT_WIDTH_LSB)
#define MODECFG_5_MODECFG_UPHY_RXD_BIT_WIDTH_SET(x)                            (((0 | (x)) << MODECFG_5_MODECFG_UPHY_RXD_BIT_WIDTH_LSB) & MODECFG_5_MODECFG_UPHY_RXD_BIT_WIDTH_MASK)
#define MODECFG_5_MODECFG_UPHY_RXD_BIT_WIDTH_RESET                             0x0
#define MODECFG_5_MODECFG_UPHY_TX_SPEED_MODE_LSB                               4
#define MODECFG_5_MODECFG_UPHY_TX_SPEED_MODE_MSB                               5
#define MODECFG_5_MODECFG_UPHY_TX_SPEED_MODE_MASK                              0x30
#define MODECFG_5_MODECFG_UPHY_TX_SPEED_MODE_GET(x)                            (((x) & MODECFG_5_MODECFG_UPHY_TX_SPEED_MODE_MASK) >> MODECFG_5_MODECFG_UPHY_TX_SPEED_MODE_LSB)
#define MODECFG_5_MODECFG_UPHY_TX_SPEED_MODE_SET(x)                            (((0 | (x)) << MODECFG_5_MODECFG_UPHY_TX_SPEED_MODE_LSB) & MODECFG_5_MODECFG_UPHY_TX_SPEED_MODE_MASK)
#define MODECFG_5_MODECFG_UPHY_TX_SPEED_MODE_RESET                             0x0
#define MODECFG_5_MODECFG_UPHY_TX_BIT_WIDTH_LSB                                0
#define MODECFG_5_MODECFG_UPHY_TX_BIT_WIDTH_MSB                                0
#define MODECFG_5_MODECFG_UPHY_TX_BIT_WIDTH_MASK                               0x1
#define MODECFG_5_MODECFG_UPHY_TX_BIT_WIDTH_GET(x)                             (((x) & MODECFG_5_MODECFG_UPHY_TX_BIT_WIDTH_MASK) >> MODECFG_5_MODECFG_UPHY_TX_BIT_WIDTH_LSB)
#define MODECFG_5_MODECFG_UPHY_TX_BIT_WIDTH_SET(x)                             (((0 | (x)) << MODECFG_5_MODECFG_UPHY_TX_BIT_WIDTH_LSB) & MODECFG_5_MODECFG_UPHY_TX_BIT_WIDTH_MASK)
#define MODECFG_5_MODECFG_UPHY_TX_BIT_WIDTH_RESET                              0x0
#define MODECFG_5_ADDRESS                                                      (0x1b4 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define MODECFG_5_RSTMASK                                                      0x77f1
#define MODECFG_5_RESET                                                        0x0

// 0x1b8 (TEST_PATTERN_1)
#define TEST_PATTERN_1_TP_OUT_ASSERT_LSB                                       14
#define TEST_PATTERN_1_TP_OUT_ASSERT_MSB                                       14
#define TEST_PATTERN_1_TP_OUT_ASSERT_MASK                                      0x4000
#define TEST_PATTERN_1_TP_OUT_ASSERT_GET(x)                                    (((x) & TEST_PATTERN_1_TP_OUT_ASSERT_MASK) >> TEST_PATTERN_1_TP_OUT_ASSERT_LSB)
#define TEST_PATTERN_1_TP_OUT_ASSERT_SET(x)                                    (((0 | (x)) << TEST_PATTERN_1_TP_OUT_ASSERT_LSB) & TEST_PATTERN_1_TP_OUT_ASSERT_MASK)
#define TEST_PATTERN_1_TP_OUT_ASSERT_RESET                                     0x0
#define TEST_PATTERN_1_ERR_LSB                                                 13
#define TEST_PATTERN_1_ERR_MSB                                                 13
#define TEST_PATTERN_1_ERR_MASK                                                0x2000
#define TEST_PATTERN_1_ERR_GET(x)                                              (((x) & TEST_PATTERN_1_ERR_MASK) >> TEST_PATTERN_1_ERR_LSB)
#define TEST_PATTERN_1_ERR_SET(x)                                              (((0 | (x)) << TEST_PATTERN_1_ERR_LSB) & TEST_PATTERN_1_ERR_MASK)
#define TEST_PATTERN_1_ERR_RESET                                               0x0
#define TEST_PATTERN_1_BITSYNC_LSB                                             12
#define TEST_PATTERN_1_BITSYNC_MSB                                             12
#define TEST_PATTERN_1_BITSYNC_MASK                                            0x1000
#define TEST_PATTERN_1_BITSYNC_GET(x)                                          (((x) & TEST_PATTERN_1_BITSYNC_MASK) >> TEST_PATTERN_1_BITSYNC_LSB)
#define TEST_PATTERN_1_BITSYNC_SET(x)                                          (((0 | (x)) << TEST_PATTERN_1_BITSYNC_LSB) & TEST_PATTERN_1_BITSYNC_MASK)
#define TEST_PATTERN_1_BITSYNC_RESET                                           0x0
#define TEST_PATTERN_1_PRBS_EN_LSB                                             9
#define TEST_PATTERN_1_PRBS_EN_MSB                                             9
#define TEST_PATTERN_1_PRBS_EN_MASK                                            0x200
#define TEST_PATTERN_1_PRBS_EN_GET(x)                                          (((x) & TEST_PATTERN_1_PRBS_EN_MASK) >> TEST_PATTERN_1_PRBS_EN_LSB)
#define TEST_PATTERN_1_PRBS_EN_SET(x)                                          (((0 | (x)) << TEST_PATTERN_1_PRBS_EN_LSB) & TEST_PATTERN_1_PRBS_EN_MASK)
#define TEST_PATTERN_1_PRBS_EN_RESET                                           0x0
#define TEST_PATTERN_1_PRBS_BERT_EN_LSB                                        8
#define TEST_PATTERN_1_PRBS_BERT_EN_MSB                                        8
#define TEST_PATTERN_1_PRBS_BERT_EN_MASK                                       0x100
#define TEST_PATTERN_1_PRBS_BERT_EN_GET(x)                                     (((x) & TEST_PATTERN_1_PRBS_BERT_EN_MASK) >> TEST_PATTERN_1_PRBS_BERT_EN_LSB)
#define TEST_PATTERN_1_PRBS_BERT_EN_SET(x)                                     (((0 | (x)) << TEST_PATTERN_1_PRBS_BERT_EN_LSB) & TEST_PATTERN_1_PRBS_BERT_EN_MASK)
#define TEST_PATTERN_1_PRBS_BERT_EN_RESET                                      0x0
#define TEST_PATTERN_1_DATAWIDTH_SEL_LSB                                       4
#define TEST_PATTERN_1_DATAWIDTH_SEL_MSB                                       6
#define TEST_PATTERN_1_DATAWIDTH_SEL_MASK                                      0x70
#define TEST_PATTERN_1_DATAWIDTH_SEL_GET(x)                                    (((x) & TEST_PATTERN_1_DATAWIDTH_SEL_MASK) >> TEST_PATTERN_1_DATAWIDTH_SEL_LSB)
#define TEST_PATTERN_1_DATAWIDTH_SEL_SET(x)                                    (((0 | (x)) << TEST_PATTERN_1_DATAWIDTH_SEL_LSB) & TEST_PATTERN_1_DATAWIDTH_SEL_MASK)
#define TEST_PATTERN_1_DATAWIDTH_SEL_RESET                                     0x3
#define TEST_PATTERN_1_TP_SEL_TX_LSB                                           0
#define TEST_PATTERN_1_TP_SEL_TX_MSB                                           2
#define TEST_PATTERN_1_TP_SEL_TX_MASK                                          0x7
#define TEST_PATTERN_1_TP_SEL_TX_GET(x)                                        (((x) & TEST_PATTERN_1_TP_SEL_TX_MASK) >> TEST_PATTERN_1_TP_SEL_TX_LSB)
#define TEST_PATTERN_1_TP_SEL_TX_SET(x)                                        (((0 | (x)) << TEST_PATTERN_1_TP_SEL_TX_LSB) & TEST_PATTERN_1_TP_SEL_TX_MASK)
#define TEST_PATTERN_1_TP_SEL_TX_RESET                                         0x0
#define TEST_PATTERN_1_ADDRESS                                                 (0x1b8 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define TEST_PATTERN_1_RSTMASK                                                 0x7377
#define TEST_PATTERN_1_RESET                                                   0x30

// 0x1bc (TEST_PATTERN_2)
#define TEST_PATTERN_2_ERR_CNT_LSB                                             0
#define TEST_PATTERN_2_ERR_CNT_MSB                                             15
#define TEST_PATTERN_2_ERR_CNT_MASK                                            0xffff
#define TEST_PATTERN_2_ERR_CNT_GET(x)                                          (((x) & TEST_PATTERN_2_ERR_CNT_MASK) >> TEST_PATTERN_2_ERR_CNT_LSB)
#define TEST_PATTERN_2_ERR_CNT_SET(x)                                          (((0 | (x)) << TEST_PATTERN_2_ERR_CNT_LSB) & TEST_PATTERN_2_ERR_CNT_MASK)
#define TEST_PATTERN_2_ERR_CNT_RESET                                           0x0
#define TEST_PATTERN_2_ADDRESS                                                 (0x1bc + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define TEST_PATTERN_2_RSTMASK                                                 0xffff
#define TEST_PATTERN_2_RESET                                                   0x0

// 0x1c0 (TEST_PATTERN_3)
#define TEST_PATTERN_3_TP_SEL_RX_LSB                                           12
#define TEST_PATTERN_3_TP_SEL_RX_MSB                                           14
#define TEST_PATTERN_3_TP_SEL_RX_MASK                                          0x7000
#define TEST_PATTERN_3_TP_SEL_RX_GET(x)                                        (((x) & TEST_PATTERN_3_TP_SEL_RX_MASK) >> TEST_PATTERN_3_TP_SEL_RX_LSB)
#define TEST_PATTERN_3_TP_SEL_RX_SET(x)                                        (((0 | (x)) << TEST_PATTERN_3_TP_SEL_RX_LSB) & TEST_PATTERN_3_TP_SEL_RX_MASK)
#define TEST_PATTERN_3_TP_SEL_RX_RESET                                         0x0
#define TEST_PATTERN_3_NT_TYPE_LSB                                             8
#define TEST_PATTERN_3_NT_TYPE_MSB                                             11
#define TEST_PATTERN_3_NT_TYPE_MASK                                            0xf00
#define TEST_PATTERN_3_NT_TYPE_GET(x)                                          (((x) & TEST_PATTERN_3_NT_TYPE_MASK) >> TEST_PATTERN_3_NT_TYPE_LSB)
#define TEST_PATTERN_3_NT_TYPE_SET(x)                                          (((0 | (x)) << TEST_PATTERN_3_NT_TYPE_LSB) & TEST_PATTERN_3_NT_TYPE_MASK)
#define TEST_PATTERN_3_NT_TYPE_RESET                                           0x0
#define TEST_PATTERN_3_TX_PRBS_TYPE_LSB                                        4
#define TEST_PATTERN_3_TX_PRBS_TYPE_MSB                                        6
#define TEST_PATTERN_3_TX_PRBS_TYPE_MASK                                       0x70
#define TEST_PATTERN_3_TX_PRBS_TYPE_GET(x)                                     (((x) & TEST_PATTERN_3_TX_PRBS_TYPE_MASK) >> TEST_PATTERN_3_TX_PRBS_TYPE_LSB)
#define TEST_PATTERN_3_TX_PRBS_TYPE_SET(x)                                     (((0 | (x)) << TEST_PATTERN_3_TX_PRBS_TYPE_LSB) & TEST_PATTERN_3_TX_PRBS_TYPE_MASK)
#define TEST_PATTERN_3_TX_PRBS_TYPE_RESET                                      0x0
#define TEST_PATTERN_3_RX_PRBS_TYPE_LSB                                        0
#define TEST_PATTERN_3_RX_PRBS_TYPE_MSB                                        2
#define TEST_PATTERN_3_RX_PRBS_TYPE_MASK                                       0x7
#define TEST_PATTERN_3_RX_PRBS_TYPE_GET(x)                                     (((x) & TEST_PATTERN_3_RX_PRBS_TYPE_MASK) >> TEST_PATTERN_3_RX_PRBS_TYPE_LSB)
#define TEST_PATTERN_3_RX_PRBS_TYPE_SET(x)                                     (((0 | (x)) << TEST_PATTERN_3_RX_PRBS_TYPE_LSB) & TEST_PATTERN_3_RX_PRBS_TYPE_MASK)
#define TEST_PATTERN_3_RX_PRBS_TYPE_RESET                                      0x0
#define TEST_PATTERN_3_ADDRESS                                                 (0x1c0 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define TEST_PATTERN_3_RSTMASK                                                 0x7f77
#define TEST_PATTERN_3_RESET                                                   0x0

// 0x1c4 (EOM_CONTROL_REGISTER_14)
#define EOM_CONTROL_REGISTER_14_EOM_ERROR_COUNTER_OPEN_LSB                     0
#define EOM_CONTROL_REGISTER_14_EOM_ERROR_COUNTER_OPEN_MSB                     0
#define EOM_CONTROL_REGISTER_14_EOM_ERROR_COUNTER_OPEN_MASK                    0x1
#define EOM_CONTROL_REGISTER_14_EOM_ERROR_COUNTER_OPEN_GET(x)                  (((x) & EOM_CONTROL_REGISTER_14_EOM_ERROR_COUNTER_OPEN_MASK) >> EOM_CONTROL_REGISTER_14_EOM_ERROR_COUNTER_OPEN_LSB)
#define EOM_CONTROL_REGISTER_14_EOM_ERROR_COUNTER_OPEN_SET(x)                  (((0 | (x)) << EOM_CONTROL_REGISTER_14_EOM_ERROR_COUNTER_OPEN_LSB) & EOM_CONTROL_REGISTER_14_EOM_ERROR_COUNTER_OPEN_MASK)
#define EOM_CONTROL_REGISTER_14_EOM_ERROR_COUNTER_OPEN_RESET                   0x0
#define EOM_CONTROL_REGISTER_14_ADDRESS                                        (0x1c4 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_CONTROL_REGISTER_14_RSTMASK                                        0x1
#define EOM_CONTROL_REGISTER_14_RESET                                          0x0

// 0x1c8 (EOM_CONTROL_REGISTER_15)
#define EOM_CONTROL_REGISTER_15_EOM_ERROR_COUNTER_LSB                          0
#define EOM_CONTROL_REGISTER_15_EOM_ERROR_COUNTER_MSB                          15
#define EOM_CONTROL_REGISTER_15_EOM_ERROR_COUNTER_MASK                         0xffff
#define EOM_CONTROL_REGISTER_15_EOM_ERROR_COUNTER_GET(x)                       (((x) & EOM_CONTROL_REGISTER_15_EOM_ERROR_COUNTER_MASK) >> EOM_CONTROL_REGISTER_15_EOM_ERROR_COUNTER_LSB)
#define EOM_CONTROL_REGISTER_15_EOM_ERROR_COUNTER_SET(x)                       (((0 | (x)) << EOM_CONTROL_REGISTER_15_EOM_ERROR_COUNTER_LSB) & EOM_CONTROL_REGISTER_15_EOM_ERROR_COUNTER_MASK)
#define EOM_CONTROL_REGISTER_15_EOM_ERROR_COUNTER_RESET                        0x0
#define EOM_CONTROL_REGISTER_15_ADDRESS                                        (0x1c8 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_CONTROL_REGISTER_15_RSTMASK                                        0xffff
#define EOM_CONTROL_REGISTER_15_RESET                                          0x0

// 0x1cc (EOM_CONTROL_REGISTER_16)
#define EOM_CONTROL_REGISTER_16_CSTATE_EOM_LSB                                 12
#define EOM_CONTROL_REGISTER_16_CSTATE_EOM_MSB                                 14
#define EOM_CONTROL_REGISTER_16_CSTATE_EOM_MASK                                0x7000
#define EOM_CONTROL_REGISTER_16_CSTATE_EOM_GET(x)                              (((x) & EOM_CONTROL_REGISTER_16_CSTATE_EOM_MASK) >> EOM_CONTROL_REGISTER_16_CSTATE_EOM_LSB)
#define EOM_CONTROL_REGISTER_16_CSTATE_EOM_SET(x)                              (((0 | (x)) << EOM_CONTROL_REGISTER_16_CSTATE_EOM_LSB) & EOM_CONTROL_REGISTER_16_CSTATE_EOM_MASK)
#define EOM_CONTROL_REGISTER_16_CSTATE_EOM_RESET                               0x0
#define EOM_CONTROL_REGISTER_16_CSTATE_VEOM_LSB                                8
#define EOM_CONTROL_REGISTER_16_CSTATE_VEOM_MSB                                10
#define EOM_CONTROL_REGISTER_16_CSTATE_VEOM_MASK                               0x700
#define EOM_CONTROL_REGISTER_16_CSTATE_VEOM_GET(x)                             (((x) & EOM_CONTROL_REGISTER_16_CSTATE_VEOM_MASK) >> EOM_CONTROL_REGISTER_16_CSTATE_VEOM_LSB)
#define EOM_CONTROL_REGISTER_16_CSTATE_VEOM_SET(x)                             (((0 | (x)) << EOM_CONTROL_REGISTER_16_CSTATE_VEOM_LSB) & EOM_CONTROL_REGISTER_16_CSTATE_VEOM_MASK)
#define EOM_CONTROL_REGISTER_16_CSTATE_VEOM_RESET                              0x0
#define EOM_CONTROL_REGISTER_16_VEOM_CNT_3TO0_LSB                              0
#define EOM_CONTROL_REGISTER_16_VEOM_CNT_3TO0_MSB                              3
#define EOM_CONTROL_REGISTER_16_VEOM_CNT_3TO0_MASK                             0xf
#define EOM_CONTROL_REGISTER_16_VEOM_CNT_3TO0_GET(x)                           (((x) & EOM_CONTROL_REGISTER_16_VEOM_CNT_3TO0_MASK) >> EOM_CONTROL_REGISTER_16_VEOM_CNT_3TO0_LSB)
#define EOM_CONTROL_REGISTER_16_VEOM_CNT_3TO0_SET(x)                           (((0 | (x)) << EOM_CONTROL_REGISTER_16_VEOM_CNT_3TO0_LSB) & EOM_CONTROL_REGISTER_16_VEOM_CNT_3TO0_MASK)
#define EOM_CONTROL_REGISTER_16_VEOM_CNT_3TO0_RESET                            0x0
#define EOM_CONTROL_REGISTER_16_ADDRESS                                        (0x1cc + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_CONTROL_REGISTER_16_RSTMASK                                        0x770f
#define EOM_CONTROL_REGISTER_16_RESET                                          0x0

// 0x1d0 (EOM_CONTROL_REGISTER_17)
#define EOM_CONTROL_REGISTER_17_COMPARE_4TO0_LSB                               0
#define EOM_CONTROL_REGISTER_17_COMPARE_4TO0_MSB                               4
#define EOM_CONTROL_REGISTER_17_COMPARE_4TO0_MASK                              0x1f
#define EOM_CONTROL_REGISTER_17_COMPARE_4TO0_GET(x)                            (((x) & EOM_CONTROL_REGISTER_17_COMPARE_4TO0_MASK) >> EOM_CONTROL_REGISTER_17_COMPARE_4TO0_LSB)
#define EOM_CONTROL_REGISTER_17_COMPARE_4TO0_SET(x)                            (((0 | (x)) << EOM_CONTROL_REGISTER_17_COMPARE_4TO0_LSB) & EOM_CONTROL_REGISTER_17_COMPARE_4TO0_MASK)
#define EOM_CONTROL_REGISTER_17_COMPARE_4TO0_RESET                             0x0
#define EOM_CONTROL_REGISTER_17_ADDRESS                                        (0x1d0 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_CONTROL_REGISTER_17_RSTMASK                                        0x1f
#define EOM_CONTROL_REGISTER_17_RESET                                          0x0

// 0x1d4 (OFFSET_CALIB_1)
#define OFFSET_CALIB_1_REG_INITIAL_SAMPLER_CODE_MODE_LSB                       15
#define OFFSET_CALIB_1_REG_INITIAL_SAMPLER_CODE_MODE_MSB                       15
#define OFFSET_CALIB_1_REG_INITIAL_SAMPLER_CODE_MODE_MASK                      0x8000
#define OFFSET_CALIB_1_REG_INITIAL_SAMPLER_CODE_MODE_GET(x)                    (((x) & OFFSET_CALIB_1_REG_INITIAL_SAMPLER_CODE_MODE_MASK) >> OFFSET_CALIB_1_REG_INITIAL_SAMPLER_CODE_MODE_LSB)
#define OFFSET_CALIB_1_REG_INITIAL_SAMPLER_CODE_MODE_SET(x)                    (((0 | (x)) << OFFSET_CALIB_1_REG_INITIAL_SAMPLER_CODE_MODE_LSB) & OFFSET_CALIB_1_REG_INITIAL_SAMPLER_CODE_MODE_MASK)
#define OFFSET_CALIB_1_REG_INITIAL_SAMPLER_CODE_MODE_RESET                     0x0
#define OFFSET_CALIB_1_REG_INITIAL_SAMPLER_CODE_OVERRIDE_LSB                   14
#define OFFSET_CALIB_1_REG_INITIAL_SAMPLER_CODE_OVERRIDE_MSB                   14
#define OFFSET_CALIB_1_REG_INITIAL_SAMPLER_CODE_OVERRIDE_MASK                  0x4000
#define OFFSET_CALIB_1_REG_INITIAL_SAMPLER_CODE_OVERRIDE_GET(x)                (((x) & OFFSET_CALIB_1_REG_INITIAL_SAMPLER_CODE_OVERRIDE_MASK) >> OFFSET_CALIB_1_REG_INITIAL_SAMPLER_CODE_OVERRIDE_LSB)
#define OFFSET_CALIB_1_REG_INITIAL_SAMPLER_CODE_OVERRIDE_SET(x)                (((0 | (x)) << OFFSET_CALIB_1_REG_INITIAL_SAMPLER_CODE_OVERRIDE_LSB) & OFFSET_CALIB_1_REG_INITIAL_SAMPLER_CODE_OVERRIDE_MASK)
#define OFFSET_CALIB_1_REG_INITIAL_SAMPLER_CODE_OVERRIDE_RESET                 0x0
#define OFFSET_CALIB_1_BYPASS_EOM_SMPL_LSB                                     12
#define OFFSET_CALIB_1_BYPASS_EOM_SMPL_MSB                                     12
#define OFFSET_CALIB_1_BYPASS_EOM_SMPL_MASK                                    0x1000
#define OFFSET_CALIB_1_BYPASS_EOM_SMPL_GET(x)                                  (((x) & OFFSET_CALIB_1_BYPASS_EOM_SMPL_MASK) >> OFFSET_CALIB_1_BYPASS_EOM_SMPL_LSB)
#define OFFSET_CALIB_1_BYPASS_EOM_SMPL_SET(x)                                  (((0 | (x)) << OFFSET_CALIB_1_BYPASS_EOM_SMPL_LSB) & OFFSET_CALIB_1_BYPASS_EOM_SMPL_MASK)
#define OFFSET_CALIB_1_BYPASS_EOM_SMPL_RESET                                   0x0
#define OFFSET_CALIB_1_REG_INITIAL_SAMPLER_CODE_LSB                            4
#define OFFSET_CALIB_1_REG_INITIAL_SAMPLER_CODE_MSB                            10
#define OFFSET_CALIB_1_REG_INITIAL_SAMPLER_CODE_MASK                           0x7f0
#define OFFSET_CALIB_1_REG_INITIAL_SAMPLER_CODE_GET(x)                         (((x) & OFFSET_CALIB_1_REG_INITIAL_SAMPLER_CODE_MASK) >> OFFSET_CALIB_1_REG_INITIAL_SAMPLER_CODE_LSB)
#define OFFSET_CALIB_1_REG_INITIAL_SAMPLER_CODE_SET(x)                         (((0 | (x)) << OFFSET_CALIB_1_REG_INITIAL_SAMPLER_CODE_LSB) & OFFSET_CALIB_1_REG_INITIAL_SAMPLER_CODE_MASK)
#define OFFSET_CALIB_1_REG_INITIAL_SAMPLER_CODE_RESET                          0x3f
#define OFFSET_CALIB_1_SIMPLE_SCAN_MODE_LSB                                    3
#define OFFSET_CALIB_1_SIMPLE_SCAN_MODE_MSB                                    3
#define OFFSET_CALIB_1_SIMPLE_SCAN_MODE_MASK                                   0x8
#define OFFSET_CALIB_1_SIMPLE_SCAN_MODE_GET(x)                                 (((x) & OFFSET_CALIB_1_SIMPLE_SCAN_MODE_MASK) >> OFFSET_CALIB_1_SIMPLE_SCAN_MODE_LSB)
#define OFFSET_CALIB_1_SIMPLE_SCAN_MODE_SET(x)                                 (((0 | (x)) << OFFSET_CALIB_1_SIMPLE_SCAN_MODE_LSB) & OFFSET_CALIB_1_SIMPLE_SCAN_MODE_MASK)
#define OFFSET_CALIB_1_SIMPLE_SCAN_MODE_RESET                                  0x1
#define OFFSET_CALIB_1_SMPL_CAL_RESTART_LSB                                    2
#define OFFSET_CALIB_1_SMPL_CAL_RESTART_MSB                                    2
#define OFFSET_CALIB_1_SMPL_CAL_RESTART_MASK                                   0x4
#define OFFSET_CALIB_1_SMPL_CAL_RESTART_GET(x)                                 (((x) & OFFSET_CALIB_1_SMPL_CAL_RESTART_MASK) >> OFFSET_CALIB_1_SMPL_CAL_RESTART_LSB)
#define OFFSET_CALIB_1_SMPL_CAL_RESTART_SET(x)                                 (((0 | (x)) << OFFSET_CALIB_1_SMPL_CAL_RESTART_LSB) & OFFSET_CALIB_1_SMPL_CAL_RESTART_MASK)
#define OFFSET_CALIB_1_SMPL_CAL_RESTART_RESET                                  0x0
#define OFFSET_CALIB_1_SA_EN_LSB                                               1
#define OFFSET_CALIB_1_SA_EN_MSB                                               1
#define OFFSET_CALIB_1_SA_EN_MASK                                              0x2
#define OFFSET_CALIB_1_SA_EN_GET(x)                                            (((x) & OFFSET_CALIB_1_SA_EN_MASK) >> OFFSET_CALIB_1_SA_EN_LSB)
#define OFFSET_CALIB_1_SA_EN_SET(x)                                            (((0 | (x)) << OFFSET_CALIB_1_SA_EN_LSB) & OFFSET_CALIB_1_SA_EN_MASK)
#define OFFSET_CALIB_1_SA_EN_RESET                                             0x1
#define OFFSET_CALIB_1_OFFSET_CALIB_EOM_EN_LSB                                 0
#define OFFSET_CALIB_1_OFFSET_CALIB_EOM_EN_MSB                                 0
#define OFFSET_CALIB_1_OFFSET_CALIB_EOM_EN_MASK                                0x1
#define OFFSET_CALIB_1_OFFSET_CALIB_EOM_EN_GET(x)                              (((x) & OFFSET_CALIB_1_OFFSET_CALIB_EOM_EN_MASK) >> OFFSET_CALIB_1_OFFSET_CALIB_EOM_EN_LSB)
#define OFFSET_CALIB_1_OFFSET_CALIB_EOM_EN_SET(x)                              (((0 | (x)) << OFFSET_CALIB_1_OFFSET_CALIB_EOM_EN_LSB) & OFFSET_CALIB_1_OFFSET_CALIB_EOM_EN_MASK)
#define OFFSET_CALIB_1_OFFSET_CALIB_EOM_EN_RESET                               0x1
#define OFFSET_CALIB_1_ADDRESS                                                 (0x1d4 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define OFFSET_CALIB_1_RSTMASK                                                 0xd7ff
#define OFFSET_CALIB_1_RESET                                                   0x3fb

// 0x1d8 (OFFSET_CALIB_2)
#define OFFSET_CALIB_2_REG_SAMPLER_CALIB_TIMER_30_16_LSB                       0
#define OFFSET_CALIB_2_REG_SAMPLER_CALIB_TIMER_30_16_MSB                       14
#define OFFSET_CALIB_2_REG_SAMPLER_CALIB_TIMER_30_16_MASK                      0x7fff
#define OFFSET_CALIB_2_REG_SAMPLER_CALIB_TIMER_30_16_GET(x)                    (((x) & OFFSET_CALIB_2_REG_SAMPLER_CALIB_TIMER_30_16_MASK) >> OFFSET_CALIB_2_REG_SAMPLER_CALIB_TIMER_30_16_LSB)
#define OFFSET_CALIB_2_REG_SAMPLER_CALIB_TIMER_30_16_SET(x)                    (((0 | (x)) << OFFSET_CALIB_2_REG_SAMPLER_CALIB_TIMER_30_16_LSB) & OFFSET_CALIB_2_REG_SAMPLER_CALIB_TIMER_30_16_MASK)
#define OFFSET_CALIB_2_REG_SAMPLER_CALIB_TIMER_30_16_RESET                     0x2fff
#define OFFSET_CALIB_2_ADDRESS                                                 (0x1d8 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define OFFSET_CALIB_2_RSTMASK                                                 0x7fff
#define OFFSET_CALIB_2_RESET                                                   0x2fff

// 0x1dc (OFFSET_CALIB_3)
#define OFFSET_CALIB_3_REG_SAMPLER_CALIB_TIMER_15_0_LSB                        0
#define OFFSET_CALIB_3_REG_SAMPLER_CALIB_TIMER_15_0_MSB                        15
#define OFFSET_CALIB_3_REG_SAMPLER_CALIB_TIMER_15_0_MASK                       0xffff
#define OFFSET_CALIB_3_REG_SAMPLER_CALIB_TIMER_15_0_GET(x)                     (((x) & OFFSET_CALIB_3_REG_SAMPLER_CALIB_TIMER_15_0_MASK) >> OFFSET_CALIB_3_REG_SAMPLER_CALIB_TIMER_15_0_LSB)
#define OFFSET_CALIB_3_REG_SAMPLER_CALIB_TIMER_15_0_SET(x)                     (((0 | (x)) << OFFSET_CALIB_3_REG_SAMPLER_CALIB_TIMER_15_0_LSB) & OFFSET_CALIB_3_REG_SAMPLER_CALIB_TIMER_15_0_MASK)
#define OFFSET_CALIB_3_REG_SAMPLER_CALIB_TIMER_15_0_RESET                      0xffff
#define OFFSET_CALIB_3_ADDRESS                                                 (0x1dc + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define OFFSET_CALIB_3_RSTMASK                                                 0xffff
#define OFFSET_CALIB_3_RESET                                                   0xffff

// 0x1e0 (OFFSET_CALIB_4)
#define OFFSET_CALIB_4_CAL_REP_TIME_LSB                                        13
#define OFFSET_CALIB_4_CAL_REP_TIME_MSB                                        15
#define OFFSET_CALIB_4_CAL_REP_TIME_MASK                                       0xe000
#define OFFSET_CALIB_4_CAL_REP_TIME_GET(x)                                     (((x) & OFFSET_CALIB_4_CAL_REP_TIME_MASK) >> OFFSET_CALIB_4_CAL_REP_TIME_LSB)
#define OFFSET_CALIB_4_CAL_REP_TIME_SET(x)                                     (((0 | (x)) << OFFSET_CALIB_4_CAL_REP_TIME_LSB) & OFFSET_CALIB_4_CAL_REP_TIME_MASK)
#define OFFSET_CALIB_4_CAL_REP_TIME_RESET                                      0x0
#define OFFSET_CALIB_4_CAL_DETECT_TIME_LSB                                     8
#define OFFSET_CALIB_4_CAL_DETECT_TIME_MSB                                     12
#define OFFSET_CALIB_4_CAL_DETECT_TIME_MASK                                    0x1f00
#define OFFSET_CALIB_4_CAL_DETECT_TIME_GET(x)                                  (((x) & OFFSET_CALIB_4_CAL_DETECT_TIME_MASK) >> OFFSET_CALIB_4_CAL_DETECT_TIME_LSB)
#define OFFSET_CALIB_4_CAL_DETECT_TIME_SET(x)                                  (((0 | (x)) << OFFSET_CALIB_4_CAL_DETECT_TIME_LSB) & OFFSET_CALIB_4_CAL_DETECT_TIME_MASK)
#define OFFSET_CALIB_4_CAL_DETECT_TIME_RESET                                   0xa
#define OFFSET_CALIB_4_CALIBRATION_DONE_LSB                                    7
#define OFFSET_CALIB_4_CALIBRATION_DONE_MSB                                    7
#define OFFSET_CALIB_4_CALIBRATION_DONE_MASK                                   0x80
#define OFFSET_CALIB_4_CALIBRATION_DONE_GET(x)                                 (((x) & OFFSET_CALIB_4_CALIBRATION_DONE_MASK) >> OFFSET_CALIB_4_CALIBRATION_DONE_LSB)
#define OFFSET_CALIB_4_CALIBRATION_DONE_SET(x)                                 (((0 | (x)) << OFFSET_CALIB_4_CALIBRATION_DONE_LSB) & OFFSET_CALIB_4_CALIBRATION_DONE_MASK)
#define OFFSET_CALIB_4_CALIBRATION_DONE_RESET                                  0x0
#define OFFSET_CALIB_4_PLL_LOCKED_LSB                                          6
#define OFFSET_CALIB_4_PLL_LOCKED_MSB                                          6
#define OFFSET_CALIB_4_PLL_LOCKED_MASK                                         0x40
#define OFFSET_CALIB_4_PLL_LOCKED_GET(x)                                       (((x) & OFFSET_CALIB_4_PLL_LOCKED_MASK) >> OFFSET_CALIB_4_PLL_LOCKED_LSB)
#define OFFSET_CALIB_4_PLL_LOCKED_SET(x)                                       (((0 | (x)) << OFFSET_CALIB_4_PLL_LOCKED_LSB) & OFFSET_CALIB_4_PLL_LOCKED_MASK)
#define OFFSET_CALIB_4_PLL_LOCKED_RESET                                        0x0
#define OFFSET_CALIB_4_CLR_SAMPLER_CALIB_TIMEOUT_LSB                           1
#define OFFSET_CALIB_4_CLR_SAMPLER_CALIB_TIMEOUT_MSB                           1
#define OFFSET_CALIB_4_CLR_SAMPLER_CALIB_TIMEOUT_MASK                          0x2
#define OFFSET_CALIB_4_CLR_SAMPLER_CALIB_TIMEOUT_GET(x)                        (((x) & OFFSET_CALIB_4_CLR_SAMPLER_CALIB_TIMEOUT_MASK) >> OFFSET_CALIB_4_CLR_SAMPLER_CALIB_TIMEOUT_LSB)
#define OFFSET_CALIB_4_CLR_SAMPLER_CALIB_TIMEOUT_SET(x)                        (((0 | (x)) << OFFSET_CALIB_4_CLR_SAMPLER_CALIB_TIMEOUT_LSB) & OFFSET_CALIB_4_CLR_SAMPLER_CALIB_TIMEOUT_MASK)
#define OFFSET_CALIB_4_CLR_SAMPLER_CALIB_TIMEOUT_RESET                         0x0
#define OFFSET_CALIB_4_SMPL_CAL_READY_LSB                                      0
#define OFFSET_CALIB_4_SMPL_CAL_READY_MSB                                      0
#define OFFSET_CALIB_4_SMPL_CAL_READY_MASK                                     0x1
#define OFFSET_CALIB_4_SMPL_CAL_READY_GET(x)                                   (((x) & OFFSET_CALIB_4_SMPL_CAL_READY_MASK) >> OFFSET_CALIB_4_SMPL_CAL_READY_LSB)
#define OFFSET_CALIB_4_SMPL_CAL_READY_SET(x)                                   (((0 | (x)) << OFFSET_CALIB_4_SMPL_CAL_READY_LSB) & OFFSET_CALIB_4_SMPL_CAL_READY_MASK)
#define OFFSET_CALIB_4_SMPL_CAL_READY_RESET                                    0x0
#define OFFSET_CALIB_4_ADDRESS                                                 (0x1e0 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define OFFSET_CALIB_4_RSTMASK                                                 0xffc3
#define OFFSET_CALIB_4_RESET                                                   0xa00

// 0x1e4 (OFFSET_CALIB_5)
#define OFFSET_CALIB_5_DCAL_0_LSB                                              8
#define OFFSET_CALIB_5_DCAL_0_MSB                                              14
#define OFFSET_CALIB_5_DCAL_0_MASK                                             0x7f00
#define OFFSET_CALIB_5_DCAL_0_GET(x)                                           (((x) & OFFSET_CALIB_5_DCAL_0_MASK) >> OFFSET_CALIB_5_DCAL_0_LSB)
#define OFFSET_CALIB_5_DCAL_0_SET(x)                                           (((0 | (x)) << OFFSET_CALIB_5_DCAL_0_LSB) & OFFSET_CALIB_5_DCAL_0_MASK)
#define OFFSET_CALIB_5_DCAL_0_RESET                                            0x0
#define OFFSET_CALIB_5_DCAL_1_LSB                                              0
#define OFFSET_CALIB_5_DCAL_1_MSB                                              6
#define OFFSET_CALIB_5_DCAL_1_MASK                                             0x7f
#define OFFSET_CALIB_5_DCAL_1_GET(x)                                           (((x) & OFFSET_CALIB_5_DCAL_1_MASK) >> OFFSET_CALIB_5_DCAL_1_LSB)
#define OFFSET_CALIB_5_DCAL_1_SET(x)                                           (((0 | (x)) << OFFSET_CALIB_5_DCAL_1_LSB) & OFFSET_CALIB_5_DCAL_1_MASK)
#define OFFSET_CALIB_5_DCAL_1_RESET                                            0x0
#define OFFSET_CALIB_5_ADDRESS                                                 (0x1e4 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define OFFSET_CALIB_5_RSTMASK                                                 0x7f7f
#define OFFSET_CALIB_5_RESET                                                   0x0

// 0x1e8 (OFFSET_CALIB_6)
#define OFFSET_CALIB_6_ECAL_0_LSB                                              8
#define OFFSET_CALIB_6_ECAL_0_MSB                                              14
#define OFFSET_CALIB_6_ECAL_0_MASK                                             0x7f00
#define OFFSET_CALIB_6_ECAL_0_GET(x)                                           (((x) & OFFSET_CALIB_6_ECAL_0_MASK) >> OFFSET_CALIB_6_ECAL_0_LSB)
#define OFFSET_CALIB_6_ECAL_0_SET(x)                                           (((0 | (x)) << OFFSET_CALIB_6_ECAL_0_LSB) & OFFSET_CALIB_6_ECAL_0_MASK)
#define OFFSET_CALIB_6_ECAL_0_RESET                                            0x0
#define OFFSET_CALIB_6_ECAL_1_LSB                                              0
#define OFFSET_CALIB_6_ECAL_1_MSB                                              6
#define OFFSET_CALIB_6_ECAL_1_MASK                                             0x7f
#define OFFSET_CALIB_6_ECAL_1_GET(x)                                           (((x) & OFFSET_CALIB_6_ECAL_1_MASK) >> OFFSET_CALIB_6_ECAL_1_LSB)
#define OFFSET_CALIB_6_ECAL_1_SET(x)                                           (((0 | (x)) << OFFSET_CALIB_6_ECAL_1_LSB) & OFFSET_CALIB_6_ECAL_1_MASK)
#define OFFSET_CALIB_6_ECAL_1_RESET                                            0x0
#define OFFSET_CALIB_6_ADDRESS                                                 (0x1e8 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define OFFSET_CALIB_6_RSTMASK                                                 0x7f7f
#define OFFSET_CALIB_6_RESET                                                   0x0

// 0x1ec (OFFSET_CALIB_7)
#define OFFSET_CALIB_7_EOMCAL_LSB                                              8
#define OFFSET_CALIB_7_EOMCAL_MSB                                              14
#define OFFSET_CALIB_7_EOMCAL_MASK                                             0x7f00
#define OFFSET_CALIB_7_EOMCAL_GET(x)                                           (((x) & OFFSET_CALIB_7_EOMCAL_MASK) >> OFFSET_CALIB_7_EOMCAL_LSB)
#define OFFSET_CALIB_7_EOMCAL_SET(x)                                           (((0 | (x)) << OFFSET_CALIB_7_EOMCAL_LSB) & OFFSET_CALIB_7_EOMCAL_MASK)
#define OFFSET_CALIB_7_EOMCAL_RESET                                            0x0
#define OFFSET_CALIB_7_EOM_CTRL_LSB                                            0
#define OFFSET_CALIB_7_EOM_CTRL_MSB                                            7
#define OFFSET_CALIB_7_EOM_CTRL_MASK                                           0xff
#define OFFSET_CALIB_7_EOM_CTRL_GET(x)                                         (((x) & OFFSET_CALIB_7_EOM_CTRL_MASK) >> OFFSET_CALIB_7_EOM_CTRL_LSB)
#define OFFSET_CALIB_7_EOM_CTRL_SET(x)                                         (((0 | (x)) << OFFSET_CALIB_7_EOM_CTRL_LSB) & OFFSET_CALIB_7_EOM_CTRL_MASK)
#define OFFSET_CALIB_7_EOM_CTRL_RESET                                          0x0
#define OFFSET_CALIB_7_ADDRESS                                                 (0x1ec + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define OFFSET_CALIB_7_RSTMASK                                                 0x7fff
#define OFFSET_CALIB_7_RESET                                                   0x0

// 0x1f0 (GLOBAL_CLK_RST)
#define GLOBAL_CLK_RST_FORCE_DIG_RST_RELEASE_LSB                               7
#define GLOBAL_CLK_RST_FORCE_DIG_RST_RELEASE_MSB                               7
#define GLOBAL_CLK_RST_FORCE_DIG_RST_RELEASE_MASK                              0x80
#define GLOBAL_CLK_RST_FORCE_DIG_RST_RELEASE_GET(x)                            (((x) & GLOBAL_CLK_RST_FORCE_DIG_RST_RELEASE_MASK) >> GLOBAL_CLK_RST_FORCE_DIG_RST_RELEASE_LSB)
#define GLOBAL_CLK_RST_FORCE_DIG_RST_RELEASE_SET(x)                            (((0 | (x)) << GLOBAL_CLK_RST_FORCE_DIG_RST_RELEASE_LSB) & GLOBAL_CLK_RST_FORCE_DIG_RST_RELEASE_MASK)
#define GLOBAL_CLK_RST_FORCE_DIG_RST_RELEASE_RESET                             0x0
#define GLOBAL_CLK_RST_TX2RX_PARALLELLOOPBACK_LSB                              6
#define GLOBAL_CLK_RST_TX2RX_PARALLELLOOPBACK_MSB                              6
#define GLOBAL_CLK_RST_TX2RX_PARALLELLOOPBACK_MASK                             0x40
#define GLOBAL_CLK_RST_TX2RX_PARALLELLOOPBACK_GET(x)                           (((x) & GLOBAL_CLK_RST_TX2RX_PARALLELLOOPBACK_MASK) >> GLOBAL_CLK_RST_TX2RX_PARALLELLOOPBACK_LSB)
#define GLOBAL_CLK_RST_TX2RX_PARALLELLOOPBACK_SET(x)                           (((0 | (x)) << GLOBAL_CLK_RST_TX2RX_PARALLELLOOPBACK_LSB) & GLOBAL_CLK_RST_TX2RX_PARALLELLOOPBACK_MASK)
#define GLOBAL_CLK_RST_TX2RX_PARALLELLOOPBACK_RESET                            0x0
#define GLOBAL_CLK_RST_TX2RX_FPGALOOPBACK_LSB                                  5
#define GLOBAL_CLK_RST_TX2RX_FPGALOOPBACK_MSB                                  5
#define GLOBAL_CLK_RST_TX2RX_FPGALOOPBACK_MASK                                 0x20
#define GLOBAL_CLK_RST_TX2RX_FPGALOOPBACK_GET(x)                               (((x) & GLOBAL_CLK_RST_TX2RX_FPGALOOPBACK_MASK) >> GLOBAL_CLK_RST_TX2RX_FPGALOOPBACK_LSB)
#define GLOBAL_CLK_RST_TX2RX_FPGALOOPBACK_SET(x)                               (((0 | (x)) << GLOBAL_CLK_RST_TX2RX_FPGALOOPBACK_LSB) & GLOBAL_CLK_RST_TX2RX_FPGALOOPBACK_MASK)
#define GLOBAL_CLK_RST_TX2RX_FPGALOOPBACK_RESET                                0x0
#define GLOBAL_CLK_RST_UPHY_SSC_CTRL_CLK_SEL_LSB                               4
#define GLOBAL_CLK_RST_UPHY_SSC_CTRL_CLK_SEL_MSB                               4
#define GLOBAL_CLK_RST_UPHY_SSC_CTRL_CLK_SEL_MASK                              0x10
#define GLOBAL_CLK_RST_UPHY_SSC_CTRL_CLK_SEL_GET(x)                            (((x) & GLOBAL_CLK_RST_UPHY_SSC_CTRL_CLK_SEL_MASK) >> GLOBAL_CLK_RST_UPHY_SSC_CTRL_CLK_SEL_LSB)
#define GLOBAL_CLK_RST_UPHY_SSC_CTRL_CLK_SEL_SET(x)                            (((0 | (x)) << GLOBAL_CLK_RST_UPHY_SSC_CTRL_CLK_SEL_LSB) & GLOBAL_CLK_RST_UPHY_SSC_CTRL_CLK_SEL_MASK)
#define GLOBAL_CLK_RST_UPHY_SSC_CTRL_CLK_SEL_RESET                             0x0
#define GLOBAL_CLK_RST_UPHY_TXCLK_SEL_LSB                                      3
#define GLOBAL_CLK_RST_UPHY_TXCLK_SEL_MSB                                      3
#define GLOBAL_CLK_RST_UPHY_TXCLK_SEL_MASK                                     0x8
#define GLOBAL_CLK_RST_UPHY_TXCLK_SEL_GET(x)                                   (((x) & GLOBAL_CLK_RST_UPHY_TXCLK_SEL_MASK) >> GLOBAL_CLK_RST_UPHY_TXCLK_SEL_LSB)
#define GLOBAL_CLK_RST_UPHY_TXCLK_SEL_SET(x)                                   (((0 | (x)) << GLOBAL_CLK_RST_UPHY_TXCLK_SEL_LSB) & GLOBAL_CLK_RST_UPHY_TXCLK_SEL_MASK)
#define GLOBAL_CLK_RST_UPHY_TXCLK_SEL_RESET                                    0x0
#define GLOBAL_CLK_RST_UPHY_RXCLK_FLOOP_SEL_LSB                                2
#define GLOBAL_CLK_RST_UPHY_RXCLK_FLOOP_SEL_MSB                                2
#define GLOBAL_CLK_RST_UPHY_RXCLK_FLOOP_SEL_MASK                               0x4
#define GLOBAL_CLK_RST_UPHY_RXCLK_FLOOP_SEL_GET(x)                             (((x) & GLOBAL_CLK_RST_UPHY_RXCLK_FLOOP_SEL_MASK) >> GLOBAL_CLK_RST_UPHY_RXCLK_FLOOP_SEL_LSB)
#define GLOBAL_CLK_RST_UPHY_RXCLK_FLOOP_SEL_SET(x)                             (((0 | (x)) << GLOBAL_CLK_RST_UPHY_RXCLK_FLOOP_SEL_LSB) & GLOBAL_CLK_RST_UPHY_RXCLK_FLOOP_SEL_MASK)
#define GLOBAL_CLK_RST_UPHY_RXCLK_FLOOP_SEL_RESET                              0x0
#define GLOBAL_CLK_RST_UPHY_RXCLK_SEL_LSB                                      1
#define GLOBAL_CLK_RST_UPHY_RXCLK_SEL_MSB                                      1
#define GLOBAL_CLK_RST_UPHY_RXCLK_SEL_MASK                                     0x2
#define GLOBAL_CLK_RST_UPHY_RXCLK_SEL_GET(x)                                   (((x) & GLOBAL_CLK_RST_UPHY_RXCLK_SEL_MASK) >> GLOBAL_CLK_RST_UPHY_RXCLK_SEL_LSB)
#define GLOBAL_CLK_RST_UPHY_RXCLK_SEL_SET(x)                                   (((0 | (x)) << GLOBAL_CLK_RST_UPHY_RXCLK_SEL_LSB) & GLOBAL_CLK_RST_UPHY_RXCLK_SEL_MASK)
#define GLOBAL_CLK_RST_UPHY_RXCLK_SEL_RESET                                    0x1
#define GLOBAL_CLK_RST_ADDRESS                                                 (0x1f0 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define GLOBAL_CLK_RST_RSTMASK                                                 0xfe
#define GLOBAL_CLK_RST_RESET                                                   0x2

// 0x1f4 (PHY_INTERFACE)
#define PHY_INTERFACE_TX_DATA_MUX_LSB                                          3
#define PHY_INTERFACE_TX_DATA_MUX_MSB                                          3
#define PHY_INTERFACE_TX_DATA_MUX_MASK                                         0x8
#define PHY_INTERFACE_TX_DATA_MUX_GET(x)                                       (((x) & PHY_INTERFACE_TX_DATA_MUX_MASK) >> PHY_INTERFACE_TX_DATA_MUX_LSB)
#define PHY_INTERFACE_TX_DATA_MUX_SET(x)                                       (((0 | (x)) << PHY_INTERFACE_TX_DATA_MUX_LSB) & PHY_INTERFACE_TX_DATA_MUX_MASK)
#define PHY_INTERFACE_TX_DATA_MUX_RESET                                        0x1
#define PHY_INTERFACE_TX2RX_FPGALOOPBACK_EOM_SEL_LSB                           0
#define PHY_INTERFACE_TX2RX_FPGALOOPBACK_EOM_SEL_MSB                           0
#define PHY_INTERFACE_TX2RX_FPGALOOPBACK_EOM_SEL_MASK                          0x1
#define PHY_INTERFACE_TX2RX_FPGALOOPBACK_EOM_SEL_GET(x)                        (((x) & PHY_INTERFACE_TX2RX_FPGALOOPBACK_EOM_SEL_MASK) >> PHY_INTERFACE_TX2RX_FPGALOOPBACK_EOM_SEL_LSB)
#define PHY_INTERFACE_TX2RX_FPGALOOPBACK_EOM_SEL_SET(x)                        (((0 | (x)) << PHY_INTERFACE_TX2RX_FPGALOOPBACK_EOM_SEL_LSB) & PHY_INTERFACE_TX2RX_FPGALOOPBACK_EOM_SEL_MASK)
#define PHY_INTERFACE_TX2RX_FPGALOOPBACK_EOM_SEL_RESET                         0x0
#define PHY_INTERFACE_ADDRESS                                                  (0x1f4 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PHY_INTERFACE_RSTMASK                                                  0x9
#define PHY_INTERFACE_RESET                                                    0x8

// 0x1f8 (LOCKDET)
#define LOCKDET_LOCKDET_LCKDT_LSB                                              15
#define LOCKDET_LOCKDET_LCKDT_MSB                                              15
#define LOCKDET_LOCKDET_LCKDT_MASK                                             0x8000
#define LOCKDET_LOCKDET_LCKDT_GET(x)                                           (((x) & LOCKDET_LOCKDET_LCKDT_MASK) >> LOCKDET_LOCKDET_LCKDT_LSB)
#define LOCKDET_LOCKDET_LCKDT_SET(x)                                           (((0 | (x)) << LOCKDET_LOCKDET_LCKDT_LSB) & LOCKDET_LOCKDET_LCKDT_MASK)
#define LOCKDET_LOCKDET_LCKDT_RESET                                            0x1
#define LOCKDET_SRC_LVDS_TXCLK_VCM_EN_LSB                                      12
#define LOCKDET_SRC_LVDS_TXCLK_VCM_EN_MSB                                      13
#define LOCKDET_SRC_LVDS_TXCLK_VCM_EN_MASK                                     0x3000
#define LOCKDET_SRC_LVDS_TXCLK_VCM_EN_GET(x)                                   (((x) & LOCKDET_SRC_LVDS_TXCLK_VCM_EN_MASK) >> LOCKDET_SRC_LVDS_TXCLK_VCM_EN_LSB)
#define LOCKDET_SRC_LVDS_TXCLK_VCM_EN_SET(x)                                   (((0 | (x)) << LOCKDET_SRC_LVDS_TXCLK_VCM_EN_LSB) & LOCKDET_SRC_LVDS_TXCLK_VCM_EN_MASK)
#define LOCKDET_SRC_LVDS_TXCLK_VCM_EN_RESET                                    0x0
#define LOCKDET_SRC_LVDS_RXCLK_VCM_EN_LSB                                      10
#define LOCKDET_SRC_LVDS_RXCLK_VCM_EN_MSB                                      11
#define LOCKDET_SRC_LVDS_RXCLK_VCM_EN_MASK                                     0xc00
#define LOCKDET_SRC_LVDS_RXCLK_VCM_EN_GET(x)                                   (((x) & LOCKDET_SRC_LVDS_RXCLK_VCM_EN_MASK) >> LOCKDET_SRC_LVDS_RXCLK_VCM_EN_LSB)
#define LOCKDET_SRC_LVDS_RXCLK_VCM_EN_SET(x)                                   (((0 | (x)) << LOCKDET_SRC_LVDS_RXCLK_VCM_EN_LSB) & LOCKDET_SRC_LVDS_RXCLK_VCM_EN_MASK)
#define LOCKDET_SRC_LVDS_RXCLK_VCM_EN_RESET                                    0x0
#define LOCKDET_SRC_LVDS_RXD_VCM_EN_LSB                                        8
#define LOCKDET_SRC_LVDS_RXD_VCM_EN_MSB                                        9
#define LOCKDET_SRC_LVDS_RXD_VCM_EN_MASK                                       0x300
#define LOCKDET_SRC_LVDS_RXD_VCM_EN_GET(x)                                     (((x) & LOCKDET_SRC_LVDS_RXD_VCM_EN_MASK) >> LOCKDET_SRC_LVDS_RXD_VCM_EN_LSB)
#define LOCKDET_SRC_LVDS_RXD_VCM_EN_SET(x)                                     (((0 | (x)) << LOCKDET_SRC_LVDS_RXD_VCM_EN_LSB) & LOCKDET_SRC_LVDS_RXD_VCM_EN_MASK)
#define LOCKDET_SRC_LVDS_RXD_VCM_EN_RESET                                      0x0
#define LOCKDET_SRC_LVDS_EOM_VCM_EN_LSB                                        6
#define LOCKDET_SRC_LVDS_EOM_VCM_EN_MSB                                        7
#define LOCKDET_SRC_LVDS_EOM_VCM_EN_MASK                                       0xc0
#define LOCKDET_SRC_LVDS_EOM_VCM_EN_GET(x)                                     (((x) & LOCKDET_SRC_LVDS_EOM_VCM_EN_MASK) >> LOCKDET_SRC_LVDS_EOM_VCM_EN_LSB)
#define LOCKDET_SRC_LVDS_EOM_VCM_EN_SET(x)                                     (((0 | (x)) << LOCKDET_SRC_LVDS_EOM_VCM_EN_LSB) & LOCKDET_SRC_LVDS_EOM_VCM_EN_MASK)
#define LOCKDET_SRC_LVDS_EOM_VCM_EN_RESET                                      0x0
#define LOCKDET_LVDS_TXD_VCM_EN_LSB                                            4
#define LOCKDET_LVDS_TXD_VCM_EN_MSB                                            4
#define LOCKDET_LVDS_TXD_VCM_EN_MASK                                           0x10
#define LOCKDET_LVDS_TXD_VCM_EN_GET(x)                                         (((x) & LOCKDET_LVDS_TXD_VCM_EN_MASK) >> LOCKDET_LVDS_TXD_VCM_EN_LSB)
#define LOCKDET_LVDS_TXD_VCM_EN_SET(x)                                         (((0 | (x)) << LOCKDET_LVDS_TXD_VCM_EN_LSB) & LOCKDET_LVDS_TXD_VCM_EN_MASK)
#define LOCKDET_LVDS_TXD_VCM_EN_RESET                                          0x0
#define LOCKDET_REG_LVDS_TXCLK_VCM_EN_LSB                                      3
#define LOCKDET_REG_LVDS_TXCLK_VCM_EN_MSB                                      3
#define LOCKDET_REG_LVDS_TXCLK_VCM_EN_MASK                                     0x8
#define LOCKDET_REG_LVDS_TXCLK_VCM_EN_GET(x)                                   (((x) & LOCKDET_REG_LVDS_TXCLK_VCM_EN_MASK) >> LOCKDET_REG_LVDS_TXCLK_VCM_EN_LSB)
#define LOCKDET_REG_LVDS_TXCLK_VCM_EN_SET(x)                                   (((0 | (x)) << LOCKDET_REG_LVDS_TXCLK_VCM_EN_LSB) & LOCKDET_REG_LVDS_TXCLK_VCM_EN_MASK)
#define LOCKDET_REG_LVDS_TXCLK_VCM_EN_RESET                                    0x0
#define LOCKDET_REG_LVDS_RXCLK_VCM_EN_LSB                                      2
#define LOCKDET_REG_LVDS_RXCLK_VCM_EN_MSB                                      2
#define LOCKDET_REG_LVDS_RXCLK_VCM_EN_MASK                                     0x4
#define LOCKDET_REG_LVDS_RXCLK_VCM_EN_GET(x)                                   (((x) & LOCKDET_REG_LVDS_RXCLK_VCM_EN_MASK) >> LOCKDET_REG_LVDS_RXCLK_VCM_EN_LSB)
#define LOCKDET_REG_LVDS_RXCLK_VCM_EN_SET(x)                                   (((0 | (x)) << LOCKDET_REG_LVDS_RXCLK_VCM_EN_LSB) & LOCKDET_REG_LVDS_RXCLK_VCM_EN_MASK)
#define LOCKDET_REG_LVDS_RXCLK_VCM_EN_RESET                                    0x0
#define LOCKDET_REG_LVDS_RXD_VCM_EN_LSB                                        1
#define LOCKDET_REG_LVDS_RXD_VCM_EN_MSB                                        1
#define LOCKDET_REG_LVDS_RXD_VCM_EN_MASK                                       0x2
#define LOCKDET_REG_LVDS_RXD_VCM_EN_GET(x)                                     (((x) & LOCKDET_REG_LVDS_RXD_VCM_EN_MASK) >> LOCKDET_REG_LVDS_RXD_VCM_EN_LSB)
#define LOCKDET_REG_LVDS_RXD_VCM_EN_SET(x)                                     (((0 | (x)) << LOCKDET_REG_LVDS_RXD_VCM_EN_LSB) & LOCKDET_REG_LVDS_RXD_VCM_EN_MASK)
#define LOCKDET_REG_LVDS_RXD_VCM_EN_RESET                                      0x0
#define LOCKDET_REG_LVDS_EOM_VCM_EN_LSB                                        0
#define LOCKDET_REG_LVDS_EOM_VCM_EN_MSB                                        0
#define LOCKDET_REG_LVDS_EOM_VCM_EN_MASK                                       0x1
#define LOCKDET_REG_LVDS_EOM_VCM_EN_GET(x)                                     (((x) & LOCKDET_REG_LVDS_EOM_VCM_EN_MASK) >> LOCKDET_REG_LVDS_EOM_VCM_EN_LSB)
#define LOCKDET_REG_LVDS_EOM_VCM_EN_SET(x)                                     (((0 | (x)) << LOCKDET_REG_LVDS_EOM_VCM_EN_LSB) & LOCKDET_REG_LVDS_EOM_VCM_EN_MASK)
#define LOCKDET_REG_LVDS_EOM_VCM_EN_RESET                                      0x0
#define LOCKDET_ADDRESS                                                        (0x1f8 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define LOCKDET_RSTMASK                                                        0xbfdf
#define LOCKDET_RESET                                                          0x8000

// 0x1fc (LVDS)
#define LVDS_LVDS_RX_IBIAS_EN_LSB                                              14
#define LVDS_LVDS_RX_IBIAS_EN_MSB                                              14
#define LVDS_LVDS_RX_IBIAS_EN_MASK                                             0x4000
#define LVDS_LVDS_RX_IBIAS_EN_GET(x)                                           (((x) & LVDS_LVDS_RX_IBIAS_EN_MASK) >> LVDS_LVDS_RX_IBIAS_EN_LSB)
#define LVDS_LVDS_RX_IBIAS_EN_SET(x)                                           (((0 | (x)) << LVDS_LVDS_RX_IBIAS_EN_LSB) & LVDS_LVDS_RX_IBIAS_EN_MASK)
#define LVDS_LVDS_RX_IBIAS_EN_RESET                                            0x1
#define LVDS_LVDS_RXCLK_EN_LSB                                                 12
#define LVDS_LVDS_RXCLK_EN_MSB                                                 12
#define LVDS_LVDS_RXCLK_EN_MASK                                                0x1000
#define LVDS_LVDS_RXCLK_EN_GET(x)                                              (((x) & LVDS_LVDS_RXCLK_EN_MASK) >> LVDS_LVDS_RXCLK_EN_LSB)
#define LVDS_LVDS_RXCLK_EN_SET(x)                                              (((0 | (x)) << LVDS_LVDS_RXCLK_EN_LSB) & LVDS_LVDS_RXCLK_EN_MASK)
#define LVDS_LVDS_RXCLK_EN_RESET                                               0x0
#define LVDS_LVDS_RXD_EN_LSB                                                   11
#define LVDS_LVDS_RXD_EN_MSB                                                   11
#define LVDS_LVDS_RXD_EN_MASK                                                  0x800
#define LVDS_LVDS_RXD_EN_GET(x)                                                (((x) & LVDS_LVDS_RXD_EN_MASK) >> LVDS_LVDS_RXD_EN_LSB)
#define LVDS_LVDS_RXD_EN_SET(x)                                                (((0 | (x)) << LVDS_LVDS_RXD_EN_LSB) & LVDS_LVDS_RXD_EN_MASK)
#define LVDS_LVDS_RXD_EN_RESET                                                 0x0
#define LVDS_LVDS_RXD_EOM_EN_LSB                                               10
#define LVDS_LVDS_RXD_EOM_EN_MSB                                               10
#define LVDS_LVDS_RXD_EOM_EN_MASK                                              0x400
#define LVDS_LVDS_RXD_EOM_EN_GET(x)                                            (((x) & LVDS_LVDS_RXD_EOM_EN_MASK) >> LVDS_LVDS_RXD_EOM_EN_LSB)
#define LVDS_LVDS_RXD_EOM_EN_SET(x)                                            (((0 | (x)) << LVDS_LVDS_RXD_EOM_EN_LSB) & LVDS_LVDS_RXD_EOM_EN_MASK)
#define LVDS_LVDS_RXD_EOM_EN_RESET                                             0x0
#define LVDS_LVDS_TX_IBIAS_EN_LSB                                              9
#define LVDS_LVDS_TX_IBIAS_EN_MSB                                              9
#define LVDS_LVDS_TX_IBIAS_EN_MASK                                             0x200
#define LVDS_LVDS_TX_IBIAS_EN_GET(x)                                           (((x) & LVDS_LVDS_TX_IBIAS_EN_MASK) >> LVDS_LVDS_TX_IBIAS_EN_LSB)
#define LVDS_LVDS_TX_IBIAS_EN_SET(x)                                           (((0 | (x)) << LVDS_LVDS_TX_IBIAS_EN_LSB) & LVDS_LVDS_TX_IBIAS_EN_MASK)
#define LVDS_LVDS_TX_IBIAS_EN_RESET                                            0x1
#define LVDS_LVDS_TXCLK_EN_LSB                                                 7
#define LVDS_LVDS_TXCLK_EN_MSB                                                 7
#define LVDS_LVDS_TXCLK_EN_MASK                                                0x80
#define LVDS_LVDS_TXCLK_EN_GET(x)                                              (((x) & LVDS_LVDS_TXCLK_EN_MASK) >> LVDS_LVDS_TXCLK_EN_LSB)
#define LVDS_LVDS_TXCLK_EN_SET(x)                                              (((0 | (x)) << LVDS_LVDS_TXCLK_EN_LSB) & LVDS_LVDS_TXCLK_EN_MASK)
#define LVDS_LVDS_TXCLK_EN_RESET                                               0x0
#define LVDS_LVDS_TXD_EN_LSB                                                   6
#define LVDS_LVDS_TXD_EN_MSB                                                   6
#define LVDS_LVDS_TXD_EN_MASK                                                  0x40
#define LVDS_LVDS_TXD_EN_GET(x)                                                (((x) & LVDS_LVDS_TXD_EN_MASK) >> LVDS_LVDS_TXD_EN_LSB)
#define LVDS_LVDS_TXD_EN_SET(x)                                                (((0 | (x)) << LVDS_LVDS_TXD_EN_LSB) & LVDS_LVDS_TXD_EN_MASK)
#define LVDS_LVDS_TXD_EN_RESET                                                 0x0
#define LVDS_LVDS_RX_IBIAS_SEL_LSB                                             4
#define LVDS_LVDS_RX_IBIAS_SEL_MSB                                             5
#define LVDS_LVDS_RX_IBIAS_SEL_MASK                                            0x30
#define LVDS_LVDS_RX_IBIAS_SEL_GET(x)                                          (((x) & LVDS_LVDS_RX_IBIAS_SEL_MASK) >> LVDS_LVDS_RX_IBIAS_SEL_LSB)
#define LVDS_LVDS_RX_IBIAS_SEL_SET(x)                                          (((0 | (x)) << LVDS_LVDS_RX_IBIAS_SEL_LSB) & LVDS_LVDS_RX_IBIAS_SEL_MASK)
#define LVDS_LVDS_RX_IBIAS_SEL_RESET                                           0x1
#define LVDS_LVDS_TX_IBIAS_SEL_LSB                                             2
#define LVDS_LVDS_TX_IBIAS_SEL_MSB                                             3
#define LVDS_LVDS_TX_IBIAS_SEL_MASK                                            0xc
#define LVDS_LVDS_TX_IBIAS_SEL_GET(x)                                          (((x) & LVDS_LVDS_TX_IBIAS_SEL_MASK) >> LVDS_LVDS_TX_IBIAS_SEL_LSB)
#define LVDS_LVDS_TX_IBIAS_SEL_SET(x)                                          (((0 | (x)) << LVDS_LVDS_TX_IBIAS_SEL_LSB) & LVDS_LVDS_TX_IBIAS_SEL_MASK)
#define LVDS_LVDS_TX_IBIAS_SEL_RESET                                           0x1
#define LVDS_LVDS_TXCLK_IBIAS_SEL_LSB                                          0
#define LVDS_LVDS_TXCLK_IBIAS_SEL_MSB                                          1
#define LVDS_LVDS_TXCLK_IBIAS_SEL_MASK                                         0x3
#define LVDS_LVDS_TXCLK_IBIAS_SEL_GET(x)                                       (((x) & LVDS_LVDS_TXCLK_IBIAS_SEL_MASK) >> LVDS_LVDS_TXCLK_IBIAS_SEL_LSB)
#define LVDS_LVDS_TXCLK_IBIAS_SEL_SET(x)                                       (((0 | (x)) << LVDS_LVDS_TXCLK_IBIAS_SEL_LSB) & LVDS_LVDS_TXCLK_IBIAS_SEL_MASK)
#define LVDS_LVDS_TXCLK_IBIAS_SEL_RESET                                        0x1
#define LVDS_ADDRESS                                                           (0x1fc + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define LVDS_RSTMASK                                                           0x5eff
#define LVDS_RESET                                                             0x4215

// 0x200 (LVDS2)
#define LVDS2_LVDS_RX_SPARE_LSB                                                8
#define LVDS2_LVDS_RX_SPARE_MSB                                                15
#define LVDS2_LVDS_RX_SPARE_MASK                                               0xff00
#define LVDS2_LVDS_RX_SPARE_GET(x)                                             (((x) & LVDS2_LVDS_RX_SPARE_MASK) >> LVDS2_LVDS_RX_SPARE_LSB)
#define LVDS2_LVDS_RX_SPARE_SET(x)                                             (((0 | (x)) << LVDS2_LVDS_RX_SPARE_LSB) & LVDS2_LVDS_RX_SPARE_MASK)
#define LVDS2_LVDS_RX_SPARE_RESET                                              0x50
#define LVDS2_LVDS_TX_SPARE_LSB                                                0
#define LVDS2_LVDS_TX_SPARE_MSB                                                7
#define LVDS2_LVDS_TX_SPARE_MASK                                               0xff
#define LVDS2_LVDS_TX_SPARE_GET(x)                                             (((x) & LVDS2_LVDS_TX_SPARE_MASK) >> LVDS2_LVDS_TX_SPARE_LSB)
#define LVDS2_LVDS_TX_SPARE_SET(x)                                             (((0 | (x)) << LVDS2_LVDS_TX_SPARE_LSB) & LVDS2_LVDS_TX_SPARE_MASK)
#define LVDS2_LVDS_TX_SPARE_RESET                                              0x0
#define LVDS2_ADDRESS                                                          (0x200 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define LVDS2_RSTMASK                                                          0xffff
#define LVDS2_RESET                                                            0x5000

// 0x204 (PAD1)
#define PAD1_RXDET_STATE_PAD_OUT_OE_L_LSB                                      13
#define PAD1_RXDET_STATE_PAD_OUT_OE_L_MSB                                      13
#define PAD1_RXDET_STATE_PAD_OUT_OE_L_MASK                                     0x2000
#define PAD1_RXDET_STATE_PAD_OUT_OE_L_GET(x)                                   (((x) & PAD1_RXDET_STATE_PAD_OUT_OE_L_MASK) >> PAD1_RXDET_STATE_PAD_OUT_OE_L_LSB)
#define PAD1_RXDET_STATE_PAD_OUT_OE_L_SET(x)                                   (((0 | (x)) << PAD1_RXDET_STATE_PAD_OUT_OE_L_LSB) & PAD1_RXDET_STATE_PAD_OUT_OE_L_MASK)
#define PAD1_RXDET_STATE_PAD_OUT_OE_L_RESET                                    0x0
#define PAD1_RXDET_STATE_PAD_ENST_LSB                                          12
#define PAD1_RXDET_STATE_PAD_ENST_MSB                                          12
#define PAD1_RXDET_STATE_PAD_ENST_MASK                                         0x1000
#define PAD1_RXDET_STATE_PAD_ENST_GET(x)                                       (((x) & PAD1_RXDET_STATE_PAD_ENST_MASK) >> PAD1_RXDET_STATE_PAD_ENST_LSB)
#define PAD1_RXDET_STATE_PAD_ENST_SET(x)                                       (((0 | (x)) << PAD1_RXDET_STATE_PAD_ENST_LSB) & PAD1_RXDET_STATE_PAD_ENST_MASK)
#define PAD1_RXDET_STATE_PAD_ENST_RESET                                        0x1
#define PAD1_RXDET_STATE_PAD_PU_LSB                                            11
#define PAD1_RXDET_STATE_PAD_PU_MSB                                            11
#define PAD1_RXDET_STATE_PAD_PU_MASK                                           0x800
#define PAD1_RXDET_STATE_PAD_PU_GET(x)                                         (((x) & PAD1_RXDET_STATE_PAD_PU_MASK) >> PAD1_RXDET_STATE_PAD_PU_LSB)
#define PAD1_RXDET_STATE_PAD_PU_SET(x)                                         (((0 | (x)) << PAD1_RXDET_STATE_PAD_PU_LSB) & PAD1_RXDET_STATE_PAD_PU_MASK)
#define PAD1_RXDET_STATE_PAD_PU_RESET                                          0x0
#define PAD1_RXDET_STATE_PAD_PD_LSB                                            10
#define PAD1_RXDET_STATE_PAD_PD_MSB                                            10
#define PAD1_RXDET_STATE_PAD_PD_MASK                                           0x400
#define PAD1_RXDET_STATE_PAD_PD_GET(x)                                         (((x) & PAD1_RXDET_STATE_PAD_PD_MASK) >> PAD1_RXDET_STATE_PAD_PD_LSB)
#define PAD1_RXDET_STATE_PAD_PD_SET(x)                                         (((0 | (x)) << PAD1_RXDET_STATE_PAD_PD_LSB) & PAD1_RXDET_STATE_PAD_PD_MASK)
#define PAD1_RXDET_STATE_PAD_PD_RESET                                          0x0
#define PAD1_RXDET_STATE_PAD_DS_LSB                                            8
#define PAD1_RXDET_STATE_PAD_DS_MSB                                            9
#define PAD1_RXDET_STATE_PAD_DS_MASK                                           0x300
#define PAD1_RXDET_STATE_PAD_DS_GET(x)                                         (((x) & PAD1_RXDET_STATE_PAD_DS_MASK) >> PAD1_RXDET_STATE_PAD_DS_LSB)
#define PAD1_RXDET_STATE_PAD_DS_SET(x)                                         (((0 | (x)) << PAD1_RXDET_STATE_PAD_DS_LSB) & PAD1_RXDET_STATE_PAD_DS_MASK)
#define PAD1_RXDET_STATE_PAD_DS_RESET                                          0x2
#define PAD1_MDIO_ENST_LSB                                                     4
#define PAD1_MDIO_ENST_MSB                                                     4
#define PAD1_MDIO_ENST_MASK                                                    0x10
#define PAD1_MDIO_ENST_GET(x)                                                  (((x) & PAD1_MDIO_ENST_MASK) >> PAD1_MDIO_ENST_LSB)
#define PAD1_MDIO_ENST_SET(x)                                                  (((0 | (x)) << PAD1_MDIO_ENST_LSB) & PAD1_MDIO_ENST_MASK)
#define PAD1_MDIO_ENST_RESET                                                   0x1
#define PAD1_MDIO_PU_LSB                                                       3
#define PAD1_MDIO_PU_MSB                                                       3
#define PAD1_MDIO_PU_MASK                                                      0x8
#define PAD1_MDIO_PU_GET(x)                                                    (((x) & PAD1_MDIO_PU_MASK) >> PAD1_MDIO_PU_LSB)
#define PAD1_MDIO_PU_SET(x)                                                    (((0 | (x)) << PAD1_MDIO_PU_LSB) & PAD1_MDIO_PU_MASK)
#define PAD1_MDIO_PU_RESET                                                     0x1
#define PAD1_MDIO_PD_LSB                                                       2
#define PAD1_MDIO_PD_MSB                                                       2
#define PAD1_MDIO_PD_MASK                                                      0x4
#define PAD1_MDIO_PD_GET(x)                                                    (((x) & PAD1_MDIO_PD_MASK) >> PAD1_MDIO_PD_LSB)
#define PAD1_MDIO_PD_SET(x)                                                    (((0 | (x)) << PAD1_MDIO_PD_LSB) & PAD1_MDIO_PD_MASK)
#define PAD1_MDIO_PD_RESET                                                     0x0
#define PAD1_MDIO_DS_LSB                                                       0
#define PAD1_MDIO_DS_MSB                                                       1
#define PAD1_MDIO_DS_MASK                                                      0x3
#define PAD1_MDIO_DS_GET(x)                                                    (((x) & PAD1_MDIO_DS_MASK) >> PAD1_MDIO_DS_LSB)
#define PAD1_MDIO_DS_SET(x)                                                    (((0 | (x)) << PAD1_MDIO_DS_LSB) & PAD1_MDIO_DS_MASK)
#define PAD1_MDIO_DS_RESET                                                     0x2
#define PAD1_ADDRESS                                                           (0x204 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PAD1_RSTMASK                                                           0x3f1f
#define PAD1_RESET                                                             0x121a

// 0x208 (PAD2)
#define PAD2_RX_ACJTAG_BEACON_OUTP_PAD_OUT_OE_L_LSB                            13
#define PAD2_RX_ACJTAG_BEACON_OUTP_PAD_OUT_OE_L_MSB                            13
#define PAD2_RX_ACJTAG_BEACON_OUTP_PAD_OUT_OE_L_MASK                           0x2000
#define PAD2_RX_ACJTAG_BEACON_OUTP_PAD_OUT_OE_L_GET(x)                         (((x) & PAD2_RX_ACJTAG_BEACON_OUTP_PAD_OUT_OE_L_MASK) >> PAD2_RX_ACJTAG_BEACON_OUTP_PAD_OUT_OE_L_LSB)
#define PAD2_RX_ACJTAG_BEACON_OUTP_PAD_OUT_OE_L_SET(x)                         (((0 | (x)) << PAD2_RX_ACJTAG_BEACON_OUTP_PAD_OUT_OE_L_LSB) & PAD2_RX_ACJTAG_BEACON_OUTP_PAD_OUT_OE_L_MASK)
#define PAD2_RX_ACJTAG_BEACON_OUTP_PAD_OUT_OE_L_RESET                          0x0
#define PAD2_RX_ACJTAG_BEACON_OUTP_PAD_ENST_LSB                                12
#define PAD2_RX_ACJTAG_BEACON_OUTP_PAD_ENST_MSB                                12
#define PAD2_RX_ACJTAG_BEACON_OUTP_PAD_ENST_MASK                               0x1000
#define PAD2_RX_ACJTAG_BEACON_OUTP_PAD_ENST_GET(x)                             (((x) & PAD2_RX_ACJTAG_BEACON_OUTP_PAD_ENST_MASK) >> PAD2_RX_ACJTAG_BEACON_OUTP_PAD_ENST_LSB)
#define PAD2_RX_ACJTAG_BEACON_OUTP_PAD_ENST_SET(x)                             (((0 | (x)) << PAD2_RX_ACJTAG_BEACON_OUTP_PAD_ENST_LSB) & PAD2_RX_ACJTAG_BEACON_OUTP_PAD_ENST_MASK)
#define PAD2_RX_ACJTAG_BEACON_OUTP_PAD_ENST_RESET                              0x1
#define PAD2_RX_ACJTAG_BEACON_OUTP_PAD_PU_LSB                                  11
#define PAD2_RX_ACJTAG_BEACON_OUTP_PAD_PU_MSB                                  11
#define PAD2_RX_ACJTAG_BEACON_OUTP_PAD_PU_MASK                                 0x800
#define PAD2_RX_ACJTAG_BEACON_OUTP_PAD_PU_GET(x)                               (((x) & PAD2_RX_ACJTAG_BEACON_OUTP_PAD_PU_MASK) >> PAD2_RX_ACJTAG_BEACON_OUTP_PAD_PU_LSB)
#define PAD2_RX_ACJTAG_BEACON_OUTP_PAD_PU_SET(x)                               (((0 | (x)) << PAD2_RX_ACJTAG_BEACON_OUTP_PAD_PU_LSB) & PAD2_RX_ACJTAG_BEACON_OUTP_PAD_PU_MASK)
#define PAD2_RX_ACJTAG_BEACON_OUTP_PAD_PU_RESET                                0x0
#define PAD2_RX_ACJTAG_BEACON_OUTP_PAD_PD_LSB                                  10
#define PAD2_RX_ACJTAG_BEACON_OUTP_PAD_PD_MSB                                  10
#define PAD2_RX_ACJTAG_BEACON_OUTP_PAD_PD_MASK                                 0x400
#define PAD2_RX_ACJTAG_BEACON_OUTP_PAD_PD_GET(x)                               (((x) & PAD2_RX_ACJTAG_BEACON_OUTP_PAD_PD_MASK) >> PAD2_RX_ACJTAG_BEACON_OUTP_PAD_PD_LSB)
#define PAD2_RX_ACJTAG_BEACON_OUTP_PAD_PD_SET(x)                               (((0 | (x)) << PAD2_RX_ACJTAG_BEACON_OUTP_PAD_PD_LSB) & PAD2_RX_ACJTAG_BEACON_OUTP_PAD_PD_MASK)
#define PAD2_RX_ACJTAG_BEACON_OUTP_PAD_PD_RESET                                0x1
#define PAD2_RX_ACJTAG_BEACON_OUTP_PAD_DS_LSB                                  8
#define PAD2_RX_ACJTAG_BEACON_OUTP_PAD_DS_MSB                                  9
#define PAD2_RX_ACJTAG_BEACON_OUTP_PAD_DS_MASK                                 0x300
#define PAD2_RX_ACJTAG_BEACON_OUTP_PAD_DS_GET(x)                               (((x) & PAD2_RX_ACJTAG_BEACON_OUTP_PAD_DS_MASK) >> PAD2_RX_ACJTAG_BEACON_OUTP_PAD_DS_LSB)
#define PAD2_RX_ACJTAG_BEACON_OUTP_PAD_DS_SET(x)                               (((0 | (x)) << PAD2_RX_ACJTAG_BEACON_OUTP_PAD_DS_LSB) & PAD2_RX_ACJTAG_BEACON_OUTP_PAD_DS_MASK)
#define PAD2_RX_ACJTAG_BEACON_OUTP_PAD_DS_RESET                                0x2
#define PAD2_RX_ACJTAG_BEACON_OUTN_PAD_OUT_OE_L_LSB                            5
#define PAD2_RX_ACJTAG_BEACON_OUTN_PAD_OUT_OE_L_MSB                            5
#define PAD2_RX_ACJTAG_BEACON_OUTN_PAD_OUT_OE_L_MASK                           0x20
#define PAD2_RX_ACJTAG_BEACON_OUTN_PAD_OUT_OE_L_GET(x)                         (((x) & PAD2_RX_ACJTAG_BEACON_OUTN_PAD_OUT_OE_L_MASK) >> PAD2_RX_ACJTAG_BEACON_OUTN_PAD_OUT_OE_L_LSB)
#define PAD2_RX_ACJTAG_BEACON_OUTN_PAD_OUT_OE_L_SET(x)                         (((0 | (x)) << PAD2_RX_ACJTAG_BEACON_OUTN_PAD_OUT_OE_L_LSB) & PAD2_RX_ACJTAG_BEACON_OUTN_PAD_OUT_OE_L_MASK)
#define PAD2_RX_ACJTAG_BEACON_OUTN_PAD_OUT_OE_L_RESET                          0x0
#define PAD2_RX_ACJTAG_BEACON_OUTN_PAD_ENST_LSB                                4
#define PAD2_RX_ACJTAG_BEACON_OUTN_PAD_ENST_MSB                                4
#define PAD2_RX_ACJTAG_BEACON_OUTN_PAD_ENST_MASK                               0x10
#define PAD2_RX_ACJTAG_BEACON_OUTN_PAD_ENST_GET(x)                             (((x) & PAD2_RX_ACJTAG_BEACON_OUTN_PAD_ENST_MASK) >> PAD2_RX_ACJTAG_BEACON_OUTN_PAD_ENST_LSB)
#define PAD2_RX_ACJTAG_BEACON_OUTN_PAD_ENST_SET(x)                             (((0 | (x)) << PAD2_RX_ACJTAG_BEACON_OUTN_PAD_ENST_LSB) & PAD2_RX_ACJTAG_BEACON_OUTN_PAD_ENST_MASK)
#define PAD2_RX_ACJTAG_BEACON_OUTN_PAD_ENST_RESET                              0x1
#define PAD2_RX_ACJTAG_BEACON_OUTN_PAD_PU_LSB                                  3
#define PAD2_RX_ACJTAG_BEACON_OUTN_PAD_PU_MSB                                  3
#define PAD2_RX_ACJTAG_BEACON_OUTN_PAD_PU_MASK                                 0x8
#define PAD2_RX_ACJTAG_BEACON_OUTN_PAD_PU_GET(x)                               (((x) & PAD2_RX_ACJTAG_BEACON_OUTN_PAD_PU_MASK) >> PAD2_RX_ACJTAG_BEACON_OUTN_PAD_PU_LSB)
#define PAD2_RX_ACJTAG_BEACON_OUTN_PAD_PU_SET(x)                               (((0 | (x)) << PAD2_RX_ACJTAG_BEACON_OUTN_PAD_PU_LSB) & PAD2_RX_ACJTAG_BEACON_OUTN_PAD_PU_MASK)
#define PAD2_RX_ACJTAG_BEACON_OUTN_PAD_PU_RESET                                0x0
#define PAD2_RX_ACJTAG_BEACON_OUTN_PAD_PD_LSB                                  2
#define PAD2_RX_ACJTAG_BEACON_OUTN_PAD_PD_MSB                                  2
#define PAD2_RX_ACJTAG_BEACON_OUTN_PAD_PD_MASK                                 0x4
#define PAD2_RX_ACJTAG_BEACON_OUTN_PAD_PD_GET(x)                               (((x) & PAD2_RX_ACJTAG_BEACON_OUTN_PAD_PD_MASK) >> PAD2_RX_ACJTAG_BEACON_OUTN_PAD_PD_LSB)
#define PAD2_RX_ACJTAG_BEACON_OUTN_PAD_PD_SET(x)                               (((0 | (x)) << PAD2_RX_ACJTAG_BEACON_OUTN_PAD_PD_LSB) & PAD2_RX_ACJTAG_BEACON_OUTN_PAD_PD_MASK)
#define PAD2_RX_ACJTAG_BEACON_OUTN_PAD_PD_RESET                                0x1
#define PAD2_RX_ACJTAG_BEACON_OUTN_PAD_DS_LSB                                  0
#define PAD2_RX_ACJTAG_BEACON_OUTN_PAD_DS_MSB                                  1
#define PAD2_RX_ACJTAG_BEACON_OUTN_PAD_DS_MASK                                 0x3
#define PAD2_RX_ACJTAG_BEACON_OUTN_PAD_DS_GET(x)                               (((x) & PAD2_RX_ACJTAG_BEACON_OUTN_PAD_DS_MASK) >> PAD2_RX_ACJTAG_BEACON_OUTN_PAD_DS_LSB)
#define PAD2_RX_ACJTAG_BEACON_OUTN_PAD_DS_SET(x)                               (((0 | (x)) << PAD2_RX_ACJTAG_BEACON_OUTN_PAD_DS_LSB) & PAD2_RX_ACJTAG_BEACON_OUTN_PAD_DS_MASK)
#define PAD2_RX_ACJTAG_BEACON_OUTN_PAD_DS_RESET                                0x2
#define PAD2_ADDRESS                                                           (0x208 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PAD2_RSTMASK                                                           0x3f3f
#define PAD2_RESET                                                             0x1616

// 0x20c (PAD3)
#define PAD3_RX_LFPS_VALID_PAD_OUT_OE_L_LSB                                    13
#define PAD3_RX_LFPS_VALID_PAD_OUT_OE_L_MSB                                    13
#define PAD3_RX_LFPS_VALID_PAD_OUT_OE_L_MASK                                   0x2000
#define PAD3_RX_LFPS_VALID_PAD_OUT_OE_L_GET(x)                                 (((x) & PAD3_RX_LFPS_VALID_PAD_OUT_OE_L_MASK) >> PAD3_RX_LFPS_VALID_PAD_OUT_OE_L_LSB)
#define PAD3_RX_LFPS_VALID_PAD_OUT_OE_L_SET(x)                                 (((0 | (x)) << PAD3_RX_LFPS_VALID_PAD_OUT_OE_L_LSB) & PAD3_RX_LFPS_VALID_PAD_OUT_OE_L_MASK)
#define PAD3_RX_LFPS_VALID_PAD_OUT_OE_L_RESET                                  0x0
#define PAD3_RX_LFPS_VALID_PAD_ENST_LSB                                        12
#define PAD3_RX_LFPS_VALID_PAD_ENST_MSB                                        12
#define PAD3_RX_LFPS_VALID_PAD_ENST_MASK                                       0x1000
#define PAD3_RX_LFPS_VALID_PAD_ENST_GET(x)                                     (((x) & PAD3_RX_LFPS_VALID_PAD_ENST_MASK) >> PAD3_RX_LFPS_VALID_PAD_ENST_LSB)
#define PAD3_RX_LFPS_VALID_PAD_ENST_SET(x)                                     (((0 | (x)) << PAD3_RX_LFPS_VALID_PAD_ENST_LSB) & PAD3_RX_LFPS_VALID_PAD_ENST_MASK)
#define PAD3_RX_LFPS_VALID_PAD_ENST_RESET                                      0x1
#define PAD3_RX_LFPS_VALID_PAD_PU_LSB                                          11
#define PAD3_RX_LFPS_VALID_PAD_PU_MSB                                          11
#define PAD3_RX_LFPS_VALID_PAD_PU_MASK                                         0x800
#define PAD3_RX_LFPS_VALID_PAD_PU_GET(x)                                       (((x) & PAD3_RX_LFPS_VALID_PAD_PU_MASK) >> PAD3_RX_LFPS_VALID_PAD_PU_LSB)
#define PAD3_RX_LFPS_VALID_PAD_PU_SET(x)                                       (((0 | (x)) << PAD3_RX_LFPS_VALID_PAD_PU_LSB) & PAD3_RX_LFPS_VALID_PAD_PU_MASK)
#define PAD3_RX_LFPS_VALID_PAD_PU_RESET                                        0x0
#define PAD3_RX_LFPS_VALID_PAD_PD_LSB                                          10
#define PAD3_RX_LFPS_VALID_PAD_PD_MSB                                          10
#define PAD3_RX_LFPS_VALID_PAD_PD_MASK                                         0x400
#define PAD3_RX_LFPS_VALID_PAD_PD_GET(x)                                       (((x) & PAD3_RX_LFPS_VALID_PAD_PD_MASK) >> PAD3_RX_LFPS_VALID_PAD_PD_LSB)
#define PAD3_RX_LFPS_VALID_PAD_PD_SET(x)                                       (((0 | (x)) << PAD3_RX_LFPS_VALID_PAD_PD_LSB) & PAD3_RX_LFPS_VALID_PAD_PD_MASK)
#define PAD3_RX_LFPS_VALID_PAD_PD_RESET                                        0x0
#define PAD3_RX_LFPS_VALID_PAD_DS_LSB                                          8
#define PAD3_RX_LFPS_VALID_PAD_DS_MSB                                          9
#define PAD3_RX_LFPS_VALID_PAD_DS_MASK                                         0x300
#define PAD3_RX_LFPS_VALID_PAD_DS_GET(x)                                       (((x) & PAD3_RX_LFPS_VALID_PAD_DS_MASK) >> PAD3_RX_LFPS_VALID_PAD_DS_LSB)
#define PAD3_RX_LFPS_VALID_PAD_DS_SET(x)                                       (((0 | (x)) << PAD3_RX_LFPS_VALID_PAD_DS_LSB) & PAD3_RX_LFPS_VALID_PAD_DS_MASK)
#define PAD3_RX_LFPS_VALID_PAD_DS_RESET                                        0x2
#define PAD3_REFCLK_DIG_PAD_OUT_OE_L_LSB                                       5
#define PAD3_REFCLK_DIG_PAD_OUT_OE_L_MSB                                       5
#define PAD3_REFCLK_DIG_PAD_OUT_OE_L_MASK                                      0x20
#define PAD3_REFCLK_DIG_PAD_OUT_OE_L_GET(x)                                    (((x) & PAD3_REFCLK_DIG_PAD_OUT_OE_L_MASK) >> PAD3_REFCLK_DIG_PAD_OUT_OE_L_LSB)
#define PAD3_REFCLK_DIG_PAD_OUT_OE_L_SET(x)                                    (((0 | (x)) << PAD3_REFCLK_DIG_PAD_OUT_OE_L_LSB) & PAD3_REFCLK_DIG_PAD_OUT_OE_L_MASK)
#define PAD3_REFCLK_DIG_PAD_OUT_OE_L_RESET                                     0x0
#define PAD3_REFCLK_DIG_PAD_ENST_LSB                                           4
#define PAD3_REFCLK_DIG_PAD_ENST_MSB                                           4
#define PAD3_REFCLK_DIG_PAD_ENST_MASK                                          0x10
#define PAD3_REFCLK_DIG_PAD_ENST_GET(x)                                        (((x) & PAD3_REFCLK_DIG_PAD_ENST_MASK) >> PAD3_REFCLK_DIG_PAD_ENST_LSB)
#define PAD3_REFCLK_DIG_PAD_ENST_SET(x)                                        (((0 | (x)) << PAD3_REFCLK_DIG_PAD_ENST_LSB) & PAD3_REFCLK_DIG_PAD_ENST_MASK)
#define PAD3_REFCLK_DIG_PAD_ENST_RESET                                         0x1
#define PAD3_REFCLK_DIG_PAD_PU_LSB                                             3
#define PAD3_REFCLK_DIG_PAD_PU_MSB                                             3
#define PAD3_REFCLK_DIG_PAD_PU_MASK                                            0x8
#define PAD3_REFCLK_DIG_PAD_PU_GET(x)                                          (((x) & PAD3_REFCLK_DIG_PAD_PU_MASK) >> PAD3_REFCLK_DIG_PAD_PU_LSB)
#define PAD3_REFCLK_DIG_PAD_PU_SET(x)                                          (((0 | (x)) << PAD3_REFCLK_DIG_PAD_PU_LSB) & PAD3_REFCLK_DIG_PAD_PU_MASK)
#define PAD3_REFCLK_DIG_PAD_PU_RESET                                           0x0
#define PAD3_REFCLK_DIG_PAD_PD_LSB                                             2
#define PAD3_REFCLK_DIG_PAD_PD_MSB                                             2
#define PAD3_REFCLK_DIG_PAD_PD_MASK                                            0x4
#define PAD3_REFCLK_DIG_PAD_PD_GET(x)                                          (((x) & PAD3_REFCLK_DIG_PAD_PD_MASK) >> PAD3_REFCLK_DIG_PAD_PD_LSB)
#define PAD3_REFCLK_DIG_PAD_PD_SET(x)                                          (((0 | (x)) << PAD3_REFCLK_DIG_PAD_PD_LSB) & PAD3_REFCLK_DIG_PAD_PD_MASK)
#define PAD3_REFCLK_DIG_PAD_PD_RESET                                           0x0
#define PAD3_REFCLK_DIG_PAD_DS_LSB                                             0
#define PAD3_REFCLK_DIG_PAD_DS_MSB                                             1
#define PAD3_REFCLK_DIG_PAD_DS_MASK                                            0x3
#define PAD3_REFCLK_DIG_PAD_DS_GET(x)                                          (((x) & PAD3_REFCLK_DIG_PAD_DS_MASK) >> PAD3_REFCLK_DIG_PAD_DS_LSB)
#define PAD3_REFCLK_DIG_PAD_DS_SET(x)                                          (((0 | (x)) << PAD3_REFCLK_DIG_PAD_DS_LSB) & PAD3_REFCLK_DIG_PAD_DS_MASK)
#define PAD3_REFCLK_DIG_PAD_DS_RESET                                           0x2
#define PAD3_ADDRESS                                                           (0x20c + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PAD3_RSTMASK                                                           0x3f3f
#define PAD3_RESET                                                             0x1212

// 0x210 (PAD4)
#define PAD4_RX_VALID_PAD_OUT_OE_L_LSB                                         5
#define PAD4_RX_VALID_PAD_OUT_OE_L_MSB                                         5
#define PAD4_RX_VALID_PAD_OUT_OE_L_MASK                                        0x20
#define PAD4_RX_VALID_PAD_OUT_OE_L_GET(x)                                      (((x) & PAD4_RX_VALID_PAD_OUT_OE_L_MASK) >> PAD4_RX_VALID_PAD_OUT_OE_L_LSB)
#define PAD4_RX_VALID_PAD_OUT_OE_L_SET(x)                                      (((0 | (x)) << PAD4_RX_VALID_PAD_OUT_OE_L_LSB) & PAD4_RX_VALID_PAD_OUT_OE_L_MASK)
#define PAD4_RX_VALID_PAD_OUT_OE_L_RESET                                       0x0
#define PAD4_RX_VALID_PAD_ENST_LSB                                             4
#define PAD4_RX_VALID_PAD_ENST_MSB                                             4
#define PAD4_RX_VALID_PAD_ENST_MASK                                            0x10
#define PAD4_RX_VALID_PAD_ENST_GET(x)                                          (((x) & PAD4_RX_VALID_PAD_ENST_MASK) >> PAD4_RX_VALID_PAD_ENST_LSB)
#define PAD4_RX_VALID_PAD_ENST_SET(x)                                          (((0 | (x)) << PAD4_RX_VALID_PAD_ENST_LSB) & PAD4_RX_VALID_PAD_ENST_MASK)
#define PAD4_RX_VALID_PAD_ENST_RESET                                           0x1
#define PAD4_RX_VALID_PAD_PU_LSB                                               3
#define PAD4_RX_VALID_PAD_PU_MSB                                               3
#define PAD4_RX_VALID_PAD_PU_MASK                                              0x8
#define PAD4_RX_VALID_PAD_PU_GET(x)                                            (((x) & PAD4_RX_VALID_PAD_PU_MASK) >> PAD4_RX_VALID_PAD_PU_LSB)
#define PAD4_RX_VALID_PAD_PU_SET(x)                                            (((0 | (x)) << PAD4_RX_VALID_PAD_PU_LSB) & PAD4_RX_VALID_PAD_PU_MASK)
#define PAD4_RX_VALID_PAD_PU_RESET                                             0x0
#define PAD4_RX_VALID_PAD_PD_LSB                                               2
#define PAD4_RX_VALID_PAD_PD_MSB                                               2
#define PAD4_RX_VALID_PAD_PD_MASK                                              0x4
#define PAD4_RX_VALID_PAD_PD_GET(x)                                            (((x) & PAD4_RX_VALID_PAD_PD_MASK) >> PAD4_RX_VALID_PAD_PD_LSB)
#define PAD4_RX_VALID_PAD_PD_SET(x)                                            (((0 | (x)) << PAD4_RX_VALID_PAD_PD_LSB) & PAD4_RX_VALID_PAD_PD_MASK)
#define PAD4_RX_VALID_PAD_PD_RESET                                             0x0
#define PAD4_RX_VALID_PAD_DS_LSB                                               0
#define PAD4_RX_VALID_PAD_DS_MSB                                               1
#define PAD4_RX_VALID_PAD_DS_MASK                                              0x3
#define PAD4_RX_VALID_PAD_DS_GET(x)                                            (((x) & PAD4_RX_VALID_PAD_DS_MASK) >> PAD4_RX_VALID_PAD_DS_LSB)
#define PAD4_RX_VALID_PAD_DS_SET(x)                                            (((0 | (x)) << PAD4_RX_VALID_PAD_DS_LSB) & PAD4_RX_VALID_PAD_DS_MASK)
#define PAD4_RX_VALID_PAD_DS_RESET                                             0x2
#define PAD4_ADDRESS                                                           (0x210 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PAD4_RSTMASK                                                           0x3f
#define PAD4_RESET                                                             0x12

// 0x214 (MISC1)
#define MISC1_REG_UPHY_TX_ACJTAG_BEACON_IN_LSB                                 6
#define MISC1_REG_UPHY_TX_ACJTAG_BEACON_IN_MSB                                 6
#define MISC1_REG_UPHY_TX_ACJTAG_BEACON_IN_MASK                                0x40
#define MISC1_REG_UPHY_TX_ACJTAG_BEACON_IN_GET(x)                              (((x) & MISC1_REG_UPHY_TX_ACJTAG_BEACON_IN_MASK) >> MISC1_REG_UPHY_TX_ACJTAG_BEACON_IN_LSB)
#define MISC1_REG_UPHY_TX_ACJTAG_BEACON_IN_SET(x)                              (((0 | (x)) << MISC1_REG_UPHY_TX_ACJTAG_BEACON_IN_LSB) & MISC1_REG_UPHY_TX_ACJTAG_BEACON_IN_MASK)
#define MISC1_REG_UPHY_TX_ACJTAG_BEACON_IN_RESET                               0x0
#define MISC1_REG_FREQ_LOOP_FREEZE_LSB                                         5
#define MISC1_REG_FREQ_LOOP_FREEZE_MSB                                         5
#define MISC1_REG_FREQ_LOOP_FREEZE_MASK                                        0x20
#define MISC1_REG_FREQ_LOOP_FREEZE_GET(x)                                      (((x) & MISC1_REG_FREQ_LOOP_FREEZE_MASK) >> MISC1_REG_FREQ_LOOP_FREEZE_LSB)
#define MISC1_REG_FREQ_LOOP_FREEZE_SET(x)                                      (((0 | (x)) << MISC1_REG_FREQ_LOOP_FREEZE_LSB) & MISC1_REG_FREQ_LOOP_FREEZE_MASK)
#define MISC1_REG_FREQ_LOOP_FREEZE_RESET                                       0x0
#define MISC1_REG_FLOOP_GAIN_LSB                                               0
#define MISC1_REG_FLOOP_GAIN_MSB                                               2
#define MISC1_REG_FLOOP_GAIN_MASK                                              0x7
#define MISC1_REG_FLOOP_GAIN_GET(x)                                            (((x) & MISC1_REG_FLOOP_GAIN_MASK) >> MISC1_REG_FLOOP_GAIN_LSB)
#define MISC1_REG_FLOOP_GAIN_SET(x)                                            (((0 | (x)) << MISC1_REG_FLOOP_GAIN_LSB) & MISC1_REG_FLOOP_GAIN_MASK)
#define MISC1_REG_FLOOP_GAIN_RESET                                             0x0
#define MISC1_ADDRESS                                                          (0x214 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define MISC1_RSTMASK                                                          0x67
#define MISC1_RESET                                                            0x0

// 0x218 (MISC2)
#define MISC2_REG_PHY_MODE_LSB                                                 4
#define MISC2_REG_PHY_MODE_MSB                                                 6
#define MISC2_REG_PHY_MODE_MASK                                                0x70
#define MISC2_REG_PHY_MODE_GET(x)                                              (((x) & MISC2_REG_PHY_MODE_MASK) >> MISC2_REG_PHY_MODE_LSB)
#define MISC2_REG_PHY_MODE_SET(x)                                              (((0 | (x)) << MISC2_REG_PHY_MODE_LSB) & MISC2_REG_PHY_MODE_MASK)
#define MISC2_REG_PHY_MODE_RESET                                               0x0
#define MISC2_REG_RATE_LSB                                                     0
#define MISC2_REG_RATE_MSB                                                     1
#define MISC2_REG_RATE_MASK                                                    0x3
#define MISC2_REG_RATE_GET(x)                                                  (((x) & MISC2_REG_RATE_MASK) >> MISC2_REG_RATE_LSB)
#define MISC2_REG_RATE_SET(x)                                                  (((0 | (x)) << MISC2_REG_RATE_LSB) & MISC2_REG_RATE_MASK)
#define MISC2_REG_RATE_RESET                                                   0x1
#define MISC2_ADDRESS                                                          (0x218 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define MISC2_RSTMASK                                                          0x73
#define MISC2_RESET                                                            0x1

// 0x21c (MISC_SOURCE_SELECTION_REGISTER)
#define MISC_SOURCE_SELECTION_REGISTER_SRC_TX_MARGIN_LSB                       14
#define MISC_SOURCE_SELECTION_REGISTER_SRC_TX_MARGIN_MSB                       15
#define MISC_SOURCE_SELECTION_REGISTER_SRC_TX_MARGIN_MASK                      0xc000
#define MISC_SOURCE_SELECTION_REGISTER_SRC_TX_MARGIN_GET(x)                    (((x) & MISC_SOURCE_SELECTION_REGISTER_SRC_TX_MARGIN_MASK) >> MISC_SOURCE_SELECTION_REGISTER_SRC_TX_MARGIN_LSB)
#define MISC_SOURCE_SELECTION_REGISTER_SRC_TX_MARGIN_SET(x)                    (((0 | (x)) << MISC_SOURCE_SELECTION_REGISTER_SRC_TX_MARGIN_LSB) & MISC_SOURCE_SELECTION_REGISTER_SRC_TX_MARGIN_MASK)
#define MISC_SOURCE_SELECTION_REGISTER_SRC_TX_MARGIN_RESET                     0x2
#define MISC_SOURCE_SELECTION_REGISTER_SRC_TXDEEMPH_LSB                        12
#define MISC_SOURCE_SELECTION_REGISTER_SRC_TXDEEMPH_MSB                        13
#define MISC_SOURCE_SELECTION_REGISTER_SRC_TXDEEMPH_MASK                       0x3000
#define MISC_SOURCE_SELECTION_REGISTER_SRC_TXDEEMPH_GET(x)                     (((x) & MISC_SOURCE_SELECTION_REGISTER_SRC_TXDEEMPH_MASK) >> MISC_SOURCE_SELECTION_REGISTER_SRC_TXDEEMPH_LSB)
#define MISC_SOURCE_SELECTION_REGISTER_SRC_TXDEEMPH_SET(x)                     (((0 | (x)) << MISC_SOURCE_SELECTION_REGISTER_SRC_TXDEEMPH_LSB) & MISC_SOURCE_SELECTION_REGISTER_SRC_TXDEEMPH_MASK)
#define MISC_SOURCE_SELECTION_REGISTER_SRC_TXDEEMPH_RESET                      0x2
#define MISC_SOURCE_SELECTION_REGISTER_SRC_TXSWING_LSB                         10
#define MISC_SOURCE_SELECTION_REGISTER_SRC_TXSWING_MSB                         11
#define MISC_SOURCE_SELECTION_REGISTER_SRC_TXSWING_MASK                        0xc00
#define MISC_SOURCE_SELECTION_REGISTER_SRC_TXSWING_GET(x)                      (((x) & MISC_SOURCE_SELECTION_REGISTER_SRC_TXSWING_MASK) >> MISC_SOURCE_SELECTION_REGISTER_SRC_TXSWING_LSB)
#define MISC_SOURCE_SELECTION_REGISTER_SRC_TXSWING_SET(x)                      (((0 | (x)) << MISC_SOURCE_SELECTION_REGISTER_SRC_TXSWING_LSB) & MISC_SOURCE_SELECTION_REGISTER_SRC_TXSWING_MASK)
#define MISC_SOURCE_SELECTION_REGISTER_SRC_TXSWING_RESET                       0x2
#define MISC_SOURCE_SELECTION_REGISTER_SRC_UPHY_TX_ACJTAG_BEACON_IN_LSB        8
#define MISC_SOURCE_SELECTION_REGISTER_SRC_UPHY_TX_ACJTAG_BEACON_IN_MSB        9
#define MISC_SOURCE_SELECTION_REGISTER_SRC_UPHY_TX_ACJTAG_BEACON_IN_MASK       0x300
#define MISC_SOURCE_SELECTION_REGISTER_SRC_UPHY_TX_ACJTAG_BEACON_IN_GET(x)     (((x) & MISC_SOURCE_SELECTION_REGISTER_SRC_UPHY_TX_ACJTAG_BEACON_IN_MASK) >> MISC_SOURCE_SELECTION_REGISTER_SRC_UPHY_TX_ACJTAG_BEACON_IN_LSB)
#define MISC_SOURCE_SELECTION_REGISTER_SRC_UPHY_TX_ACJTAG_BEACON_IN_SET(x)     (((0 | (x)) << MISC_SOURCE_SELECTION_REGISTER_SRC_UPHY_TX_ACJTAG_BEACON_IN_LSB) & MISC_SOURCE_SELECTION_REGISTER_SRC_UPHY_TX_ACJTAG_BEACON_IN_MASK)
#define MISC_SOURCE_SELECTION_REGISTER_SRC_UPHY_TX_ACJTAG_BEACON_IN_RESET      0x0
#define MISC_SOURCE_SELECTION_REGISTER_SRC_FREQ_LOOP_FREEZE_LSB                6
#define MISC_SOURCE_SELECTION_REGISTER_SRC_FREQ_LOOP_FREEZE_MSB                7
#define MISC_SOURCE_SELECTION_REGISTER_SRC_FREQ_LOOP_FREEZE_MASK               0xc0
#define MISC_SOURCE_SELECTION_REGISTER_SRC_FREQ_LOOP_FREEZE_GET(x)             (((x) & MISC_SOURCE_SELECTION_REGISTER_SRC_FREQ_LOOP_FREEZE_MASK) >> MISC_SOURCE_SELECTION_REGISTER_SRC_FREQ_LOOP_FREEZE_LSB)
#define MISC_SOURCE_SELECTION_REGISTER_SRC_FREQ_LOOP_FREEZE_SET(x)             (((0 | (x)) << MISC_SOURCE_SELECTION_REGISTER_SRC_FREQ_LOOP_FREEZE_LSB) & MISC_SOURCE_SELECTION_REGISTER_SRC_FREQ_LOOP_FREEZE_MASK)
#define MISC_SOURCE_SELECTION_REGISTER_SRC_FREQ_LOOP_FREEZE_RESET              0x2
#define MISC_SOURCE_SELECTION_REGISTER_SRC_FLOOP_GAIN_LSB                      4
#define MISC_SOURCE_SELECTION_REGISTER_SRC_FLOOP_GAIN_MSB                      5
#define MISC_SOURCE_SELECTION_REGISTER_SRC_FLOOP_GAIN_MASK                     0x30
#define MISC_SOURCE_SELECTION_REGISTER_SRC_FLOOP_GAIN_GET(x)                   (((x) & MISC_SOURCE_SELECTION_REGISTER_SRC_FLOOP_GAIN_MASK) >> MISC_SOURCE_SELECTION_REGISTER_SRC_FLOOP_GAIN_LSB)
#define MISC_SOURCE_SELECTION_REGISTER_SRC_FLOOP_GAIN_SET(x)                   (((0 | (x)) << MISC_SOURCE_SELECTION_REGISTER_SRC_FLOOP_GAIN_LSB) & MISC_SOURCE_SELECTION_REGISTER_SRC_FLOOP_GAIN_MASK)
#define MISC_SOURCE_SELECTION_REGISTER_SRC_FLOOP_GAIN_RESET                    0x0
#define MISC_SOURCE_SELECTION_REGISTER_SRC_PHY_MODE_LSB                        2
#define MISC_SOURCE_SELECTION_REGISTER_SRC_PHY_MODE_MSB                        3
#define MISC_SOURCE_SELECTION_REGISTER_SRC_PHY_MODE_MASK                       0xc
#define MISC_SOURCE_SELECTION_REGISTER_SRC_PHY_MODE_GET(x)                     (((x) & MISC_SOURCE_SELECTION_REGISTER_SRC_PHY_MODE_MASK) >> MISC_SOURCE_SELECTION_REGISTER_SRC_PHY_MODE_LSB)
#define MISC_SOURCE_SELECTION_REGISTER_SRC_PHY_MODE_SET(x)                     (((0 | (x)) << MISC_SOURCE_SELECTION_REGISTER_SRC_PHY_MODE_LSB) & MISC_SOURCE_SELECTION_REGISTER_SRC_PHY_MODE_MASK)
#define MISC_SOURCE_SELECTION_REGISTER_SRC_PHY_MODE_RESET                      0x2
#define MISC_SOURCE_SELECTION_REGISTER_SRC_RATE_LSB                            0
#define MISC_SOURCE_SELECTION_REGISTER_SRC_RATE_MSB                            1
#define MISC_SOURCE_SELECTION_REGISTER_SRC_RATE_MASK                           0x3
#define MISC_SOURCE_SELECTION_REGISTER_SRC_RATE_GET(x)                         (((x) & MISC_SOURCE_SELECTION_REGISTER_SRC_RATE_MASK) >> MISC_SOURCE_SELECTION_REGISTER_SRC_RATE_LSB)
#define MISC_SOURCE_SELECTION_REGISTER_SRC_RATE_SET(x)                         (((0 | (x)) << MISC_SOURCE_SELECTION_REGISTER_SRC_RATE_LSB) & MISC_SOURCE_SELECTION_REGISTER_SRC_RATE_MASK)
#define MISC_SOURCE_SELECTION_REGISTER_SRC_RATE_RESET                          0x2
#define MISC_SOURCE_SELECTION_REGISTER_ADDRESS                                 (0x21c + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define MISC_SOURCE_SELECTION_REGISTER_RSTMASK                                 0xffff
#define MISC_SOURCE_SELECTION_REGISTER_RESET                                   0xa88a

// 0x220 (PLLCFG)
#define PLLCFG_REG_CTRL_SSCG_WITHPIORNOT_LSB                                   1
#define PLLCFG_REG_CTRL_SSCG_WITHPIORNOT_MSB                                   1
#define PLLCFG_REG_CTRL_SSCG_WITHPIORNOT_MASK                                  0x2
#define PLLCFG_REG_CTRL_SSCG_WITHPIORNOT_GET(x)                                (((x) & PLLCFG_REG_CTRL_SSCG_WITHPIORNOT_MASK) >> PLLCFG_REG_CTRL_SSCG_WITHPIORNOT_LSB)
#define PLLCFG_REG_CTRL_SSCG_WITHPIORNOT_SET(x)                                (((0 | (x)) << PLLCFG_REG_CTRL_SSCG_WITHPIORNOT_LSB) & PLLCFG_REG_CTRL_SSCG_WITHPIORNOT_MASK)
#define PLLCFG_REG_CTRL_SSCG_WITHPIORNOT_RESET                                 0x0
#define PLLCFG_SSCG_FREQ_INITIAL_VALUE_WITHPIORNOT_LSB                         0
#define PLLCFG_SSCG_FREQ_INITIAL_VALUE_WITHPIORNOT_MSB                         0
#define PLLCFG_SSCG_FREQ_INITIAL_VALUE_WITHPIORNOT_MASK                        0x1
#define PLLCFG_SSCG_FREQ_INITIAL_VALUE_WITHPIORNOT_GET(x)                      (((x) & PLLCFG_SSCG_FREQ_INITIAL_VALUE_WITHPIORNOT_MASK) >> PLLCFG_SSCG_FREQ_INITIAL_VALUE_WITHPIORNOT_LSB)
#define PLLCFG_SSCG_FREQ_INITIAL_VALUE_WITHPIORNOT_SET(x)                      (((0 | (x)) << PLLCFG_SSCG_FREQ_INITIAL_VALUE_WITHPIORNOT_LSB) & PLLCFG_SSCG_FREQ_INITIAL_VALUE_WITHPIORNOT_MASK)
#define PLLCFG_SSCG_FREQ_INITIAL_VALUE_WITHPIORNOT_RESET                       0x0
#define PLLCFG_ADDRESS                                                         (0x220 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PLLCFG_RSTMASK                                                         0x3
#define PLLCFG_RESET                                                           0x0

// 0x224 (PHYCONTROL_1)
#define PHYCONTROL_1_TP_SYNC_TIME_VALUE_LSB                                    0
#define PHYCONTROL_1_TP_SYNC_TIME_VALUE_MSB                                    15
#define PHYCONTROL_1_TP_SYNC_TIME_VALUE_MASK                                   0xffff
#define PHYCONTROL_1_TP_SYNC_TIME_VALUE_GET(x)                                 (((x) & PHYCONTROL_1_TP_SYNC_TIME_VALUE_MASK) >> PHYCONTROL_1_TP_SYNC_TIME_VALUE_LSB)
#define PHYCONTROL_1_TP_SYNC_TIME_VALUE_SET(x)                                 (((0 | (x)) << PHYCONTROL_1_TP_SYNC_TIME_VALUE_LSB) & PHYCONTROL_1_TP_SYNC_TIME_VALUE_MASK)
#define PHYCONTROL_1_TP_SYNC_TIME_VALUE_RESET                                  0x190
#define PHYCONTROL_1_ADDRESS                                                   (0x224 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PHYCONTROL_1_RSTMASK                                                   0xffff
#define PHYCONTROL_1_RESET                                                     0x190

// 0x228 (PHYCONTROL_2)
#define PHYCONTROL_2_AFE_ALT_TIME_VALUE_LSB                                    0
#define PHYCONTROL_2_AFE_ALT_TIME_VALUE_MSB                                    15
#define PHYCONTROL_2_AFE_ALT_TIME_VALUE_MASK                                   0xffff
#define PHYCONTROL_2_AFE_ALT_TIME_VALUE_GET(x)                                 (((x) & PHYCONTROL_2_AFE_ALT_TIME_VALUE_MASK) >> PHYCONTROL_2_AFE_ALT_TIME_VALUE_LSB)
#define PHYCONTROL_2_AFE_ALT_TIME_VALUE_SET(x)                                 (((0 | (x)) << PHYCONTROL_2_AFE_ALT_TIME_VALUE_LSB) & PHYCONTROL_2_AFE_ALT_TIME_VALUE_MASK)
#define PHYCONTROL_2_AFE_ALT_TIME_VALUE_RESET                                  0x2fda
#define PHYCONTROL_2_ADDRESS                                                   (0x228 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PHYCONTROL_2_RSTMASK                                                   0xffff
#define PHYCONTROL_2_RESET                                                     0x2fda

// 0x22c (PHYCONTROL_3)
#define PHYCONTROL_3_AFE_INITIAL_RES_LSB                                       12
#define PHYCONTROL_3_AFE_INITIAL_RES_MSB                                       15
#define PHYCONTROL_3_AFE_INITIAL_RES_MASK                                      0xf000
#define PHYCONTROL_3_AFE_INITIAL_RES_GET(x)                                    (((x) & PHYCONTROL_3_AFE_INITIAL_RES_MASK) >> PHYCONTROL_3_AFE_INITIAL_RES_LSB)
#define PHYCONTROL_3_AFE_INITIAL_RES_SET(x)                                    (((0 | (x)) << PHYCONTROL_3_AFE_INITIAL_RES_LSB) & PHYCONTROL_3_AFE_INITIAL_RES_MASK)
#define PHYCONTROL_3_AFE_INITIAL_RES_RESET                                     0x6
#define PHYCONTROL_3_SATURATE_LEVEL_LSB                                        0
#define PHYCONTROL_3_SATURATE_LEVEL_MSB                                        7
#define PHYCONTROL_3_SATURATE_LEVEL_MASK                                       0xff
#define PHYCONTROL_3_SATURATE_LEVEL_GET(x)                                     (((x) & PHYCONTROL_3_SATURATE_LEVEL_MASK) >> PHYCONTROL_3_SATURATE_LEVEL_LSB)
#define PHYCONTROL_3_SATURATE_LEVEL_SET(x)                                     (((0 | (x)) << PHYCONTROL_3_SATURATE_LEVEL_LSB) & PHYCONTROL_3_SATURATE_LEVEL_MASK)
#define PHYCONTROL_3_SATURATE_LEVEL_RESET                                      0xff
#define PHYCONTROL_3_ADDRESS                                                   (0x22c + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PHYCONTROL_3_RSTMASK                                                   0xf0ff
#define PHYCONTROL_3_RESET                                                     0x60ff

// 0x230 (PHYCONTROL_4)
#define PHYCONTROL_4_TP_SYNC_BYPASS_LSB                                        1
#define PHYCONTROL_4_TP_SYNC_BYPASS_MSB                                        1
#define PHYCONTROL_4_TP_SYNC_BYPASS_MASK                                       0x2
#define PHYCONTROL_4_TP_SYNC_BYPASS_GET(x)                                     (((x) & PHYCONTROL_4_TP_SYNC_BYPASS_MASK) >> PHYCONTROL_4_TP_SYNC_BYPASS_LSB)
#define PHYCONTROL_4_TP_SYNC_BYPASS_SET(x)                                     (((0 | (x)) << PHYCONTROL_4_TP_SYNC_BYPASS_LSB) & PHYCONTROL_4_TP_SYNC_BYPASS_MASK)
#define PHYCONTROL_4_TP_SYNC_BYPASS_RESET                                      0x1
#define PHYCONTROL_4_TRAINING_ENABLE_LSB                                       0
#define PHYCONTROL_4_TRAINING_ENABLE_MSB                                       0
#define PHYCONTROL_4_TRAINING_ENABLE_MASK                                      0x1
#define PHYCONTROL_4_TRAINING_ENABLE_GET(x)                                    (((x) & PHYCONTROL_4_TRAINING_ENABLE_MASK) >> PHYCONTROL_4_TRAINING_ENABLE_LSB)
#define PHYCONTROL_4_TRAINING_ENABLE_SET(x)                                    (((0 | (x)) << PHYCONTROL_4_TRAINING_ENABLE_LSB) & PHYCONTROL_4_TRAINING_ENABLE_MASK)
#define PHYCONTROL_4_TRAINING_ENABLE_RESET                                     0x0
#define PHYCONTROL_4_ADDRESS                                                   (0x230 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PHYCONTROL_4_RSTMASK                                                   0x3
#define PHYCONTROL_4_RESET                                                     0x2

// 0x234 (EOM_CONTROL_REGISTER_18)
#define EOM_CONTROL_REGISTER_18_ADJ_TH_WAIT_TIME_LSB                           0
#define EOM_CONTROL_REGISTER_18_ADJ_TH_WAIT_TIME_MSB                           7
#define EOM_CONTROL_REGISTER_18_ADJ_TH_WAIT_TIME_MASK                          0xff
#define EOM_CONTROL_REGISTER_18_ADJ_TH_WAIT_TIME_GET(x)                        (((x) & EOM_CONTROL_REGISTER_18_ADJ_TH_WAIT_TIME_MASK) >> EOM_CONTROL_REGISTER_18_ADJ_TH_WAIT_TIME_LSB)
#define EOM_CONTROL_REGISTER_18_ADJ_TH_WAIT_TIME_SET(x)                        (((0 | (x)) << EOM_CONTROL_REGISTER_18_ADJ_TH_WAIT_TIME_LSB) & EOM_CONTROL_REGISTER_18_ADJ_TH_WAIT_TIME_MASK)
#define EOM_CONTROL_REGISTER_18_ADJ_TH_WAIT_TIME_RESET                         0xa
#define EOM_CONTROL_REGISTER_18_ADDRESS                                        (0x234 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_CONTROL_REGISTER_18_RSTMASK                                        0xff
#define EOM_CONTROL_REGISTER_18_RESET                                          0xa

// 0x238 (EOM_CONTROL_REGISTER_19)
#define EOM_CONTROL_REGISTER_19_EOM_OPEN_SAMPLER_WAIT_TIME_LSB                 0
#define EOM_CONTROL_REGISTER_19_EOM_OPEN_SAMPLER_WAIT_TIME_MSB                 15
#define EOM_CONTROL_REGISTER_19_EOM_OPEN_SAMPLER_WAIT_TIME_MASK                0xffff
#define EOM_CONTROL_REGISTER_19_EOM_OPEN_SAMPLER_WAIT_TIME_GET(x)              (((x) & EOM_CONTROL_REGISTER_19_EOM_OPEN_SAMPLER_WAIT_TIME_MASK) >> EOM_CONTROL_REGISTER_19_EOM_OPEN_SAMPLER_WAIT_TIME_LSB)
#define EOM_CONTROL_REGISTER_19_EOM_OPEN_SAMPLER_WAIT_TIME_SET(x)              (((0 | (x)) << EOM_CONTROL_REGISTER_19_EOM_OPEN_SAMPLER_WAIT_TIME_LSB) & EOM_CONTROL_REGISTER_19_EOM_OPEN_SAMPLER_WAIT_TIME_MASK)
#define EOM_CONTROL_REGISTER_19_EOM_OPEN_SAMPLER_WAIT_TIME_RESET               0x64
#define EOM_CONTROL_REGISTER_19_ADDRESS                                        (0x238 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_CONTROL_REGISTER_19_RSTMASK                                        0xffff
#define EOM_CONTROL_REGISTER_19_RESET                                          0x64

// 0x23c (EOM_CONTROL_REGISTER_20)
#define EOM_CONTROL_REGISTER_20_EOM_SYNC_TRIG_WAIT_TIME_LSB                    0
#define EOM_CONTROL_REGISTER_20_EOM_SYNC_TRIG_WAIT_TIME_MSB                    15
#define EOM_CONTROL_REGISTER_20_EOM_SYNC_TRIG_WAIT_TIME_MASK                   0xffff
#define EOM_CONTROL_REGISTER_20_EOM_SYNC_TRIG_WAIT_TIME_GET(x)                 (((x) & EOM_CONTROL_REGISTER_20_EOM_SYNC_TRIG_WAIT_TIME_MASK) >> EOM_CONTROL_REGISTER_20_EOM_SYNC_TRIG_WAIT_TIME_LSB)
#define EOM_CONTROL_REGISTER_20_EOM_SYNC_TRIG_WAIT_TIME_SET(x)                 (((0 | (x)) << EOM_CONTROL_REGISTER_20_EOM_SYNC_TRIG_WAIT_TIME_LSB) & EOM_CONTROL_REGISTER_20_EOM_SYNC_TRIG_WAIT_TIME_MASK)
#define EOM_CONTROL_REGISTER_20_EOM_SYNC_TRIG_WAIT_TIME_RESET                  0x28
#define EOM_CONTROL_REGISTER_20_ADDRESS                                        (0x23c + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EOM_CONTROL_REGISTER_20_RSTMASK                                        0xffff
#define EOM_CONTROL_REGISTER_20_RESET                                          0x28

// 0x240 (PHYCONTROL_5)
#define PHYCONTROL_5_MAX_EYE_TH_LSB                                            8
#define PHYCONTROL_5_MAX_EYE_TH_MSB                                            15
#define PHYCONTROL_5_MAX_EYE_TH_MASK                                           0xff00
#define PHYCONTROL_5_MAX_EYE_TH_GET(x)                                         (((x) & PHYCONTROL_5_MAX_EYE_TH_MASK) >> PHYCONTROL_5_MAX_EYE_TH_LSB)
#define PHYCONTROL_5_MAX_EYE_TH_SET(x)                                         (((0 | (x)) << PHYCONTROL_5_MAX_EYE_TH_LSB) & PHYCONTROL_5_MAX_EYE_TH_MASK)
#define PHYCONTROL_5_MAX_EYE_TH_RESET                                          0x0
#define PHYCONTROL_5_MAX_EYE_RES_LSB                                           4
#define PHYCONTROL_5_MAX_EYE_RES_MSB                                           7
#define PHYCONTROL_5_MAX_EYE_RES_MASK                                          0xf0
#define PHYCONTROL_5_MAX_EYE_RES_GET(x)                                        (((x) & PHYCONTROL_5_MAX_EYE_RES_MASK) >> PHYCONTROL_5_MAX_EYE_RES_LSB)
#define PHYCONTROL_5_MAX_EYE_RES_SET(x)                                        (((0 | (x)) << PHYCONTROL_5_MAX_EYE_RES_LSB) & PHYCONTROL_5_MAX_EYE_RES_MASK)
#define PHYCONTROL_5_MAX_EYE_RES_RESET                                         0x0
#define PHYCONTROL_5_PHY_TRAINING_ERROR_LSB                                    1
#define PHYCONTROL_5_PHY_TRAINING_ERROR_MSB                                    1
#define PHYCONTROL_5_PHY_TRAINING_ERROR_MASK                                   0x2
#define PHYCONTROL_5_PHY_TRAINING_ERROR_GET(x)                                 (((x) & PHYCONTROL_5_PHY_TRAINING_ERROR_MASK) >> PHYCONTROL_5_PHY_TRAINING_ERROR_LSB)
#define PHYCONTROL_5_PHY_TRAINING_ERROR_SET(x)                                 (((0 | (x)) << PHYCONTROL_5_PHY_TRAINING_ERROR_LSB) & PHYCONTROL_5_PHY_TRAINING_ERROR_MASK)
#define PHYCONTROL_5_PHY_TRAINING_ERROR_RESET                                  0x0
#define PHYCONTROL_5_PHY_TRAINING_DONE_LSB                                     0
#define PHYCONTROL_5_PHY_TRAINING_DONE_MSB                                     0
#define PHYCONTROL_5_PHY_TRAINING_DONE_MASK                                    0x1
#define PHYCONTROL_5_PHY_TRAINING_DONE_GET(x)                                  (((x) & PHYCONTROL_5_PHY_TRAINING_DONE_MASK) >> PHYCONTROL_5_PHY_TRAINING_DONE_LSB)
#define PHYCONTROL_5_PHY_TRAINING_DONE_SET(x)                                  (((0 | (x)) << PHYCONTROL_5_PHY_TRAINING_DONE_LSB) & PHYCONTROL_5_PHY_TRAINING_DONE_MASK)
#define PHYCONTROL_5_PHY_TRAINING_DONE_RESET                                   0x0
#define PHYCONTROL_5_ADDRESS                                                   (0x240 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PHYCONTROL_5_RSTMASK                                                   0xfff3
#define PHYCONTROL_5_RESET                                                     0x0

// 0x244 (TDR_REG_1)
#define TDR_REG_1_UPHY_RXDET_PRD_HIZ_HIGBND_LSB                                0
#define TDR_REG_1_UPHY_RXDET_PRD_HIZ_HIGBND_MSB                                15
#define TDR_REG_1_UPHY_RXDET_PRD_HIZ_HIGBND_MASK                               0xffff
#define TDR_REG_1_UPHY_RXDET_PRD_HIZ_HIGBND_GET(x)                             (((x) & TDR_REG_1_UPHY_RXDET_PRD_HIZ_HIGBND_MASK) >> TDR_REG_1_UPHY_RXDET_PRD_HIZ_HIGBND_LSB)
#define TDR_REG_1_UPHY_RXDET_PRD_HIZ_HIGBND_SET(x)                             (((0 | (x)) << TDR_REG_1_UPHY_RXDET_PRD_HIZ_HIGBND_LSB) & TDR_REG_1_UPHY_RXDET_PRD_HIZ_HIGBND_MASK)
#define TDR_REG_1_UPHY_RXDET_PRD_HIZ_HIGBND_RESET                              0x4e2
#define TDR_REG_1_ADDRESS                                                      (0x244 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define TDR_REG_1_RSTMASK                                                      0xffff
#define TDR_REG_1_RESET                                                        0x4e2

// 0x248 (TDR_REG_2)
#define TDR_REG_2_UPHY_RXDET_PRD_HIZ_LOWBND_LSB                                0
#define TDR_REG_2_UPHY_RXDET_PRD_HIZ_LOWBND_MSB                                15
#define TDR_REG_2_UPHY_RXDET_PRD_HIZ_LOWBND_MASK                               0xffff
#define TDR_REG_2_UPHY_RXDET_PRD_HIZ_LOWBND_GET(x)                             (((x) & TDR_REG_2_UPHY_RXDET_PRD_HIZ_LOWBND_MASK) >> TDR_REG_2_UPHY_RXDET_PRD_HIZ_LOWBND_LSB)
#define TDR_REG_2_UPHY_RXDET_PRD_HIZ_LOWBND_SET(x)                             (((0 | (x)) << TDR_REG_2_UPHY_RXDET_PRD_HIZ_LOWBND_LSB) & TDR_REG_2_UPHY_RXDET_PRD_HIZ_LOWBND_MASK)
#define TDR_REG_2_UPHY_RXDET_PRD_HIZ_LOWBND_RESET                              0x2ee
#define TDR_REG_2_ADDRESS                                                      (0x248 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define TDR_REG_2_RSTMASK                                                      0xffff
#define TDR_REG_2_RESET                                                        0x2ee

// 0x24c (TDR_REG_3)
#define TDR_REG_3_UPHY_RXDET_PRD_HIZ_NORMAL_LSB                                0
#define TDR_REG_3_UPHY_RXDET_PRD_HIZ_NORMAL_MSB                                15
#define TDR_REG_3_UPHY_RXDET_PRD_HIZ_NORMAL_MASK                               0xffff
#define TDR_REG_3_UPHY_RXDET_PRD_HIZ_NORMAL_GET(x)                             (((x) & TDR_REG_3_UPHY_RXDET_PRD_HIZ_NORMAL_MASK) >> TDR_REG_3_UPHY_RXDET_PRD_HIZ_NORMAL_LSB)
#define TDR_REG_3_UPHY_RXDET_PRD_HIZ_NORMAL_SET(x)                             (((0 | (x)) << TDR_REG_3_UPHY_RXDET_PRD_HIZ_NORMAL_LSB) & TDR_REG_3_UPHY_RXDET_PRD_HIZ_NORMAL_MASK)
#define TDR_REG_3_UPHY_RXDET_PRD_HIZ_NORMAL_RESET                              0x3e8
#define TDR_REG_3_ADDRESS                                                      (0x24c + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define TDR_REG_3_RSTMASK                                                      0xffff
#define TDR_REG_3_RESET                                                        0x3e8

// 0x250 (TDR_REG_4)
#define TDR_REG_4_UPHY_RXDET_PRD_LOWZ_HIGBND_LSB                               0
#define TDR_REG_4_UPHY_RXDET_PRD_LOWZ_HIGBND_MSB                               15
#define TDR_REG_4_UPHY_RXDET_PRD_LOWZ_HIGBND_MASK                              0xffff
#define TDR_REG_4_UPHY_RXDET_PRD_LOWZ_HIGBND_GET(x)                            (((x) & TDR_REG_4_UPHY_RXDET_PRD_LOWZ_HIGBND_MASK) >> TDR_REG_4_UPHY_RXDET_PRD_LOWZ_HIGBND_LSB)
#define TDR_REG_4_UPHY_RXDET_PRD_LOWZ_HIGBND_SET(x)                            (((0 | (x)) << TDR_REG_4_UPHY_RXDET_PRD_LOWZ_HIGBND_LSB) & TDR_REG_4_UPHY_RXDET_PRD_LOWZ_HIGBND_MASK)
#define TDR_REG_4_UPHY_RXDET_PRD_LOWZ_HIGBND_RESET                             0x3e
#define TDR_REG_4_ADDRESS                                                      (0x250 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define TDR_REG_4_RSTMASK                                                      0xffff
#define TDR_REG_4_RESET                                                        0x3e

// 0x254 (TDR_REG_5)
#define TDR_REG_5_UPHY_RXDET_PRD_LOWZ_LOWBND_LSB                               0
#define TDR_REG_5_UPHY_RXDET_PRD_LOWZ_LOWBND_MSB                               15
#define TDR_REG_5_UPHY_RXDET_PRD_LOWZ_LOWBND_MASK                              0xffff
#define TDR_REG_5_UPHY_RXDET_PRD_LOWZ_LOWBND_GET(x)                            (((x) & TDR_REG_5_UPHY_RXDET_PRD_LOWZ_LOWBND_MASK) >> TDR_REG_5_UPHY_RXDET_PRD_LOWZ_LOWBND_LSB)
#define TDR_REG_5_UPHY_RXDET_PRD_LOWZ_LOWBND_SET(x)                            (((0 | (x)) << TDR_REG_5_UPHY_RXDET_PRD_LOWZ_LOWBND_LSB) & TDR_REG_5_UPHY_RXDET_PRD_LOWZ_LOWBND_MASK)
#define TDR_REG_5_UPHY_RXDET_PRD_LOWZ_LOWBND_RESET                             0x19
#define TDR_REG_5_ADDRESS                                                      (0x254 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define TDR_REG_5_RSTMASK                                                      0xffff
#define TDR_REG_5_RESET                                                        0x19

// 0x258 (TDR_REG_6)
#define TDR_REG_6_UPHY_RXDET_PRD_LOWZ_NORMAL_LSB                               0
#define TDR_REG_6_UPHY_RXDET_PRD_LOWZ_NORMAL_MSB                               15
#define TDR_REG_6_UPHY_RXDET_PRD_LOWZ_NORMAL_MASK                              0xffff
#define TDR_REG_6_UPHY_RXDET_PRD_LOWZ_NORMAL_GET(x)                            (((x) & TDR_REG_6_UPHY_RXDET_PRD_LOWZ_NORMAL_MASK) >> TDR_REG_6_UPHY_RXDET_PRD_LOWZ_NORMAL_LSB)
#define TDR_REG_6_UPHY_RXDET_PRD_LOWZ_NORMAL_SET(x)                            (((0 | (x)) << TDR_REG_6_UPHY_RXDET_PRD_LOWZ_NORMAL_LSB) & TDR_REG_6_UPHY_RXDET_PRD_LOWZ_NORMAL_MASK)
#define TDR_REG_6_UPHY_RXDET_PRD_LOWZ_NORMAL_RESET                             0x25
#define TDR_REG_6_ADDRESS                                                      (0x258 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define TDR_REG_6_RSTMASK                                                      0xffff
#define TDR_REG_6_RESET                                                        0x25

// 0x25c (TDR_REG_7)
#define TDR_REG_7_SRC_UPHY_RXDET_STATE_LSB                                     1
#define TDR_REG_7_SRC_UPHY_RXDET_STATE_MSB                                     1
#define TDR_REG_7_SRC_UPHY_RXDET_STATE_MASK                                    0x2
#define TDR_REG_7_SRC_UPHY_RXDET_STATE_GET(x)                                  (((x) & TDR_REG_7_SRC_UPHY_RXDET_STATE_MASK) >> TDR_REG_7_SRC_UPHY_RXDET_STATE_LSB)
#define TDR_REG_7_SRC_UPHY_RXDET_STATE_SET(x)                                  (((0 | (x)) << TDR_REG_7_SRC_UPHY_RXDET_STATE_LSB) & TDR_REG_7_SRC_UPHY_RXDET_STATE_MASK)
#define TDR_REG_7_SRC_UPHY_RXDET_STATE_RESET                                   0x0
#define TDR_REG_7_UPHY_RXDET_INDICATOR_LSB                                     0
#define TDR_REG_7_UPHY_RXDET_INDICATOR_MSB                                     0
#define TDR_REG_7_UPHY_RXDET_INDICATOR_MASK                                    0x1
#define TDR_REG_7_UPHY_RXDET_INDICATOR_GET(x)                                  (((x) & TDR_REG_7_UPHY_RXDET_INDICATOR_MASK) >> TDR_REG_7_UPHY_RXDET_INDICATOR_LSB)
#define TDR_REG_7_UPHY_RXDET_INDICATOR_SET(x)                                  (((0 | (x)) << TDR_REG_7_UPHY_RXDET_INDICATOR_LSB) & TDR_REG_7_UPHY_RXDET_INDICATOR_MASK)
#define TDR_REG_7_UPHY_RXDET_INDICATOR_RESET                                   0x0
#define TDR_REG_7_ADDRESS                                                      (0x25c + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define TDR_REG_7_RSTMASK                                                      0x3
#define TDR_REG_7_RESET                                                        0x0

// 0x260 (CLOCK_GEN_1)
#define CLOCK_GEN_1_REG_ANA_WAIT_CNT_LSB                                       0
#define CLOCK_GEN_1_REG_ANA_WAIT_CNT_MSB                                       15
#define CLOCK_GEN_1_REG_ANA_WAIT_CNT_MASK                                      0xffff
#define CLOCK_GEN_1_REG_ANA_WAIT_CNT_GET(x)                                    (((x) & CLOCK_GEN_1_REG_ANA_WAIT_CNT_MASK) >> CLOCK_GEN_1_REG_ANA_WAIT_CNT_LSB)
#define CLOCK_GEN_1_REG_ANA_WAIT_CNT_SET(x)                                    (((0 | (x)) << CLOCK_GEN_1_REG_ANA_WAIT_CNT_LSB) & CLOCK_GEN_1_REG_ANA_WAIT_CNT_MASK)
#define CLOCK_GEN_1_REG_ANA_WAIT_CNT_RESET                                     0x12c
#define CLOCK_GEN_1_ADDRESS                                                    (0x260 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define CLOCK_GEN_1_RSTMASK                                                    0xffff
#define CLOCK_GEN_1_RESET                                                      0x12c

// 0x264 (CLOCK_GEN_2)
#define CLOCK_GEN_2_REG_PLL_WAIT_CNT_LSB                                       0
#define CLOCK_GEN_2_REG_PLL_WAIT_CNT_MSB                                       15
#define CLOCK_GEN_2_REG_PLL_WAIT_CNT_MASK                                      0xffff
#define CLOCK_GEN_2_REG_PLL_WAIT_CNT_GET(x)                                    (((x) & CLOCK_GEN_2_REG_PLL_WAIT_CNT_MASK) >> CLOCK_GEN_2_REG_PLL_WAIT_CNT_LSB)
#define CLOCK_GEN_2_REG_PLL_WAIT_CNT_SET(x)                                    (((0 | (x)) << CLOCK_GEN_2_REG_PLL_WAIT_CNT_LSB) & CLOCK_GEN_2_REG_PLL_WAIT_CNT_MASK)
#define CLOCK_GEN_2_REG_PLL_WAIT_CNT_RESET                                     0xc8
#define CLOCK_GEN_2_ADDRESS                                                    (0x264 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define CLOCK_GEN_2_RSTMASK                                                    0xffff
#define CLOCK_GEN_2_RESET                                                      0xc8

// 0x268 (REFCLK_CONTROL)
#define REFCLK_CONTROL_UPHY_REFCLK_INPUT_MODE_LSB                              15
#define REFCLK_CONTROL_UPHY_REFCLK_INPUT_MODE_MSB                              15
#define REFCLK_CONTROL_UPHY_REFCLK_INPUT_MODE_MASK                             0x8000
#define REFCLK_CONTROL_UPHY_REFCLK_INPUT_MODE_GET(x)                           (((x) & REFCLK_CONTROL_UPHY_REFCLK_INPUT_MODE_MASK) >> REFCLK_CONTROL_UPHY_REFCLK_INPUT_MODE_LSB)
#define REFCLK_CONTROL_UPHY_REFCLK_INPUT_MODE_SET(x)                           (((0 | (x)) << REFCLK_CONTROL_UPHY_REFCLK_INPUT_MODE_LSB) & REFCLK_CONTROL_UPHY_REFCLK_INPUT_MODE_MASK)
#define REFCLK_CONTROL_UPHY_REFCLK_INPUT_MODE_RESET                            0x1
#define REFCLK_CONTROL_UPHY_PCIE_CLK_REQN_LSB                                  11
#define REFCLK_CONTROL_UPHY_PCIE_CLK_REQN_MSB                                  11
#define REFCLK_CONTROL_UPHY_PCIE_CLK_REQN_MASK                                 0x800
#define REFCLK_CONTROL_UPHY_PCIE_CLK_REQN_GET(x)                               (((x) & REFCLK_CONTROL_UPHY_PCIE_CLK_REQN_MASK) >> REFCLK_CONTROL_UPHY_PCIE_CLK_REQN_LSB)
#define REFCLK_CONTROL_UPHY_PCIE_CLK_REQN_SET(x)                               (((0 | (x)) << REFCLK_CONTROL_UPHY_PCIE_CLK_REQN_LSB) & REFCLK_CONTROL_UPHY_PCIE_CLK_REQN_MASK)
#define REFCLK_CONTROL_UPHY_PCIE_CLK_REQN_RESET                                0x0
#define REFCLK_CONTROL_UPHY_REFCLK_DRV_SPARE_LSB                               4
#define REFCLK_CONTROL_UPHY_REFCLK_DRV_SPARE_MSB                               6
#define REFCLK_CONTROL_UPHY_REFCLK_DRV_SPARE_MASK                              0x70
#define REFCLK_CONTROL_UPHY_REFCLK_DRV_SPARE_GET(x)                            (((x) & REFCLK_CONTROL_UPHY_REFCLK_DRV_SPARE_MASK) >> REFCLK_CONTROL_UPHY_REFCLK_DRV_SPARE_LSB)
#define REFCLK_CONTROL_UPHY_REFCLK_DRV_SPARE_SET(x)                            (((0 | (x)) << REFCLK_CONTROL_UPHY_REFCLK_DRV_SPARE_LSB) & REFCLK_CONTROL_UPHY_REFCLK_DRV_SPARE_MASK)
#define REFCLK_CONTROL_UPHY_REFCLK_DRV_SPARE_RESET                             0x0
#define REFCLK_CONTROL_UPHY_REFCLK_DRV_LEVEL_LSB                               0
#define REFCLK_CONTROL_UPHY_REFCLK_DRV_LEVEL_MSB                               3
#define REFCLK_CONTROL_UPHY_REFCLK_DRV_LEVEL_MASK                              0xf
#define REFCLK_CONTROL_UPHY_REFCLK_DRV_LEVEL_GET(x)                            (((x) & REFCLK_CONTROL_UPHY_REFCLK_DRV_LEVEL_MASK) >> REFCLK_CONTROL_UPHY_REFCLK_DRV_LEVEL_LSB)
#define REFCLK_CONTROL_UPHY_REFCLK_DRV_LEVEL_SET(x)                            (((0 | (x)) << REFCLK_CONTROL_UPHY_REFCLK_DRV_LEVEL_LSB) & REFCLK_CONTROL_UPHY_REFCLK_DRV_LEVEL_MASK)
#define REFCLK_CONTROL_UPHY_REFCLK_DRV_LEVEL_RESET                             0x0
#define REFCLK_CONTROL_ADDRESS                                                 (0x268 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define REFCLK_CONTROL_RSTMASK                                                 0x887f
#define REFCLK_CONTROL_RESET                                                   0x8000

// 0x26c (CPPATTERNSREGISTER)
#define CPPATTERNSREGISTER_TX_CP78PATTERN_LSB                                  0
#define CPPATTERNSREGISTER_TX_CP78PATTERN_MSB                                  3
#define CPPATTERNSREGISTER_TX_CP78PATTERN_MASK                                 0xf
#define CPPATTERNSREGISTER_TX_CP78PATTERN_GET(x)                               (((x) & CPPATTERNSREGISTER_TX_CP78PATTERN_MASK) >> CPPATTERNSREGISTER_TX_CP78PATTERN_LSB)
#define CPPATTERNSREGISTER_TX_CP78PATTERN_SET(x)                               (((0 | (x)) << CPPATTERNSREGISTER_TX_CP78PATTERN_LSB) & CPPATTERNSREGISTER_TX_CP78PATTERN_MASK)
#define CPPATTERNSREGISTER_TX_CP78PATTERN_RESET                                0x0
#define CPPATTERNSREGISTER_ADDRESS                                             (0x26c + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define CPPATTERNSREGISTER_RSTMASK                                             0xf
#define CPPATTERNSREGISTER_RESET                                               0x0

// 0x270 (IMPEDANCE_CALDONEWAITCNT)
#define IMPEDANCE_CALDONEWAITCNT_REG_IMPEDANCE_CAL_DONE_WAIT_CNT_LSB           0
#define IMPEDANCE_CALDONEWAITCNT_REG_IMPEDANCE_CAL_DONE_WAIT_CNT_MSB           15
#define IMPEDANCE_CALDONEWAITCNT_REG_IMPEDANCE_CAL_DONE_WAIT_CNT_MASK          0xffff
#define IMPEDANCE_CALDONEWAITCNT_REG_IMPEDANCE_CAL_DONE_WAIT_CNT_GET(x)        (((x) & IMPEDANCE_CALDONEWAITCNT_REG_IMPEDANCE_CAL_DONE_WAIT_CNT_MASK) >> IMPEDANCE_CALDONEWAITCNT_REG_IMPEDANCE_CAL_DONE_WAIT_CNT_LSB)
#define IMPEDANCE_CALDONEWAITCNT_REG_IMPEDANCE_CAL_DONE_WAIT_CNT_SET(x)        (((0 | (x)) << IMPEDANCE_CALDONEWAITCNT_REG_IMPEDANCE_CAL_DONE_WAIT_CNT_LSB) & IMPEDANCE_CALDONEWAITCNT_REG_IMPEDANCE_CAL_DONE_WAIT_CNT_MASK)
#define IMPEDANCE_CALDONEWAITCNT_REG_IMPEDANCE_CAL_DONE_WAIT_CNT_RESET         0x9c4
#define IMPEDANCE_CALDONEWAITCNT_ADDRESS                                       (0x270 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define IMPEDANCE_CALDONEWAITCNT_RSTMASK                                       0xffff
#define IMPEDANCE_CALDONEWAITCNT_RESET                                         0x9c4

// 0x274 (REG_ANA_WAITCNT1)
#define REG_ANA_WAITCNT1_REG_ANA_WAIT_CNT1_LSB                                 0
#define REG_ANA_WAITCNT1_REG_ANA_WAIT_CNT1_MSB                                 15
#define REG_ANA_WAITCNT1_REG_ANA_WAIT_CNT1_MASK                                0xffff
#define REG_ANA_WAITCNT1_REG_ANA_WAIT_CNT1_GET(x)                              (((x) & REG_ANA_WAITCNT1_REG_ANA_WAIT_CNT1_MASK) >> REG_ANA_WAITCNT1_REG_ANA_WAIT_CNT1_LSB)
#define REG_ANA_WAITCNT1_REG_ANA_WAIT_CNT1_SET(x)                              (((0 | (x)) << REG_ANA_WAITCNT1_REG_ANA_WAIT_CNT1_LSB) & REG_ANA_WAITCNT1_REG_ANA_WAIT_CNT1_MASK)
#define REG_ANA_WAITCNT1_REG_ANA_WAIT_CNT1_RESET                               0x136
#define REG_ANA_WAITCNT1_ADDRESS                                               (0x274 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define REG_ANA_WAITCNT1_RSTMASK                                               0xffff
#define REG_ANA_WAITCNT1_RESET                                                 0x136

// 0x278 (REG_ANA_WAITCNT2)
#define REG_ANA_WAITCNT2_REG_ANA_WAIT_CNT2_LSB                                 0
#define REG_ANA_WAITCNT2_REG_ANA_WAIT_CNT2_MSB                                 15
#define REG_ANA_WAITCNT2_REG_ANA_WAIT_CNT2_MASK                                0xffff
#define REG_ANA_WAITCNT2_REG_ANA_WAIT_CNT2_GET(x)                              (((x) & REG_ANA_WAITCNT2_REG_ANA_WAIT_CNT2_MASK) >> REG_ANA_WAITCNT2_REG_ANA_WAIT_CNT2_LSB)
#define REG_ANA_WAITCNT2_REG_ANA_WAIT_CNT2_SET(x)                              (((0 | (x)) << REG_ANA_WAITCNT2_REG_ANA_WAIT_CNT2_LSB) & REG_ANA_WAITCNT2_REG_ANA_WAIT_CNT2_MASK)
#define REG_ANA_WAITCNT2_REG_ANA_WAIT_CNT2_RESET                               0x14a
#define REG_ANA_WAITCNT2_ADDRESS                                               (0x278 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define REG_ANA_WAITCNT2_RSTMASK                                               0xffff
#define REG_ANA_WAITCNT2_RESET                                                 0x14a

// 0x280 (INITIAL_SAMPLER_CODE_EOM)
#define INITIAL_SAMPLER_CODE_EOM_REG_INITIAL_SAMPLER_CODE_EOM_LSB              0
#define INITIAL_SAMPLER_CODE_EOM_REG_INITIAL_SAMPLER_CODE_EOM_MSB              6
#define INITIAL_SAMPLER_CODE_EOM_REG_INITIAL_SAMPLER_CODE_EOM_MASK             0x7f
#define INITIAL_SAMPLER_CODE_EOM_REG_INITIAL_SAMPLER_CODE_EOM_GET(x)           (((x) & INITIAL_SAMPLER_CODE_EOM_REG_INITIAL_SAMPLER_CODE_EOM_MASK) >> INITIAL_SAMPLER_CODE_EOM_REG_INITIAL_SAMPLER_CODE_EOM_LSB)
#define INITIAL_SAMPLER_CODE_EOM_REG_INITIAL_SAMPLER_CODE_EOM_SET(x)           (((0 | (x)) << INITIAL_SAMPLER_CODE_EOM_REG_INITIAL_SAMPLER_CODE_EOM_LSB) & INITIAL_SAMPLER_CODE_EOM_REG_INITIAL_SAMPLER_CODE_EOM_MASK)
#define INITIAL_SAMPLER_CODE_EOM_REG_INITIAL_SAMPLER_CODE_EOM_RESET            0x3f
#define INITIAL_SAMPLER_CODE_EOM_ADDRESS                                       (0x280 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define INITIAL_SAMPLER_CODE_EOM_RSTMASK                                       0x7f
#define INITIAL_SAMPLER_CODE_EOM_RESET                                         0x3f

// 0x284 (INITIAL_SAMPLER_CODE_D01)
#define INITIAL_SAMPLER_CODE_D01_REG_INITIAL_SAMPLER_CODE_D1_LSB               8
#define INITIAL_SAMPLER_CODE_D01_REG_INITIAL_SAMPLER_CODE_D1_MSB               14
#define INITIAL_SAMPLER_CODE_D01_REG_INITIAL_SAMPLER_CODE_D1_MASK              0x7f00
#define INITIAL_SAMPLER_CODE_D01_REG_INITIAL_SAMPLER_CODE_D1_GET(x)            (((x) & INITIAL_SAMPLER_CODE_D01_REG_INITIAL_SAMPLER_CODE_D1_MASK) >> INITIAL_SAMPLER_CODE_D01_REG_INITIAL_SAMPLER_CODE_D1_LSB)
#define INITIAL_SAMPLER_CODE_D01_REG_INITIAL_SAMPLER_CODE_D1_SET(x)            (((0 | (x)) << INITIAL_SAMPLER_CODE_D01_REG_INITIAL_SAMPLER_CODE_D1_LSB) & INITIAL_SAMPLER_CODE_D01_REG_INITIAL_SAMPLER_CODE_D1_MASK)
#define INITIAL_SAMPLER_CODE_D01_REG_INITIAL_SAMPLER_CODE_D1_RESET             0x3f
#define INITIAL_SAMPLER_CODE_D01_REG_INITIAL_SAMPLER_CODE_D0_LSB               0
#define INITIAL_SAMPLER_CODE_D01_REG_INITIAL_SAMPLER_CODE_D0_MSB               6
#define INITIAL_SAMPLER_CODE_D01_REG_INITIAL_SAMPLER_CODE_D0_MASK              0x7f
#define INITIAL_SAMPLER_CODE_D01_REG_INITIAL_SAMPLER_CODE_D0_GET(x)            (((x) & INITIAL_SAMPLER_CODE_D01_REG_INITIAL_SAMPLER_CODE_D0_MASK) >> INITIAL_SAMPLER_CODE_D01_REG_INITIAL_SAMPLER_CODE_D0_LSB)
#define INITIAL_SAMPLER_CODE_D01_REG_INITIAL_SAMPLER_CODE_D0_SET(x)            (((0 | (x)) << INITIAL_SAMPLER_CODE_D01_REG_INITIAL_SAMPLER_CODE_D0_LSB) & INITIAL_SAMPLER_CODE_D01_REG_INITIAL_SAMPLER_CODE_D0_MASK)
#define INITIAL_SAMPLER_CODE_D01_REG_INITIAL_SAMPLER_CODE_D0_RESET             0x3f
#define INITIAL_SAMPLER_CODE_D01_ADDRESS                                       (0x284 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define INITIAL_SAMPLER_CODE_D01_RSTMASK                                       0x7f7f
#define INITIAL_SAMPLER_CODE_D01_RESET                                         0x3f3f

// 0x288 (INITIAL_SAMPLER_CODE_E01)
#define INITIAL_SAMPLER_CODE_E01_REG_INITIAL_SAMPLER_CODE_E1_LSB               8
#define INITIAL_SAMPLER_CODE_E01_REG_INITIAL_SAMPLER_CODE_E1_MSB               14
#define INITIAL_SAMPLER_CODE_E01_REG_INITIAL_SAMPLER_CODE_E1_MASK              0x7f00
#define INITIAL_SAMPLER_CODE_E01_REG_INITIAL_SAMPLER_CODE_E1_GET(x)            (((x) & INITIAL_SAMPLER_CODE_E01_REG_INITIAL_SAMPLER_CODE_E1_MASK) >> INITIAL_SAMPLER_CODE_E01_REG_INITIAL_SAMPLER_CODE_E1_LSB)
#define INITIAL_SAMPLER_CODE_E01_REG_INITIAL_SAMPLER_CODE_E1_SET(x)            (((0 | (x)) << INITIAL_SAMPLER_CODE_E01_REG_INITIAL_SAMPLER_CODE_E1_LSB) & INITIAL_SAMPLER_CODE_E01_REG_INITIAL_SAMPLER_CODE_E1_MASK)
#define INITIAL_SAMPLER_CODE_E01_REG_INITIAL_SAMPLER_CODE_E1_RESET             0x3f
#define INITIAL_SAMPLER_CODE_E01_REG_INITIAL_SAMPLER_CODE_E0_LSB               0
#define INITIAL_SAMPLER_CODE_E01_REG_INITIAL_SAMPLER_CODE_E0_MSB               6
#define INITIAL_SAMPLER_CODE_E01_REG_INITIAL_SAMPLER_CODE_E0_MASK              0x7f
#define INITIAL_SAMPLER_CODE_E01_REG_INITIAL_SAMPLER_CODE_E0_GET(x)            (((x) & INITIAL_SAMPLER_CODE_E01_REG_INITIAL_SAMPLER_CODE_E0_MASK) >> INITIAL_SAMPLER_CODE_E01_REG_INITIAL_SAMPLER_CODE_E0_LSB)
#define INITIAL_SAMPLER_CODE_E01_REG_INITIAL_SAMPLER_CODE_E0_SET(x)            (((0 | (x)) << INITIAL_SAMPLER_CODE_E01_REG_INITIAL_SAMPLER_CODE_E0_LSB) & INITIAL_SAMPLER_CODE_E01_REG_INITIAL_SAMPLER_CODE_E0_MASK)
#define INITIAL_SAMPLER_CODE_E01_REG_INITIAL_SAMPLER_CODE_E0_RESET             0x3f
#define INITIAL_SAMPLER_CODE_E01_ADDRESS                                       (0x288 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define INITIAL_SAMPLER_CODE_E01_RSTMASK                                       0x7f7f
#define INITIAL_SAMPLER_CODE_E01_RESET                                         0x3f3f

// 0x28c (CALIB_RXSIGDET_REG)
#define CALIB_RXSIGDET_REG_CALIB_RXSIGDET_REG_LSB                              0
#define CALIB_RXSIGDET_REG_CALIB_RXSIGDET_REG_MSB                              4
#define CALIB_RXSIGDET_REG_CALIB_RXSIGDET_REG_MASK                             0x1f
#define CALIB_RXSIGDET_REG_CALIB_RXSIGDET_REG_GET(x)                           (((x) & CALIB_RXSIGDET_REG_CALIB_RXSIGDET_REG_MASK) >> CALIB_RXSIGDET_REG_CALIB_RXSIGDET_REG_LSB)
#define CALIB_RXSIGDET_REG_CALIB_RXSIGDET_REG_SET(x)                           (((0 | (x)) << CALIB_RXSIGDET_REG_CALIB_RXSIGDET_REG_LSB) & CALIB_RXSIGDET_REG_CALIB_RXSIGDET_REG_MASK)
#define CALIB_RXSIGDET_REG_CALIB_RXSIGDET_REG_RESET                            0x14
#define CALIB_RXSIGDET_REG_ADDRESS                                             (0x28c + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define CALIB_RXSIGDET_REG_RSTMASK                                             0x1f
#define CALIB_RXSIGDET_REG_RESET                                               0x14

// 0x290 (SIGDETCURRENTTRIMANDWORKSTATEREGISTER)
#define SIGDETCURRENTTRIMANDWORKSTATEREGISTER_PHY_SIGDET_CURRENT_TRIM_REG_LSB  8
#define SIGDETCURRENTTRIMANDWORKSTATEREGISTER_PHY_SIGDET_CURRENT_TRIM_REG_MSB  12
#define SIGDETCURRENTTRIMANDWORKSTATEREGISTER_PHY_SIGDET_CURRENT_TRIM_REG_MASK 0x1f00
#define SIGDETCURRENTTRIMANDWORKSTATEREGISTER_PHY_SIGDET_CURRENT_TRIM_REG_GET(x) (((x) & SIGDETCURRENTTRIMANDWORKSTATEREGISTER_PHY_SIGDET_CURRENT_TRIM_REG_MASK) >> SIGDETCURRENTTRIMANDWORKSTATEREGISTER_PHY_SIGDET_CURRENT_TRIM_REG_LSB)
#define SIGDETCURRENTTRIMANDWORKSTATEREGISTER_PHY_SIGDET_CURRENT_TRIM_REG_SET(x) (((0 | (x)) << SIGDETCURRENTTRIMANDWORKSTATEREGISTER_PHY_SIGDET_CURRENT_TRIM_REG_LSB) & SIGDETCURRENTTRIMANDWORKSTATEREGISTER_PHY_SIGDET_CURRENT_TRIM_REG_MASK)
#define SIGDETCURRENTTRIMANDWORKSTATEREGISTER_PHY_SIGDET_CURRENT_TRIM_REG_RESET 0x0
#define SIGDETCURRENTTRIMANDWORKSTATEREGISTER_WORK_STATE0_RXSIGDET_REG_LSB     2
#define SIGDETCURRENTTRIMANDWORKSTATEREGISTER_WORK_STATE0_RXSIGDET_REG_MSB     3
#define SIGDETCURRENTTRIMANDWORKSTATEREGISTER_WORK_STATE0_RXSIGDET_REG_MASK    0xc
#define SIGDETCURRENTTRIMANDWORKSTATEREGISTER_WORK_STATE0_RXSIGDET_REG_GET(x)  (((x) & SIGDETCURRENTTRIMANDWORKSTATEREGISTER_WORK_STATE0_RXSIGDET_REG_MASK) >> SIGDETCURRENTTRIMANDWORKSTATEREGISTER_WORK_STATE0_RXSIGDET_REG_LSB)
#define SIGDETCURRENTTRIMANDWORKSTATEREGISTER_WORK_STATE0_RXSIGDET_REG_SET(x)  (((0 | (x)) << SIGDETCURRENTTRIMANDWORKSTATEREGISTER_WORK_STATE0_RXSIGDET_REG_LSB) & SIGDETCURRENTTRIMANDWORKSTATEREGISTER_WORK_STATE0_RXSIGDET_REG_MASK)
#define SIGDETCURRENTTRIMANDWORKSTATEREGISTER_WORK_STATE0_RXSIGDET_REG_RESET   0x0
#define SIGDETCURRENTTRIMANDWORKSTATEREGISTER_WORK_STATE1_RXSIGDET_REG_LSB     0
#define SIGDETCURRENTTRIMANDWORKSTATEREGISTER_WORK_STATE1_RXSIGDET_REG_MSB     1
#define SIGDETCURRENTTRIMANDWORKSTATEREGISTER_WORK_STATE1_RXSIGDET_REG_MASK    0x3
#define SIGDETCURRENTTRIMANDWORKSTATEREGISTER_WORK_STATE1_RXSIGDET_REG_GET(x)  (((x) & SIGDETCURRENTTRIMANDWORKSTATEREGISTER_WORK_STATE1_RXSIGDET_REG_MASK) >> SIGDETCURRENTTRIMANDWORKSTATEREGISTER_WORK_STATE1_RXSIGDET_REG_LSB)
#define SIGDETCURRENTTRIMANDWORKSTATEREGISTER_WORK_STATE1_RXSIGDET_REG_SET(x)  (((0 | (x)) << SIGDETCURRENTTRIMANDWORKSTATEREGISTER_WORK_STATE1_RXSIGDET_REG_LSB) & SIGDETCURRENTTRIMANDWORKSTATEREGISTER_WORK_STATE1_RXSIGDET_REG_MASK)
#define SIGDETCURRENTTRIMANDWORKSTATEREGISTER_WORK_STATE1_RXSIGDET_REG_RESET   0x0
#define SIGDETCURRENTTRIMANDWORKSTATEREGISTER_ADDRESS                          (0x290 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define SIGDETCURRENTTRIMANDWORKSTATEREGISTER_RSTMASK                          0x1f0f
#define SIGDETCURRENTTRIMANDWORKSTATEREGISTER_RESET                            0x0

// 0x294 (REG_RXSIGDET_STATEREGISTER)
#define REG_RXSIGDET_STATEREGISTER_STATE_REG_RXSIGDET_REG_LSB                  0
#define REG_RXSIGDET_STATEREGISTER_STATE_REG_RXSIGDET_REG_MSB                  15
#define REG_RXSIGDET_STATEREGISTER_STATE_REG_RXSIGDET_REG_MASK                 0xffff
#define REG_RXSIGDET_STATEREGISTER_STATE_REG_RXSIGDET_REG_GET(x)               (((x) & REG_RXSIGDET_STATEREGISTER_STATE_REG_RXSIGDET_REG_MASK) >> REG_RXSIGDET_STATEREGISTER_STATE_REG_RXSIGDET_REG_LSB)
#define REG_RXSIGDET_STATEREGISTER_STATE_REG_RXSIGDET_REG_SET(x)               (((0 | (x)) << REG_RXSIGDET_STATEREGISTER_STATE_REG_RXSIGDET_REG_LSB) & REG_RXSIGDET_STATEREGISTER_STATE_REG_RXSIGDET_REG_MASK)
#define REG_RXSIGDET_STATEREGISTER_STATE_REG_RXSIGDET_REG_RESET                0x0
#define REG_RXSIGDET_STATEREGISTER_ADDRESS                                     (0x294 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define REG_RXSIGDET_STATEREGISTER_RSTMASK                                     0xffff
#define REG_RXSIGDET_STATEREGISTER_RESET                                       0x0

// 0x298 (VREF_CHOP0_RXSIGDETREGISTER1)
#define VREF_CHOP0_RXSIGDETREGISTER1_VREF_REG_CHOP0_RXSIGDET_REG19_15_LSB      8
#define VREF_CHOP0_RXSIGDETREGISTER1_VREF_REG_CHOP0_RXSIGDET_REG19_15_MSB      12
#define VREF_CHOP0_RXSIGDETREGISTER1_VREF_REG_CHOP0_RXSIGDET_REG19_15_MASK     0x1f00
#define VREF_CHOP0_RXSIGDETREGISTER1_VREF_REG_CHOP0_RXSIGDET_REG19_15_GET(x)   (((x) & VREF_CHOP0_RXSIGDETREGISTER1_VREF_REG_CHOP0_RXSIGDET_REG19_15_MASK) >> VREF_CHOP0_RXSIGDETREGISTER1_VREF_REG_CHOP0_RXSIGDET_REG19_15_LSB)
#define VREF_CHOP0_RXSIGDETREGISTER1_VREF_REG_CHOP0_RXSIGDET_REG19_15_SET(x)   (((0 | (x)) << VREF_CHOP0_RXSIGDETREGISTER1_VREF_REG_CHOP0_RXSIGDET_REG19_15_LSB) & VREF_CHOP0_RXSIGDETREGISTER1_VREF_REG_CHOP0_RXSIGDET_REG19_15_MASK)
#define VREF_CHOP0_RXSIGDETREGISTER1_VREF_REG_CHOP0_RXSIGDET_REG19_15_RESET    0x0
#define VREF_CHOP0_RXSIGDETREGISTER1_VREF_REG_CHOP0_RXSIGDET_REG14_10_LSB      0
#define VREF_CHOP0_RXSIGDETREGISTER1_VREF_REG_CHOP0_RXSIGDET_REG14_10_MSB      4
#define VREF_CHOP0_RXSIGDETREGISTER1_VREF_REG_CHOP0_RXSIGDET_REG14_10_MASK     0x1f
#define VREF_CHOP0_RXSIGDETREGISTER1_VREF_REG_CHOP0_RXSIGDET_REG14_10_GET(x)   (((x) & VREF_CHOP0_RXSIGDETREGISTER1_VREF_REG_CHOP0_RXSIGDET_REG14_10_MASK) >> VREF_CHOP0_RXSIGDETREGISTER1_VREF_REG_CHOP0_RXSIGDET_REG14_10_LSB)
#define VREF_CHOP0_RXSIGDETREGISTER1_VREF_REG_CHOP0_RXSIGDET_REG14_10_SET(x)   (((0 | (x)) << VREF_CHOP0_RXSIGDETREGISTER1_VREF_REG_CHOP0_RXSIGDET_REG14_10_LSB) & VREF_CHOP0_RXSIGDETREGISTER1_VREF_REG_CHOP0_RXSIGDET_REG14_10_MASK)
#define VREF_CHOP0_RXSIGDETREGISTER1_VREF_REG_CHOP0_RXSIGDET_REG14_10_RESET    0x0
#define VREF_CHOP0_RXSIGDETREGISTER1_ADDRESS                                   (0x298 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define VREF_CHOP0_RXSIGDETREGISTER1_RSTMASK                                   0x1f1f
#define VREF_CHOP0_RXSIGDETREGISTER1_RESET                                     0x0

// 0x29c (VREF_CHOP0_RXSIGDETREGISTER2)
#define VREF_CHOP0_RXSIGDETREGISTER2_VREF_REG_CHOP0_RXSIGDET_REG9_5_LSB        8
#define VREF_CHOP0_RXSIGDETREGISTER2_VREF_REG_CHOP0_RXSIGDET_REG9_5_MSB        12
#define VREF_CHOP0_RXSIGDETREGISTER2_VREF_REG_CHOP0_RXSIGDET_REG9_5_MASK       0x1f00
#define VREF_CHOP0_RXSIGDETREGISTER2_VREF_REG_CHOP0_RXSIGDET_REG9_5_GET(x)     (((x) & VREF_CHOP0_RXSIGDETREGISTER2_VREF_REG_CHOP0_RXSIGDET_REG9_5_MASK) >> VREF_CHOP0_RXSIGDETREGISTER2_VREF_REG_CHOP0_RXSIGDET_REG9_5_LSB)
#define VREF_CHOP0_RXSIGDETREGISTER2_VREF_REG_CHOP0_RXSIGDET_REG9_5_SET(x)     (((0 | (x)) << VREF_CHOP0_RXSIGDETREGISTER2_VREF_REG_CHOP0_RXSIGDET_REG9_5_LSB) & VREF_CHOP0_RXSIGDETREGISTER2_VREF_REG_CHOP0_RXSIGDET_REG9_5_MASK)
#define VREF_CHOP0_RXSIGDETREGISTER2_VREF_REG_CHOP0_RXSIGDET_REG9_5_RESET      0x0
#define VREF_CHOP0_RXSIGDETREGISTER2_VREF_REG_CHOP0_RXSIGDET_REG4_0_LSB        0
#define VREF_CHOP0_RXSIGDETREGISTER2_VREF_REG_CHOP0_RXSIGDET_REG4_0_MSB        4
#define VREF_CHOP0_RXSIGDETREGISTER2_VREF_REG_CHOP0_RXSIGDET_REG4_0_MASK       0x1f
#define VREF_CHOP0_RXSIGDETREGISTER2_VREF_REG_CHOP0_RXSIGDET_REG4_0_GET(x)     (((x) & VREF_CHOP0_RXSIGDETREGISTER2_VREF_REG_CHOP0_RXSIGDET_REG4_0_MASK) >> VREF_CHOP0_RXSIGDETREGISTER2_VREF_REG_CHOP0_RXSIGDET_REG4_0_LSB)
#define VREF_CHOP0_RXSIGDETREGISTER2_VREF_REG_CHOP0_RXSIGDET_REG4_0_SET(x)     (((0 | (x)) << VREF_CHOP0_RXSIGDETREGISTER2_VREF_REG_CHOP0_RXSIGDET_REG4_0_LSB) & VREF_CHOP0_RXSIGDETREGISTER2_VREF_REG_CHOP0_RXSIGDET_REG4_0_MASK)
#define VREF_CHOP0_RXSIGDETREGISTER2_VREF_REG_CHOP0_RXSIGDET_REG4_0_RESET      0x0
#define VREF_CHOP0_RXSIGDETREGISTER2_ADDRESS                                   (0x29c + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define VREF_CHOP0_RXSIGDETREGISTER2_RSTMASK                                   0x1f1f
#define VREF_CHOP0_RXSIGDETREGISTER2_RESET                                     0x0

// 0x2a0 (VREF_CHOP1_RXSIGDETREGISTER1)
#define VREF_CHOP1_RXSIGDETREGISTER1_VREF_REG_CHOP1_RXSIGDET_REG19_15_LSB      8
#define VREF_CHOP1_RXSIGDETREGISTER1_VREF_REG_CHOP1_RXSIGDET_REG19_15_MSB      12
#define VREF_CHOP1_RXSIGDETREGISTER1_VREF_REG_CHOP1_RXSIGDET_REG19_15_MASK     0x1f00
#define VREF_CHOP1_RXSIGDETREGISTER1_VREF_REG_CHOP1_RXSIGDET_REG19_15_GET(x)   (((x) & VREF_CHOP1_RXSIGDETREGISTER1_VREF_REG_CHOP1_RXSIGDET_REG19_15_MASK) >> VREF_CHOP1_RXSIGDETREGISTER1_VREF_REG_CHOP1_RXSIGDET_REG19_15_LSB)
#define VREF_CHOP1_RXSIGDETREGISTER1_VREF_REG_CHOP1_RXSIGDET_REG19_15_SET(x)   (((0 | (x)) << VREF_CHOP1_RXSIGDETREGISTER1_VREF_REG_CHOP1_RXSIGDET_REG19_15_LSB) & VREF_CHOP1_RXSIGDETREGISTER1_VREF_REG_CHOP1_RXSIGDET_REG19_15_MASK)
#define VREF_CHOP1_RXSIGDETREGISTER1_VREF_REG_CHOP1_RXSIGDET_REG19_15_RESET    0x0
#define VREF_CHOP1_RXSIGDETREGISTER1_VREF_REG_CHOP1_RXSIGDET_REG14_10_LSB      0
#define VREF_CHOP1_RXSIGDETREGISTER1_VREF_REG_CHOP1_RXSIGDET_REG14_10_MSB      4
#define VREF_CHOP1_RXSIGDETREGISTER1_VREF_REG_CHOP1_RXSIGDET_REG14_10_MASK     0x1f
#define VREF_CHOP1_RXSIGDETREGISTER1_VREF_REG_CHOP1_RXSIGDET_REG14_10_GET(x)   (((x) & VREF_CHOP1_RXSIGDETREGISTER1_VREF_REG_CHOP1_RXSIGDET_REG14_10_MASK) >> VREF_CHOP1_RXSIGDETREGISTER1_VREF_REG_CHOP1_RXSIGDET_REG14_10_LSB)
#define VREF_CHOP1_RXSIGDETREGISTER1_VREF_REG_CHOP1_RXSIGDET_REG14_10_SET(x)   (((0 | (x)) << VREF_CHOP1_RXSIGDETREGISTER1_VREF_REG_CHOP1_RXSIGDET_REG14_10_LSB) & VREF_CHOP1_RXSIGDETREGISTER1_VREF_REG_CHOP1_RXSIGDET_REG14_10_MASK)
#define VREF_CHOP1_RXSIGDETREGISTER1_VREF_REG_CHOP1_RXSIGDET_REG14_10_RESET    0x0
#define VREF_CHOP1_RXSIGDETREGISTER1_ADDRESS                                   (0x2a0 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define VREF_CHOP1_RXSIGDETREGISTER1_RSTMASK                                   0x1f1f
#define VREF_CHOP1_RXSIGDETREGISTER1_RESET                                     0x0

// 0x2a4 (VREF_CHOP1_RXSIGDETREGISTER2)
#define VREF_CHOP1_RXSIGDETREGISTER2_VREF_REG_CHOP1_RXSIGDET_REG9_5_LSB        8
#define VREF_CHOP1_RXSIGDETREGISTER2_VREF_REG_CHOP1_RXSIGDET_REG9_5_MSB        12
#define VREF_CHOP1_RXSIGDETREGISTER2_VREF_REG_CHOP1_RXSIGDET_REG9_5_MASK       0x1f00
#define VREF_CHOP1_RXSIGDETREGISTER2_VREF_REG_CHOP1_RXSIGDET_REG9_5_GET(x)     (((x) & VREF_CHOP1_RXSIGDETREGISTER2_VREF_REG_CHOP1_RXSIGDET_REG9_5_MASK) >> VREF_CHOP1_RXSIGDETREGISTER2_VREF_REG_CHOP1_RXSIGDET_REG9_5_LSB)
#define VREF_CHOP1_RXSIGDETREGISTER2_VREF_REG_CHOP1_RXSIGDET_REG9_5_SET(x)     (((0 | (x)) << VREF_CHOP1_RXSIGDETREGISTER2_VREF_REG_CHOP1_RXSIGDET_REG9_5_LSB) & VREF_CHOP1_RXSIGDETREGISTER2_VREF_REG_CHOP1_RXSIGDET_REG9_5_MASK)
#define VREF_CHOP1_RXSIGDETREGISTER2_VREF_REG_CHOP1_RXSIGDET_REG9_5_RESET      0x0
#define VREF_CHOP1_RXSIGDETREGISTER2_VREF_REG_CHOP1_RXSIGDET_REG4_0_LSB        0
#define VREF_CHOP1_RXSIGDETREGISTER2_VREF_REG_CHOP1_RXSIGDET_REG4_0_MSB        4
#define VREF_CHOP1_RXSIGDETREGISTER2_VREF_REG_CHOP1_RXSIGDET_REG4_0_MASK       0x1f
#define VREF_CHOP1_RXSIGDETREGISTER2_VREF_REG_CHOP1_RXSIGDET_REG4_0_GET(x)     (((x) & VREF_CHOP1_RXSIGDETREGISTER2_VREF_REG_CHOP1_RXSIGDET_REG4_0_MASK) >> VREF_CHOP1_RXSIGDETREGISTER2_VREF_REG_CHOP1_RXSIGDET_REG4_0_LSB)
#define VREF_CHOP1_RXSIGDETREGISTER2_VREF_REG_CHOP1_RXSIGDET_REG4_0_SET(x)     (((0 | (x)) << VREF_CHOP1_RXSIGDETREGISTER2_VREF_REG_CHOP1_RXSIGDET_REG4_0_LSB) & VREF_CHOP1_RXSIGDETREGISTER2_VREF_REG_CHOP1_RXSIGDET_REG4_0_MASK)
#define VREF_CHOP1_RXSIGDETREGISTER2_VREF_REG_CHOP1_RXSIGDET_REG4_0_RESET      0x0
#define VREF_CHOP1_RXSIGDETREGISTER2_ADDRESS                                   (0x2a4 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define VREF_CHOP1_RXSIGDETREGISTER2_RSTMASK                                   0x1f1f
#define VREF_CHOP1_RXSIGDETREGISTER2_RESET                                     0x0

// 0x2a8 (VBGREGISTER)
#define VBGREGISTER_UPHY_VBG_EN_LSB                                            4
#define VBGREGISTER_UPHY_VBG_EN_MSB                                            4
#define VBGREGISTER_UPHY_VBG_EN_MASK                                           0x10
#define VBGREGISTER_UPHY_VBG_EN_GET(x)                                         (((x) & VBGREGISTER_UPHY_VBG_EN_MASK) >> VBGREGISTER_UPHY_VBG_EN_LSB)
#define VBGREGISTER_UPHY_VBG_EN_SET(x)                                         (((0 | (x)) << VBGREGISTER_UPHY_VBG_EN_LSB) & VBGREGISTER_UPHY_VBG_EN_MASK)
#define VBGREGISTER_UPHY_VBG_EN_RESET                                          0x1
#define VBGREGISTER_UPHY_VBG_ADJ_LSB                                           0
#define VBGREGISTER_UPHY_VBG_ADJ_MSB                                           2
#define VBGREGISTER_UPHY_VBG_ADJ_MASK                                          0x7
#define VBGREGISTER_UPHY_VBG_ADJ_GET(x)                                        (((x) & VBGREGISTER_UPHY_VBG_ADJ_MASK) >> VBGREGISTER_UPHY_VBG_ADJ_LSB)
#define VBGREGISTER_UPHY_VBG_ADJ_SET(x)                                        (((0 | (x)) << VBGREGISTER_UPHY_VBG_ADJ_LSB) & VBGREGISTER_UPHY_VBG_ADJ_MASK)
#define VBGREGISTER_UPHY_VBG_ADJ_RESET                                         0x4
#define VBGREGISTER_ADDRESS                                                    (0x2a8 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define VBGREGISTER_RSTMASK                                                    0x17
#define VBGREGISTER_RESET                                                      0x14

// 0x2ac (MBIASREGISTER)
#define MBIASREGISTER_UPHY_MBIAS_SPARE_LSB                                     8
#define MBIASREGISTER_UPHY_MBIAS_SPARE_MSB                                     15
#define MBIASREGISTER_UPHY_MBIAS_SPARE_MASK                                    0xff00
#define MBIASREGISTER_UPHY_MBIAS_SPARE_GET(x)                                  (((x) & MBIASREGISTER_UPHY_MBIAS_SPARE_MASK) >> MBIASREGISTER_UPHY_MBIAS_SPARE_LSB)
#define MBIASREGISTER_UPHY_MBIAS_SPARE_SET(x)                                  (((0 | (x)) << MBIASREGISTER_UPHY_MBIAS_SPARE_LSB) & MBIASREGISTER_UPHY_MBIAS_SPARE_MASK)
#define MBIASREGISTER_UPHY_MBIAS_SPARE_RESET                                   0x0
#define MBIASREGISTER_UPHY_MBIAS_ICC_OPA_EN_LSB                                3
#define MBIASREGISTER_UPHY_MBIAS_ICC_OPA_EN_MSB                                3
#define MBIASREGISTER_UPHY_MBIAS_ICC_OPA_EN_MASK                               0x8
#define MBIASREGISTER_UPHY_MBIAS_ICC_OPA_EN_GET(x)                             (((x) & MBIASREGISTER_UPHY_MBIAS_ICC_OPA_EN_MASK) >> MBIASREGISTER_UPHY_MBIAS_ICC_OPA_EN_LSB)
#define MBIASREGISTER_UPHY_MBIAS_ICC_OPA_EN_SET(x)                             (((0 | (x)) << MBIASREGISTER_UPHY_MBIAS_ICC_OPA_EN_LSB) & MBIASREGISTER_UPHY_MBIAS_ICC_OPA_EN_MASK)
#define MBIASREGISTER_UPHY_MBIAS_ICC_OPA_EN_RESET                              0x1
#define MBIASREGISTER_UPHY_MBIAS_ICC_PHY_EN_LSB                                2
#define MBIASREGISTER_UPHY_MBIAS_ICC_PHY_EN_MSB                                2
#define MBIASREGISTER_UPHY_MBIAS_ICC_PHY_EN_MASK                               0x4
#define MBIASREGISTER_UPHY_MBIAS_ICC_PHY_EN_GET(x)                             (((x) & MBIASREGISTER_UPHY_MBIAS_ICC_PHY_EN_MASK) >> MBIASREGISTER_UPHY_MBIAS_ICC_PHY_EN_LSB)
#define MBIASREGISTER_UPHY_MBIAS_ICC_PHY_EN_SET(x)                             (((0 | (x)) << MBIASREGISTER_UPHY_MBIAS_ICC_PHY_EN_LSB) & MBIASREGISTER_UPHY_MBIAS_ICC_PHY_EN_MASK)
#define MBIASREGISTER_UPHY_MBIAS_ICC_PHY_EN_RESET                              0x1
#define MBIASREGISTER_UPHY_MBIAS_IPP_OPA_EN_LSB                                1
#define MBIASREGISTER_UPHY_MBIAS_IPP_OPA_EN_MSB                                1
#define MBIASREGISTER_UPHY_MBIAS_IPP_OPA_EN_MASK                               0x2
#define MBIASREGISTER_UPHY_MBIAS_IPP_OPA_EN_GET(x)                             (((x) & MBIASREGISTER_UPHY_MBIAS_IPP_OPA_EN_MASK) >> MBIASREGISTER_UPHY_MBIAS_IPP_OPA_EN_LSB)
#define MBIASREGISTER_UPHY_MBIAS_IPP_OPA_EN_SET(x)                             (((0 | (x)) << MBIASREGISTER_UPHY_MBIAS_IPP_OPA_EN_LSB) & MBIASREGISTER_UPHY_MBIAS_IPP_OPA_EN_MASK)
#define MBIASREGISTER_UPHY_MBIAS_IPP_OPA_EN_RESET                              0x1
#define MBIASREGISTER_UPHY_MBIAS_IPP_PHY_EN_LSB                                0
#define MBIASREGISTER_UPHY_MBIAS_IPP_PHY_EN_MSB                                0
#define MBIASREGISTER_UPHY_MBIAS_IPP_PHY_EN_MASK                               0x1
#define MBIASREGISTER_UPHY_MBIAS_IPP_PHY_EN_GET(x)                             (((x) & MBIASREGISTER_UPHY_MBIAS_IPP_PHY_EN_MASK) >> MBIASREGISTER_UPHY_MBIAS_IPP_PHY_EN_LSB)
#define MBIASREGISTER_UPHY_MBIAS_IPP_PHY_EN_SET(x)                             (((0 | (x)) << MBIASREGISTER_UPHY_MBIAS_IPP_PHY_EN_LSB) & MBIASREGISTER_UPHY_MBIAS_IPP_PHY_EN_MASK)
#define MBIASREGISTER_UPHY_MBIAS_IPP_PHY_EN_RESET                              0x1
#define MBIASREGISTER_ADDRESS                                                  (0x2ac + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define MBIASREGISTER_RSTMASK                                                  0xff0f
#define MBIASREGISTER_RESET                                                    0xf

// 0x2b0 (LDOREGISTER)
#define LDOREGISTER_UPHY_LDORES_IDDQ_TEST_EN_LSB                               15
#define LDOREGISTER_UPHY_LDORES_IDDQ_TEST_EN_MSB                               15
#define LDOREGISTER_UPHY_LDORES_IDDQ_TEST_EN_MASK                              0x8000
#define LDOREGISTER_UPHY_LDORES_IDDQ_TEST_EN_GET(x)                            (((x) & LDOREGISTER_UPHY_LDORES_IDDQ_TEST_EN_MASK) >> LDOREGISTER_UPHY_LDORES_IDDQ_TEST_EN_LSB)
#define LDOREGISTER_UPHY_LDORES_IDDQ_TEST_EN_SET(x)                            (((0 | (x)) << LDOREGISTER_UPHY_LDORES_IDDQ_TEST_EN_LSB) & LDOREGISTER_UPHY_LDORES_IDDQ_TEST_EN_MASK)
#define LDOREGISTER_UPHY_LDORES_IDDQ_TEST_EN_RESET                             0x0
#define LDOREGISTER_UPHY_LDO_EN_LSB                                            12
#define LDOREGISTER_UPHY_LDO_EN_MSB                                            12
#define LDOREGISTER_UPHY_LDO_EN_MASK                                           0x1000
#define LDOREGISTER_UPHY_LDO_EN_GET(x)                                         (((x) & LDOREGISTER_UPHY_LDO_EN_MASK) >> LDOREGISTER_UPHY_LDO_EN_LSB)
#define LDOREGISTER_UPHY_LDO_EN_SET(x)                                         (((0 | (x)) << LDOREGISTER_UPHY_LDO_EN_LSB) & LDOREGISTER_UPHY_LDO_EN_MASK)
#define LDOREGISTER_UPHY_LDO_EN_RESET                                          0x1
#define LDOREGISTER_UPHY_LDO_CUR_LIMIT_EN_LSB                                  8
#define LDOREGISTER_UPHY_LDO_CUR_LIMIT_EN_MSB                                  8
#define LDOREGISTER_UPHY_LDO_CUR_LIMIT_EN_MASK                                 0x100
#define LDOREGISTER_UPHY_LDO_CUR_LIMIT_EN_GET(x)                               (((x) & LDOREGISTER_UPHY_LDO_CUR_LIMIT_EN_MASK) >> LDOREGISTER_UPHY_LDO_CUR_LIMIT_EN_LSB)
#define LDOREGISTER_UPHY_LDO_CUR_LIMIT_EN_SET(x)                               (((0 | (x)) << LDOREGISTER_UPHY_LDO_CUR_LIMIT_EN_LSB) & LDOREGISTER_UPHY_LDO_CUR_LIMIT_EN_MASK)
#define LDOREGISTER_UPHY_LDO_CUR_LIMIT_EN_RESET                                0x1
#define LDOREGISTER_UPHY_LDO_CUR_LIMIT_ADJ_LSB                                 4
#define LDOREGISTER_UPHY_LDO_CUR_LIMIT_ADJ_MSB                                 6
#define LDOREGISTER_UPHY_LDO_CUR_LIMIT_ADJ_MASK                                0x70
#define LDOREGISTER_UPHY_LDO_CUR_LIMIT_ADJ_GET(x)                              (((x) & LDOREGISTER_UPHY_LDO_CUR_LIMIT_ADJ_MASK) >> LDOREGISTER_UPHY_LDO_CUR_LIMIT_ADJ_LSB)
#define LDOREGISTER_UPHY_LDO_CUR_LIMIT_ADJ_SET(x)                              (((0 | (x)) << LDOREGISTER_UPHY_LDO_CUR_LIMIT_ADJ_LSB) & LDOREGISTER_UPHY_LDO_CUR_LIMIT_ADJ_MASK)
#define LDOREGISTER_UPHY_LDO_CUR_LIMIT_ADJ_RESET                               0x4
#define LDOREGISTER_UPHY_LDO_VOUT_ADJ_LSB                                      0
#define LDOREGISTER_UPHY_LDO_VOUT_ADJ_MSB                                      2
#define LDOREGISTER_UPHY_LDO_VOUT_ADJ_MASK                                     0x7
#define LDOREGISTER_UPHY_LDO_VOUT_ADJ_GET(x)                                   (((x) & LDOREGISTER_UPHY_LDO_VOUT_ADJ_MASK) >> LDOREGISTER_UPHY_LDO_VOUT_ADJ_LSB)
#define LDOREGISTER_UPHY_LDO_VOUT_ADJ_SET(x)                                   (((0 | (x)) << LDOREGISTER_UPHY_LDO_VOUT_ADJ_LSB) & LDOREGISTER_UPHY_LDO_VOUT_ADJ_MASK)
#define LDOREGISTER_UPHY_LDO_VOUT_ADJ_RESET                                    0x4
#define LDOREGISTER_ADDRESS                                                    (0x2b0 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define LDOREGISTER_RSTMASK                                                    0x9177
#define LDOREGISTER_RESET                                                      0x1144

// 0x2b4 (VCOCALIBRATIONMODE0UPANDLOWCODE)
#define VCOCALIBRATIONMODE0UPANDLOWCODE_PLL_VCO_CALIB_CODE_MODE0_UP_LSB        8
#define VCOCALIBRATIONMODE0UPANDLOWCODE_PLL_VCO_CALIB_CODE_MODE0_UP_MSB        13
#define VCOCALIBRATIONMODE0UPANDLOWCODE_PLL_VCO_CALIB_CODE_MODE0_UP_MASK       0x3f00
#define VCOCALIBRATIONMODE0UPANDLOWCODE_PLL_VCO_CALIB_CODE_MODE0_UP_GET(x)     (((x) & VCOCALIBRATIONMODE0UPANDLOWCODE_PLL_VCO_CALIB_CODE_MODE0_UP_MASK) >> VCOCALIBRATIONMODE0UPANDLOWCODE_PLL_VCO_CALIB_CODE_MODE0_UP_LSB)
#define VCOCALIBRATIONMODE0UPANDLOWCODE_PLL_VCO_CALIB_CODE_MODE0_UP_SET(x)     (((0 | (x)) << VCOCALIBRATIONMODE0UPANDLOWCODE_PLL_VCO_CALIB_CODE_MODE0_UP_LSB) & VCOCALIBRATIONMODE0UPANDLOWCODE_PLL_VCO_CALIB_CODE_MODE0_UP_MASK)
#define VCOCALIBRATIONMODE0UPANDLOWCODE_PLL_VCO_CALIB_CODE_MODE0_UP_RESET      0x34
#define VCOCALIBRATIONMODE0UPANDLOWCODE_PLL_VCO_CALIB_CODE_MODE0_LOW_LSB       0
#define VCOCALIBRATIONMODE0UPANDLOWCODE_PLL_VCO_CALIB_CODE_MODE0_LOW_MSB       5
#define VCOCALIBRATIONMODE0UPANDLOWCODE_PLL_VCO_CALIB_CODE_MODE0_LOW_MASK      0x3f
#define VCOCALIBRATIONMODE0UPANDLOWCODE_PLL_VCO_CALIB_CODE_MODE0_LOW_GET(x)    (((x) & VCOCALIBRATIONMODE0UPANDLOWCODE_PLL_VCO_CALIB_CODE_MODE0_LOW_MASK) >> VCOCALIBRATIONMODE0UPANDLOWCODE_PLL_VCO_CALIB_CODE_MODE0_LOW_LSB)
#define VCOCALIBRATIONMODE0UPANDLOWCODE_PLL_VCO_CALIB_CODE_MODE0_LOW_SET(x)    (((0 | (x)) << VCOCALIBRATIONMODE0UPANDLOWCODE_PLL_VCO_CALIB_CODE_MODE0_LOW_LSB) & VCOCALIBRATIONMODE0UPANDLOWCODE_PLL_VCO_CALIB_CODE_MODE0_LOW_MASK)
#define VCOCALIBRATIONMODE0UPANDLOWCODE_PLL_VCO_CALIB_CODE_MODE0_LOW_RESET     0x2c
#define VCOCALIBRATIONMODE0UPANDLOWCODE_ADDRESS                                (0x2b4 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define VCOCALIBRATIONMODE0UPANDLOWCODE_RSTMASK                                0x3f3f
#define VCOCALIBRATIONMODE0UPANDLOWCODE_RESET                                  0x342c

// 0x2b8 (VCOCALIBRATIONMODE1ANDMODE0NORMALCODE)
#define VCOCALIBRATIONMODE1ANDMODE0NORMALCODE_PLL_VCO_CALIB_CODE_MODE1_NORMAL_LSB 8
#define VCOCALIBRATIONMODE1ANDMODE0NORMALCODE_PLL_VCO_CALIB_CODE_MODE1_NORMAL_MSB 13
#define VCOCALIBRATIONMODE1ANDMODE0NORMALCODE_PLL_VCO_CALIB_CODE_MODE1_NORMAL_MASK 0x3f00
#define VCOCALIBRATIONMODE1ANDMODE0NORMALCODE_PLL_VCO_CALIB_CODE_MODE1_NORMAL_GET(x) (((x) & VCOCALIBRATIONMODE1ANDMODE0NORMALCODE_PLL_VCO_CALIB_CODE_MODE1_NORMAL_MASK) >> VCOCALIBRATIONMODE1ANDMODE0NORMALCODE_PLL_VCO_CALIB_CODE_MODE1_NORMAL_LSB)
#define VCOCALIBRATIONMODE1ANDMODE0NORMALCODE_PLL_VCO_CALIB_CODE_MODE1_NORMAL_SET(x) (((0 | (x)) << VCOCALIBRATIONMODE1ANDMODE0NORMALCODE_PLL_VCO_CALIB_CODE_MODE1_NORMAL_LSB) & VCOCALIBRATIONMODE1ANDMODE0NORMALCODE_PLL_VCO_CALIB_CODE_MODE1_NORMAL_MASK)
#define VCOCALIBRATIONMODE1ANDMODE0NORMALCODE_PLL_VCO_CALIB_CODE_MODE1_NORMAL_RESET 0x28
#define VCOCALIBRATIONMODE1ANDMODE0NORMALCODE_PLL_VCO_CALIB_CODE_MODE0_NORMAL_LSB 0
#define VCOCALIBRATIONMODE1ANDMODE0NORMALCODE_PLL_VCO_CALIB_CODE_MODE0_NORMAL_MSB 5
#define VCOCALIBRATIONMODE1ANDMODE0NORMALCODE_PLL_VCO_CALIB_CODE_MODE0_NORMAL_MASK 0x3f
#define VCOCALIBRATIONMODE1ANDMODE0NORMALCODE_PLL_VCO_CALIB_CODE_MODE0_NORMAL_GET(x) (((x) & VCOCALIBRATIONMODE1ANDMODE0NORMALCODE_PLL_VCO_CALIB_CODE_MODE0_NORMAL_MASK) >> VCOCALIBRATIONMODE1ANDMODE0NORMALCODE_PLL_VCO_CALIB_CODE_MODE0_NORMAL_LSB)
#define VCOCALIBRATIONMODE1ANDMODE0NORMALCODE_PLL_VCO_CALIB_CODE_MODE0_NORMAL_SET(x) (((0 | (x)) << VCOCALIBRATIONMODE1ANDMODE0NORMALCODE_PLL_VCO_CALIB_CODE_MODE0_NORMAL_LSB) & VCOCALIBRATIONMODE1ANDMODE0NORMALCODE_PLL_VCO_CALIB_CODE_MODE0_NORMAL_MASK)
#define VCOCALIBRATIONMODE1ANDMODE0NORMALCODE_PLL_VCO_CALIB_CODE_MODE0_NORMAL_RESET 0x30
#define VCOCALIBRATIONMODE1ANDMODE0NORMALCODE_ADDRESS                          (0x2b8 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define VCOCALIBRATIONMODE1ANDMODE0NORMALCODE_RSTMASK                          0x3f3f
#define VCOCALIBRATIONMODE1ANDMODE0NORMALCODE_RESET                            0x2830

// 0x2bc (VCOCALIBRATIONMODE1UPANDLOWCODE)
#define VCOCALIBRATIONMODE1UPANDLOWCODE_PLL_VCO_CALIB_CODE_MODE1_UP_LSB        8
#define VCOCALIBRATIONMODE1UPANDLOWCODE_PLL_VCO_CALIB_CODE_MODE1_UP_MSB        13
#define VCOCALIBRATIONMODE1UPANDLOWCODE_PLL_VCO_CALIB_CODE_MODE1_UP_MASK       0x3f00
#define VCOCALIBRATIONMODE1UPANDLOWCODE_PLL_VCO_CALIB_CODE_MODE1_UP_GET(x)     (((x) & VCOCALIBRATIONMODE1UPANDLOWCODE_PLL_VCO_CALIB_CODE_MODE1_UP_MASK) >> VCOCALIBRATIONMODE1UPANDLOWCODE_PLL_VCO_CALIB_CODE_MODE1_UP_LSB)
#define VCOCALIBRATIONMODE1UPANDLOWCODE_PLL_VCO_CALIB_CODE_MODE1_UP_SET(x)     (((0 | (x)) << VCOCALIBRATIONMODE1UPANDLOWCODE_PLL_VCO_CALIB_CODE_MODE1_UP_LSB) & VCOCALIBRATIONMODE1UPANDLOWCODE_PLL_VCO_CALIB_CODE_MODE1_UP_MASK)
#define VCOCALIBRATIONMODE1UPANDLOWCODE_PLL_VCO_CALIB_CODE_MODE1_UP_RESET      0x2c
#define VCOCALIBRATIONMODE1UPANDLOWCODE_PLL_VCO_CALIB_CODE_MODE1_LOW_LSB       0
#define VCOCALIBRATIONMODE1UPANDLOWCODE_PLL_VCO_CALIB_CODE_MODE1_LOW_MSB       5
#define VCOCALIBRATIONMODE1UPANDLOWCODE_PLL_VCO_CALIB_CODE_MODE1_LOW_MASK      0x3f
#define VCOCALIBRATIONMODE1UPANDLOWCODE_PLL_VCO_CALIB_CODE_MODE1_LOW_GET(x)    (((x) & VCOCALIBRATIONMODE1UPANDLOWCODE_PLL_VCO_CALIB_CODE_MODE1_LOW_MASK) >> VCOCALIBRATIONMODE1UPANDLOWCODE_PLL_VCO_CALIB_CODE_MODE1_LOW_LSB)
#define VCOCALIBRATIONMODE1UPANDLOWCODE_PLL_VCO_CALIB_CODE_MODE1_LOW_SET(x)    (((0 | (x)) << VCOCALIBRATIONMODE1UPANDLOWCODE_PLL_VCO_CALIB_CODE_MODE1_LOW_LSB) & VCOCALIBRATIONMODE1UPANDLOWCODE_PLL_VCO_CALIB_CODE_MODE1_LOW_MASK)
#define VCOCALIBRATIONMODE1UPANDLOWCODE_PLL_VCO_CALIB_CODE_MODE1_LOW_RESET     0x24
#define VCOCALIBRATIONMODE1UPANDLOWCODE_ADDRESS                                (0x2bc + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define VCOCALIBRATIONMODE1UPANDLOWCODE_RSTMASK                                0x3f3f
#define VCOCALIBRATIONMODE1UPANDLOWCODE_RESET                                  0x2c24

// 0x2c0 (PCS_STATUS1)
#define PCS_STATUS1_ANA_EN_LSB                                                 15
#define PCS_STATUS1_ANA_EN_MSB                                                 15
#define PCS_STATUS1_ANA_EN_MASK                                                0x8000
#define PCS_STATUS1_ANA_EN_GET(x)                                              (((x) & PCS_STATUS1_ANA_EN_MASK) >> PCS_STATUS1_ANA_EN_LSB)
#define PCS_STATUS1_ANA_EN_SET(x)                                              (((0 | (x)) << PCS_STATUS1_ANA_EN_LSB) & PCS_STATUS1_ANA_EN_MASK)
#define PCS_STATUS1_ANA_EN_RESET                                               0x0
#define PCS_STATUS1_REFCLK_EN_LSB                                              14
#define PCS_STATUS1_REFCLK_EN_MSB                                              14
#define PCS_STATUS1_REFCLK_EN_MASK                                             0x4000
#define PCS_STATUS1_REFCLK_EN_GET(x)                                           (((x) & PCS_STATUS1_REFCLK_EN_MASK) >> PCS_STATUS1_REFCLK_EN_LSB)
#define PCS_STATUS1_REFCLK_EN_SET(x)                                           (((0 | (x)) << PCS_STATUS1_REFCLK_EN_LSB) & PCS_STATUS1_REFCLK_EN_MASK)
#define PCS_STATUS1_REFCLK_EN_RESET                                            0x1
#define PCS_STATUS1_PLL_EN_LSB                                                 13
#define PCS_STATUS1_PLL_EN_MSB                                                 13
#define PCS_STATUS1_PLL_EN_MASK                                                0x2000
#define PCS_STATUS1_PLL_EN_GET(x)                                              (((x) & PCS_STATUS1_PLL_EN_MASK) >> PCS_STATUS1_PLL_EN_LSB)
#define PCS_STATUS1_PLL_EN_SET(x)                                              (((0 | (x)) << PCS_STATUS1_PLL_EN_LSB) & PCS_STATUS1_PLL_EN_MASK)
#define PCS_STATUS1_PLL_EN_RESET                                               0x0
#define PCS_STATUS1_RATE_ANA_LSB                                               12
#define PCS_STATUS1_RATE_ANA_MSB                                               12
#define PCS_STATUS1_RATE_ANA_MASK                                              0x1000
#define PCS_STATUS1_RATE_ANA_GET(x)                                            (((x) & PCS_STATUS1_RATE_ANA_MASK) >> PCS_STATUS1_RATE_ANA_LSB)
#define PCS_STATUS1_RATE_ANA_SET(x)                                            (((0 | (x)) << PCS_STATUS1_RATE_ANA_LSB) & PCS_STATUS1_RATE_ANA_MASK)
#define PCS_STATUS1_RATE_ANA_RESET                                             0x0
#define PCS_STATUS1_RX_EN_LSB                                                  11
#define PCS_STATUS1_RX_EN_MSB                                                  11
#define PCS_STATUS1_RX_EN_MASK                                                 0x800
#define PCS_STATUS1_RX_EN_GET(x)                                               (((x) & PCS_STATUS1_RX_EN_MASK) >> PCS_STATUS1_RX_EN_LSB)
#define PCS_STATUS1_RX_EN_SET(x)                                               (((0 | (x)) << PCS_STATUS1_RX_EN_LSB) & PCS_STATUS1_RX_EN_MASK)
#define PCS_STATUS1_RX_EN_RESET                                                0x0
#define PCS_STATUS1_TX_BEACON_EN_LSB                                           10
#define PCS_STATUS1_TX_BEACON_EN_MSB                                           10
#define PCS_STATUS1_TX_BEACON_EN_MASK                                          0x400
#define PCS_STATUS1_TX_BEACON_EN_GET(x)                                        (((x) & PCS_STATUS1_TX_BEACON_EN_MASK) >> PCS_STATUS1_TX_BEACON_EN_LSB)
#define PCS_STATUS1_TX_BEACON_EN_SET(x)                                        (((0 | (x)) << PCS_STATUS1_TX_BEACON_EN_LSB) & PCS_STATUS1_TX_BEACON_EN_MASK)
#define PCS_STATUS1_TX_BEACON_EN_RESET                                         0x0
#define PCS_STATUS1_RX_BEACON_LSB                                              9
#define PCS_STATUS1_RX_BEACON_MSB                                              9
#define PCS_STATUS1_RX_BEACON_MASK                                             0x200
#define PCS_STATUS1_RX_BEACON_GET(x)                                           (((x) & PCS_STATUS1_RX_BEACON_MASK) >> PCS_STATUS1_RX_BEACON_LSB)
#define PCS_STATUS1_RX_BEACON_SET(x)                                           (((0 | (x)) << PCS_STATUS1_RX_BEACON_LSB) & PCS_STATUS1_RX_BEACON_MASK)
#define PCS_STATUS1_RX_BEACON_RESET                                            0x0
#define PCS_STATUS1_RX_VALID_ANA_LSB                                           8
#define PCS_STATUS1_RX_VALID_ANA_MSB                                           8
#define PCS_STATUS1_RX_VALID_ANA_MASK                                          0x100
#define PCS_STATUS1_RX_VALID_ANA_GET(x)                                        (((x) & PCS_STATUS1_RX_VALID_ANA_MASK) >> PCS_STATUS1_RX_VALID_ANA_LSB)
#define PCS_STATUS1_RX_VALID_ANA_SET(x)                                        (((0 | (x)) << PCS_STATUS1_RX_VALID_ANA_LSB) & PCS_STATUS1_RX_VALID_ANA_MASK)
#define PCS_STATUS1_RX_VALID_ANA_RESET                                         0x0
#define PCS_STATUS1_RX_AFE_EN_LSB                                              7
#define PCS_STATUS1_RX_AFE_EN_MSB                                              7
#define PCS_STATUS1_RX_AFE_EN_MASK                                             0x80
#define PCS_STATUS1_RX_AFE_EN_GET(x)                                           (((x) & PCS_STATUS1_RX_AFE_EN_MASK) >> PCS_STATUS1_RX_AFE_EN_LSB)
#define PCS_STATUS1_RX_AFE_EN_SET(x)                                           (((0 | (x)) << PCS_STATUS1_RX_AFE_EN_LSB) & PCS_STATUS1_RX_AFE_EN_MASK)
#define PCS_STATUS1_RX_AFE_EN_RESET                                            0x1
#define PCS_STATUS1_RX_SA_PI_EN_LSB                                            6
#define PCS_STATUS1_RX_SA_PI_EN_MSB                                            6
#define PCS_STATUS1_RX_SA_PI_EN_MASK                                           0x40
#define PCS_STATUS1_RX_SA_PI_EN_GET(x)                                         (((x) & PCS_STATUS1_RX_SA_PI_EN_MASK) >> PCS_STATUS1_RX_SA_PI_EN_LSB)
#define PCS_STATUS1_RX_SA_PI_EN_SET(x)                                         (((0 | (x)) << PCS_STATUS1_RX_SA_PI_EN_LSB) & PCS_STATUS1_RX_SA_PI_EN_MASK)
#define PCS_STATUS1_RX_SA_PI_EN_RESET                                          0x1
#define PCS_STATUS1_RX_LOS_EN_LSB                                              5
#define PCS_STATUS1_RX_LOS_EN_MSB                                              5
#define PCS_STATUS1_RX_LOS_EN_MASK                                             0x20
#define PCS_STATUS1_RX_LOS_EN_GET(x)                                           (((x) & PCS_STATUS1_RX_LOS_EN_MASK) >> PCS_STATUS1_RX_LOS_EN_LSB)
#define PCS_STATUS1_RX_LOS_EN_SET(x)                                           (((0 | (x)) << PCS_STATUS1_RX_LOS_EN_LSB) & PCS_STATUS1_RX_LOS_EN_MASK)
#define PCS_STATUS1_RX_LOS_EN_RESET                                            0x1
#define PCS_STATUS1_IBIAS_EN_LSB                                               4
#define PCS_STATUS1_IBIAS_EN_MSB                                               4
#define PCS_STATUS1_IBIAS_EN_MASK                                              0x10
#define PCS_STATUS1_IBIAS_EN_GET(x)                                            (((x) & PCS_STATUS1_IBIAS_EN_MASK) >> PCS_STATUS1_IBIAS_EN_LSB)
#define PCS_STATUS1_IBIAS_EN_SET(x)                                            (((0 | (x)) << PCS_STATUS1_IBIAS_EN_LSB) & PCS_STATUS1_IBIAS_EN_MASK)
#define PCS_STATUS1_IBIAS_EN_RESET                                             0x1
#define PCS_STATUS1_TX_EN_LSB                                                  3
#define PCS_STATUS1_TX_EN_MSB                                                  3
#define PCS_STATUS1_TX_EN_MASK                                                 0x8
#define PCS_STATUS1_TX_EN_GET(x)                                               (((x) & PCS_STATUS1_TX_EN_MASK) >> PCS_STATUS1_TX_EN_LSB)
#define PCS_STATUS1_TX_EN_SET(x)                                               (((0 | (x)) << PCS_STATUS1_TX_EN_LSB) & PCS_STATUS1_TX_EN_MASK)
#define PCS_STATUS1_TX_EN_RESET                                                0x0
#define PCS_STATUS1_TX_IDLE_LSB                                                2
#define PCS_STATUS1_TX_IDLE_MSB                                                2
#define PCS_STATUS1_TX_IDLE_MASK                                               0x4
#define PCS_STATUS1_TX_IDLE_GET(x)                                             (((x) & PCS_STATUS1_TX_IDLE_MASK) >> PCS_STATUS1_TX_IDLE_LSB)
#define PCS_STATUS1_TX_IDLE_SET(x)                                             (((0 | (x)) << PCS_STATUS1_TX_IDLE_LSB) & PCS_STATUS1_TX_IDLE_MASK)
#define PCS_STATUS1_TX_IDLE_RESET                                              0x0
#define PCS_STATUS1_TXOFF_HIZ_EN_LSB                                           1
#define PCS_STATUS1_TXOFF_HIZ_EN_MSB                                           1
#define PCS_STATUS1_TXOFF_HIZ_EN_MASK                                          0x2
#define PCS_STATUS1_TXOFF_HIZ_EN_GET(x)                                        (((x) & PCS_STATUS1_TXOFF_HIZ_EN_MASK) >> PCS_STATUS1_TXOFF_HIZ_EN_LSB)
#define PCS_STATUS1_TXOFF_HIZ_EN_SET(x)                                        (((0 | (x)) << PCS_STATUS1_TXOFF_HIZ_EN_LSB) & PCS_STATUS1_TXOFF_HIZ_EN_MASK)
#define PCS_STATUS1_TXOFF_HIZ_EN_RESET                                         0x1
#define PCS_STATUS1_TXVCM_EN_LSB                                               0
#define PCS_STATUS1_TXVCM_EN_MSB                                               0
#define PCS_STATUS1_TXVCM_EN_MASK                                              0x1
#define PCS_STATUS1_TXVCM_EN_GET(x)                                            (((x) & PCS_STATUS1_TXVCM_EN_MASK) >> PCS_STATUS1_TXVCM_EN_LSB)
#define PCS_STATUS1_TXVCM_EN_SET(x)                                            (((0 | (x)) << PCS_STATUS1_TXVCM_EN_LSB) & PCS_STATUS1_TXVCM_EN_MASK)
#define PCS_STATUS1_TXVCM_EN_RESET                                             0x1
#define PCS_STATUS1_ADDRESS                                                    (0x2c0 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PCS_STATUS1_RSTMASK                                                    0xffff
#define PCS_STATUS1_RESET                                                      0x40f3

// 0x2c4 (PCS_STATUS2)
#define PCS_STATUS2_EXIT_P2_LSB                                                15
#define PCS_STATUS2_EXIT_P2_MSB                                                15
#define PCS_STATUS2_EXIT_P2_MASK                                               0x8000
#define PCS_STATUS2_EXIT_P2_GET(x)                                             (((x) & PCS_STATUS2_EXIT_P2_MASK) >> PCS_STATUS2_EXIT_P2_LSB)
#define PCS_STATUS2_EXIT_P2_SET(x)                                             (((0 | (x)) << PCS_STATUS2_EXIT_P2_LSB) & PCS_STATUS2_EXIT_P2_MASK)
#define PCS_STATUS2_EXIT_P2_RESET                                              0x0
#define PCS_STATUS2_PDW_ST_REF_LSB                                             8
#define PCS_STATUS2_PDW_ST_REF_MSB                                             14
#define PCS_STATUS2_PDW_ST_REF_MASK                                            0x7f00
#define PCS_STATUS2_PDW_ST_REF_GET(x)                                          (((x) & PCS_STATUS2_PDW_ST_REF_MASK) >> PCS_STATUS2_PDW_ST_REF_LSB)
#define PCS_STATUS2_PDW_ST_REF_SET(x)                                          (((0 | (x)) << PCS_STATUS2_PDW_ST_REF_LSB) & PCS_STATUS2_PDW_ST_REF_MASK)
#define PCS_STATUS2_PDW_ST_REF_RESET                                           0x0
#define PCS_STATUS2_PHYSTATUS_REF_P2_LSB                                       7
#define PCS_STATUS2_PHYSTATUS_REF_P2_MSB                                       7
#define PCS_STATUS2_PHYSTATUS_REF_P2_MASK                                      0x80
#define PCS_STATUS2_PHYSTATUS_REF_P2_GET(x)                                    (((x) & PCS_STATUS2_PHYSTATUS_REF_P2_MASK) >> PCS_STATUS2_PHYSTATUS_REF_P2_LSB)
#define PCS_STATUS2_PHYSTATUS_REF_P2_SET(x)                                    (((0 | (x)) << PCS_STATUS2_PHYSTATUS_REF_P2_LSB) & PCS_STATUS2_PHYSTATUS_REF_P2_MASK)
#define PCS_STATUS2_PHYSTATUS_REF_P2_RESET                                     0x1
#define PCS_STATUS2_PCLK_EN_LSB                                                6
#define PCS_STATUS2_PCLK_EN_MSB                                                6
#define PCS_STATUS2_PCLK_EN_MASK                                               0x40
#define PCS_STATUS2_PCLK_EN_GET(x)                                             (((x) & PCS_STATUS2_PCLK_EN_MASK) >> PCS_STATUS2_PCLK_EN_LSB)
#define PCS_STATUS2_PCLK_EN_SET(x)                                             (((0 | (x)) << PCS_STATUS2_PCLK_EN_LSB) & PCS_STATUS2_PCLK_EN_MASK)
#define PCS_STATUS2_PCLK_EN_RESET                                              0x0
#define PCS_STATUS2_SDS_TXCLK_EN_LSB                                           5
#define PCS_STATUS2_SDS_TXCLK_EN_MSB                                           5
#define PCS_STATUS2_SDS_TXCLK_EN_MASK                                          0x20
#define PCS_STATUS2_SDS_TXCLK_EN_GET(x)                                        (((x) & PCS_STATUS2_SDS_TXCLK_EN_MASK) >> PCS_STATUS2_SDS_TXCLK_EN_LSB)
#define PCS_STATUS2_SDS_TXCLK_EN_SET(x)                                        (((0 | (x)) << PCS_STATUS2_SDS_TXCLK_EN_LSB) & PCS_STATUS2_SDS_TXCLK_EN_MASK)
#define PCS_STATUS2_SDS_TXCLK_EN_RESET                                         0x0
#define PCS_STATUS2_SDS_RXCLK_EN_LSB                                           4
#define PCS_STATUS2_SDS_RXCLK_EN_MSB                                           4
#define PCS_STATUS2_SDS_RXCLK_EN_MASK                                          0x10
#define PCS_STATUS2_SDS_RXCLK_EN_GET(x)                                        (((x) & PCS_STATUS2_SDS_RXCLK_EN_MASK) >> PCS_STATUS2_SDS_RXCLK_EN_LSB)
#define PCS_STATUS2_SDS_RXCLK_EN_SET(x)                                        (((0 | (x)) << PCS_STATUS2_SDS_RXCLK_EN_LSB) & PCS_STATUS2_SDS_RXCLK_EN_MASK)
#define PCS_STATUS2_SDS_RXCLK_EN_RESET                                         0x0
#define PCS_STATUS2_SDS_RXCLK_EN_FORDEGLITCH_LSB                               3
#define PCS_STATUS2_SDS_RXCLK_EN_FORDEGLITCH_MSB                               3
#define PCS_STATUS2_SDS_RXCLK_EN_FORDEGLITCH_MASK                              0x8
#define PCS_STATUS2_SDS_RXCLK_EN_FORDEGLITCH_GET(x)                            (((x) & PCS_STATUS2_SDS_RXCLK_EN_FORDEGLITCH_MASK) >> PCS_STATUS2_SDS_RXCLK_EN_FORDEGLITCH_LSB)
#define PCS_STATUS2_SDS_RXCLK_EN_FORDEGLITCH_SET(x)                            (((0 | (x)) << PCS_STATUS2_SDS_RXCLK_EN_FORDEGLITCH_LSB) & PCS_STATUS2_SDS_RXCLK_EN_FORDEGLITCH_MASK)
#define PCS_STATUS2_SDS_RXCLK_EN_FORDEGLITCH_RESET                             0x0
#define PCS_STATUS2_SDS_RXCLK_RST_FORDEGLITCH_LSB                              2
#define PCS_STATUS2_SDS_RXCLK_RST_FORDEGLITCH_MSB                              2
#define PCS_STATUS2_SDS_RXCLK_RST_FORDEGLITCH_MASK                             0x4
#define PCS_STATUS2_SDS_RXCLK_RST_FORDEGLITCH_GET(x)                           (((x) & PCS_STATUS2_SDS_RXCLK_RST_FORDEGLITCH_MASK) >> PCS_STATUS2_SDS_RXCLK_RST_FORDEGLITCH_LSB)
#define PCS_STATUS2_SDS_RXCLK_RST_FORDEGLITCH_SET(x)                           (((0 | (x)) << PCS_STATUS2_SDS_RXCLK_RST_FORDEGLITCH_LSB) & PCS_STATUS2_SDS_RXCLK_RST_FORDEGLITCH_MASK)
#define PCS_STATUS2_SDS_RXCLK_RST_FORDEGLITCH_RESET                            0x0
#define PCS_STATUS2_SDS_TXCLK_EN_FORDEGLITCH_LSB                               1
#define PCS_STATUS2_SDS_TXCLK_EN_FORDEGLITCH_MSB                               1
#define PCS_STATUS2_SDS_TXCLK_EN_FORDEGLITCH_MASK                              0x2
#define PCS_STATUS2_SDS_TXCLK_EN_FORDEGLITCH_GET(x)                            (((x) & PCS_STATUS2_SDS_TXCLK_EN_FORDEGLITCH_MASK) >> PCS_STATUS2_SDS_TXCLK_EN_FORDEGLITCH_LSB)
#define PCS_STATUS2_SDS_TXCLK_EN_FORDEGLITCH_SET(x)                            (((0 | (x)) << PCS_STATUS2_SDS_TXCLK_EN_FORDEGLITCH_LSB) & PCS_STATUS2_SDS_TXCLK_EN_FORDEGLITCH_MASK)
#define PCS_STATUS2_SDS_TXCLK_EN_FORDEGLITCH_RESET                             0x0
#define PCS_STATUS2_SDS_TXCLK_RST_FORDEGLITCH_LSB                              0
#define PCS_STATUS2_SDS_TXCLK_RST_FORDEGLITCH_MSB                              0
#define PCS_STATUS2_SDS_TXCLK_RST_FORDEGLITCH_MASK                             0x1
#define PCS_STATUS2_SDS_TXCLK_RST_FORDEGLITCH_GET(x)                           (((x) & PCS_STATUS2_SDS_TXCLK_RST_FORDEGLITCH_MASK) >> PCS_STATUS2_SDS_TXCLK_RST_FORDEGLITCH_LSB)
#define PCS_STATUS2_SDS_TXCLK_RST_FORDEGLITCH_SET(x)                           (((0 | (x)) << PCS_STATUS2_SDS_TXCLK_RST_FORDEGLITCH_LSB) & PCS_STATUS2_SDS_TXCLK_RST_FORDEGLITCH_MASK)
#define PCS_STATUS2_SDS_TXCLK_RST_FORDEGLITCH_RESET                            0x0
#define PCS_STATUS2_ADDRESS                                                    (0x2c4 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PCS_STATUS2_RSTMASK                                                    0xffff
#define PCS_STATUS2_RESET                                                      0x80

// 0x2c8 (PCS_STATUS3)
#define PCS_STATUS3_RXDET_REQ_LSB                                              15
#define PCS_STATUS3_RXDET_REQ_MSB                                              15
#define PCS_STATUS3_RXDET_REQ_MASK                                             0x8000
#define PCS_STATUS3_RXDET_REQ_GET(x)                                           (((x) & PCS_STATUS3_RXDET_REQ_MASK) >> PCS_STATUS3_RXDET_REQ_LSB)
#define PCS_STATUS3_RXDET_REQ_SET(x)                                           (((0 | (x)) << PCS_STATUS3_RXDET_REQ_LSB) & PCS_STATUS3_RXDET_REQ_MASK)
#define PCS_STATUS3_RXDET_REQ_RESET                                            0x0
#define PCS_STATUS3_RXDET_STATE_LSB                                            14
#define PCS_STATUS3_RXDET_STATE_MSB                                            14
#define PCS_STATUS3_RXDET_STATE_MASK                                           0x4000
#define PCS_STATUS3_RXDET_STATE_GET(x)                                         (((x) & PCS_STATUS3_RXDET_STATE_MASK) >> PCS_STATUS3_RXDET_STATE_LSB)
#define PCS_STATUS3_RXDET_STATE_SET(x)                                         (((0 | (x)) << PCS_STATUS3_RXDET_STATE_LSB) & PCS_STATUS3_RXDET_STATE_MASK)
#define PCS_STATUS3_RXDET_STATE_RESET                                          0x0
#define PCS_STATUS3_RX_LFPS_LSB                                                13
#define PCS_STATUS3_RX_LFPS_MSB                                                13
#define PCS_STATUS3_RX_LFPS_MASK                                               0x2000
#define PCS_STATUS3_RX_LFPS_GET(x)                                             (((x) & PCS_STATUS3_RX_LFPS_MASK) >> PCS_STATUS3_RX_LFPS_LSB)
#define PCS_STATUS3_RX_LFPS_SET(x)                                             (((0 | (x)) << PCS_STATUS3_RX_LFPS_LSB) & PCS_STATUS3_RX_LFPS_MASK)
#define PCS_STATUS3_RX_LFPS_RESET                                              0x0
#define PCS_STATUS3_PLL_LCKDET_LSB                                             12
#define PCS_STATUS3_PLL_LCKDET_MSB                                             12
#define PCS_STATUS3_PLL_LCKDET_MASK                                            0x1000
#define PCS_STATUS3_PLL_LCKDET_GET(x)                                          (((x) & PCS_STATUS3_PLL_LCKDET_MASK) >> PCS_STATUS3_PLL_LCKDET_LSB)
#define PCS_STATUS3_PLL_LCKDET_SET(x)                                          (((0 | (x)) << PCS_STATUS3_PLL_LCKDET_LSB) & PCS_STATUS3_PLL_LCKDET_MASK)
#define PCS_STATUS3_PLL_LCKDET_RESET                                           0x0
#define PCS_STATUS3_RESETN_LSB                                                 11
#define PCS_STATUS3_RESETN_MSB                                                 11
#define PCS_STATUS3_RESETN_MASK                                                0x800
#define PCS_STATUS3_RESETN_GET(x)                                              (((x) & PCS_STATUS3_RESETN_MASK) >> PCS_STATUS3_RESETN_LSB)
#define PCS_STATUS3_RESETN_SET(x)                                              (((0 | (x)) << PCS_STATUS3_RESETN_LSB) & PCS_STATUS3_RESETN_MASK)
#define PCS_STATUS3_RESETN_RESET                                               0x0
#define PCS_STATUS3_TXDETECRX_LSB                                              10
#define PCS_STATUS3_TXDETECRX_MSB                                              10
#define PCS_STATUS3_TXDETECRX_MASK                                             0x400
#define PCS_STATUS3_TXDETECRX_GET(x)                                           (((x) & PCS_STATUS3_TXDETECRX_MASK) >> PCS_STATUS3_TXDETECRX_LSB)
#define PCS_STATUS3_TXDETECRX_SET(x)                                           (((0 | (x)) << PCS_STATUS3_TXDETECRX_LSB) & PCS_STATUS3_TXDETECRX_MASK)
#define PCS_STATUS3_TXDETECRX_RESET                                            0x0
#define PCS_STATUS3_PHYMODE_LSB                                                8
#define PCS_STATUS3_PHYMODE_MSB                                                9
#define PCS_STATUS3_PHYMODE_MASK                                               0x300
#define PCS_STATUS3_PHYMODE_GET(x)                                             (((x) & PCS_STATUS3_PHYMODE_MASK) >> PCS_STATUS3_PHYMODE_LSB)
#define PCS_STATUS3_PHYMODE_SET(x)                                             (((0 | (x)) << PCS_STATUS3_PHYMODE_LSB) & PCS_STATUS3_PHYMODE_MASK)
#define PCS_STATUS3_PHYMODE_RESET                                              0x2
#define PCS_STATUS3_TXELECIDLE_LSB                                             7
#define PCS_STATUS3_TXELECIDLE_MSB                                             7
#define PCS_STATUS3_TXELECIDLE_MASK                                            0x80
#define PCS_STATUS3_TXELECIDLE_GET(x)                                          (((x) & PCS_STATUS3_TXELECIDLE_MASK) >> PCS_STATUS3_TXELECIDLE_LSB)
#define PCS_STATUS3_TXELECIDLE_SET(x)                                          (((0 | (x)) << PCS_STATUS3_TXELECIDLE_LSB) & PCS_STATUS3_TXELECIDLE_MASK)
#define PCS_STATUS3_TXELECIDLE_RESET                                           0x1
#define PCS_STATUS3_RATE_LSB                                                   6
#define PCS_STATUS3_RATE_MSB                                                   6
#define PCS_STATUS3_RATE_MASK                                                  0x40
#define PCS_STATUS3_RATE_GET(x)                                                (((x) & PCS_STATUS3_RATE_MASK) >> PCS_STATUS3_RATE_LSB)
#define PCS_STATUS3_RATE_SET(x)                                                (((0 | (x)) << PCS_STATUS3_RATE_LSB) & PCS_STATUS3_RATE_MASK)
#define PCS_STATUS3_RATE_RESET                                                 0x0
#define PCS_STATUS3_POWERDOWN_LSB                                              4
#define PCS_STATUS3_POWERDOWN_MSB                                              5
#define PCS_STATUS3_POWERDOWN_MASK                                             0x30
#define PCS_STATUS3_POWERDOWN_GET(x)                                           (((x) & PCS_STATUS3_POWERDOWN_MASK) >> PCS_STATUS3_POWERDOWN_LSB)
#define PCS_STATUS3_POWERDOWN_SET(x)                                           (((0 | (x)) << PCS_STATUS3_POWERDOWN_LSB) & PCS_STATUS3_POWERDOWN_MASK)
#define PCS_STATUS3_POWERDOWN_RESET                                            0x0
#define PCS_STATUS3_RXVALID_CORE_LSB                                           3
#define PCS_STATUS3_RXVALID_CORE_MSB                                           3
#define PCS_STATUS3_RXVALID_CORE_MASK                                          0x8
#define PCS_STATUS3_RXVALID_CORE_GET(x)                                        (((x) & PCS_STATUS3_RXVALID_CORE_MASK) >> PCS_STATUS3_RXVALID_CORE_LSB)
#define PCS_STATUS3_RXVALID_CORE_SET(x)                                        (((0 | (x)) << PCS_STATUS3_RXVALID_CORE_LSB) & PCS_STATUS3_RXVALID_CORE_MASK)
#define PCS_STATUS3_RXVALID_CORE_RESET                                         0x0
#define PCS_STATUS3_RXPOLARITY_LSB                                             2
#define PCS_STATUS3_RXPOLARITY_MSB                                             2
#define PCS_STATUS3_RXPOLARITY_MASK                                            0x4
#define PCS_STATUS3_RXPOLARITY_GET(x)                                          (((x) & PCS_STATUS3_RXPOLARITY_MASK) >> PCS_STATUS3_RXPOLARITY_LSB)
#define PCS_STATUS3_RXPOLARITY_SET(x)                                          (((0 | (x)) << PCS_STATUS3_RXPOLARITY_LSB) & PCS_STATUS3_RXPOLARITY_MASK)
#define PCS_STATUS3_RXPOLARITY_RESET                                           0x0
#define PCS_STATUS3_PHYSTATUS_LSB                                              1
#define PCS_STATUS3_PHYSTATUS_MSB                                              1
#define PCS_STATUS3_PHYSTATUS_MASK                                             0x2
#define PCS_STATUS3_PHYSTATUS_GET(x)                                           (((x) & PCS_STATUS3_PHYSTATUS_MASK) >> PCS_STATUS3_PHYSTATUS_LSB)
#define PCS_STATUS3_PHYSTATUS_SET(x)                                           (((0 | (x)) << PCS_STATUS3_PHYSTATUS_LSB) & PCS_STATUS3_PHYSTATUS_MASK)
#define PCS_STATUS3_PHYSTATUS_RESET                                            0x1
#define PCS_STATUS3_RXELECIDLE_LSB                                             0
#define PCS_STATUS3_RXELECIDLE_MSB                                             0
#define PCS_STATUS3_RXELECIDLE_MASK                                            0x1
#define PCS_STATUS3_RXELECIDLE_GET(x)                                          (((x) & PCS_STATUS3_RXELECIDLE_MASK) >> PCS_STATUS3_RXELECIDLE_LSB)
#define PCS_STATUS3_RXELECIDLE_SET(x)                                          (((0 | (x)) << PCS_STATUS3_RXELECIDLE_LSB) & PCS_STATUS3_RXELECIDLE_MASK)
#define PCS_STATUS3_RXELECIDLE_RESET                                           0x1
#define PCS_STATUS3_ADDRESS                                                    (0x2c8 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PCS_STATUS3_RSTMASK                                                    0xffff
#define PCS_STATUS3_RESET                                                      0x283

// 0x2cc (PCS_STATUS4)
#define PCS_STATUS4_EBUF_RSTN_LSB                                              12
#define PCS_STATUS4_EBUF_RSTN_MSB                                              12
#define PCS_STATUS4_EBUF_RSTN_MASK                                             0x1000
#define PCS_STATUS4_EBUF_RSTN_GET(x)                                           (((x) & PCS_STATUS4_EBUF_RSTN_MASK) >> PCS_STATUS4_EBUF_RSTN_LSB)
#define PCS_STATUS4_EBUF_RSTN_SET(x)                                           (((0 | (x)) << PCS_STATUS4_EBUF_RSTN_LSB) & PCS_STATUS4_EBUF_RSTN_MASK)
#define PCS_STATUS4_EBUF_RSTN_RESET                                            0x0
#define PCS_STATUS4_RX_VALID_QUAL_LSB                                          11
#define PCS_STATUS4_RX_VALID_QUAL_MSB                                          11
#define PCS_STATUS4_RX_VALID_QUAL_MASK                                         0x800
#define PCS_STATUS4_RX_VALID_QUAL_GET(x)                                       (((x) & PCS_STATUS4_RX_VALID_QUAL_MASK) >> PCS_STATUS4_RX_VALID_QUAL_LSB)
#define PCS_STATUS4_RX_VALID_QUAL_SET(x)                                       (((0 | (x)) << PCS_STATUS4_RX_VALID_QUAL_LSB) & PCS_STATUS4_RX_VALID_QUAL_MASK)
#define PCS_STATUS4_RX_VALID_QUAL_RESET                                        0x0
#define PCS_STATUS4_RX_VALIDN_QUAL_LSB                                         10
#define PCS_STATUS4_RX_VALIDN_QUAL_MSB                                         10
#define PCS_STATUS4_RX_VALIDN_QUAL_MASK                                        0x400
#define PCS_STATUS4_RX_VALIDN_QUAL_GET(x)                                      (((x) & PCS_STATUS4_RX_VALIDN_QUAL_MASK) >> PCS_STATUS4_RX_VALIDN_QUAL_LSB)
#define PCS_STATUS4_RX_VALIDN_QUAL_SET(x)                                      (((0 | (x)) << PCS_STATUS4_RX_VALIDN_QUAL_LSB) & PCS_STATUS4_RX_VALIDN_QUAL_MASK)
#define PCS_STATUS4_RX_VALIDN_QUAL_RESET                                       0x0
#define PCS_STATUS4_PHYSTATUS_PCLK_LSB                                         9
#define PCS_STATUS4_PHYSTATUS_PCLK_MSB                                         9
#define PCS_STATUS4_PHYSTATUS_PCLK_MASK                                        0x200
#define PCS_STATUS4_PHYSTATUS_PCLK_GET(x)                                      (((x) & PCS_STATUS4_PHYSTATUS_PCLK_MASK) >> PCS_STATUS4_PHYSTATUS_PCLK_LSB)
#define PCS_STATUS4_PHYSTATUS_PCLK_SET(x)                                      (((0 | (x)) << PCS_STATUS4_PHYSTATUS_PCLK_LSB) & PCS_STATUS4_PHYSTATUS_PCLK_MASK)
#define PCS_STATUS4_PHYSTATUS_PCLK_RESET                                       0x1
#define PCS_STATUS4_RECEVING_LSB                                               8
#define PCS_STATUS4_RECEVING_MSB                                               8
#define PCS_STATUS4_RECEVING_MASK                                              0x100
#define PCS_STATUS4_RECEVING_GET(x)                                            (((x) & PCS_STATUS4_RECEVING_MASK) >> PCS_STATUS4_RECEVING_LSB)
#define PCS_STATUS4_RECEVING_SET(x)                                            (((0 | (x)) << PCS_STATUS4_RECEVING_LSB) & PCS_STATUS4_RECEVING_MASK)
#define PCS_STATUS4_RECEVING_RESET                                             0x0
#define PCS_STATUS4_DECODE_ERROR0_LSB                                          7
#define PCS_STATUS4_DECODE_ERROR0_MSB                                          7
#define PCS_STATUS4_DECODE_ERROR0_MASK                                         0x80
#define PCS_STATUS4_DECODE_ERROR0_GET(x)                                       (((x) & PCS_STATUS4_DECODE_ERROR0_MASK) >> PCS_STATUS4_DECODE_ERROR0_LSB)
#define PCS_STATUS4_DECODE_ERROR0_SET(x)                                       (((0 | (x)) << PCS_STATUS4_DECODE_ERROR0_LSB) & PCS_STATUS4_DECODE_ERROR0_MASK)
#define PCS_STATUS4_DECODE_ERROR0_RESET                                        0x0
#define PCS_STATUS4_RXSTATUS_CORE_LSB                                          4
#define PCS_STATUS4_RXSTATUS_CORE_MSB                                          6
#define PCS_STATUS4_RXSTATUS_CORE_MASK                                         0x70
#define PCS_STATUS4_RXSTATUS_CORE_GET(x)                                       (((x) & PCS_STATUS4_RXSTATUS_CORE_MASK) >> PCS_STATUS4_RXSTATUS_CORE_LSB)
#define PCS_STATUS4_RXSTATUS_CORE_SET(x)                                       (((0 | (x)) << PCS_STATUS4_RXSTATUS_CORE_LSB) & PCS_STATUS4_RXSTATUS_CORE_MASK)
#define PCS_STATUS4_RXSTATUS_CORE_RESET                                        0x0
#define PCS_STATUS4_DECODE_ERROR1_LSB                                          3
#define PCS_STATUS4_DECODE_ERROR1_MSB                                          3
#define PCS_STATUS4_DECODE_ERROR1_MASK                                         0x8
#define PCS_STATUS4_DECODE_ERROR1_GET(x)                                       (((x) & PCS_STATUS4_DECODE_ERROR1_MASK) >> PCS_STATUS4_DECODE_ERROR1_LSB)
#define PCS_STATUS4_DECODE_ERROR1_SET(x)                                       (((0 | (x)) << PCS_STATUS4_DECODE_ERROR1_LSB) & PCS_STATUS4_DECODE_ERROR1_MASK)
#define PCS_STATUS4_DECODE_ERROR1_RESET                                        0x0
#define PCS_STATUS4_RXSTATUS_EBUF_LSB                                          0
#define PCS_STATUS4_RXSTATUS_EBUF_MSB                                          2
#define PCS_STATUS4_RXSTATUS_EBUF_MASK                                         0x7
#define PCS_STATUS4_RXSTATUS_EBUF_GET(x)                                       (((x) & PCS_STATUS4_RXSTATUS_EBUF_MASK) >> PCS_STATUS4_RXSTATUS_EBUF_LSB)
#define PCS_STATUS4_RXSTATUS_EBUF_SET(x)                                       (((0 | (x)) << PCS_STATUS4_RXSTATUS_EBUF_LSB) & PCS_STATUS4_RXSTATUS_EBUF_MASK)
#define PCS_STATUS4_RXSTATUS_EBUF_RESET                                        0x0
#define PCS_STATUS4_ADDRESS                                                    (0x2cc + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PCS_STATUS4_RSTMASK                                                    0x1fff
#define PCS_STATUS4_RESET                                                      0x200

// 0x2d0 (SNAPSHOTCONTROL)
#define SNAPSHOTCONTROL_SNAPSHOT_EN_LSB                                        15
#define SNAPSHOTCONTROL_SNAPSHOT_EN_MSB                                        15
#define SNAPSHOTCONTROL_SNAPSHOT_EN_MASK                                       0x8000
#define SNAPSHOTCONTROL_SNAPSHOT_EN_GET(x)                                     (((x) & SNAPSHOTCONTROL_SNAPSHOT_EN_MASK) >> SNAPSHOTCONTROL_SNAPSHOT_EN_LSB)
#define SNAPSHOTCONTROL_SNAPSHOT_EN_SET(x)                                     (((0 | (x)) << SNAPSHOTCONTROL_SNAPSHOT_EN_LSB) & SNAPSHOTCONTROL_SNAPSHOT_EN_MASK)
#define SNAPSHOTCONTROL_SNAPSHOT_EN_RESET                                      0x0
#define SNAPSHOTCONTROL_PDW_ST_REF_SHT_LSB                                     0
#define SNAPSHOTCONTROL_PDW_ST_REF_SHT_MSB                                     6
#define SNAPSHOTCONTROL_PDW_ST_REF_SHT_MASK                                    0x7f
#define SNAPSHOTCONTROL_PDW_ST_REF_SHT_GET(x)                                  (((x) & SNAPSHOTCONTROL_PDW_ST_REF_SHT_MASK) >> SNAPSHOTCONTROL_PDW_ST_REF_SHT_LSB)
#define SNAPSHOTCONTROL_PDW_ST_REF_SHT_SET(x)                                  (((0 | (x)) << SNAPSHOTCONTROL_PDW_ST_REF_SHT_LSB) & SNAPSHOTCONTROL_PDW_ST_REF_SHT_MASK)
#define SNAPSHOTCONTROL_PDW_ST_REF_SHT_RESET                                   0x0
#define SNAPSHOTCONTROL_ADDRESS                                                (0x2d0 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define SNAPSHOTCONTROL_RSTMASK                                                0x807f
#define SNAPSHOTCONTROL_RESET                                                  0x0

// 0x2d4 (PCSINTERNALCONTROL1)
#define PCSINTERNALCONTROL1_IBIAS_EN_PCIE_REG_LSB                              13
#define PCSINTERNALCONTROL1_IBIAS_EN_PCIE_REG_MSB                              13
#define PCSINTERNALCONTROL1_IBIAS_EN_PCIE_REG_MASK                             0x2000
#define PCSINTERNALCONTROL1_IBIAS_EN_PCIE_REG_GET(x)                           (((x) & PCSINTERNALCONTROL1_IBIAS_EN_PCIE_REG_MASK) >> PCSINTERNALCONTROL1_IBIAS_EN_PCIE_REG_LSB)
#define PCSINTERNALCONTROL1_IBIAS_EN_PCIE_REG_SET(x)                           (((0 | (x)) << PCSINTERNALCONTROL1_IBIAS_EN_PCIE_REG_LSB) & PCSINTERNALCONTROL1_IBIAS_EN_PCIE_REG_MASK)
#define PCSINTERNALCONTROL1_IBIAS_EN_PCIE_REG_RESET                            0x1
#define PCSINTERNALCONTROL1_IBIAS_EN_PCIE_SEL_LSB                              12
#define PCSINTERNALCONTROL1_IBIAS_EN_PCIE_SEL_MSB                              12
#define PCSINTERNALCONTROL1_IBIAS_EN_PCIE_SEL_MASK                             0x1000
#define PCSINTERNALCONTROL1_IBIAS_EN_PCIE_SEL_GET(x)                           (((x) & PCSINTERNALCONTROL1_IBIAS_EN_PCIE_SEL_MASK) >> PCSINTERNALCONTROL1_IBIAS_EN_PCIE_SEL_LSB)
#define PCSINTERNALCONTROL1_IBIAS_EN_PCIE_SEL_SET(x)                           (((0 | (x)) << PCSINTERNALCONTROL1_IBIAS_EN_PCIE_SEL_LSB) & PCSINTERNALCONTROL1_IBIAS_EN_PCIE_SEL_MASK)
#define PCSINTERNALCONTROL1_IBIAS_EN_PCIE_SEL_RESET                            0x0
#define PCSINTERNALCONTROL1_DPRT_ERR_EN_LSB                                    11
#define PCSINTERNALCONTROL1_DPRT_ERR_EN_MSB                                    11
#define PCSINTERNALCONTROL1_DPRT_ERR_EN_MASK                                   0x800
#define PCSINTERNALCONTROL1_DPRT_ERR_EN_GET(x)                                 (((x) & PCSINTERNALCONTROL1_DPRT_ERR_EN_MASK) >> PCSINTERNALCONTROL1_DPRT_ERR_EN_LSB)
#define PCSINTERNALCONTROL1_DPRT_ERR_EN_SET(x)                                 (((0 | (x)) << PCSINTERNALCONTROL1_DPRT_ERR_EN_LSB) & PCSINTERNALCONTROL1_DPRT_ERR_EN_MASK)
#define PCSINTERNALCONTROL1_DPRT_ERR_EN_RESET                                  0x0
#define PCSINTERNALCONTROL1_EBUF_VALID_SEL_LSB                                 8
#define PCSINTERNALCONTROL1_EBUF_VALID_SEL_MSB                                 8
#define PCSINTERNALCONTROL1_EBUF_VALID_SEL_MASK                                0x100
#define PCSINTERNALCONTROL1_EBUF_VALID_SEL_GET(x)                              (((x) & PCSINTERNALCONTROL1_EBUF_VALID_SEL_MASK) >> PCSINTERNALCONTROL1_EBUF_VALID_SEL_LSB)
#define PCSINTERNALCONTROL1_EBUF_VALID_SEL_SET(x)                              (((0 | (x)) << PCSINTERNALCONTROL1_EBUF_VALID_SEL_LSB) & PCSINTERNALCONTROL1_EBUF_VALID_SEL_MASK)
#define PCSINTERNALCONTROL1_EBUF_VALID_SEL_RESET                               0x0
#define PCSINTERNALCONTROL1_DECODE_ERR_DLY_SEL_LSB                             4
#define PCSINTERNALCONTROL1_DECODE_ERR_DLY_SEL_MSB                             5
#define PCSINTERNALCONTROL1_DECODE_ERR_DLY_SEL_MASK                            0x30
#define PCSINTERNALCONTROL1_DECODE_ERR_DLY_SEL_GET(x)                          (((x) & PCSINTERNALCONTROL1_DECODE_ERR_DLY_SEL_MASK) >> PCSINTERNALCONTROL1_DECODE_ERR_DLY_SEL_LSB)
#define PCSINTERNALCONTROL1_DECODE_ERR_DLY_SEL_SET(x)                          (((0 | (x)) << PCSINTERNALCONTROL1_DECODE_ERR_DLY_SEL_LSB) & PCSINTERNALCONTROL1_DECODE_ERR_DLY_SEL_MASK)
#define PCSINTERNALCONTROL1_DECODE_ERR_DLY_SEL_RESET                           0x0
#define PCSINTERNALCONTROL1_EBUF_DLY_SEL_LSB                                   0
#define PCSINTERNALCONTROL1_EBUF_DLY_SEL_MSB                                   1
#define PCSINTERNALCONTROL1_EBUF_DLY_SEL_MASK                                  0x3
#define PCSINTERNALCONTROL1_EBUF_DLY_SEL_GET(x)                                (((x) & PCSINTERNALCONTROL1_EBUF_DLY_SEL_MASK) >> PCSINTERNALCONTROL1_EBUF_DLY_SEL_LSB)
#define PCSINTERNALCONTROL1_EBUF_DLY_SEL_SET(x)                                (((0 | (x)) << PCSINTERNALCONTROL1_EBUF_DLY_SEL_LSB) & PCSINTERNALCONTROL1_EBUF_DLY_SEL_MASK)
#define PCSINTERNALCONTROL1_EBUF_DLY_SEL_RESET                                 0x0
#define PCSINTERNALCONTROL1_ADDRESS                                            (0x2d4 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PCSINTERNALCONTROL1_RSTMASK                                            0x3933
#define PCSINTERNALCONTROL1_RESET                                              0x2000

// 0x2d8 (PCSINTERNALCONTROL2)
#define PCSINTERNALCONTROL2_COMMADETECT_BAR_LSB                                12
#define PCSINTERNALCONTROL2_COMMADETECT_BAR_MSB                                15
#define PCSINTERNALCONTROL2_COMMADETECT_BAR_MASK                               0xf000
#define PCSINTERNALCONTROL2_COMMADETECT_BAR_GET(x)                             (((x) & PCSINTERNALCONTROL2_COMMADETECT_BAR_MASK) >> PCSINTERNALCONTROL2_COMMADETECT_BAR_LSB)
#define PCSINTERNALCONTROL2_COMMADETECT_BAR_SET(x)                             (((0 | (x)) << PCSINTERNALCONTROL2_COMMADETECT_BAR_LSB) & PCSINTERNALCONTROL2_COMMADETECT_BAR_MASK)
#define PCSINTERNALCONTROL2_COMMADETECT_BAR_RESET                              0x3
#define PCSINTERNALCONTROL2_RECEVING_SEL_LSB                                   10
#define PCSINTERNALCONTROL2_RECEVING_SEL_MSB                                   10
#define PCSINTERNALCONTROL2_RECEVING_SEL_MASK                                  0x400
#define PCSINTERNALCONTROL2_RECEVING_SEL_GET(x)                                (((x) & PCSINTERNALCONTROL2_RECEVING_SEL_MASK) >> PCSINTERNALCONTROL2_RECEVING_SEL_LSB)
#define PCSINTERNALCONTROL2_RECEVING_SEL_SET(x)                                (((0 | (x)) << PCSINTERNALCONTROL2_RECEVING_SEL_LSB) & PCSINTERNALCONTROL2_RECEVING_SEL_MASK)
#define PCSINTERNALCONTROL2_RECEVING_SEL_RESET                                 0x0
#define PCSINTERNALCONTROL2_LOOPBACK_PCIE_SEL_LSB                              9
#define PCSINTERNALCONTROL2_LOOPBACK_PCIE_SEL_MSB                              9
#define PCSINTERNALCONTROL2_LOOPBACK_PCIE_SEL_MASK                             0x200
#define PCSINTERNALCONTROL2_LOOPBACK_PCIE_SEL_GET(x)                           (((x) & PCSINTERNALCONTROL2_LOOPBACK_PCIE_SEL_MASK) >> PCSINTERNALCONTROL2_LOOPBACK_PCIE_SEL_LSB)
#define PCSINTERNALCONTROL2_LOOPBACK_PCIE_SEL_SET(x)                           (((0 | (x)) << PCSINTERNALCONTROL2_LOOPBACK_PCIE_SEL_LSB) & PCSINTERNALCONTROL2_LOOPBACK_PCIE_SEL_MASK)
#define PCSINTERNALCONTROL2_LOOPBACK_PCIE_SEL_RESET                            0x0
#define PCSINTERNALCONTROL2_RATE_RSTN_SEL_LSB                                  8
#define PCSINTERNALCONTROL2_RATE_RSTN_SEL_MSB                                  8
#define PCSINTERNALCONTROL2_RATE_RSTN_SEL_MASK                                 0x100
#define PCSINTERNALCONTROL2_RATE_RSTN_SEL_GET(x)                               (((x) & PCSINTERNALCONTROL2_RATE_RSTN_SEL_MASK) >> PCSINTERNALCONTROL2_RATE_RSTN_SEL_LSB)
#define PCSINTERNALCONTROL2_RATE_RSTN_SEL_SET(x)                               (((0 | (x)) << PCSINTERNALCONTROL2_RATE_RSTN_SEL_LSB) & PCSINTERNALCONTROL2_RATE_RSTN_SEL_MASK)
#define PCSINTERNALCONTROL2_RATE_RSTN_SEL_RESET                                0x1
#define PCSINTERNALCONTROL2_TX_IDLE_P0_PCIE_SEL_LSB                            5
#define PCSINTERNALCONTROL2_TX_IDLE_P0_PCIE_SEL_MSB                            5
#define PCSINTERNALCONTROL2_TX_IDLE_P0_PCIE_SEL_MASK                           0x20
#define PCSINTERNALCONTROL2_TX_IDLE_P0_PCIE_SEL_GET(x)                         (((x) & PCSINTERNALCONTROL2_TX_IDLE_P0_PCIE_SEL_MASK) >> PCSINTERNALCONTROL2_TX_IDLE_P0_PCIE_SEL_LSB)
#define PCSINTERNALCONTROL2_TX_IDLE_P0_PCIE_SEL_SET(x)                         (((0 | (x)) << PCSINTERNALCONTROL2_TX_IDLE_P0_PCIE_SEL_LSB) & PCSINTERNALCONTROL2_TX_IDLE_P0_PCIE_SEL_MASK)
#define PCSINTERNALCONTROL2_TX_IDLE_P0_PCIE_SEL_RESET                          0x0
#define PCSINTERNALCONTROL2_TX_IDLE_P0S_PCIE_SEL_LSB                           4
#define PCSINTERNALCONTROL2_TX_IDLE_P0S_PCIE_SEL_MSB                           4
#define PCSINTERNALCONTROL2_TX_IDLE_P0S_PCIE_SEL_MASK                          0x10
#define PCSINTERNALCONTROL2_TX_IDLE_P0S_PCIE_SEL_GET(x)                        (((x) & PCSINTERNALCONTROL2_TX_IDLE_P0S_PCIE_SEL_MASK) >> PCSINTERNALCONTROL2_TX_IDLE_P0S_PCIE_SEL_LSB)
#define PCSINTERNALCONTROL2_TX_IDLE_P0S_PCIE_SEL_SET(x)                        (((0 | (x)) << PCSINTERNALCONTROL2_TX_IDLE_P0S_PCIE_SEL_LSB) & PCSINTERNALCONTROL2_TX_IDLE_P0S_PCIE_SEL_MASK)
#define PCSINTERNALCONTROL2_TX_IDLE_P0S_PCIE_SEL_RESET                         0x0
#define PCSINTERNALCONTROL2_TX_IDLE_P1_PCIE_SEL_LSB                            3
#define PCSINTERNALCONTROL2_TX_IDLE_P1_PCIE_SEL_MSB                            3
#define PCSINTERNALCONTROL2_TX_IDLE_P1_PCIE_SEL_MASK                           0x8
#define PCSINTERNALCONTROL2_TX_IDLE_P1_PCIE_SEL_GET(x)                         (((x) & PCSINTERNALCONTROL2_TX_IDLE_P1_PCIE_SEL_MASK) >> PCSINTERNALCONTROL2_TX_IDLE_P1_PCIE_SEL_LSB)
#define PCSINTERNALCONTROL2_TX_IDLE_P1_PCIE_SEL_SET(x)                         (((0 | (x)) << PCSINTERNALCONTROL2_TX_IDLE_P1_PCIE_SEL_LSB) & PCSINTERNALCONTROL2_TX_IDLE_P1_PCIE_SEL_MASK)
#define PCSINTERNALCONTROL2_TX_IDLE_P1_PCIE_SEL_RESET                          0x0
#define PCSINTERNALCONTROL2_TX_IDLE_P1SS_PCIE_SEL_LSB                          2
#define PCSINTERNALCONTROL2_TX_IDLE_P1SS_PCIE_SEL_MSB                          2
#define PCSINTERNALCONTROL2_TX_IDLE_P1SS_PCIE_SEL_MASK                         0x4
#define PCSINTERNALCONTROL2_TX_IDLE_P1SS_PCIE_SEL_GET(x)                       (((x) & PCSINTERNALCONTROL2_TX_IDLE_P1SS_PCIE_SEL_MASK) >> PCSINTERNALCONTROL2_TX_IDLE_P1SS_PCIE_SEL_LSB)
#define PCSINTERNALCONTROL2_TX_IDLE_P1SS_PCIE_SEL_SET(x)                       (((0 | (x)) << PCSINTERNALCONTROL2_TX_IDLE_P1SS_PCIE_SEL_LSB) & PCSINTERNALCONTROL2_TX_IDLE_P1SS_PCIE_SEL_MASK)
#define PCSINTERNALCONTROL2_TX_IDLE_P1SS_PCIE_SEL_RESET                        0x0
#define PCSINTERNALCONTROL2_TX_IDLE_P2_PCIE_SEL_LSB                            1
#define PCSINTERNALCONTROL2_TX_IDLE_P2_PCIE_SEL_MSB                            1
#define PCSINTERNALCONTROL2_TX_IDLE_P2_PCIE_SEL_MASK                           0x2
#define PCSINTERNALCONTROL2_TX_IDLE_P2_PCIE_SEL_GET(x)                         (((x) & PCSINTERNALCONTROL2_TX_IDLE_P2_PCIE_SEL_MASK) >> PCSINTERNALCONTROL2_TX_IDLE_P2_PCIE_SEL_LSB)
#define PCSINTERNALCONTROL2_TX_IDLE_P2_PCIE_SEL_SET(x)                         (((0 | (x)) << PCSINTERNALCONTROL2_TX_IDLE_P2_PCIE_SEL_LSB) & PCSINTERNALCONTROL2_TX_IDLE_P2_PCIE_SEL_MASK)
#define PCSINTERNALCONTROL2_TX_IDLE_P2_PCIE_SEL_RESET                          0x0
#define PCSINTERNALCONTROL2_PCLK_EN_RSTN_SEL_LSB                               0
#define PCSINTERNALCONTROL2_PCLK_EN_RSTN_SEL_MSB                               0
#define PCSINTERNALCONTROL2_PCLK_EN_RSTN_SEL_MASK                              0x1
#define PCSINTERNALCONTROL2_PCLK_EN_RSTN_SEL_GET(x)                            (((x) & PCSINTERNALCONTROL2_PCLK_EN_RSTN_SEL_MASK) >> PCSINTERNALCONTROL2_PCLK_EN_RSTN_SEL_LSB)
#define PCSINTERNALCONTROL2_PCLK_EN_RSTN_SEL_SET(x)                            (((0 | (x)) << PCSINTERNALCONTROL2_PCLK_EN_RSTN_SEL_LSB) & PCSINTERNALCONTROL2_PCLK_EN_RSTN_SEL_MASK)
#define PCSINTERNALCONTROL2_PCLK_EN_RSTN_SEL_RESET                             0x1
#define PCSINTERNALCONTROL2_ADDRESS                                            (0x2d8 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PCSINTERNALCONTROL2_RSTMASK                                            0xf73f
#define PCSINTERNALCONTROL2_RESET                                              0x3101

// 0x2dc (PCSINTERNALCONTROL3)
#define PCSINTERNALCONTROL3_TX_EN_PCIE_REG_LSB                                 8
#define PCSINTERNALCONTROL3_TX_EN_PCIE_REG_MSB                                 14
#define PCSINTERNALCONTROL3_TX_EN_PCIE_REG_MASK                                0x7f00
#define PCSINTERNALCONTROL3_TX_EN_PCIE_REG_GET(x)                              (((x) & PCSINTERNALCONTROL3_TX_EN_PCIE_REG_MASK) >> PCSINTERNALCONTROL3_TX_EN_PCIE_REG_LSB)
#define PCSINTERNALCONTROL3_TX_EN_PCIE_REG_SET(x)                              (((0 | (x)) << PCSINTERNALCONTROL3_TX_EN_PCIE_REG_LSB) & PCSINTERNALCONTROL3_TX_EN_PCIE_REG_MASK)
#define PCSINTERNALCONTROL3_TX_EN_PCIE_REG_RESET                               0x40
#define PCSINTERNALCONTROL3_TX_IDLE_PCIE_REG_LSB                               0
#define PCSINTERNALCONTROL3_TX_IDLE_PCIE_REG_MSB                               6
#define PCSINTERNALCONTROL3_TX_IDLE_PCIE_REG_MASK                              0x7f
#define PCSINTERNALCONTROL3_TX_IDLE_PCIE_REG_GET(x)                            (((x) & PCSINTERNALCONTROL3_TX_IDLE_PCIE_REG_MASK) >> PCSINTERNALCONTROL3_TX_IDLE_PCIE_REG_LSB)
#define PCSINTERNALCONTROL3_TX_IDLE_PCIE_REG_SET(x)                            (((0 | (x)) << PCSINTERNALCONTROL3_TX_IDLE_PCIE_REG_LSB) & PCSINTERNALCONTROL3_TX_IDLE_PCIE_REG_MASK)
#define PCSINTERNALCONTROL3_TX_IDLE_PCIE_REG_RESET                             0x0
#define PCSINTERNALCONTROL3_ADDRESS                                            (0x2dc + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PCSINTERNALCONTROL3_RSTMASK                                            0x7f7f
#define PCSINTERNALCONTROL3_RESET                                              0x4000

// 0x2e0 (PCSINTERNALCONTROL4)
#define PCSINTERNALCONTROL4_TXOFF_HIZ_EN_PCIE_REG_LSB                          8
#define PCSINTERNALCONTROL4_TXOFF_HIZ_EN_PCIE_REG_MSB                          14
#define PCSINTERNALCONTROL4_TXOFF_HIZ_EN_PCIE_REG_MASK                         0x7f00
#define PCSINTERNALCONTROL4_TXOFF_HIZ_EN_PCIE_REG_GET(x)                       (((x) & PCSINTERNALCONTROL4_TXOFF_HIZ_EN_PCIE_REG_MASK) >> PCSINTERNALCONTROL4_TXOFF_HIZ_EN_PCIE_REG_LSB)
#define PCSINTERNALCONTROL4_TXOFF_HIZ_EN_PCIE_REG_SET(x)                       (((0 | (x)) << PCSINTERNALCONTROL4_TXOFF_HIZ_EN_PCIE_REG_LSB) & PCSINTERNALCONTROL4_TXOFF_HIZ_EN_PCIE_REG_MASK)
#define PCSINTERNALCONTROL4_TXOFF_HIZ_EN_PCIE_REG_RESET                        0x7f
#define PCSINTERNALCONTROL4_TXVCM_EN_PCIE_REG_LSB                              0
#define PCSINTERNALCONTROL4_TXVCM_EN_PCIE_REG_MSB                              6
#define PCSINTERNALCONTROL4_TXVCM_EN_PCIE_REG_MASK                             0x7f
#define PCSINTERNALCONTROL4_TXVCM_EN_PCIE_REG_GET(x)                           (((x) & PCSINTERNALCONTROL4_TXVCM_EN_PCIE_REG_MASK) >> PCSINTERNALCONTROL4_TXVCM_EN_PCIE_REG_LSB)
#define PCSINTERNALCONTROL4_TXVCM_EN_PCIE_REG_SET(x)                           (((0 | (x)) << PCSINTERNALCONTROL4_TXVCM_EN_PCIE_REG_LSB) & PCSINTERNALCONTROL4_TXVCM_EN_PCIE_REG_MASK)
#define PCSINTERNALCONTROL4_TXVCM_EN_PCIE_REG_RESET                            0x5f
#define PCSINTERNALCONTROL4_ADDRESS                                            (0x2e0 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PCSINTERNALCONTROL4_RSTMASK                                            0x7f7f
#define PCSINTERNALCONTROL4_RESET                                              0x7f5f

// 0x2e4 (RXDET_TDV)
#define RXDET_TDV_RXDET_TDV_LSB                                                0
#define RXDET_TDV_RXDET_TDV_MSB                                                15
#define RXDET_TDV_RXDET_TDV_MASK                                               0xffff
#define RXDET_TDV_RXDET_TDV_GET(x)                                             (((x) & RXDET_TDV_RXDET_TDV_MASK) >> RXDET_TDV_RXDET_TDV_LSB)
#define RXDET_TDV_RXDET_TDV_SET(x)                                             (((0 | (x)) << RXDET_TDV_RXDET_TDV_LSB) & RXDET_TDV_RXDET_TDV_MASK)
#define RXDET_TDV_RXDET_TDV_RESET                                              0x64
#define RXDET_TDV_ADDRESS                                                      (0x2e4 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define RXDET_TDV_RSTMASK                                                      0xffff
#define RXDET_TDV_RESET                                                        0x64

// 0x2e8 (PCSINTERNALCONTROL5)
#define PCSINTERNALCONTROL5_RSTN_WIDTH_SEL_LSB                                 8
#define PCSINTERNALCONTROL5_RSTN_WIDTH_SEL_MSB                                 15
#define PCSINTERNALCONTROL5_RSTN_WIDTH_SEL_MASK                                0xff00
#define PCSINTERNALCONTROL5_RSTN_WIDTH_SEL_GET(x)                              (((x) & PCSINTERNALCONTROL5_RSTN_WIDTH_SEL_MASK) >> PCSINTERNALCONTROL5_RSTN_WIDTH_SEL_LSB)
#define PCSINTERNALCONTROL5_RSTN_WIDTH_SEL_SET(x)                              (((0 | (x)) << PCSINTERNALCONTROL5_RSTN_WIDTH_SEL_LSB) & PCSINTERNALCONTROL5_RSTN_WIDTH_SEL_MASK)
#define PCSINTERNALCONTROL5_RSTN_WIDTH_SEL_RESET                               0x6
#define PCSINTERNALCONTROL5_RXDET_USB_TDV_LSB                                  0
#define PCSINTERNALCONTROL5_RXDET_USB_TDV_MSB                                  7
#define PCSINTERNALCONTROL5_RXDET_USB_TDV_MASK                                 0xff
#define PCSINTERNALCONTROL5_RXDET_USB_TDV_GET(x)                               (((x) & PCSINTERNALCONTROL5_RXDET_USB_TDV_MASK) >> PCSINTERNALCONTROL5_RXDET_USB_TDV_LSB)
#define PCSINTERNALCONTROL5_RXDET_USB_TDV_SET(x)                               (((0 | (x)) << PCSINTERNALCONTROL5_RXDET_USB_TDV_LSB) & PCSINTERNALCONTROL5_RXDET_USB_TDV_MASK)
#define PCSINTERNALCONTROL5_RXDET_USB_TDV_RESET                                0x3
#define PCSINTERNALCONTROL5_ADDRESS                                            (0x2e8 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PCSINTERNALCONTROL5_RSTMASK                                            0xffff
#define PCSINTERNALCONTROL5_RESET                                              0x603

// 0x2ec (PCSINTERNALCONTROL6)
#define PCSINTERNALCONTROL6_PCLK2REF_SEL_LSB                                   12
#define PCSINTERNALCONTROL6_PCLK2REF_SEL_MSB                                   15
#define PCSINTERNALCONTROL6_PCLK2REF_SEL_MASK                                  0xf000
#define PCSINTERNALCONTROL6_PCLK2REF_SEL_GET(x)                                (((x) & PCSINTERNALCONTROL6_PCLK2REF_SEL_MASK) >> PCSINTERNALCONTROL6_PCLK2REF_SEL_LSB)
#define PCSINTERNALCONTROL6_PCLK2REF_SEL_SET(x)                                (((0 | (x)) << PCSINTERNALCONTROL6_PCLK2REF_SEL_LSB) & PCSINTERNALCONTROL6_PCLK2REF_SEL_MASK)
#define PCSINTERNALCONTROL6_PCLK2REF_SEL_RESET                                 0x5
#define PCSINTERNALCONTROL6_REF2PCLK_SEL_LSB                                   8
#define PCSINTERNALCONTROL6_REF2PCLK_SEL_MSB                                   11
#define PCSINTERNALCONTROL6_REF2PCLK_SEL_MASK                                  0xf00
#define PCSINTERNALCONTROL6_REF2PCLK_SEL_GET(x)                                (((x) & PCSINTERNALCONTROL6_REF2PCLK_SEL_MASK) >> PCSINTERNALCONTROL6_REF2PCLK_SEL_LSB)
#define PCSINTERNALCONTROL6_REF2PCLK_SEL_SET(x)                                (((0 | (x)) << PCSINTERNALCONTROL6_REF2PCLK_SEL_LSB) & PCSINTERNALCONTROL6_REF2PCLK_SEL_MASK)
#define PCSINTERNALCONTROL6_REF2PCLK_SEL_RESET                                 0xf
#define PCSINTERNALCONTROL6_PHY_MAC_PCLKACK_SEL_LSB                            7
#define PCSINTERNALCONTROL6_PHY_MAC_PCLKACK_SEL_MSB                            7
#define PCSINTERNALCONTROL6_PHY_MAC_PCLKACK_SEL_MASK                           0x80
#define PCSINTERNALCONTROL6_PHY_MAC_PCLKACK_SEL_GET(x)                         (((x) & PCSINTERNALCONTROL6_PHY_MAC_PCLKACK_SEL_MASK) >> PCSINTERNALCONTROL6_PHY_MAC_PCLKACK_SEL_LSB)
#define PCSINTERNALCONTROL6_PHY_MAC_PCLKACK_SEL_SET(x)                         (((0 | (x)) << PCSINTERNALCONTROL6_PHY_MAC_PCLKACK_SEL_LSB) & PCSINTERNALCONTROL6_PHY_MAC_PCLKACK_SEL_MASK)
#define PCSINTERNALCONTROL6_PHY_MAC_PCLKACK_SEL_RESET                          0x0
#define PCSINTERNALCONTROL6_P2_EXIT_SEL_LSB                                    6
#define PCSINTERNALCONTROL6_P2_EXIT_SEL_MSB                                    6
#define PCSINTERNALCONTROL6_P2_EXIT_SEL_MASK                                   0x40
#define PCSINTERNALCONTROL6_P2_EXIT_SEL_GET(x)                                 (((x) & PCSINTERNALCONTROL6_P2_EXIT_SEL_MASK) >> PCSINTERNALCONTROL6_P2_EXIT_SEL_LSB)
#define PCSINTERNALCONTROL6_P2_EXIT_SEL_SET(x)                                 (((0 | (x)) << PCSINTERNALCONTROL6_P2_EXIT_SEL_LSB) & PCSINTERNALCONTROL6_P2_EXIT_SEL_MASK)
#define PCSINTERNALCONTROL6_P2_EXIT_SEL_RESET                                  0x0
#define PCSINTERNALCONTROL6_TX_IDLE_SEL_LSB                                    5
#define PCSINTERNALCONTROL6_TX_IDLE_SEL_MSB                                    5
#define PCSINTERNALCONTROL6_TX_IDLE_SEL_MASK                                   0x20
#define PCSINTERNALCONTROL6_TX_IDLE_SEL_GET(x)                                 (((x) & PCSINTERNALCONTROL6_TX_IDLE_SEL_MASK) >> PCSINTERNALCONTROL6_TX_IDLE_SEL_LSB)
#define PCSINTERNALCONTROL6_TX_IDLE_SEL_SET(x)                                 (((0 | (x)) << PCSINTERNALCONTROL6_TX_IDLE_SEL_LSB) & PCSINTERNALCONTROL6_TX_IDLE_SEL_MASK)
#define PCSINTERNALCONTROL6_TX_IDLE_SEL_RESET                                  0x1
#define PCSINTERNALCONTROL6_TX_IDLE_SEL_PCSCLK_LSB                             4
#define PCSINTERNALCONTROL6_TX_IDLE_SEL_PCSCLK_MSB                             4
#define PCSINTERNALCONTROL6_TX_IDLE_SEL_PCSCLK_MASK                            0x10
#define PCSINTERNALCONTROL6_TX_IDLE_SEL_PCSCLK_GET(x)                          (((x) & PCSINTERNALCONTROL6_TX_IDLE_SEL_PCSCLK_MASK) >> PCSINTERNALCONTROL6_TX_IDLE_SEL_PCSCLK_LSB)
#define PCSINTERNALCONTROL6_TX_IDLE_SEL_PCSCLK_SET(x)                          (((0 | (x)) << PCSINTERNALCONTROL6_TX_IDLE_SEL_PCSCLK_LSB) & PCSINTERNALCONTROL6_TX_IDLE_SEL_PCSCLK_MASK)
#define PCSINTERNALCONTROL6_TX_IDLE_SEL_PCSCLK_RESET                           0x0
#define PCSINTERNALCONTROL6_TX_IDLE_P0_SEL_LSB                                 3
#define PCSINTERNALCONTROL6_TX_IDLE_P0_SEL_MSB                                 3
#define PCSINTERNALCONTROL6_TX_IDLE_P0_SEL_MASK                                0x8
#define PCSINTERNALCONTROL6_TX_IDLE_P0_SEL_GET(x)                              (((x) & PCSINTERNALCONTROL6_TX_IDLE_P0_SEL_MASK) >> PCSINTERNALCONTROL6_TX_IDLE_P0_SEL_LSB)
#define PCSINTERNALCONTROL6_TX_IDLE_P0_SEL_SET(x)                              (((0 | (x)) << PCSINTERNALCONTROL6_TX_IDLE_P0_SEL_LSB) & PCSINTERNALCONTROL6_TX_IDLE_P0_SEL_MASK)
#define PCSINTERNALCONTROL6_TX_IDLE_P0_SEL_RESET                               0x1
#define PCSINTERNALCONTROL6_TX_IDLE_DLY_SEL_LSB                                2
#define PCSINTERNALCONTROL6_TX_IDLE_DLY_SEL_MSB                                2
#define PCSINTERNALCONTROL6_TX_IDLE_DLY_SEL_MASK                               0x4
#define PCSINTERNALCONTROL6_TX_IDLE_DLY_SEL_GET(x)                             (((x) & PCSINTERNALCONTROL6_TX_IDLE_DLY_SEL_MASK) >> PCSINTERNALCONTROL6_TX_IDLE_DLY_SEL_LSB)
#define PCSINTERNALCONTROL6_TX_IDLE_DLY_SEL_SET(x)                             (((0 | (x)) << PCSINTERNALCONTROL6_TX_IDLE_DLY_SEL_LSB) & PCSINTERNALCONTROL6_TX_IDLE_DLY_SEL_MASK)
#define PCSINTERNALCONTROL6_TX_IDLE_DLY_SEL_RESET                              0x0
#define PCSINTERNALCONTROL6_RATE_ANA_SEL_LSB                                   1
#define PCSINTERNALCONTROL6_RATE_ANA_SEL_MSB                                   1
#define PCSINTERNALCONTROL6_RATE_ANA_SEL_MASK                                  0x2
#define PCSINTERNALCONTROL6_RATE_ANA_SEL_GET(x)                                (((x) & PCSINTERNALCONTROL6_RATE_ANA_SEL_MASK) >> PCSINTERNALCONTROL6_RATE_ANA_SEL_LSB)
#define PCSINTERNALCONTROL6_RATE_ANA_SEL_SET(x)                                (((0 | (x)) << PCSINTERNALCONTROL6_RATE_ANA_SEL_LSB) & PCSINTERNALCONTROL6_RATE_ANA_SEL_MASK)
#define PCSINTERNALCONTROL6_RATE_ANA_SEL_RESET                                 0x1
#define PCSINTERNALCONTROL6_CAL_DONE_SEL_LSB                                   0
#define PCSINTERNALCONTROL6_CAL_DONE_SEL_MSB                                   0
#define PCSINTERNALCONTROL6_CAL_DONE_SEL_MASK                                  0x1
#define PCSINTERNALCONTROL6_CAL_DONE_SEL_GET(x)                                (((x) & PCSINTERNALCONTROL6_CAL_DONE_SEL_MASK) >> PCSINTERNALCONTROL6_CAL_DONE_SEL_LSB)
#define PCSINTERNALCONTROL6_CAL_DONE_SEL_SET(x)                                (((0 | (x)) << PCSINTERNALCONTROL6_CAL_DONE_SEL_LSB) & PCSINTERNALCONTROL6_CAL_DONE_SEL_MASK)
#define PCSINTERNALCONTROL6_CAL_DONE_SEL_RESET                                 0x0
#define PCSINTERNALCONTROL6_ADDRESS                                            (0x2ec + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PCSINTERNALCONTROL6_RSTMASK                                            0xffff
#define PCSINTERNALCONTROL6_RESET                                              0x5f2a

// 0x2f0 (TX_IDLE_DLYW_SEL)
#define TX_IDLE_DLYW_SEL_TX_IDLE_DLYW_SEL_LSB                                  0
#define TX_IDLE_DLYW_SEL_TX_IDLE_DLYW_SEL_MSB                                  15
#define TX_IDLE_DLYW_SEL_TX_IDLE_DLYW_SEL_MASK                                 0xffff
#define TX_IDLE_DLYW_SEL_TX_IDLE_DLYW_SEL_GET(x)                               (((x) & TX_IDLE_DLYW_SEL_TX_IDLE_DLYW_SEL_MASK) >> TX_IDLE_DLYW_SEL_TX_IDLE_DLYW_SEL_LSB)
#define TX_IDLE_DLYW_SEL_TX_IDLE_DLYW_SEL_SET(x)                               (((0 | (x)) << TX_IDLE_DLYW_SEL_TX_IDLE_DLYW_SEL_LSB) & TX_IDLE_DLYW_SEL_TX_IDLE_DLYW_SEL_MASK)
#define TX_IDLE_DLYW_SEL_TX_IDLE_DLYW_SEL_RESET                                0x2
#define TX_IDLE_DLYW_SEL_ADDRESS                                               (0x2f0 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define TX_IDLE_DLYW_SEL_RSTMASK                                               0xffff
#define TX_IDLE_DLYW_SEL_RESET                                                 0x2

// 0x2f4 (PCSINTERNALCONTROL7)
#define PCSINTERNALCONTROL7_PLL_VALID_SEL_LSB                                  14
#define PCSINTERNALCONTROL7_PLL_VALID_SEL_MSB                                  14
#define PCSINTERNALCONTROL7_PLL_VALID_SEL_MASK                                 0x4000
#define PCSINTERNALCONTROL7_PLL_VALID_SEL_GET(x)                               (((x) & PCSINTERNALCONTROL7_PLL_VALID_SEL_MASK) >> PCSINTERNALCONTROL7_PLL_VALID_SEL_LSB)
#define PCSINTERNALCONTROL7_PLL_VALID_SEL_SET(x)                               (((0 | (x)) << PCSINTERNALCONTROL7_PLL_VALID_SEL_LSB) & PCSINTERNALCONTROL7_PLL_VALID_SEL_MASK)
#define PCSINTERNALCONTROL7_PLL_VALID_SEL_RESET                                0x1
#define PCSINTERNALCONTROL7_PDW_CH_SEL_LSB                                     12
#define PCSINTERNALCONTROL7_PDW_CH_SEL_MSB                                     13
#define PCSINTERNALCONTROL7_PDW_CH_SEL_MASK                                    0x3000
#define PCSINTERNALCONTROL7_PDW_CH_SEL_GET(x)                                  (((x) & PCSINTERNALCONTROL7_PDW_CH_SEL_MASK) >> PCSINTERNALCONTROL7_PDW_CH_SEL_LSB)
#define PCSINTERNALCONTROL7_PDW_CH_SEL_SET(x)                                  (((0 | (x)) << PCSINTERNALCONTROL7_PDW_CH_SEL_LSB) & PCSINTERNALCONTROL7_PDW_CH_SEL_MASK)
#define PCSINTERNALCONTROL7_PDW_CH_SEL_RESET                                   0x0
#define PCSINTERNALCONTROL7_CAL_DONE_TDV19_16_LSB                              8
#define PCSINTERNALCONTROL7_CAL_DONE_TDV19_16_MSB                              9
#define PCSINTERNALCONTROL7_CAL_DONE_TDV19_16_MASK                             0x300
#define PCSINTERNALCONTROL7_CAL_DONE_TDV19_16_GET(x)                           (((x) & PCSINTERNALCONTROL7_CAL_DONE_TDV19_16_MASK) >> PCSINTERNALCONTROL7_CAL_DONE_TDV19_16_LSB)
#define PCSINTERNALCONTROL7_CAL_DONE_TDV19_16_SET(x)                           (((0 | (x)) << PCSINTERNALCONTROL7_CAL_DONE_TDV19_16_LSB) & PCSINTERNALCONTROL7_CAL_DONE_TDV19_16_MASK)
#define PCSINTERNALCONTROL7_CAL_DONE_TDV19_16_RESET                            0x0
#define PCSINTERNALCONTROL7_TX_BEACON_CNT_TDV_LSB                              0
#define PCSINTERNALCONTROL7_TX_BEACON_CNT_TDV_MSB                              7
#define PCSINTERNALCONTROL7_TX_BEACON_CNT_TDV_MASK                             0xff
#define PCSINTERNALCONTROL7_TX_BEACON_CNT_TDV_GET(x)                           (((x) & PCSINTERNALCONTROL7_TX_BEACON_CNT_TDV_MASK) >> PCSINTERNALCONTROL7_TX_BEACON_CNT_TDV_LSB)
#define PCSINTERNALCONTROL7_TX_BEACON_CNT_TDV_SET(x)                           (((0 | (x)) << PCSINTERNALCONTROL7_TX_BEACON_CNT_TDV_LSB) & PCSINTERNALCONTROL7_TX_BEACON_CNT_TDV_MASK)
#define PCSINTERNALCONTROL7_TX_BEACON_CNT_TDV_RESET                            0x2
#define PCSINTERNALCONTROL7_ADDRESS                                            (0x2f4 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PCSINTERNALCONTROL7_RSTMASK                                            0x73ff
#define PCSINTERNALCONTROL7_RESET                                              0x4002

// 0x2f8 (CALDONEVALUE)
#define CALDONEVALUE_CAL_DONE_TDV15_0_LSB                                      0
#define CALDONEVALUE_CAL_DONE_TDV15_0_MSB                                      15
#define CALDONEVALUE_CAL_DONE_TDV15_0_MASK                                     0xffff
#define CALDONEVALUE_CAL_DONE_TDV15_0_GET(x)                                   (((x) & CALDONEVALUE_CAL_DONE_TDV15_0_MASK) >> CALDONEVALUE_CAL_DONE_TDV15_0_LSB)
#define CALDONEVALUE_CAL_DONE_TDV15_0_SET(x)                                   (((0 | (x)) << CALDONEVALUE_CAL_DONE_TDV15_0_LSB) & CALDONEVALUE_CAL_DONE_TDV15_0_MASK)
#define CALDONEVALUE_CAL_DONE_TDV15_0_RESET                                    0x3cf0
#define CALDONEVALUE_ADDRESS                                                   (0x2f8 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define CALDONEVALUE_RSTMASK                                                   0xffff
#define CALDONEVALUE_RESET                                                     0x3cf0

// 0x2fc (PLLVALIDTIMERDONEVALUE)
#define PLLVALIDTIMERDONEVALUE_PLL_VALID_TDV_LSB                               0
#define PLLVALIDTIMERDONEVALUE_PLL_VALID_TDV_MSB                               15
#define PLLVALIDTIMERDONEVALUE_PLL_VALID_TDV_MASK                              0xffff
#define PLLVALIDTIMERDONEVALUE_PLL_VALID_TDV_GET(x)                            (((x) & PLLVALIDTIMERDONEVALUE_PLL_VALID_TDV_MASK) >> PLLVALIDTIMERDONEVALUE_PLL_VALID_TDV_LSB)
#define PLLVALIDTIMERDONEVALUE_PLL_VALID_TDV_SET(x)                            (((0 | (x)) << PLLVALIDTIMERDONEVALUE_PLL_VALID_TDV_LSB) & PLLVALIDTIMERDONEVALUE_PLL_VALID_TDV_MASK)
#define PLLVALIDTIMERDONEVALUE_PLL_VALID_TDV_RESET                             0x26
#define PLLVALIDTIMERDONEVALUE_ADDRESS                                         (0x2fc + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PLLVALIDTIMERDONEVALUE_RSTMASK                                         0xffff
#define PLLVALIDTIMERDONEVALUE_RESET                                           0x26

// 0x300 (WAITCNT1VALUE)
#define WAITCNT1VALUE_WCNT_TDV1_LSB                                            0
#define WAITCNT1VALUE_WCNT_TDV1_MSB                                            7
#define WAITCNT1VALUE_WCNT_TDV1_MASK                                           0xff
#define WAITCNT1VALUE_WCNT_TDV1_GET(x)                                         (((x) & WAITCNT1VALUE_WCNT_TDV1_MASK) >> WAITCNT1VALUE_WCNT_TDV1_LSB)
#define WAITCNT1VALUE_WCNT_TDV1_SET(x)                                         (((0 | (x)) << WAITCNT1VALUE_WCNT_TDV1_LSB) & WAITCNT1VALUE_WCNT_TDV1_MASK)
#define WAITCNT1VALUE_WCNT_TDV1_RESET                                          0x0
#define WAITCNT1VALUE_ADDRESS                                                  (0x300 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define WAITCNT1VALUE_RSTMASK                                                  0xff
#define WAITCNT1VALUE_RESET                                                    0x0

// 0x304 (WAITDBGVALUE)
#define WAITDBGVALUE_WCNT_DBG_LSB                                              0
#define WAITDBGVALUE_WCNT_DBG_MSB                                              7
#define WAITDBGVALUE_WCNT_DBG_MASK                                             0xff
#define WAITDBGVALUE_WCNT_DBG_GET(x)                                           (((x) & WAITDBGVALUE_WCNT_DBG_MASK) >> WAITDBGVALUE_WCNT_DBG_LSB)
#define WAITDBGVALUE_WCNT_DBG_SET(x)                                           (((0 | (x)) << WAITDBGVALUE_WCNT_DBG_LSB) & WAITDBGVALUE_WCNT_DBG_MASK)
#define WAITDBGVALUE_WCNT_DBG_RESET                                            0x0
#define WAITDBGVALUE_ADDRESS                                                   (0x304 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define WAITDBGVALUE_RSTMASK                                                   0xff
#define WAITDBGVALUE_RESET                                                     0x0

// 0x308 (EXIT_ENTERELECIDLETIMER)
#define EXIT_ENTERELECIDLETIMER_EXEI_TDV_LSB                                   8
#define EXIT_ENTERELECIDLETIMER_EXEI_TDV_MSB                                   15
#define EXIT_ENTERELECIDLETIMER_EXEI_TDV_MASK                                  0xff00
#define EXIT_ENTERELECIDLETIMER_EXEI_TDV_GET(x)                                (((x) & EXIT_ENTERELECIDLETIMER_EXEI_TDV_MASK) >> EXIT_ENTERELECIDLETIMER_EXEI_TDV_LSB)
#define EXIT_ENTERELECIDLETIMER_EXEI_TDV_SET(x)                                (((0 | (x)) << EXIT_ENTERELECIDLETIMER_EXEI_TDV_LSB) & EXIT_ENTERELECIDLETIMER_EXEI_TDV_MASK)
#define EXIT_ENTERELECIDLETIMER_EXEI_TDV_RESET                                 0x24
#define EXIT_ENTERELECIDLETIMER_ENEI_TDV_LSB                                   0
#define EXIT_ENTERELECIDLETIMER_ENEI_TDV_MSB                                   7
#define EXIT_ENTERELECIDLETIMER_ENEI_TDV_MASK                                  0xff
#define EXIT_ENTERELECIDLETIMER_ENEI_TDV_GET(x)                                (((x) & EXIT_ENTERELECIDLETIMER_ENEI_TDV_MASK) >> EXIT_ENTERELECIDLETIMER_ENEI_TDV_LSB)
#define EXIT_ENTERELECIDLETIMER_ENEI_TDV_SET(x)                                (((0 | (x)) << EXIT_ENTERELECIDLETIMER_ENEI_TDV_LSB) & EXIT_ENTERELECIDLETIMER_ENEI_TDV_MASK)
#define EXIT_ENTERELECIDLETIMER_ENEI_TDV_RESET                                 0x14
#define EXIT_ENTERELECIDLETIMER_ADDRESS                                        (0x308 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define EXIT_ENTERELECIDLETIMER_RSTMASK                                        0xffff
#define EXIT_ENTERELECIDLETIMER_RESET                                          0x2414

// 0x30c (WAITCNT2VALUE)
#define WAITCNT2VALUE_WCNT_TDV2_LSB                                            0
#define WAITCNT2VALUE_WCNT_TDV2_MSB                                            7
#define WAITCNT2VALUE_WCNT_TDV2_MASK                                           0xff
#define WAITCNT2VALUE_WCNT_TDV2_GET(x)                                         (((x) & WAITCNT2VALUE_WCNT_TDV2_MASK) >> WAITCNT2VALUE_WCNT_TDV2_LSB)
#define WAITCNT2VALUE_WCNT_TDV2_SET(x)                                         (((0 | (x)) << WAITCNT2VALUE_WCNT_TDV2_LSB) & WAITCNT2VALUE_WCNT_TDV2_MASK)
#define WAITCNT2VALUE_WCNT_TDV2_RESET                                          0x0
#define WAITCNT2VALUE_ADDRESS                                                  (0x30c + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define WAITCNT2VALUE_RSTMASK                                                  0xff
#define WAITCNT2VALUE_RESET                                                    0x0

// 0x310 (RATETDV2)
#define RATETDV2_RATE_TDV2_LSB                                                 0
#define RATETDV2_RATE_TDV2_MSB                                                 7
#define RATETDV2_RATE_TDV2_MASK                                                0xff
#define RATETDV2_RATE_TDV2_GET(x)                                              (((x) & RATETDV2_RATE_TDV2_MASK) >> RATETDV2_RATE_TDV2_LSB)
#define RATETDV2_RATE_TDV2_SET(x)                                              (((0 | (x)) << RATETDV2_RATE_TDV2_LSB) & RATETDV2_RATE_TDV2_MASK)
#define RATETDV2_RATE_TDV2_RESET                                               0x0
#define RATETDV2_ADDRESS                                                       (0x310 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define RATETDV2_RSTMASK                                                       0xff
#define RATETDV2_RESET                                                         0x0

// 0x314 (RATECHANGETIMERDONEVALUE)
#define RATECHANGETIMERDONEVALUE_RATE_CH_TDV_LSB                               0
#define RATECHANGETIMERDONEVALUE_RATE_CH_TDV_MSB                               15
#define RATECHANGETIMERDONEVALUE_RATE_CH_TDV_MASK                              0xffff
#define RATECHANGETIMERDONEVALUE_RATE_CH_TDV_GET(x)                            (((x) & RATECHANGETIMERDONEVALUE_RATE_CH_TDV_MASK) >> RATECHANGETIMERDONEVALUE_RATE_CH_TDV_LSB)
#define RATECHANGETIMERDONEVALUE_RATE_CH_TDV_SET(x)                            (((0 | (x)) << RATECHANGETIMERDONEVALUE_RATE_CH_TDV_LSB) & RATECHANGETIMERDONEVALUE_RATE_CH_TDV_MASK)
#define RATECHANGETIMERDONEVALUE_RATE_CH_TDV_RESET                             0xb
#define RATECHANGETIMERDONEVALUE_ADDRESS                                       (0x314 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define RATECHANGETIMERDONEVALUE_RSTMASK                                       0xffff
#define RATECHANGETIMERDONEVALUE_RESET                                         0xb

// 0x318 (RATECHANGETIMERDONEVALUE1)
#define RATECHANGETIMERDONEVALUE1_RATE_CH_TDV1_LSB                             0
#define RATECHANGETIMERDONEVALUE1_RATE_CH_TDV1_MSB                             15
#define RATECHANGETIMERDONEVALUE1_RATE_CH_TDV1_MASK                            0xffff
#define RATECHANGETIMERDONEVALUE1_RATE_CH_TDV1_GET(x)                          (((x) & RATECHANGETIMERDONEVALUE1_RATE_CH_TDV1_MASK) >> RATECHANGETIMERDONEVALUE1_RATE_CH_TDV1_LSB)
#define RATECHANGETIMERDONEVALUE1_RATE_CH_TDV1_SET(x)                          (((0 | (x)) << RATECHANGETIMERDONEVALUE1_RATE_CH_TDV1_LSB) & RATECHANGETIMERDONEVALUE1_RATE_CH_TDV1_MASK)
#define RATECHANGETIMERDONEVALUE1_RATE_CH_TDV1_RESET                           0xb
#define RATECHANGETIMERDONEVALUE1_ADDRESS                                      (0x318 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define RATECHANGETIMERDONEVALUE1_RSTMASK                                      0xffff
#define RATECHANGETIMERDONEVALUE1_RESET                                        0xb

// 0x31c (WAITCNT3VALUE)
#define WAITCNT3VALUE_WCNT_TDV3_LSB                                            0
#define WAITCNT3VALUE_WCNT_TDV3_MSB                                            7
#define WAITCNT3VALUE_WCNT_TDV3_MASK                                           0xff
#define WAITCNT3VALUE_WCNT_TDV3_GET(x)                                         (((x) & WAITCNT3VALUE_WCNT_TDV3_MASK) >> WAITCNT3VALUE_WCNT_TDV3_LSB)
#define WAITCNT3VALUE_WCNT_TDV3_SET(x)                                         (((0 | (x)) << WAITCNT3VALUE_WCNT_TDV3_LSB) & WAITCNT3VALUE_WCNT_TDV3_MASK)
#define WAITCNT3VALUE_WCNT_TDV3_RESET                                          0x0
#define WAITCNT3VALUE_ADDRESS                                                  (0x31c + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define WAITCNT3VALUE_RSTMASK                                                  0xff
#define WAITCNT3VALUE_RESET                                                    0x0

// 0x320 (PCSINTERNALCONTROL8)
#define PCSINTERNALCONTROL8_RXCLK_P0_SEL_LSB                                   15
#define PCSINTERNALCONTROL8_RXCLK_P0_SEL_MSB                                   15
#define PCSINTERNALCONTROL8_RXCLK_P0_SEL_MASK                                  0x8000
#define PCSINTERNALCONTROL8_RXCLK_P0_SEL_GET(x)                                (((x) & PCSINTERNALCONTROL8_RXCLK_P0_SEL_MASK) >> PCSINTERNALCONTROL8_RXCLK_P0_SEL_LSB)
#define PCSINTERNALCONTROL8_RXCLK_P0_SEL_SET(x)                                (((0 | (x)) << PCSINTERNALCONTROL8_RXCLK_P0_SEL_LSB) & PCSINTERNALCONTROL8_RXCLK_P0_SEL_MASK)
#define PCSINTERNALCONTROL8_RXCLK_P0_SEL_RESET                                 0x1
#define PCSINTERNALCONTROL8_TXCLK_P1_SEL_LSB                                   14
#define PCSINTERNALCONTROL8_TXCLK_P1_SEL_MSB                                   14
#define PCSINTERNALCONTROL8_TXCLK_P1_SEL_MASK                                  0x4000
#define PCSINTERNALCONTROL8_TXCLK_P1_SEL_GET(x)                                (((x) & PCSINTERNALCONTROL8_TXCLK_P1_SEL_MASK) >> PCSINTERNALCONTROL8_TXCLK_P1_SEL_LSB)
#define PCSINTERNALCONTROL8_TXCLK_P1_SEL_SET(x)                                (((0 | (x)) << PCSINTERNALCONTROL8_TXCLK_P1_SEL_LSB) & PCSINTERNALCONTROL8_TXCLK_P1_SEL_MASK)
#define PCSINTERNALCONTROL8_TXCLK_P1_SEL_RESET                                 0x0
#define PCSINTERNALCONTROL8_TXCLK_P1SS_SEL_LSB                                 13
#define PCSINTERNALCONTROL8_TXCLK_P1SS_SEL_MSB                                 13
#define PCSINTERNALCONTROL8_TXCLK_P1SS_SEL_MASK                                0x2000
#define PCSINTERNALCONTROL8_TXCLK_P1SS_SEL_GET(x)                              (((x) & PCSINTERNALCONTROL8_TXCLK_P1SS_SEL_MASK) >> PCSINTERNALCONTROL8_TXCLK_P1SS_SEL_LSB)
#define PCSINTERNALCONTROL8_TXCLK_P1SS_SEL_SET(x)                              (((0 | (x)) << PCSINTERNALCONTROL8_TXCLK_P1SS_SEL_LSB) & PCSINTERNALCONTROL8_TXCLK_P1SS_SEL_MASK)
#define PCSINTERNALCONTROL8_TXCLK_P1SS_SEL_RESET                               0x0
#define PCSINTERNALCONTROL8_TXCLK_P2_SEL_LSB                                   12
#define PCSINTERNALCONTROL8_TXCLK_P2_SEL_MSB                                   12
#define PCSINTERNALCONTROL8_TXCLK_P2_SEL_MASK                                  0x1000
#define PCSINTERNALCONTROL8_TXCLK_P2_SEL_GET(x)                                (((x) & PCSINTERNALCONTROL8_TXCLK_P2_SEL_MASK) >> PCSINTERNALCONTROL8_TXCLK_P2_SEL_LSB)
#define PCSINTERNALCONTROL8_TXCLK_P2_SEL_SET(x)                                (((0 | (x)) << PCSINTERNALCONTROL8_TXCLK_P2_SEL_LSB) & PCSINTERNALCONTROL8_TXCLK_P2_SEL_MASK)
#define PCSINTERNALCONTROL8_TXCLK_P2_SEL_RESET                                 0x0
#define PCSINTERNALCONTROL8_TXCLK_P0S_SEL_LSB                                  11
#define PCSINTERNALCONTROL8_TXCLK_P0S_SEL_MSB                                  11
#define PCSINTERNALCONTROL8_TXCLK_P0S_SEL_MASK                                 0x800
#define PCSINTERNALCONTROL8_TXCLK_P0S_SEL_GET(x)                               (((x) & PCSINTERNALCONTROL8_TXCLK_P0S_SEL_MASK) >> PCSINTERNALCONTROL8_TXCLK_P0S_SEL_LSB)
#define PCSINTERNALCONTROL8_TXCLK_P0S_SEL_SET(x)                               (((0 | (x)) << PCSINTERNALCONTROL8_TXCLK_P0S_SEL_LSB) & PCSINTERNALCONTROL8_TXCLK_P0S_SEL_MASK)
#define PCSINTERNALCONTROL8_TXCLK_P0S_SEL_RESET                                0x0
#define PCSINTERNALCONTROL8_RX_EN_P0S_SEL_LSB                                  10
#define PCSINTERNALCONTROL8_RX_EN_P0S_SEL_MSB                                  10
#define PCSINTERNALCONTROL8_RX_EN_P0S_SEL_MASK                                 0x400
#define PCSINTERNALCONTROL8_RX_EN_P0S_SEL_GET(x)                               (((x) & PCSINTERNALCONTROL8_RX_EN_P0S_SEL_MASK) >> PCSINTERNALCONTROL8_RX_EN_P0S_SEL_LSB)
#define PCSINTERNALCONTROL8_RX_EN_P0S_SEL_SET(x)                               (((0 | (x)) << PCSINTERNALCONTROL8_RX_EN_P0S_SEL_LSB) & PCSINTERNALCONTROL8_RX_EN_P0S_SEL_MASK)
#define PCSINTERNALCONTROL8_RX_EN_P0S_SEL_RESET                                0x0
#define PCSINTERNALCONTROL8_RX_EN_P1_SEL_LSB                                   9
#define PCSINTERNALCONTROL8_RX_EN_P1_SEL_MSB                                   9
#define PCSINTERNALCONTROL8_RX_EN_P1_SEL_MASK                                  0x200
#define PCSINTERNALCONTROL8_RX_EN_P1_SEL_GET(x)                                (((x) & PCSINTERNALCONTROL8_RX_EN_P1_SEL_MASK) >> PCSINTERNALCONTROL8_RX_EN_P1_SEL_LSB)
#define PCSINTERNALCONTROL8_RX_EN_P1_SEL_SET(x)                                (((0 | (x)) << PCSINTERNALCONTROL8_RX_EN_P1_SEL_LSB) & PCSINTERNALCONTROL8_RX_EN_P1_SEL_MASK)
#define PCSINTERNALCONTROL8_RX_EN_P1_SEL_RESET                                 0x0
#define PCSINTERNALCONTROL8_ANA_EN_P1SS_SEL_LSB                                8
#define PCSINTERNALCONTROL8_ANA_EN_P1SS_SEL_MSB                                8
#define PCSINTERNALCONTROL8_ANA_EN_P1SS_SEL_MASK                               0x100
#define PCSINTERNALCONTROL8_ANA_EN_P1SS_SEL_GET(x)                             (((x) & PCSINTERNALCONTROL8_ANA_EN_P1SS_SEL_MASK) >> PCSINTERNALCONTROL8_ANA_EN_P1SS_SEL_LSB)
#define PCSINTERNALCONTROL8_ANA_EN_P1SS_SEL_SET(x)                             (((0 | (x)) << PCSINTERNALCONTROL8_ANA_EN_P1SS_SEL_LSB) & PCSINTERNALCONTROL8_ANA_EN_P1SS_SEL_MASK)
#define PCSINTERNALCONTROL8_ANA_EN_P1SS_SEL_RESET                              0x0
#define PCSINTERNALCONTROL8_ANA_EN_SEL_LSB                                     7
#define PCSINTERNALCONTROL8_ANA_EN_SEL_MSB                                     7
#define PCSINTERNALCONTROL8_ANA_EN_SEL_MASK                                    0x80
#define PCSINTERNALCONTROL8_ANA_EN_SEL_GET(x)                                  (((x) & PCSINTERNALCONTROL8_ANA_EN_SEL_MASK) >> PCSINTERNALCONTROL8_ANA_EN_SEL_LSB)
#define PCSINTERNALCONTROL8_ANA_EN_SEL_SET(x)                                  (((0 | (x)) << PCSINTERNALCONTROL8_ANA_EN_SEL_LSB) & PCSINTERNALCONTROL8_ANA_EN_SEL_MASK)
#define PCSINTERNALCONTROL8_ANA_EN_SEL_RESET                                   0x1
#define PCSINTERNALCONTROL8_ANA_EN_REG_LSB                                     6
#define PCSINTERNALCONTROL8_ANA_EN_REG_MSB                                     6
#define PCSINTERNALCONTROL8_ANA_EN_REG_MASK                                    0x40
#define PCSINTERNALCONTROL8_ANA_EN_REG_GET(x)                                  (((x) & PCSINTERNALCONTROL8_ANA_EN_REG_MASK) >> PCSINTERNALCONTROL8_ANA_EN_REG_LSB)
#define PCSINTERNALCONTROL8_ANA_EN_REG_SET(x)                                  (((0 | (x)) << PCSINTERNALCONTROL8_ANA_EN_REG_LSB) & PCSINTERNALCONTROL8_ANA_EN_REG_MASK)
#define PCSINTERNALCONTROL8_ANA_EN_REG_RESET                                   0x1
#define PCSINTERNALCONTROL8_PLL_EN_SEL_LSB                                     5
#define PCSINTERNALCONTROL8_PLL_EN_SEL_MSB                                     5
#define PCSINTERNALCONTROL8_PLL_EN_SEL_MASK                                    0x20
#define PCSINTERNALCONTROL8_PLL_EN_SEL_GET(x)                                  (((x) & PCSINTERNALCONTROL8_PLL_EN_SEL_MASK) >> PCSINTERNALCONTROL8_PLL_EN_SEL_LSB)
#define PCSINTERNALCONTROL8_PLL_EN_SEL_SET(x)                                  (((0 | (x)) << PCSINTERNALCONTROL8_PLL_EN_SEL_LSB) & PCSINTERNALCONTROL8_PLL_EN_SEL_MASK)
#define PCSINTERNALCONTROL8_PLL_EN_SEL_RESET                                   0x0
#define PCSINTERNALCONTROL8_PLL_EN_REG_LSB                                     4
#define PCSINTERNALCONTROL8_PLL_EN_REG_MSB                                     4
#define PCSINTERNALCONTROL8_PLL_EN_REG_MASK                                    0x10
#define PCSINTERNALCONTROL8_PLL_EN_REG_GET(x)                                  (((x) & PCSINTERNALCONTROL8_PLL_EN_REG_MASK) >> PCSINTERNALCONTROL8_PLL_EN_REG_LSB)
#define PCSINTERNALCONTROL8_PLL_EN_REG_SET(x)                                  (((0 | (x)) << PCSINTERNALCONTROL8_PLL_EN_REG_LSB) & PCSINTERNALCONTROL8_PLL_EN_REG_MASK)
#define PCSINTERNALCONTROL8_PLL_EN_REG_RESET                                   0x0
#define PCSINTERNALCONTROL8_RX_EN_SEL_LSB                                      3
#define PCSINTERNALCONTROL8_RX_EN_SEL_MSB                                      3
#define PCSINTERNALCONTROL8_RX_EN_SEL_MASK                                     0x8
#define PCSINTERNALCONTROL8_RX_EN_SEL_GET(x)                                   (((x) & PCSINTERNALCONTROL8_RX_EN_SEL_MASK) >> PCSINTERNALCONTROL8_RX_EN_SEL_LSB)
#define PCSINTERNALCONTROL8_RX_EN_SEL_SET(x)                                   (((0 | (x)) << PCSINTERNALCONTROL8_RX_EN_SEL_LSB) & PCSINTERNALCONTROL8_RX_EN_SEL_MASK)
#define PCSINTERNALCONTROL8_RX_EN_SEL_RESET                                    0x0
#define PCSINTERNALCONTROL8_RX_EN_REG_LSB                                      2
#define PCSINTERNALCONTROL8_RX_EN_REG_MSB                                      2
#define PCSINTERNALCONTROL8_RX_EN_REG_MASK                                     0x4
#define PCSINTERNALCONTROL8_RX_EN_REG_GET(x)                                   (((x) & PCSINTERNALCONTROL8_RX_EN_REG_MASK) >> PCSINTERNALCONTROL8_RX_EN_REG_LSB)
#define PCSINTERNALCONTROL8_RX_EN_REG_SET(x)                                   (((0 | (x)) << PCSINTERNALCONTROL8_RX_EN_REG_LSB) & PCSINTERNALCONTROL8_RX_EN_REG_MASK)
#define PCSINTERNALCONTROL8_RX_EN_REG_RESET                                    0x0
#define PCSINTERNALCONTROL8_RATE_SEL_LSB                                       1
#define PCSINTERNALCONTROL8_RATE_SEL_MSB                                       1
#define PCSINTERNALCONTROL8_RATE_SEL_MASK                                      0x2
#define PCSINTERNALCONTROL8_RATE_SEL_GET(x)                                    (((x) & PCSINTERNALCONTROL8_RATE_SEL_MASK) >> PCSINTERNALCONTROL8_RATE_SEL_LSB)
#define PCSINTERNALCONTROL8_RATE_SEL_SET(x)                                    (((0 | (x)) << PCSINTERNALCONTROL8_RATE_SEL_LSB) & PCSINTERNALCONTROL8_RATE_SEL_MASK)
#define PCSINTERNALCONTROL8_RATE_SEL_RESET                                     0x0
#define PCSINTERNALCONTROL8_RATE_REG_LSB                                       0
#define PCSINTERNALCONTROL8_RATE_REG_MSB                                       0
#define PCSINTERNALCONTROL8_RATE_REG_MASK                                      0x1
#define PCSINTERNALCONTROL8_RATE_REG_GET(x)                                    (((x) & PCSINTERNALCONTROL8_RATE_REG_MASK) >> PCSINTERNALCONTROL8_RATE_REG_LSB)
#define PCSINTERNALCONTROL8_RATE_REG_SET(x)                                    (((0 | (x)) << PCSINTERNALCONTROL8_RATE_REG_LSB) & PCSINTERNALCONTROL8_RATE_REG_MASK)
#define PCSINTERNALCONTROL8_RATE_REG_RESET                                     0x0
#define PCSINTERNALCONTROL8_ADDRESS                                            (0x320 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PCSINTERNALCONTROL8_RSTMASK                                            0xffff
#define PCSINTERNALCONTROL8_RESET                                              0x80c0

// 0x324 (PCSINTERNALCONTROL9)
#define PCSINTERNALCONTROL9_LOS_EN_P2_SEL_LSB                                  14
#define PCSINTERNALCONTROL9_LOS_EN_P2_SEL_MSB                                  14
#define PCSINTERNALCONTROL9_LOS_EN_P2_SEL_MASK                                 0x4000
#define PCSINTERNALCONTROL9_LOS_EN_P2_SEL_GET(x)                               (((x) & PCSINTERNALCONTROL9_LOS_EN_P2_SEL_MASK) >> PCSINTERNALCONTROL9_LOS_EN_P2_SEL_LSB)
#define PCSINTERNALCONTROL9_LOS_EN_P2_SEL_SET(x)                               (((0 | (x)) << PCSINTERNALCONTROL9_LOS_EN_P2_SEL_LSB) & PCSINTERNALCONTROL9_LOS_EN_P2_SEL_MASK)
#define PCSINTERNALCONTROL9_LOS_EN_P2_SEL_RESET                                0x0
#define PCSINTERNALCONTROL9_LOS_EN_P1SS_SEL_LSB                                13
#define PCSINTERNALCONTROL9_LOS_EN_P1SS_SEL_MSB                                13
#define PCSINTERNALCONTROL9_LOS_EN_P1SS_SEL_MASK                               0x2000
#define PCSINTERNALCONTROL9_LOS_EN_P1SS_SEL_GET(x)                             (((x) & PCSINTERNALCONTROL9_LOS_EN_P1SS_SEL_MASK) >> PCSINTERNALCONTROL9_LOS_EN_P1SS_SEL_LSB)
#define PCSINTERNALCONTROL9_LOS_EN_P1SS_SEL_SET(x)                             (((0 | (x)) << PCSINTERNALCONTROL9_LOS_EN_P1SS_SEL_LSB) & PCSINTERNALCONTROL9_LOS_EN_P1SS_SEL_MASK)
#define PCSINTERNALCONTROL9_LOS_EN_P1SS_SEL_RESET                              0x0
#define PCSINTERNALCONTROL9_RX_VALID_SEL_LSB                                   12
#define PCSINTERNALCONTROL9_RX_VALID_SEL_MSB                                   12
#define PCSINTERNALCONTROL9_RX_VALID_SEL_MASK                                  0x1000
#define PCSINTERNALCONTROL9_RX_VALID_SEL_GET(x)                                (((x) & PCSINTERNALCONTROL9_RX_VALID_SEL_MASK) >> PCSINTERNALCONTROL9_RX_VALID_SEL_LSB)
#define PCSINTERNALCONTROL9_RX_VALID_SEL_SET(x)                                (((0 | (x)) << PCSINTERNALCONTROL9_RX_VALID_SEL_LSB) & PCSINTERNALCONTROL9_RX_VALID_SEL_MASK)
#define PCSINTERNALCONTROL9_RX_VALID_SEL_RESET                                 0x0
#define PCSINTERNALCONTROL9_RXELECIDLE_NA_REG_LSB                              11
#define PCSINTERNALCONTROL9_RXELECIDLE_NA_REG_MSB                              11
#define PCSINTERNALCONTROL9_RXELECIDLE_NA_REG_MASK                             0x800
#define PCSINTERNALCONTROL9_RXELECIDLE_NA_REG_GET(x)                           (((x) & PCSINTERNALCONTROL9_RXELECIDLE_NA_REG_MASK) >> PCSINTERNALCONTROL9_RXELECIDLE_NA_REG_LSB)
#define PCSINTERNALCONTROL9_RXELECIDLE_NA_REG_SET(x)                           (((0 | (x)) << PCSINTERNALCONTROL9_RXELECIDLE_NA_REG_LSB) & PCSINTERNALCONTROL9_RXELECIDLE_NA_REG_MASK)
#define PCSINTERNALCONTROL9_RXELECIDLE_NA_REG_RESET                            0x1
#define PCSINTERNALCONTROL9_RXELECIDLE_P2_LSB                                  10
#define PCSINTERNALCONTROL9_RXELECIDLE_P2_MSB                                  10
#define PCSINTERNALCONTROL9_RXELECIDLE_P2_MASK                                 0x400
#define PCSINTERNALCONTROL9_RXELECIDLE_P2_GET(x)                               (((x) & PCSINTERNALCONTROL9_RXELECIDLE_P2_MASK) >> PCSINTERNALCONTROL9_RXELECIDLE_P2_LSB)
#define PCSINTERNALCONTROL9_RXELECIDLE_P2_SET(x)                               (((0 | (x)) << PCSINTERNALCONTROL9_RXELECIDLE_P2_LSB) & PCSINTERNALCONTROL9_RXELECIDLE_P2_MASK)
#define PCSINTERNALCONTROL9_RXELECIDLE_P2_RESET                                0x1
#define PCSINTERNALCONTROL9_RXELECIDLE_P2_SEL_LSB                              8
#define PCSINTERNALCONTROL9_RXELECIDLE_P2_SEL_MSB                              9
#define PCSINTERNALCONTROL9_RXELECIDLE_P2_SEL_MASK                             0x300
#define PCSINTERNALCONTROL9_RXELECIDLE_P2_SEL_GET(x)                           (((x) & PCSINTERNALCONTROL9_RXELECIDLE_P2_SEL_MASK) >> PCSINTERNALCONTROL9_RXELECIDLE_P2_SEL_LSB)
#define PCSINTERNALCONTROL9_RXELECIDLE_P2_SEL_SET(x)                           (((0 | (x)) << PCSINTERNALCONTROL9_RXELECIDLE_P2_SEL_LSB) & PCSINTERNALCONTROL9_RXELECIDLE_P2_SEL_MASK)
#define PCSINTERNALCONTROL9_RXELECIDLE_P2_SEL_RESET                            0x3
#define PCSINTERNALCONTROL9_RXCLK_ON_TDV_LSB                                   0
#define PCSINTERNALCONTROL9_RXCLK_ON_TDV_MSB                                   7
#define PCSINTERNALCONTROL9_RXCLK_ON_TDV_MASK                                  0xff
#define PCSINTERNALCONTROL9_RXCLK_ON_TDV_GET(x)                                (((x) & PCSINTERNALCONTROL9_RXCLK_ON_TDV_MASK) >> PCSINTERNALCONTROL9_RXCLK_ON_TDV_LSB)
#define PCSINTERNALCONTROL9_RXCLK_ON_TDV_SET(x)                                (((0 | (x)) << PCSINTERNALCONTROL9_RXCLK_ON_TDV_LSB) & PCSINTERNALCONTROL9_RXCLK_ON_TDV_MASK)
#define PCSINTERNALCONTROL9_RXCLK_ON_TDV_RESET                                 0x0
#define PCSINTERNALCONTROL9_ADDRESS                                            (0x324 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PCSINTERNALCONTROL9_RSTMASK                                            0x7fff
#define PCSINTERNALCONTROL9_RESET                                              0xf00

// 0x328 (RX_VALIDQUALIFY)
#define RX_VALIDQUALIFY_RX_VALID_TDV_LSB                                       8
#define RX_VALIDQUALIFY_RX_VALID_TDV_MSB                                       15
#define RX_VALIDQUALIFY_RX_VALID_TDV_MASK                                      0xff00
#define RX_VALIDQUALIFY_RX_VALID_TDV_GET(x)                                    (((x) & RX_VALIDQUALIFY_RX_VALID_TDV_MASK) >> RX_VALIDQUALIFY_RX_VALID_TDV_LSB)
#define RX_VALIDQUALIFY_RX_VALID_TDV_SET(x)                                    (((0 | (x)) << RX_VALIDQUALIFY_RX_VALID_TDV_LSB) & RX_VALIDQUALIFY_RX_VALID_TDV_MASK)
#define RX_VALIDQUALIFY_RX_VALID_TDV_RESET                                     0x0
#define RX_VALIDQUALIFY_RX_VALIDN_TDV_LSB                                      0
#define RX_VALIDQUALIFY_RX_VALIDN_TDV_MSB                                      7
#define RX_VALIDQUALIFY_RX_VALIDN_TDV_MASK                                     0xff
#define RX_VALIDQUALIFY_RX_VALIDN_TDV_GET(x)                                   (((x) & RX_VALIDQUALIFY_RX_VALIDN_TDV_MASK) >> RX_VALIDQUALIFY_RX_VALIDN_TDV_LSB)
#define RX_VALIDQUALIFY_RX_VALIDN_TDV_SET(x)                                   (((0 | (x)) << RX_VALIDQUALIFY_RX_VALIDN_TDV_LSB) & RX_VALIDQUALIFY_RX_VALIDN_TDV_MASK)
#define RX_VALIDQUALIFY_RX_VALIDN_TDV_RESET                                    0x6
#define RX_VALIDQUALIFY_ADDRESS                                                (0x328 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define RX_VALIDQUALIFY_RSTMASK                                                0xffff
#define RX_VALIDQUALIFY_RESET                                                  0x6

// 0x32c (RXVALID_SEL)
#define RXVALID_SEL_RXVALID_SEL_LSB                                            0
#define RXVALID_SEL_RXVALID_SEL_MSB                                            3
#define RXVALID_SEL_RXVALID_SEL_MASK                                           0xf
#define RXVALID_SEL_RXVALID_SEL_GET(x)                                         (((x) & RXVALID_SEL_RXVALID_SEL_MASK) >> RXVALID_SEL_RXVALID_SEL_LSB)
#define RXVALID_SEL_RXVALID_SEL_SET(x)                                         (((0 | (x)) << RXVALID_SEL_RXVALID_SEL_LSB) & RXVALID_SEL_RXVALID_SEL_MASK)
#define RXVALID_SEL_RXVALID_SEL_RESET                                          0x3
#define RXVALID_SEL_ADDRESS                                                    (0x32c + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define RXVALID_SEL_RSTMASK                                                    0xf
#define RXVALID_SEL_RESET                                                      0x3

// 0x330 (COUNTER_FOR_EBUF_VALID)
#define COUNTER_FOR_EBUF_VALID_WCNT_EBUF_TDV_LSB                               0
#define COUNTER_FOR_EBUF_VALID_WCNT_EBUF_TDV_MSB                               15
#define COUNTER_FOR_EBUF_VALID_WCNT_EBUF_TDV_MASK                              0xffff
#define COUNTER_FOR_EBUF_VALID_WCNT_EBUF_TDV_GET(x)                            (((x) & COUNTER_FOR_EBUF_VALID_WCNT_EBUF_TDV_MASK) >> COUNTER_FOR_EBUF_VALID_WCNT_EBUF_TDV_LSB)
#define COUNTER_FOR_EBUF_VALID_WCNT_EBUF_TDV_SET(x)                            (((0 | (x)) << COUNTER_FOR_EBUF_VALID_WCNT_EBUF_TDV_LSB) & COUNTER_FOR_EBUF_VALID_WCNT_EBUF_TDV_MASK)
#define COUNTER_FOR_EBUF_VALID_WCNT_EBUF_TDV_RESET                             0x100
#define COUNTER_FOR_EBUF_VALID_ADDRESS                                         (0x330 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define COUNTER_FOR_EBUF_VALID_RSTMASK                                         0xffff
#define COUNTER_FOR_EBUF_VALID_RESET                                           0x100

// 0x334 (PLL_EN_RX_STEP)
#define PLL_EN_RX_STEP_WCNT_ANASTP_LSB                                         0
#define PLL_EN_RX_STEP_WCNT_ANASTP_MSB                                         15
#define PLL_EN_RX_STEP_WCNT_ANASTP_MASK                                        0xffff
#define PLL_EN_RX_STEP_WCNT_ANASTP_GET(x)                                      (((x) & PLL_EN_RX_STEP_WCNT_ANASTP_MASK) >> PLL_EN_RX_STEP_WCNT_ANASTP_LSB)
#define PLL_EN_RX_STEP_WCNT_ANASTP_SET(x)                                      (((0 | (x)) << PLL_EN_RX_STEP_WCNT_ANASTP_LSB) & PLL_EN_RX_STEP_WCNT_ANASTP_MASK)
#define PLL_EN_RX_STEP_WCNT_ANASTP_RESET                                       0x2
#define PLL_EN_RX_STEP_ADDRESS                                                 (0x334 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PLL_EN_RX_STEP_RSTMASK                                                 0xffff
#define PLL_EN_RX_STEP_RESET                                                   0x2

// 0x338 (REFCLK_WAIT_TIMER1)
#define REFCLK_WAIT_TIMER1_WAIT_REF1_LSB                                       0
#define REFCLK_WAIT_TIMER1_WAIT_REF1_MSB                                       15
#define REFCLK_WAIT_TIMER1_WAIT_REF1_MASK                                      0xffff
#define REFCLK_WAIT_TIMER1_WAIT_REF1_GET(x)                                    (((x) & REFCLK_WAIT_TIMER1_WAIT_REF1_MASK) >> REFCLK_WAIT_TIMER1_WAIT_REF1_LSB)
#define REFCLK_WAIT_TIMER1_WAIT_REF1_SET(x)                                    (((0 | (x)) << REFCLK_WAIT_TIMER1_WAIT_REF1_LSB) & REFCLK_WAIT_TIMER1_WAIT_REF1_MASK)
#define REFCLK_WAIT_TIMER1_WAIT_REF1_RESET                                     0x1
#define REFCLK_WAIT_TIMER1_ADDRESS                                             (0x338 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define REFCLK_WAIT_TIMER1_RSTMASK                                             0xffff
#define REFCLK_WAIT_TIMER1_RESET                                               0x1

// 0x33c (REFCLK_WAIT_TIMER2)
#define REFCLK_WAIT_TIMER2_WAIT_REF2_LSB                                       0
#define REFCLK_WAIT_TIMER2_WAIT_REF2_MSB                                       15
#define REFCLK_WAIT_TIMER2_WAIT_REF2_MASK                                      0xffff
#define REFCLK_WAIT_TIMER2_WAIT_REF2_GET(x)                                    (((x) & REFCLK_WAIT_TIMER2_WAIT_REF2_MASK) >> REFCLK_WAIT_TIMER2_WAIT_REF2_LSB)
#define REFCLK_WAIT_TIMER2_WAIT_REF2_SET(x)                                    (((0 | (x)) << REFCLK_WAIT_TIMER2_WAIT_REF2_LSB) & REFCLK_WAIT_TIMER2_WAIT_REF2_MASK)
#define REFCLK_WAIT_TIMER2_WAIT_REF2_RESET                                     0x1
#define REFCLK_WAIT_TIMER2_ADDRESS                                             (0x33c + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define REFCLK_WAIT_TIMER2_RSTMASK                                             0xffff
#define REFCLK_WAIT_TIMER2_RESET                                               0x1

// 0x340 (PLL_VALID_TIMER1)
#define PLL_VALID_TIMER1_PLL_VALID_TDV1_LSB                                    0
#define PLL_VALID_TIMER1_PLL_VALID_TDV1_MSB                                    15
#define PLL_VALID_TIMER1_PLL_VALID_TDV1_MASK                                   0xffff
#define PLL_VALID_TIMER1_PLL_VALID_TDV1_GET(x)                                 (((x) & PLL_VALID_TIMER1_PLL_VALID_TDV1_MASK) >> PLL_VALID_TIMER1_PLL_VALID_TDV1_LSB)
#define PLL_VALID_TIMER1_PLL_VALID_TDV1_SET(x)                                 (((0 | (x)) << PLL_VALID_TIMER1_PLL_VALID_TDV1_LSB) & PLL_VALID_TIMER1_PLL_VALID_TDV1_MASK)
#define PLL_VALID_TIMER1_PLL_VALID_TDV1_RESET                                  0x26
#define PLL_VALID_TIMER1_ADDRESS                                               (0x340 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PLL_VALID_TIMER1_RSTMASK                                               0xffff
#define PLL_VALID_TIMER1_RESET                                                 0x26

// 0x344 (PLL_VALID_TIMER2)
#define PLL_VALID_TIMER2_PLL_VALID_TDV2_LSB                                    0
#define PLL_VALID_TIMER2_PLL_VALID_TDV2_MSB                                    15
#define PLL_VALID_TIMER2_PLL_VALID_TDV2_MASK                                   0xffff
#define PLL_VALID_TIMER2_PLL_VALID_TDV2_GET(x)                                 (((x) & PLL_VALID_TIMER2_PLL_VALID_TDV2_MASK) >> PLL_VALID_TIMER2_PLL_VALID_TDV2_LSB)
#define PLL_VALID_TIMER2_PLL_VALID_TDV2_SET(x)                                 (((0 | (x)) << PLL_VALID_TIMER2_PLL_VALID_TDV2_LSB) & PLL_VALID_TIMER2_PLL_VALID_TDV2_MASK)
#define PLL_VALID_TIMER2_PLL_VALID_TDV2_RESET                                  0x26
#define PLL_VALID_TIMER2_ADDRESS                                               (0x344 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PLL_VALID_TIMER2_RSTMASK                                               0xffff
#define PLL_VALID_TIMER2_RESET                                                 0x26

// 0x348 (PLL_VALID_TIMER3)
#define PLL_VALID_TIMER3_PLL_VALID_TDV3_LSB                                    0
#define PLL_VALID_TIMER3_PLL_VALID_TDV3_MSB                                    15
#define PLL_VALID_TIMER3_PLL_VALID_TDV3_MASK                                   0xffff
#define PLL_VALID_TIMER3_PLL_VALID_TDV3_GET(x)                                 (((x) & PLL_VALID_TIMER3_PLL_VALID_TDV3_MASK) >> PLL_VALID_TIMER3_PLL_VALID_TDV3_LSB)
#define PLL_VALID_TIMER3_PLL_VALID_TDV3_SET(x)                                 (((0 | (x)) << PLL_VALID_TIMER3_PLL_VALID_TDV3_LSB) & PLL_VALID_TIMER3_PLL_VALID_TDV3_MASK)
#define PLL_VALID_TIMER3_PLL_VALID_TDV3_RESET                                  0xa28
#define PLL_VALID_TIMER3_ADDRESS                                               (0x348 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PLL_VALID_TIMER3_RSTMASK                                               0xffff
#define PLL_VALID_TIMER3_RESET                                                 0xa28

// 0x34c (PLL_VALID_TIMER4)
#define PLL_VALID_TIMER4_PLL_VALID_TDV4_LSB                                    0
#define PLL_VALID_TIMER4_PLL_VALID_TDV4_MSB                                    15
#define PLL_VALID_TIMER4_PLL_VALID_TDV4_MASK                                   0xffff
#define PLL_VALID_TIMER4_PLL_VALID_TDV4_GET(x)                                 (((x) & PLL_VALID_TIMER4_PLL_VALID_TDV4_MASK) >> PLL_VALID_TIMER4_PLL_VALID_TDV4_LSB)
#define PLL_VALID_TIMER4_PLL_VALID_TDV4_SET(x)                                 (((0 | (x)) << PLL_VALID_TIMER4_PLL_VALID_TDV4_LSB) & PLL_VALID_TIMER4_PLL_VALID_TDV4_MASK)
#define PLL_VALID_TIMER4_PLL_VALID_TDV4_RESET                                  0xf
#define PLL_VALID_TIMER4_ADDRESS                                               (0x34c + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PLL_VALID_TIMER4_RSTMASK                                               0xffff
#define PLL_VALID_TIMER4_RESET                                                 0xf

// 0x350 (PCS_INTERNAL_CONTROL9)
#define PCS_INTERNAL_CONTROL9_DEGLITCH_EN_SEL_LSB                              15
#define PCS_INTERNAL_CONTROL9_DEGLITCH_EN_SEL_MSB                              15
#define PCS_INTERNAL_CONTROL9_DEGLITCH_EN_SEL_MASK                             0x8000
#define PCS_INTERNAL_CONTROL9_DEGLITCH_EN_SEL_GET(x)                           (((x) & PCS_INTERNAL_CONTROL9_DEGLITCH_EN_SEL_MASK) >> PCS_INTERNAL_CONTROL9_DEGLITCH_EN_SEL_LSB)
#define PCS_INTERNAL_CONTROL9_DEGLITCH_EN_SEL_SET(x)                           (((0 | (x)) << PCS_INTERNAL_CONTROL9_DEGLITCH_EN_SEL_LSB) & PCS_INTERNAL_CONTROL9_DEGLITCH_EN_SEL_MASK)
#define PCS_INTERNAL_CONTROL9_DEGLITCH_EN_SEL_RESET                            0x0
#define PCS_INTERNAL_CONTROL9_DEGLITCH_EN_REG_LSB                              14
#define PCS_INTERNAL_CONTROL9_DEGLITCH_EN_REG_MSB                              14
#define PCS_INTERNAL_CONTROL9_DEGLITCH_EN_REG_MASK                             0x4000
#define PCS_INTERNAL_CONTROL9_DEGLITCH_EN_REG_GET(x)                           (((x) & PCS_INTERNAL_CONTROL9_DEGLITCH_EN_REG_MASK) >> PCS_INTERNAL_CONTROL9_DEGLITCH_EN_REG_LSB)
#define PCS_INTERNAL_CONTROL9_DEGLITCH_EN_REG_SET(x)                           (((0 | (x)) << PCS_INTERNAL_CONTROL9_DEGLITCH_EN_REG_LSB) & PCS_INTERNAL_CONTROL9_DEGLITCH_EN_REG_MASK)
#define PCS_INTERNAL_CONTROL9_DEGLITCH_EN_REG_RESET                            0x1
#define PCS_INTERNAL_CONTROL9_DEGLITCH_RST_SEL_LSB                             13
#define PCS_INTERNAL_CONTROL9_DEGLITCH_RST_SEL_MSB                             13
#define PCS_INTERNAL_CONTROL9_DEGLITCH_RST_SEL_MASK                            0x2000
#define PCS_INTERNAL_CONTROL9_DEGLITCH_RST_SEL_GET(x)                          (((x) & PCS_INTERNAL_CONTROL9_DEGLITCH_RST_SEL_MASK) >> PCS_INTERNAL_CONTROL9_DEGLITCH_RST_SEL_LSB)
#define PCS_INTERNAL_CONTROL9_DEGLITCH_RST_SEL_SET(x)                          (((0 | (x)) << PCS_INTERNAL_CONTROL9_DEGLITCH_RST_SEL_LSB) & PCS_INTERNAL_CONTROL9_DEGLITCH_RST_SEL_MASK)
#define PCS_INTERNAL_CONTROL9_DEGLITCH_RST_SEL_RESET                           0x0
#define PCS_INTERNAL_CONTROL9_DEGLITCH_RST_REG_LSB                             12
#define PCS_INTERNAL_CONTROL9_DEGLITCH_RST_REG_MSB                             12
#define PCS_INTERNAL_CONTROL9_DEGLITCH_RST_REG_MASK                            0x1000
#define PCS_INTERNAL_CONTROL9_DEGLITCH_RST_REG_GET(x)                          (((x) & PCS_INTERNAL_CONTROL9_DEGLITCH_RST_REG_MASK) >> PCS_INTERNAL_CONTROL9_DEGLITCH_RST_REG_LSB)
#define PCS_INTERNAL_CONTROL9_DEGLITCH_RST_REG_SET(x)                          (((0 | (x)) << PCS_INTERNAL_CONTROL9_DEGLITCH_RST_REG_LSB) & PCS_INTERNAL_CONTROL9_DEGLITCH_RST_REG_MASK)
#define PCS_INTERNAL_CONTROL9_DEGLITCH_RST_REG_RESET                           0x1
#define PCS_INTERNAL_CONTROL9_TXVCM_EN_PCIE_SEL_LSB                            11
#define PCS_INTERNAL_CONTROL9_TXVCM_EN_PCIE_SEL_MSB                            11
#define PCS_INTERNAL_CONTROL9_TXVCM_EN_PCIE_SEL_MASK                           0x800
#define PCS_INTERNAL_CONTROL9_TXVCM_EN_PCIE_SEL_GET(x)                         (((x) & PCS_INTERNAL_CONTROL9_TXVCM_EN_PCIE_SEL_MASK) >> PCS_INTERNAL_CONTROL9_TXVCM_EN_PCIE_SEL_LSB)
#define PCS_INTERNAL_CONTROL9_TXVCM_EN_PCIE_SEL_SET(x)                         (((0 | (x)) << PCS_INTERNAL_CONTROL9_TXVCM_EN_PCIE_SEL_LSB) & PCS_INTERNAL_CONTROL9_TXVCM_EN_PCIE_SEL_MASK)
#define PCS_INTERNAL_CONTROL9_TXVCM_EN_PCIE_SEL_RESET                          0x0
#define PCS_INTERNAL_CONTROL9_TXVCM_EN_P1SS_SEL_LSB                            10
#define PCS_INTERNAL_CONTROL9_TXVCM_EN_P1SS_SEL_MSB                            10
#define PCS_INTERNAL_CONTROL9_TXVCM_EN_P1SS_SEL_MASK                           0x400
#define PCS_INTERNAL_CONTROL9_TXVCM_EN_P1SS_SEL_GET(x)                         (((x) & PCS_INTERNAL_CONTROL9_TXVCM_EN_P1SS_SEL_MASK) >> PCS_INTERNAL_CONTROL9_TXVCM_EN_P1SS_SEL_LSB)
#define PCS_INTERNAL_CONTROL9_TXVCM_EN_P1SS_SEL_SET(x)                         (((0 | (x)) << PCS_INTERNAL_CONTROL9_TXVCM_EN_P1SS_SEL_LSB) & PCS_INTERNAL_CONTROL9_TXVCM_EN_P1SS_SEL_MASK)
#define PCS_INTERNAL_CONTROL9_TXVCM_EN_P1SS_SEL_RESET                          0x0
#define PCS_INTERNAL_CONTROL9_RX_EN_P1_USB_SEL_LSB                             9
#define PCS_INTERNAL_CONTROL9_RX_EN_P1_USB_SEL_MSB                             9
#define PCS_INTERNAL_CONTROL9_RX_EN_P1_USB_SEL_MASK                            0x200
#define PCS_INTERNAL_CONTROL9_RX_EN_P1_USB_SEL_GET(x)                          (((x) & PCS_INTERNAL_CONTROL9_RX_EN_P1_USB_SEL_MASK) >> PCS_INTERNAL_CONTROL9_RX_EN_P1_USB_SEL_LSB)
#define PCS_INTERNAL_CONTROL9_RX_EN_P1_USB_SEL_SET(x)                          (((0 | (x)) << PCS_INTERNAL_CONTROL9_RX_EN_P1_USB_SEL_LSB) & PCS_INTERNAL_CONTROL9_RX_EN_P1_USB_SEL_MASK)
#define PCS_INTERNAL_CONTROL9_RX_EN_P1_USB_SEL_RESET                           0x1
#define PCS_INTERNAL_CONTROL9_ST_CH_SEL_REG_LSB                                8
#define PCS_INTERNAL_CONTROL9_ST_CH_SEL_REG_MSB                                8
#define PCS_INTERNAL_CONTROL9_ST_CH_SEL_REG_MASK                               0x100
#define PCS_INTERNAL_CONTROL9_ST_CH_SEL_REG_GET(x)                             (((x) & PCS_INTERNAL_CONTROL9_ST_CH_SEL_REG_MASK) >> PCS_INTERNAL_CONTROL9_ST_CH_SEL_REG_LSB)
#define PCS_INTERNAL_CONTROL9_ST_CH_SEL_REG_SET(x)                             (((0 | (x)) << PCS_INTERNAL_CONTROL9_ST_CH_SEL_REG_LSB) & PCS_INTERNAL_CONTROL9_ST_CH_SEL_REG_MASK)
#define PCS_INTERNAL_CONTROL9_ST_CH_SEL_REG_RESET                              0x0
#define PCS_INTERNAL_CONTROL9_ANA_EN_USB_SEL_LSB                               7
#define PCS_INTERNAL_CONTROL9_ANA_EN_USB_SEL_MSB                               7
#define PCS_INTERNAL_CONTROL9_ANA_EN_USB_SEL_MASK                              0x80
#define PCS_INTERNAL_CONTROL9_ANA_EN_USB_SEL_GET(x)                            (((x) & PCS_INTERNAL_CONTROL9_ANA_EN_USB_SEL_MASK) >> PCS_INTERNAL_CONTROL9_ANA_EN_USB_SEL_LSB)
#define PCS_INTERNAL_CONTROL9_ANA_EN_USB_SEL_SET(x)                            (((0 | (x)) << PCS_INTERNAL_CONTROL9_ANA_EN_USB_SEL_LSB) & PCS_INTERNAL_CONTROL9_ANA_EN_USB_SEL_MASK)
#define PCS_INTERNAL_CONTROL9_ANA_EN_USB_SEL_RESET                             0x1
#define PCS_INTERNAL_CONTROL9_RX_LOS_EN_PCIE_P2_LSB                            6
#define PCS_INTERNAL_CONTROL9_RX_LOS_EN_PCIE_P2_MSB                            6
#define PCS_INTERNAL_CONTROL9_RX_LOS_EN_PCIE_P2_MASK                           0x40
#define PCS_INTERNAL_CONTROL9_RX_LOS_EN_PCIE_P2_GET(x)                         (((x) & PCS_INTERNAL_CONTROL9_RX_LOS_EN_PCIE_P2_MASK) >> PCS_INTERNAL_CONTROL9_RX_LOS_EN_PCIE_P2_LSB)
#define PCS_INTERNAL_CONTROL9_RX_LOS_EN_PCIE_P2_SET(x)                         (((0 | (x)) << PCS_INTERNAL_CONTROL9_RX_LOS_EN_PCIE_P2_LSB) & PCS_INTERNAL_CONTROL9_RX_LOS_EN_PCIE_P2_MASK)
#define PCS_INTERNAL_CONTROL9_RX_LOS_EN_PCIE_P2_RESET                          0x0
#define PCS_INTERNAL_CONTROL9_P0S_EXIT_SEL_LSB                                 5
#define PCS_INTERNAL_CONTROL9_P0S_EXIT_SEL_MSB                                 5
#define PCS_INTERNAL_CONTROL9_P0S_EXIT_SEL_MASK                                0x20
#define PCS_INTERNAL_CONTROL9_P0S_EXIT_SEL_GET(x)                              (((x) & PCS_INTERNAL_CONTROL9_P0S_EXIT_SEL_MASK) >> PCS_INTERNAL_CONTROL9_P0S_EXIT_SEL_LSB)
#define PCS_INTERNAL_CONTROL9_P0S_EXIT_SEL_SET(x)                              (((0 | (x)) << PCS_INTERNAL_CONTROL9_P0S_EXIT_SEL_LSB) & PCS_INTERNAL_CONTROL9_P0S_EXIT_SEL_MASK)
#define PCS_INTERNAL_CONTROL9_P0S_EXIT_SEL_RESET                               0x0
#define PCS_INTERNAL_CONTROL9_PHYSTATUS_SEL_LSB                                4
#define PCS_INTERNAL_CONTROL9_PHYSTATUS_SEL_MSB                                4
#define PCS_INTERNAL_CONTROL9_PHYSTATUS_SEL_MASK                               0x10
#define PCS_INTERNAL_CONTROL9_PHYSTATUS_SEL_GET(x)                             (((x) & PCS_INTERNAL_CONTROL9_PHYSTATUS_SEL_MASK) >> PCS_INTERNAL_CONTROL9_PHYSTATUS_SEL_LSB)
#define PCS_INTERNAL_CONTROL9_PHYSTATUS_SEL_SET(x)                             (((0 | (x)) << PCS_INTERNAL_CONTROL9_PHYSTATUS_SEL_LSB) & PCS_INTERNAL_CONTROL9_PHYSTATUS_SEL_MASK)
#define PCS_INTERNAL_CONTROL9_PHYSTATUS_SEL_RESET                              0x1
#define PCS_INTERNAL_CONTROL9_RX_P0S_SEL_LSB                                   0
#define PCS_INTERNAL_CONTROL9_RX_P0S_SEL_MSB                                   1
#define PCS_INTERNAL_CONTROL9_RX_P0S_SEL_MASK                                  0x3
#define PCS_INTERNAL_CONTROL9_RX_P0S_SEL_GET(x)                                (((x) & PCS_INTERNAL_CONTROL9_RX_P0S_SEL_MASK) >> PCS_INTERNAL_CONTROL9_RX_P0S_SEL_LSB)
#define PCS_INTERNAL_CONTROL9_RX_P0S_SEL_SET(x)                                (((0 | (x)) << PCS_INTERNAL_CONTROL9_RX_P0S_SEL_LSB) & PCS_INTERNAL_CONTROL9_RX_P0S_SEL_MASK)
#define PCS_INTERNAL_CONTROL9_RX_P0S_SEL_RESET                                 0x0
#define PCS_INTERNAL_CONTROL9_ADDRESS                                          (0x350 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PCS_INTERNAL_CONTROL9_RSTMASK                                          0xfff3
#define PCS_INTERNAL_CONTROL9_RESET                                            0x5290

// 0x354 (PCS_INTERNAL_CONTROL10)
#define PCS_INTERNAL_CONTROL10_IBIAS_EN_PCIE_SEL1_LSB                          15
#define PCS_INTERNAL_CONTROL10_IBIAS_EN_PCIE_SEL1_MSB                          15
#define PCS_INTERNAL_CONTROL10_IBIAS_EN_PCIE_SEL1_MASK                         0x8000
#define PCS_INTERNAL_CONTROL10_IBIAS_EN_PCIE_SEL1_GET(x)                       (((x) & PCS_INTERNAL_CONTROL10_IBIAS_EN_PCIE_SEL1_MASK) >> PCS_INTERNAL_CONTROL10_IBIAS_EN_PCIE_SEL1_LSB)
#define PCS_INTERNAL_CONTROL10_IBIAS_EN_PCIE_SEL1_SET(x)                       (((0 | (x)) << PCS_INTERNAL_CONTROL10_IBIAS_EN_PCIE_SEL1_LSB) & PCS_INTERNAL_CONTROL10_IBIAS_EN_PCIE_SEL1_MASK)
#define PCS_INTERNAL_CONTROL10_IBIAS_EN_PCIE_SEL1_RESET                        0x1
#define PCS_INTERNAL_CONTROL10_IBIAS_EN_USB_SEL_LSB                            14
#define PCS_INTERNAL_CONTROL10_IBIAS_EN_USB_SEL_MSB                            14
#define PCS_INTERNAL_CONTROL10_IBIAS_EN_USB_SEL_MASK                           0x4000
#define PCS_INTERNAL_CONTROL10_IBIAS_EN_USB_SEL_GET(x)                         (((x) & PCS_INTERNAL_CONTROL10_IBIAS_EN_USB_SEL_MASK) >> PCS_INTERNAL_CONTROL10_IBIAS_EN_USB_SEL_LSB)
#define PCS_INTERNAL_CONTROL10_IBIAS_EN_USB_SEL_SET(x)                         (((0 | (x)) << PCS_INTERNAL_CONTROL10_IBIAS_EN_USB_SEL_LSB) & PCS_INTERNAL_CONTROL10_IBIAS_EN_USB_SEL_MASK)
#define PCS_INTERNAL_CONTROL10_IBIAS_EN_USB_SEL_RESET                          0x0
#define PCS_INTERNAL_CONTROL10_IBIAS_EN_USB_REG_LSB                            13
#define PCS_INTERNAL_CONTROL10_IBIAS_EN_USB_REG_MSB                            13
#define PCS_INTERNAL_CONTROL10_IBIAS_EN_USB_REG_MASK                           0x2000
#define PCS_INTERNAL_CONTROL10_IBIAS_EN_USB_REG_GET(x)                         (((x) & PCS_INTERNAL_CONTROL10_IBIAS_EN_USB_REG_MASK) >> PCS_INTERNAL_CONTROL10_IBIAS_EN_USB_REG_LSB)
#define PCS_INTERNAL_CONTROL10_IBIAS_EN_USB_REG_SET(x)                         (((0 | (x)) << PCS_INTERNAL_CONTROL10_IBIAS_EN_USB_REG_LSB) & PCS_INTERNAL_CONTROL10_IBIAS_EN_USB_REG_MASK)
#define PCS_INTERNAL_CONTROL10_IBIAS_EN_USB_REG_RESET                          0x1
#define PCS_INTERNAL_CONTROL10_IBIAS_EN_USB_SEL1_LSB                           12
#define PCS_INTERNAL_CONTROL10_IBIAS_EN_USB_SEL1_MSB                           12
#define PCS_INTERNAL_CONTROL10_IBIAS_EN_USB_SEL1_MASK                          0x1000
#define PCS_INTERNAL_CONTROL10_IBIAS_EN_USB_SEL1_GET(x)                        (((x) & PCS_INTERNAL_CONTROL10_IBIAS_EN_USB_SEL1_MASK) >> PCS_INTERNAL_CONTROL10_IBIAS_EN_USB_SEL1_LSB)
#define PCS_INTERNAL_CONTROL10_IBIAS_EN_USB_SEL1_SET(x)                        (((0 | (x)) << PCS_INTERNAL_CONTROL10_IBIAS_EN_USB_SEL1_LSB) & PCS_INTERNAL_CONTROL10_IBIAS_EN_USB_SEL1_MASK)
#define PCS_INTERNAL_CONTROL10_IBIAS_EN_USB_SEL1_RESET                         0x1
#define PCS_INTERNAL_CONTROL10_REFCLK_EN_SEL_PCIE_LSB                          11
#define PCS_INTERNAL_CONTROL10_REFCLK_EN_SEL_PCIE_MSB                          11
#define PCS_INTERNAL_CONTROL10_REFCLK_EN_SEL_PCIE_MASK                         0x800
#define PCS_INTERNAL_CONTROL10_REFCLK_EN_SEL_PCIE_GET(x)                       (((x) & PCS_INTERNAL_CONTROL10_REFCLK_EN_SEL_PCIE_MASK) >> PCS_INTERNAL_CONTROL10_REFCLK_EN_SEL_PCIE_LSB)
#define PCS_INTERNAL_CONTROL10_REFCLK_EN_SEL_PCIE_SET(x)                       (((0 | (x)) << PCS_INTERNAL_CONTROL10_REFCLK_EN_SEL_PCIE_LSB) & PCS_INTERNAL_CONTROL10_REFCLK_EN_SEL_PCIE_MASK)
#define PCS_INTERNAL_CONTROL10_REFCLK_EN_SEL_PCIE_RESET                        0x0
#define PCS_INTERNAL_CONTROL10_REFCLK_EN_DIG_PCIE_REG_LSB                      10
#define PCS_INTERNAL_CONTROL10_REFCLK_EN_DIG_PCIE_REG_MSB                      10
#define PCS_INTERNAL_CONTROL10_REFCLK_EN_DIG_PCIE_REG_MASK                     0x400
#define PCS_INTERNAL_CONTROL10_REFCLK_EN_DIG_PCIE_REG_GET(x)                   (((x) & PCS_INTERNAL_CONTROL10_REFCLK_EN_DIG_PCIE_REG_MASK) >> PCS_INTERNAL_CONTROL10_REFCLK_EN_DIG_PCIE_REG_LSB)
#define PCS_INTERNAL_CONTROL10_REFCLK_EN_DIG_PCIE_REG_SET(x)                   (((0 | (x)) << PCS_INTERNAL_CONTROL10_REFCLK_EN_DIG_PCIE_REG_LSB) & PCS_INTERNAL_CONTROL10_REFCLK_EN_DIG_PCIE_REG_MASK)
#define PCS_INTERNAL_CONTROL10_REFCLK_EN_DIG_PCIE_REG_RESET                    0x1
#define PCS_INTERNAL_CONTROL10_REFCLK_EN_SEL_USB_LSB                           9
#define PCS_INTERNAL_CONTROL10_REFCLK_EN_SEL_USB_MSB                           9
#define PCS_INTERNAL_CONTROL10_REFCLK_EN_SEL_USB_MASK                          0x200
#define PCS_INTERNAL_CONTROL10_REFCLK_EN_SEL_USB_GET(x)                        (((x) & PCS_INTERNAL_CONTROL10_REFCLK_EN_SEL_USB_MASK) >> PCS_INTERNAL_CONTROL10_REFCLK_EN_SEL_USB_LSB)
#define PCS_INTERNAL_CONTROL10_REFCLK_EN_SEL_USB_SET(x)                        (((0 | (x)) << PCS_INTERNAL_CONTROL10_REFCLK_EN_SEL_USB_LSB) & PCS_INTERNAL_CONTROL10_REFCLK_EN_SEL_USB_MASK)
#define PCS_INTERNAL_CONTROL10_REFCLK_EN_SEL_USB_RESET                         0x1
#define PCS_INTERNAL_CONTROL10_REFCLK_EN_SEL_DIG_USB_REG_LSB                   8
#define PCS_INTERNAL_CONTROL10_REFCLK_EN_SEL_DIG_USB_REG_MSB                   8
#define PCS_INTERNAL_CONTROL10_REFCLK_EN_SEL_DIG_USB_REG_MASK                  0x100
#define PCS_INTERNAL_CONTROL10_REFCLK_EN_SEL_DIG_USB_REG_GET(x)                (((x) & PCS_INTERNAL_CONTROL10_REFCLK_EN_SEL_DIG_USB_REG_MASK) >> PCS_INTERNAL_CONTROL10_REFCLK_EN_SEL_DIG_USB_REG_LSB)
#define PCS_INTERNAL_CONTROL10_REFCLK_EN_SEL_DIG_USB_REG_SET(x)                (((0 | (x)) << PCS_INTERNAL_CONTROL10_REFCLK_EN_SEL_DIG_USB_REG_LSB) & PCS_INTERNAL_CONTROL10_REFCLK_EN_SEL_DIG_USB_REG_MASK)
#define PCS_INTERNAL_CONTROL10_REFCLK_EN_SEL_DIG_USB_REG_RESET                 0x1
#define PCS_INTERNAL_CONTROL10_WCNT_P1SS_TDV_LSB                               0
#define PCS_INTERNAL_CONTROL10_WCNT_P1SS_TDV_MSB                               7
#define PCS_INTERNAL_CONTROL10_WCNT_P1SS_TDV_MASK                              0xff
#define PCS_INTERNAL_CONTROL10_WCNT_P1SS_TDV_GET(x)                            (((x) & PCS_INTERNAL_CONTROL10_WCNT_P1SS_TDV_MASK) >> PCS_INTERNAL_CONTROL10_WCNT_P1SS_TDV_LSB)
#define PCS_INTERNAL_CONTROL10_WCNT_P1SS_TDV_SET(x)                            (((0 | (x)) << PCS_INTERNAL_CONTROL10_WCNT_P1SS_TDV_LSB) & PCS_INTERNAL_CONTROL10_WCNT_P1SS_TDV_MASK)
#define PCS_INTERNAL_CONTROL10_WCNT_P1SS_TDV_RESET                             0x0
#define PCS_INTERNAL_CONTROL10_ADDRESS                                         (0x354 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PCS_INTERNAL_CONTROL10_RSTMASK                                         0xffff
#define PCS_INTERNAL_CONTROL10_RESET                                           0xb700

// 0x358 (PCS_INTERNAL_CONTROL11)
#define PCS_INTERNAL_CONTROL11_PCLK2XTL_SEL_LSB                                0
#define PCS_INTERNAL_CONTROL11_PCLK2XTL_SEL_MSB                                9
#define PCS_INTERNAL_CONTROL11_PCLK2XTL_SEL_MASK                               0x3ff
#define PCS_INTERNAL_CONTROL11_PCLK2XTL_SEL_GET(x)                             (((x) & PCS_INTERNAL_CONTROL11_PCLK2XTL_SEL_MASK) >> PCS_INTERNAL_CONTROL11_PCLK2XTL_SEL_LSB)
#define PCS_INTERNAL_CONTROL11_PCLK2XTL_SEL_SET(x)                             (((0 | (x)) << PCS_INTERNAL_CONTROL11_PCLK2XTL_SEL_LSB) & PCS_INTERNAL_CONTROL11_PCLK2XTL_SEL_MASK)
#define PCS_INTERNAL_CONTROL11_PCLK2XTL_SEL_RESET                              0xc8
#define PCS_INTERNAL_CONTROL11_ADDRESS                                         (0x358 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PCS_INTERNAL_CONTROL11_RSTMASK                                         0x3ff
#define PCS_INTERNAL_CONTROL11_RESET                                           0xc8

// 0x35c (PCS_INTERNAL_CONTROL12)
#define PCS_INTERNAL_CONTROL12_FLCK_T1_LSB                                     0
#define PCS_INTERNAL_CONTROL12_FLCK_T1_MSB                                     11
#define PCS_INTERNAL_CONTROL12_FLCK_T1_MASK                                    0xfff
#define PCS_INTERNAL_CONTROL12_FLCK_T1_GET(x)                                  (((x) & PCS_INTERNAL_CONTROL12_FLCK_T1_MASK) >> PCS_INTERNAL_CONTROL12_FLCK_T1_LSB)
#define PCS_INTERNAL_CONTROL12_FLCK_T1_SET(x)                                  (((0 | (x)) << PCS_INTERNAL_CONTROL12_FLCK_T1_LSB) & PCS_INTERNAL_CONTROL12_FLCK_T1_MASK)
#define PCS_INTERNAL_CONTROL12_FLCK_T1_RESET                                   0x7
#define PCS_INTERNAL_CONTROL12_ADDRESS                                         (0x35c + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PCS_INTERNAL_CONTROL12_RSTMASK                                         0xfff
#define PCS_INTERNAL_CONTROL12_RESET                                           0x7

// 0x360 (PCS_INTERNAL_CONTROL13)
#define PCS_INTERNAL_CONTROL13_DBG_RVSR_LSB                                    0
#define PCS_INTERNAL_CONTROL13_DBG_RVSR_MSB                                    15
#define PCS_INTERNAL_CONTROL13_DBG_RVSR_MASK                                   0xffff
#define PCS_INTERNAL_CONTROL13_DBG_RVSR_GET(x)                                 (((x) & PCS_INTERNAL_CONTROL13_DBG_RVSR_MASK) >> PCS_INTERNAL_CONTROL13_DBG_RVSR_LSB)
#define PCS_INTERNAL_CONTROL13_DBG_RVSR_SET(x)                                 (((0 | (x)) << PCS_INTERNAL_CONTROL13_DBG_RVSR_LSB) & PCS_INTERNAL_CONTROL13_DBG_RVSR_MASK)
#define PCS_INTERNAL_CONTROL13_DBG_RVSR_RESET                                  0x2100
#define PCS_INTERNAL_CONTROL13_ADDRESS                                         (0x360 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PCS_INTERNAL_CONTROL13_RSTMASK                                         0xffff
#define PCS_INTERNAL_CONTROL13_RESET                                           0x2100

// 0x364 (PCS_INTERNAL_CONTROL14)
#define PCS_INTERNAL_CONTROL14_DBG_RVSR1_LSB                                   0
#define PCS_INTERNAL_CONTROL14_DBG_RVSR1_MSB                                   15
#define PCS_INTERNAL_CONTROL14_DBG_RVSR1_MASK                                  0xffff
#define PCS_INTERNAL_CONTROL14_DBG_RVSR1_GET(x)                                (((x) & PCS_INTERNAL_CONTROL14_DBG_RVSR1_MASK) >> PCS_INTERNAL_CONTROL14_DBG_RVSR1_LSB)
#define PCS_INTERNAL_CONTROL14_DBG_RVSR1_SET(x)                                (((0 | (x)) << PCS_INTERNAL_CONTROL14_DBG_RVSR1_LSB) & PCS_INTERNAL_CONTROL14_DBG_RVSR1_MASK)
#define PCS_INTERNAL_CONTROL14_DBG_RVSR1_RESET                                 0x100
#define PCS_INTERNAL_CONTROL14_ADDRESS                                         (0x364 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PCS_INTERNAL_CONTROL14_RSTMASK                                         0xffff
#define PCS_INTERNAL_CONTROL14_RESET                                           0x100

// 0x368 (REFCLK_DET_CFG)
#define REFCLK_DET_CFG_REFCLK_VALID_DLY_SEL_LSB                                12
#define REFCLK_DET_CFG_REFCLK_VALID_DLY_SEL_MSB                                14
#define REFCLK_DET_CFG_REFCLK_VALID_DLY_SEL_MASK                               0x7000
#define REFCLK_DET_CFG_REFCLK_VALID_DLY_SEL_GET(x)                             (((x) & REFCLK_DET_CFG_REFCLK_VALID_DLY_SEL_MASK) >> REFCLK_DET_CFG_REFCLK_VALID_DLY_SEL_LSB)
#define REFCLK_DET_CFG_REFCLK_VALID_DLY_SEL_SET(x)                             (((0 | (x)) << REFCLK_DET_CFG_REFCLK_VALID_DLY_SEL_LSB) & REFCLK_DET_CFG_REFCLK_VALID_DLY_SEL_MASK)
#define REFCLK_DET_CFG_REFCLK_VALID_DLY_SEL_RESET                              0x1
#define REFCLK_DET_CFG_REFCLK_START_SEL_PCIE_LSB                               11
#define REFCLK_DET_CFG_REFCLK_START_SEL_PCIE_MSB                               11
#define REFCLK_DET_CFG_REFCLK_START_SEL_PCIE_MASK                              0x800
#define REFCLK_DET_CFG_REFCLK_START_SEL_PCIE_GET(x)                            (((x) & REFCLK_DET_CFG_REFCLK_START_SEL_PCIE_MASK) >> REFCLK_DET_CFG_REFCLK_START_SEL_PCIE_LSB)
#define REFCLK_DET_CFG_REFCLK_START_SEL_PCIE_SET(x)                            (((0 | (x)) << REFCLK_DET_CFG_REFCLK_START_SEL_PCIE_LSB) & REFCLK_DET_CFG_REFCLK_START_SEL_PCIE_MASK)
#define REFCLK_DET_CFG_REFCLK_START_SEL_PCIE_RESET                             0x0
#define REFCLK_DET_CFG_REFCLK_START_SEL_USB_LSB                                10
#define REFCLK_DET_CFG_REFCLK_START_SEL_USB_MSB                                10
#define REFCLK_DET_CFG_REFCLK_START_SEL_USB_MASK                               0x400
#define REFCLK_DET_CFG_REFCLK_START_SEL_USB_GET(x)                             (((x) & REFCLK_DET_CFG_REFCLK_START_SEL_USB_MASK) >> REFCLK_DET_CFG_REFCLK_START_SEL_USB_LSB)
#define REFCLK_DET_CFG_REFCLK_START_SEL_USB_SET(x)                             (((0 | (x)) << REFCLK_DET_CFG_REFCLK_START_SEL_USB_LSB) & REFCLK_DET_CFG_REFCLK_START_SEL_USB_MASK)
#define REFCLK_DET_CFG_REFCLK_START_SEL_USB_RESET                              0x0
#define REFCLK_DET_CFG_REFCLK_DET_RST_SEL_LSB                                  9
#define REFCLK_DET_CFG_REFCLK_DET_RST_SEL_MSB                                  9
#define REFCLK_DET_CFG_REFCLK_DET_RST_SEL_MASK                                 0x200
#define REFCLK_DET_CFG_REFCLK_DET_RST_SEL_GET(x)                               (((x) & REFCLK_DET_CFG_REFCLK_DET_RST_SEL_MASK) >> REFCLK_DET_CFG_REFCLK_DET_RST_SEL_LSB)
#define REFCLK_DET_CFG_REFCLK_DET_RST_SEL_SET(x)                               (((0 | (x)) << REFCLK_DET_CFG_REFCLK_DET_RST_SEL_LSB) & REFCLK_DET_CFG_REFCLK_DET_RST_SEL_MASK)
#define REFCLK_DET_CFG_REFCLK_DET_RST_SEL_RESET                                0x0
#define REFCLK_DET_CFG_REFCLK_DET_SEL_LSB                                      8
#define REFCLK_DET_CFG_REFCLK_DET_SEL_MSB                                      8
#define REFCLK_DET_CFG_REFCLK_DET_SEL_MASK                                     0x100
#define REFCLK_DET_CFG_REFCLK_DET_SEL_GET(x)                                   (((x) & REFCLK_DET_CFG_REFCLK_DET_SEL_MASK) >> REFCLK_DET_CFG_REFCLK_DET_SEL_LSB)
#define REFCLK_DET_CFG_REFCLK_DET_SEL_SET(x)                                   (((0 | (x)) << REFCLK_DET_CFG_REFCLK_DET_SEL_LSB) & REFCLK_DET_CFG_REFCLK_DET_SEL_MASK)
#define REFCLK_DET_CFG_REFCLK_DET_SEL_RESET                                    0x0
#define REFCLK_DET_CFG_REFCLK_DET_TDV_LSB                                      4
#define REFCLK_DET_CFG_REFCLK_DET_TDV_MSB                                      7
#define REFCLK_DET_CFG_REFCLK_DET_TDV_MASK                                     0xf0
#define REFCLK_DET_CFG_REFCLK_DET_TDV_GET(x)                                   (((x) & REFCLK_DET_CFG_REFCLK_DET_TDV_MASK) >> REFCLK_DET_CFG_REFCLK_DET_TDV_LSB)
#define REFCLK_DET_CFG_REFCLK_DET_TDV_SET(x)                                   (((0 | (x)) << REFCLK_DET_CFG_REFCLK_DET_TDV_LSB) & REFCLK_DET_CFG_REFCLK_DET_TDV_MASK)
#define REFCLK_DET_CFG_REFCLK_DET_TDV_RESET                                    0x2
#define REFCLK_DET_CFG_REFCLK_DET_TDV1_LSB                                     0
#define REFCLK_DET_CFG_REFCLK_DET_TDV1_MSB                                     3
#define REFCLK_DET_CFG_REFCLK_DET_TDV1_MASK                                    0xf
#define REFCLK_DET_CFG_REFCLK_DET_TDV1_GET(x)                                  (((x) & REFCLK_DET_CFG_REFCLK_DET_TDV1_MASK) >> REFCLK_DET_CFG_REFCLK_DET_TDV1_LSB)
#define REFCLK_DET_CFG_REFCLK_DET_TDV1_SET(x)                                  (((0 | (x)) << REFCLK_DET_CFG_REFCLK_DET_TDV1_LSB) & REFCLK_DET_CFG_REFCLK_DET_TDV1_MASK)
#define REFCLK_DET_CFG_REFCLK_DET_TDV1_RESET                                   0x2
#define REFCLK_DET_CFG_ADDRESS                                                 (0x368 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define REFCLK_DET_CFG_RSTMASK                                                 0x7fff
#define REFCLK_DET_CFG_RESET                                                   0x1022

// 0x780 (PLL_POWER_ON_AND_RESET)
#define PLL_POWER_ON_AND_RESET_UPHY_ANA_EN_SW_RSTN_LSB                         6
#define PLL_POWER_ON_AND_RESET_UPHY_ANA_EN_SW_RSTN_MSB                         6
#define PLL_POWER_ON_AND_RESET_UPHY_ANA_EN_SW_RSTN_MASK                        0x40
#define PLL_POWER_ON_AND_RESET_UPHY_ANA_EN_SW_RSTN_GET(x)                      (((x) & PLL_POWER_ON_AND_RESET_UPHY_ANA_EN_SW_RSTN_MASK) >> PLL_POWER_ON_AND_RESET_UPHY_ANA_EN_SW_RSTN_LSB)
#define PLL_POWER_ON_AND_RESET_UPHY_ANA_EN_SW_RSTN_SET(x)                      (((0 | (x)) << PLL_POWER_ON_AND_RESET_UPHY_ANA_EN_SW_RSTN_LSB) & PLL_POWER_ON_AND_RESET_UPHY_ANA_EN_SW_RSTN_MASK)
#define PLL_POWER_ON_AND_RESET_UPHY_ANA_EN_SW_RSTN_RESET                       0x1
#define PLL_POWER_ON_AND_RESET_UPHY_SSC_CTRL_CLK_SW_RSTN_LSB                   5
#define PLL_POWER_ON_AND_RESET_UPHY_SSC_CTRL_CLK_SW_RSTN_MSB                   5
#define PLL_POWER_ON_AND_RESET_UPHY_SSC_CTRL_CLK_SW_RSTN_MASK                  0x20
#define PLL_POWER_ON_AND_RESET_UPHY_SSC_CTRL_CLK_SW_RSTN_GET(x)                (((x) & PLL_POWER_ON_AND_RESET_UPHY_SSC_CTRL_CLK_SW_RSTN_MASK) >> PLL_POWER_ON_AND_RESET_UPHY_SSC_CTRL_CLK_SW_RSTN_LSB)
#define PLL_POWER_ON_AND_RESET_UPHY_SSC_CTRL_CLK_SW_RSTN_SET(x)                (((0 | (x)) << PLL_POWER_ON_AND_RESET_UPHY_SSC_CTRL_CLK_SW_RSTN_LSB) & PLL_POWER_ON_AND_RESET_UPHY_SSC_CTRL_CLK_SW_RSTN_MASK)
#define PLL_POWER_ON_AND_RESET_UPHY_SSC_CTRL_CLK_SW_RSTN_RESET                 0x1
#define PLL_POWER_ON_AND_RESET_UPHY_TXCLK_SW_RSTN_LSB                          4
#define PLL_POWER_ON_AND_RESET_UPHY_TXCLK_SW_RSTN_MSB                          4
#define PLL_POWER_ON_AND_RESET_UPHY_TXCLK_SW_RSTN_MASK                         0x10
#define PLL_POWER_ON_AND_RESET_UPHY_TXCLK_SW_RSTN_GET(x)                       (((x) & PLL_POWER_ON_AND_RESET_UPHY_TXCLK_SW_RSTN_MASK) >> PLL_POWER_ON_AND_RESET_UPHY_TXCLK_SW_RSTN_LSB)
#define PLL_POWER_ON_AND_RESET_UPHY_TXCLK_SW_RSTN_SET(x)                       (((0 | (x)) << PLL_POWER_ON_AND_RESET_UPHY_TXCLK_SW_RSTN_LSB) & PLL_POWER_ON_AND_RESET_UPHY_TXCLK_SW_RSTN_MASK)
#define PLL_POWER_ON_AND_RESET_UPHY_TXCLK_SW_RSTN_RESET                        0x1
#define PLL_POWER_ON_AND_RESET_UPHY_RXCLK_FLOOP_SW_RSTN_LSB                    3
#define PLL_POWER_ON_AND_RESET_UPHY_RXCLK_FLOOP_SW_RSTN_MSB                    3
#define PLL_POWER_ON_AND_RESET_UPHY_RXCLK_FLOOP_SW_RSTN_MASK                   0x8
#define PLL_POWER_ON_AND_RESET_UPHY_RXCLK_FLOOP_SW_RSTN_GET(x)                 (((x) & PLL_POWER_ON_AND_RESET_UPHY_RXCLK_FLOOP_SW_RSTN_MASK) >> PLL_POWER_ON_AND_RESET_UPHY_RXCLK_FLOOP_SW_RSTN_LSB)
#define PLL_POWER_ON_AND_RESET_UPHY_RXCLK_FLOOP_SW_RSTN_SET(x)                 (((0 | (x)) << PLL_POWER_ON_AND_RESET_UPHY_RXCLK_FLOOP_SW_RSTN_LSB) & PLL_POWER_ON_AND_RESET_UPHY_RXCLK_FLOOP_SW_RSTN_MASK)
#define PLL_POWER_ON_AND_RESET_UPHY_RXCLK_FLOOP_SW_RSTN_RESET                  0x1
#define PLL_POWER_ON_AND_RESET_UPHY_RXCLK_SW_RSTN_LSB                          2
#define PLL_POWER_ON_AND_RESET_UPHY_RXCLK_SW_RSTN_MSB                          2
#define PLL_POWER_ON_AND_RESET_UPHY_RXCLK_SW_RSTN_MASK                         0x4
#define PLL_POWER_ON_AND_RESET_UPHY_RXCLK_SW_RSTN_GET(x)                       (((x) & PLL_POWER_ON_AND_RESET_UPHY_RXCLK_SW_RSTN_MASK) >> PLL_POWER_ON_AND_RESET_UPHY_RXCLK_SW_RSTN_LSB)
#define PLL_POWER_ON_AND_RESET_UPHY_RXCLK_SW_RSTN_SET(x)                       (((0 | (x)) << PLL_POWER_ON_AND_RESET_UPHY_RXCLK_SW_RSTN_LSB) & PLL_POWER_ON_AND_RESET_UPHY_RXCLK_SW_RSTN_MASK)
#define PLL_POWER_ON_AND_RESET_UPHY_RXCLK_SW_RSTN_RESET                        0x1
#define PLL_POWER_ON_AND_RESET_REG_UPHY_PLL_EN_LSB                             1
#define PLL_POWER_ON_AND_RESET_REG_UPHY_PLL_EN_MSB                             1
#define PLL_POWER_ON_AND_RESET_REG_UPHY_PLL_EN_MASK                            0x2
#define PLL_POWER_ON_AND_RESET_REG_UPHY_PLL_EN_GET(x)                          (((x) & PLL_POWER_ON_AND_RESET_REG_UPHY_PLL_EN_MASK) >> PLL_POWER_ON_AND_RESET_REG_UPHY_PLL_EN_LSB)
#define PLL_POWER_ON_AND_RESET_REG_UPHY_PLL_EN_SET(x)                          (((0 | (x)) << PLL_POWER_ON_AND_RESET_REG_UPHY_PLL_EN_LSB) & PLL_POWER_ON_AND_RESET_REG_UPHY_PLL_EN_MASK)
#define PLL_POWER_ON_AND_RESET_REG_UPHY_PLL_EN_RESET                           0x1
#define PLL_POWER_ON_AND_RESET_UPHY_PLL_RSTN_LSB                               0
#define PLL_POWER_ON_AND_RESET_UPHY_PLL_RSTN_MSB                               0
#define PLL_POWER_ON_AND_RESET_UPHY_PLL_RSTN_MASK                              0x1
#define PLL_POWER_ON_AND_RESET_UPHY_PLL_RSTN_GET(x)                            (((x) & PLL_POWER_ON_AND_RESET_UPHY_PLL_RSTN_MASK) >> PLL_POWER_ON_AND_RESET_UPHY_PLL_RSTN_LSB)
#define PLL_POWER_ON_AND_RESET_UPHY_PLL_RSTN_SET(x)                            (((0 | (x)) << PLL_POWER_ON_AND_RESET_UPHY_PLL_RSTN_LSB) & PLL_POWER_ON_AND_RESET_UPHY_PLL_RSTN_MASK)
#define PLL_POWER_ON_AND_RESET_UPHY_PLL_RSTN_RESET                             0x1
#define PLL_POWER_ON_AND_RESET_ADDRESS                                         (0x780 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PLL_POWER_ON_AND_RESET_RSTMASK                                         0x7f
#define PLL_POWER_ON_AND_RESET_RESET                                           0x7f

// 0x784 (PLL_REFERENCE_CLOCK)
#define PLL_REFERENCE_CLOCK_REG_UPHY_REFCLK_EN_LSB                             15
#define PLL_REFERENCE_CLOCK_REG_UPHY_REFCLK_EN_MSB                             15
#define PLL_REFERENCE_CLOCK_REG_UPHY_REFCLK_EN_MASK                            0x8000
#define PLL_REFERENCE_CLOCK_REG_UPHY_REFCLK_EN_GET(x)                          (((x) & PLL_REFERENCE_CLOCK_REG_UPHY_REFCLK_EN_MASK) >> PLL_REFERENCE_CLOCK_REG_UPHY_REFCLK_EN_LSB)
#define PLL_REFERENCE_CLOCK_REG_UPHY_REFCLK_EN_SET(x)                          (((0 | (x)) << PLL_REFERENCE_CLOCK_REG_UPHY_REFCLK_EN_LSB) & PLL_REFERENCE_CLOCK_REG_UPHY_REFCLK_EN_MASK)
#define PLL_REFERENCE_CLOCK_REG_UPHY_REFCLK_EN_RESET                           0x1
#define PLL_REFERENCE_CLOCK_UPHY_REFCLK_SEL_SOC_LSB                            9
#define PLL_REFERENCE_CLOCK_UPHY_REFCLK_SEL_SOC_MSB                            9
#define PLL_REFERENCE_CLOCK_UPHY_REFCLK_SEL_SOC_MASK                           0x200
#define PLL_REFERENCE_CLOCK_UPHY_REFCLK_SEL_SOC_GET(x)                         (((x) & PLL_REFERENCE_CLOCK_UPHY_REFCLK_SEL_SOC_MASK) >> PLL_REFERENCE_CLOCK_UPHY_REFCLK_SEL_SOC_LSB)
#define PLL_REFERENCE_CLOCK_UPHY_REFCLK_SEL_SOC_SET(x)                         (((0 | (x)) << PLL_REFERENCE_CLOCK_UPHY_REFCLK_SEL_SOC_LSB) & PLL_REFERENCE_CLOCK_UPHY_REFCLK_SEL_SOC_MASK)
#define PLL_REFERENCE_CLOCK_UPHY_REFCLK_SEL_SOC_RESET                          0x0
#define PLL_REFERENCE_CLOCK_REG_UPHY_PLL_REFCLK_DIV_LSB                        4
#define PLL_REFERENCE_CLOCK_REG_UPHY_PLL_REFCLK_DIV_MSB                        8
#define PLL_REFERENCE_CLOCK_REG_UPHY_PLL_REFCLK_DIV_MASK                       0x1f0
#define PLL_REFERENCE_CLOCK_REG_UPHY_PLL_REFCLK_DIV_GET(x)                     (((x) & PLL_REFERENCE_CLOCK_REG_UPHY_PLL_REFCLK_DIV_MASK) >> PLL_REFERENCE_CLOCK_REG_UPHY_PLL_REFCLK_DIV_LSB)
#define PLL_REFERENCE_CLOCK_REG_UPHY_PLL_REFCLK_DIV_SET(x)                     (((0 | (x)) << PLL_REFERENCE_CLOCK_REG_UPHY_PLL_REFCLK_DIV_LSB) & PLL_REFERENCE_CLOCK_REG_UPHY_PLL_REFCLK_DIV_MASK)
#define PLL_REFERENCE_CLOCK_REG_UPHY_PLL_REFCLK_DIV_RESET                      0x1
#define PLL_REFERENCE_CLOCK_UPHY_PLL_REFCLK_INDEX_LSB                          0
#define PLL_REFERENCE_CLOCK_UPHY_PLL_REFCLK_INDEX_MSB                          3
#define PLL_REFERENCE_CLOCK_UPHY_PLL_REFCLK_INDEX_MASK                         0xf
#define PLL_REFERENCE_CLOCK_UPHY_PLL_REFCLK_INDEX_GET(x)                       (((x) & PLL_REFERENCE_CLOCK_UPHY_PLL_REFCLK_INDEX_MASK) >> PLL_REFERENCE_CLOCK_UPHY_PLL_REFCLK_INDEX_LSB)
#define PLL_REFERENCE_CLOCK_UPHY_PLL_REFCLK_INDEX_SET(x)                       (((0 | (x)) << PLL_REFERENCE_CLOCK_UPHY_PLL_REFCLK_INDEX_LSB) & PLL_REFERENCE_CLOCK_UPHY_PLL_REFCLK_INDEX_MASK)
#define PLL_REFERENCE_CLOCK_UPHY_PLL_REFCLK_INDEX_RESET                        0xc
#define PLL_REFERENCE_CLOCK_ADDRESS                                            (0x784 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PLL_REFERENCE_CLOCK_RSTMASK                                            0x83ff
#define PLL_REFERENCE_CLOCK_RESET                                              0x801c

// 0x788 (PLL_BANDWIDTH_CONTROL)
#define PLL_BANDWIDTH_CONTROL_REG_UPHY_PLL_FSTLCK_LPF_RES_LSB                  10
#define PLL_BANDWIDTH_CONTROL_REG_UPHY_PLL_FSTLCK_LPF_RES_MSB                  15
#define PLL_BANDWIDTH_CONTROL_REG_UPHY_PLL_FSTLCK_LPF_RES_MASK                 0xfc00
#define PLL_BANDWIDTH_CONTROL_REG_UPHY_PLL_FSTLCK_LPF_RES_GET(x)               (((x) & PLL_BANDWIDTH_CONTROL_REG_UPHY_PLL_FSTLCK_LPF_RES_MASK) >> PLL_BANDWIDTH_CONTROL_REG_UPHY_PLL_FSTLCK_LPF_RES_LSB)
#define PLL_BANDWIDTH_CONTROL_REG_UPHY_PLL_FSTLCK_LPF_RES_SET(x)               (((0 | (x)) << PLL_BANDWIDTH_CONTROL_REG_UPHY_PLL_FSTLCK_LPF_RES_LSB) & PLL_BANDWIDTH_CONTROL_REG_UPHY_PLL_FSTLCK_LPF_RES_MASK)
#define PLL_BANDWIDTH_CONTROL_REG_UPHY_PLL_FSTLCK_LPF_RES_RESET                0x8
#define PLL_BANDWIDTH_CONTROL_REG_UPHY_PLL_CP_SEL_LSB                          8
#define PLL_BANDWIDTH_CONTROL_REG_UPHY_PLL_CP_SEL_MSB                          9
#define PLL_BANDWIDTH_CONTROL_REG_UPHY_PLL_CP_SEL_MASK                         0x300
#define PLL_BANDWIDTH_CONTROL_REG_UPHY_PLL_CP_SEL_GET(x)                       (((x) & PLL_BANDWIDTH_CONTROL_REG_UPHY_PLL_CP_SEL_MASK) >> PLL_BANDWIDTH_CONTROL_REG_UPHY_PLL_CP_SEL_LSB)
#define PLL_BANDWIDTH_CONTROL_REG_UPHY_PLL_CP_SEL_SET(x)                       (((0 | (x)) << PLL_BANDWIDTH_CONTROL_REG_UPHY_PLL_CP_SEL_LSB) & PLL_BANDWIDTH_CONTROL_REG_UPHY_PLL_CP_SEL_MASK)
#define PLL_BANDWIDTH_CONTROL_REG_UPHY_PLL_CP_SEL_RESET                        0x2
#define PLL_BANDWIDTH_CONTROL_REG_UPHY_PLL_LPF_RES_LSB                         2
#define PLL_BANDWIDTH_CONTROL_REG_UPHY_PLL_LPF_RES_MSB                         7
#define PLL_BANDWIDTH_CONTROL_REG_UPHY_PLL_LPF_RES_MASK                        0xfc
#define PLL_BANDWIDTH_CONTROL_REG_UPHY_PLL_LPF_RES_GET(x)                      (((x) & PLL_BANDWIDTH_CONTROL_REG_UPHY_PLL_LPF_RES_MASK) >> PLL_BANDWIDTH_CONTROL_REG_UPHY_PLL_LPF_RES_LSB)
#define PLL_BANDWIDTH_CONTROL_REG_UPHY_PLL_LPF_RES_SET(x)                      (((0 | (x)) << PLL_BANDWIDTH_CONTROL_REG_UPHY_PLL_LPF_RES_LSB) & PLL_BANDWIDTH_CONTROL_REG_UPHY_PLL_LPF_RES_MASK)
#define PLL_BANDWIDTH_CONTROL_REG_UPHY_PLL_LPF_RES_RESET                       0x4
#define PLL_BANDWIDTH_CONTROL_REG_UPHY_PLL_LPF_C2_LSB                          0
#define PLL_BANDWIDTH_CONTROL_REG_UPHY_PLL_LPF_C2_MSB                          1
#define PLL_BANDWIDTH_CONTROL_REG_UPHY_PLL_LPF_C2_MASK                         0x3
#define PLL_BANDWIDTH_CONTROL_REG_UPHY_PLL_LPF_C2_GET(x)                       (((x) & PLL_BANDWIDTH_CONTROL_REG_UPHY_PLL_LPF_C2_MASK) >> PLL_BANDWIDTH_CONTROL_REG_UPHY_PLL_LPF_C2_LSB)
#define PLL_BANDWIDTH_CONTROL_REG_UPHY_PLL_LPF_C2_SET(x)                       (((0 | (x)) << PLL_BANDWIDTH_CONTROL_REG_UPHY_PLL_LPF_C2_LSB) & PLL_BANDWIDTH_CONTROL_REG_UPHY_PLL_LPF_C2_MASK)
#define PLL_BANDWIDTH_CONTROL_REG_UPHY_PLL_LPF_C2_RESET                        0x2
#define PLL_BANDWIDTH_CONTROL_ADDRESS                                          (0x788 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PLL_BANDWIDTH_CONTROL_RSTMASK                                          0xffff
#define PLL_BANDWIDTH_CONTROL_RESET                                            0x2212

// 0x78c (PLL_VCO_RELATED_CONTROL_1)
#define PLL_VCO_RELATED_CONTROL_1_REG_UPHY_PLL_VCO_GAIN_LSB                    13
#define PLL_VCO_RELATED_CONTROL_1_REG_UPHY_PLL_VCO_GAIN_MSB                    15
#define PLL_VCO_RELATED_CONTROL_1_REG_UPHY_PLL_VCO_GAIN_MASK                   0xe000
#define PLL_VCO_RELATED_CONTROL_1_REG_UPHY_PLL_VCO_GAIN_GET(x)                 (((x) & PLL_VCO_RELATED_CONTROL_1_REG_UPHY_PLL_VCO_GAIN_MASK) >> PLL_VCO_RELATED_CONTROL_1_REG_UPHY_PLL_VCO_GAIN_LSB)
#define PLL_VCO_RELATED_CONTROL_1_REG_UPHY_PLL_VCO_GAIN_SET(x)                 (((0 | (x)) << PLL_VCO_RELATED_CONTROL_1_REG_UPHY_PLL_VCO_GAIN_LSB) & PLL_VCO_RELATED_CONTROL_1_REG_UPHY_PLL_VCO_GAIN_MASK)
#define PLL_VCO_RELATED_CONTROL_1_REG_UPHY_PLL_VCO_GAIN_RESET                  0x1
#define PLL_VCO_RELATED_CONTROL_1_REG_UPHY_PLL_VCO_AMP_LSB                     8
#define PLL_VCO_RELATED_CONTROL_1_REG_UPHY_PLL_VCO_AMP_MSB                     11
#define PLL_VCO_RELATED_CONTROL_1_REG_UPHY_PLL_VCO_AMP_MASK                    0xf00
#define PLL_VCO_RELATED_CONTROL_1_REG_UPHY_PLL_VCO_AMP_GET(x)                  (((x) & PLL_VCO_RELATED_CONTROL_1_REG_UPHY_PLL_VCO_AMP_MASK) >> PLL_VCO_RELATED_CONTROL_1_REG_UPHY_PLL_VCO_AMP_LSB)
#define PLL_VCO_RELATED_CONTROL_1_REG_UPHY_PLL_VCO_AMP_SET(x)                  (((0 | (x)) << PLL_VCO_RELATED_CONTROL_1_REG_UPHY_PLL_VCO_AMP_LSB) & PLL_VCO_RELATED_CONTROL_1_REG_UPHY_PLL_VCO_AMP_MASK)
#define PLL_VCO_RELATED_CONTROL_1_REG_UPHY_PLL_VCO_AMP_RESET                   0x8
#define PLL_VCO_RELATED_CONTROL_1_AUTOLOAD_SEL_PLL_VCO_CALIB_READY_LSB         3
#define PLL_VCO_RELATED_CONTROL_1_AUTOLOAD_SEL_PLL_VCO_CALIB_READY_MSB         3
#define PLL_VCO_RELATED_CONTROL_1_AUTOLOAD_SEL_PLL_VCO_CALIB_READY_MASK        0x8
#define PLL_VCO_RELATED_CONTROL_1_AUTOLOAD_SEL_PLL_VCO_CALIB_READY_GET(x)      (((x) & PLL_VCO_RELATED_CONTROL_1_AUTOLOAD_SEL_PLL_VCO_CALIB_READY_MASK) >> PLL_VCO_RELATED_CONTROL_1_AUTOLOAD_SEL_PLL_VCO_CALIB_READY_LSB)
#define PLL_VCO_RELATED_CONTROL_1_AUTOLOAD_SEL_PLL_VCO_CALIB_READY_SET(x)      (((0 | (x)) << PLL_VCO_RELATED_CONTROL_1_AUTOLOAD_SEL_PLL_VCO_CALIB_READY_LSB) & PLL_VCO_RELATED_CONTROL_1_AUTOLOAD_SEL_PLL_VCO_CALIB_READY_MASK)
#define PLL_VCO_RELATED_CONTROL_1_AUTOLOAD_SEL_PLL_VCO_CALIB_READY_RESET       0x0
#define PLL_VCO_RELATED_CONTROL_1_REG_UPHY_PLL_VCO_CALIB_READY_LSB             1
#define PLL_VCO_RELATED_CONTROL_1_REG_UPHY_PLL_VCO_CALIB_READY_MSB             1
#define PLL_VCO_RELATED_CONTROL_1_REG_UPHY_PLL_VCO_CALIB_READY_MASK            0x2
#define PLL_VCO_RELATED_CONTROL_1_REG_UPHY_PLL_VCO_CALIB_READY_GET(x)          (((x) & PLL_VCO_RELATED_CONTROL_1_REG_UPHY_PLL_VCO_CALIB_READY_MASK) >> PLL_VCO_RELATED_CONTROL_1_REG_UPHY_PLL_VCO_CALIB_READY_LSB)
#define PLL_VCO_RELATED_CONTROL_1_REG_UPHY_PLL_VCO_CALIB_READY_SET(x)          (((0 | (x)) << PLL_VCO_RELATED_CONTROL_1_REG_UPHY_PLL_VCO_CALIB_READY_LSB) & PLL_VCO_RELATED_CONTROL_1_REG_UPHY_PLL_VCO_CALIB_READY_MASK)
#define PLL_VCO_RELATED_CONTROL_1_REG_UPHY_PLL_VCO_CALIB_READY_RESET           0x1
#define PLL_VCO_RELATED_CONTROL_1_UPHY_PLL_LCKDT_EN_LSB                        0
#define PLL_VCO_RELATED_CONTROL_1_UPHY_PLL_LCKDT_EN_MSB                        0
#define PLL_VCO_RELATED_CONTROL_1_UPHY_PLL_LCKDT_EN_MASK                       0x1
#define PLL_VCO_RELATED_CONTROL_1_UPHY_PLL_LCKDT_EN_GET(x)                     (((x) & PLL_VCO_RELATED_CONTROL_1_UPHY_PLL_LCKDT_EN_MASK) >> PLL_VCO_RELATED_CONTROL_1_UPHY_PLL_LCKDT_EN_LSB)
#define PLL_VCO_RELATED_CONTROL_1_UPHY_PLL_LCKDT_EN_SET(x)                     (((0 | (x)) << PLL_VCO_RELATED_CONTROL_1_UPHY_PLL_LCKDT_EN_LSB) & PLL_VCO_RELATED_CONTROL_1_UPHY_PLL_LCKDT_EN_MASK)
#define PLL_VCO_RELATED_CONTROL_1_UPHY_PLL_LCKDT_EN_RESET                      0x0
#define PLL_VCO_RELATED_CONTROL_1_ADDRESS                                      (0x78c + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PLL_VCO_RELATED_CONTROL_1_RSTMASK                                      0xef0b
#define PLL_VCO_RELATED_CONTROL_1_RESET                                        0x2802

// 0x790 (PLL_VCO_RELATED_CONTROL_2)
#define PLL_VCO_RELATED_CONTROL_2_AUTOLOAD_SEL_PLL_VCO_CALIB_CODE_LSB          15
#define PLL_VCO_RELATED_CONTROL_2_AUTOLOAD_SEL_PLL_VCO_CALIB_CODE_MSB          15
#define PLL_VCO_RELATED_CONTROL_2_AUTOLOAD_SEL_PLL_VCO_CALIB_CODE_MASK         0x8000
#define PLL_VCO_RELATED_CONTROL_2_AUTOLOAD_SEL_PLL_VCO_CALIB_CODE_GET(x)       (((x) & PLL_VCO_RELATED_CONTROL_2_AUTOLOAD_SEL_PLL_VCO_CALIB_CODE_MASK) >> PLL_VCO_RELATED_CONTROL_2_AUTOLOAD_SEL_PLL_VCO_CALIB_CODE_LSB)
#define PLL_VCO_RELATED_CONTROL_2_AUTOLOAD_SEL_PLL_VCO_CALIB_CODE_SET(x)       (((0 | (x)) << PLL_VCO_RELATED_CONTROL_2_AUTOLOAD_SEL_PLL_VCO_CALIB_CODE_LSB) & PLL_VCO_RELATED_CONTROL_2_AUTOLOAD_SEL_PLL_VCO_CALIB_CODE_MASK)
#define PLL_VCO_RELATED_CONTROL_2_AUTOLOAD_SEL_PLL_VCO_CALIB_CODE_RESET        0x0
#define PLL_VCO_RELATED_CONTROL_2_REG_UPHY_PLL_VCO_CALIB_CODE_LSB              0
#define PLL_VCO_RELATED_CONTROL_2_REG_UPHY_PLL_VCO_CALIB_CODE_MSB              5
#define PLL_VCO_RELATED_CONTROL_2_REG_UPHY_PLL_VCO_CALIB_CODE_MASK             0x3f
#define PLL_VCO_RELATED_CONTROL_2_REG_UPHY_PLL_VCO_CALIB_CODE_GET(x)           (((x) & PLL_VCO_RELATED_CONTROL_2_REG_UPHY_PLL_VCO_CALIB_CODE_MASK) >> PLL_VCO_RELATED_CONTROL_2_REG_UPHY_PLL_VCO_CALIB_CODE_LSB)
#define PLL_VCO_RELATED_CONTROL_2_REG_UPHY_PLL_VCO_CALIB_CODE_SET(x)           (((0 | (x)) << PLL_VCO_RELATED_CONTROL_2_REG_UPHY_PLL_VCO_CALIB_CODE_LSB) & PLL_VCO_RELATED_CONTROL_2_REG_UPHY_PLL_VCO_CALIB_CODE_MASK)
#define PLL_VCO_RELATED_CONTROL_2_REG_UPHY_PLL_VCO_CALIB_CODE_RESET            0x1a
#define PLL_VCO_RELATED_CONTROL_2_ADDRESS                                      (0x790 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PLL_VCO_RELATED_CONTROL_2_RSTMASK                                      0x803f
#define PLL_VCO_RELATED_CONTROL_2_RESET                                        0x1a

// 0x794 (PLL_FEEDBACK_DIVIDER_CONTROL)
#define PLL_FEEDBACK_DIVIDER_CONTROL_REG_UPHY_PLL_FBCLK_DIV_LSB                0
#define PLL_FEEDBACK_DIVIDER_CONTROL_REG_UPHY_PLL_FBCLK_DIV_MSB                7
#define PLL_FEEDBACK_DIVIDER_CONTROL_REG_UPHY_PLL_FBCLK_DIV_MASK               0xff
#define PLL_FEEDBACK_DIVIDER_CONTROL_REG_UPHY_PLL_FBCLK_DIV_GET(x)             (((x) & PLL_FEEDBACK_DIVIDER_CONTROL_REG_UPHY_PLL_FBCLK_DIV_MASK) >> PLL_FEEDBACK_DIVIDER_CONTROL_REG_UPHY_PLL_FBCLK_DIV_LSB)
#define PLL_FEEDBACK_DIVIDER_CONTROL_REG_UPHY_PLL_FBCLK_DIV_SET(x)             (((0 | (x)) << PLL_FEEDBACK_DIVIDER_CONTROL_REG_UPHY_PLL_FBCLK_DIV_LSB) & PLL_FEEDBACK_DIVIDER_CONTROL_REG_UPHY_PLL_FBCLK_DIV_MASK)
#define PLL_FEEDBACK_DIVIDER_CONTROL_REG_UPHY_PLL_FBCLK_DIV_RESET              0x64
#define PLL_FEEDBACK_DIVIDER_CONTROL_ADDRESS                                   (0x794 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PLL_FEEDBACK_DIVIDER_CONTROL_RSTMASK                                   0xff
#define PLL_FEEDBACK_DIVIDER_CONTROL_RESET                                     0x64

// 0x798 (PLL_LOOP_CONTROL)
#define PLL_LOOP_CONTROL_UPHY_PLL_LOOP_PI_SEL_LSB                              6
#define PLL_LOOP_CONTROL_UPHY_PLL_LOOP_PI_SEL_MSB                              6
#define PLL_LOOP_CONTROL_UPHY_PLL_LOOP_PI_SEL_MASK                             0x40
#define PLL_LOOP_CONTROL_UPHY_PLL_LOOP_PI_SEL_GET(x)                           (((x) & PLL_LOOP_CONTROL_UPHY_PLL_LOOP_PI_SEL_MASK) >> PLL_LOOP_CONTROL_UPHY_PLL_LOOP_PI_SEL_LSB)
#define PLL_LOOP_CONTROL_UPHY_PLL_LOOP_PI_SEL_SET(x)                           (((0 | (x)) << PLL_LOOP_CONTROL_UPHY_PLL_LOOP_PI_SEL_LSB) & PLL_LOOP_CONTROL_UPHY_PLL_LOOP_PI_SEL_MASK)
#define PLL_LOOP_CONTROL_UPHY_PLL_LOOP_PI_SEL_RESET                            0x0
#define PLL_LOOP_CONTROL_UPHY_PLL_CMLDIV2_IBSEL_LSB                            4
#define PLL_LOOP_CONTROL_UPHY_PLL_CMLDIV2_IBSEL_MSB                            5
#define PLL_LOOP_CONTROL_UPHY_PLL_CMLDIV2_IBSEL_MASK                           0x30
#define PLL_LOOP_CONTROL_UPHY_PLL_CMLDIV2_IBSEL_GET(x)                         (((x) & PLL_LOOP_CONTROL_UPHY_PLL_CMLDIV2_IBSEL_MASK) >> PLL_LOOP_CONTROL_UPHY_PLL_CMLDIV2_IBSEL_LSB)
#define PLL_LOOP_CONTROL_UPHY_PLL_CMLDIV2_IBSEL_SET(x)                         (((0 | (x)) << PLL_LOOP_CONTROL_UPHY_PLL_CMLDIV2_IBSEL_LSB) & PLL_LOOP_CONTROL_UPHY_PLL_CMLDIV2_IBSEL_MASK)
#define PLL_LOOP_CONTROL_UPHY_PLL_CMLDIV2_IBSEL_RESET                          0x1
#define PLL_LOOP_CONTROL_UPHY_PLL_CML2CMS_IBSEL_LSB                            2
#define PLL_LOOP_CONTROL_UPHY_PLL_CML2CMS_IBSEL_MSB                            3
#define PLL_LOOP_CONTROL_UPHY_PLL_CML2CMS_IBSEL_MASK                           0xc
#define PLL_LOOP_CONTROL_UPHY_PLL_CML2CMS_IBSEL_GET(x)                         (((x) & PLL_LOOP_CONTROL_UPHY_PLL_CML2CMS_IBSEL_MASK) >> PLL_LOOP_CONTROL_UPHY_PLL_CML2CMS_IBSEL_LSB)
#define PLL_LOOP_CONTROL_UPHY_PLL_CML2CMS_IBSEL_SET(x)                         (((0 | (x)) << PLL_LOOP_CONTROL_UPHY_PLL_CML2CMS_IBSEL_LSB) & PLL_LOOP_CONTROL_UPHY_PLL_CML2CMS_IBSEL_MASK)
#define PLL_LOOP_CONTROL_UPHY_PLL_CML2CMS_IBSEL_RESET                          0x1
#define PLL_LOOP_CONTROL_UPHY_PLL_CMLBUF_IBSEL_LSB                             0
#define PLL_LOOP_CONTROL_UPHY_PLL_CMLBUF_IBSEL_MSB                             1
#define PLL_LOOP_CONTROL_UPHY_PLL_CMLBUF_IBSEL_MASK                            0x3
#define PLL_LOOP_CONTROL_UPHY_PLL_CMLBUF_IBSEL_GET(x)                          (((x) & PLL_LOOP_CONTROL_UPHY_PLL_CMLBUF_IBSEL_MASK) >> PLL_LOOP_CONTROL_UPHY_PLL_CMLBUF_IBSEL_LSB)
#define PLL_LOOP_CONTROL_UPHY_PLL_CMLBUF_IBSEL_SET(x)                          (((0 | (x)) << PLL_LOOP_CONTROL_UPHY_PLL_CMLBUF_IBSEL_LSB) & PLL_LOOP_CONTROL_UPHY_PLL_CMLBUF_IBSEL_MASK)
#define PLL_LOOP_CONTROL_UPHY_PLL_CMLBUF_IBSEL_RESET                           0x1
#define PLL_LOOP_CONTROL_ADDRESS                                               (0x798 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PLL_LOOP_CONTROL_RSTMASK                                               0x7f
#define PLL_LOOP_CONTROL_RESET                                                 0x15

// 0x79c (PLL_OUTPUT)
#define PLL_OUTPUT_UPHY_PLL_VCO_FAST_LSB                                       1
#define PLL_OUTPUT_UPHY_PLL_VCO_FAST_MSB                                       1
#define PLL_OUTPUT_UPHY_PLL_VCO_FAST_MASK                                      0x2
#define PLL_OUTPUT_UPHY_PLL_VCO_FAST_GET(x)                                    (((x) & PLL_OUTPUT_UPHY_PLL_VCO_FAST_MASK) >> PLL_OUTPUT_UPHY_PLL_VCO_FAST_LSB)
#define PLL_OUTPUT_UPHY_PLL_VCO_FAST_SET(x)                                    (((0 | (x)) << PLL_OUTPUT_UPHY_PLL_VCO_FAST_LSB) & PLL_OUTPUT_UPHY_PLL_VCO_FAST_MASK)
#define PLL_OUTPUT_UPHY_PLL_VCO_FAST_RESET                                     0x0
#define PLL_OUTPUT_UPHY_PLL_VCO_SLOW_LSB                                       0
#define PLL_OUTPUT_UPHY_PLL_VCO_SLOW_MSB                                       0
#define PLL_OUTPUT_UPHY_PLL_VCO_SLOW_MASK                                      0x1
#define PLL_OUTPUT_UPHY_PLL_VCO_SLOW_GET(x)                                    (((x) & PLL_OUTPUT_UPHY_PLL_VCO_SLOW_MASK) >> PLL_OUTPUT_UPHY_PLL_VCO_SLOW_LSB)
#define PLL_OUTPUT_UPHY_PLL_VCO_SLOW_SET(x)                                    (((0 | (x)) << PLL_OUTPUT_UPHY_PLL_VCO_SLOW_LSB) & PLL_OUTPUT_UPHY_PLL_VCO_SLOW_MASK)
#define PLL_OUTPUT_UPHY_PLL_VCO_SLOW_RESET                                     0x0
#define PLL_OUTPUT_ADDRESS                                                     (0x79c + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define PLL_OUTPUT_RSTMASK                                                     0x3
#define PLL_OUTPUT_RESET                                                       0x0

// 0x7a0 (TX_CLK_GEN_1)
#define TX_CLK_GEN_1_UPHY_TXCLK_SOURCE_SEL_LSB                                 15
#define TX_CLK_GEN_1_UPHY_TXCLK_SOURCE_SEL_MSB                                 15
#define TX_CLK_GEN_1_UPHY_TXCLK_SOURCE_SEL_MASK                                0x8000
#define TX_CLK_GEN_1_UPHY_TXCLK_SOURCE_SEL_GET(x)                              (((x) & TX_CLK_GEN_1_UPHY_TXCLK_SOURCE_SEL_MASK) >> TX_CLK_GEN_1_UPHY_TXCLK_SOURCE_SEL_LSB)
#define TX_CLK_GEN_1_UPHY_TXCLK_SOURCE_SEL_SET(x)                              (((0 | (x)) << TX_CLK_GEN_1_UPHY_TXCLK_SOURCE_SEL_LSB) & TX_CLK_GEN_1_UPHY_TXCLK_SOURCE_SEL_MASK)
#define TX_CLK_GEN_1_UPHY_TXCLK_SOURCE_SEL_RESET                               0x1
#define TX_CLK_GEN_1_UPHY_TXCLKGEN_EN_LSB                                      14
#define TX_CLK_GEN_1_UPHY_TXCLKGEN_EN_MSB                                      14
#define TX_CLK_GEN_1_UPHY_TXCLKGEN_EN_MASK                                     0x4000
#define TX_CLK_GEN_1_UPHY_TXCLKGEN_EN_GET(x)                                   (((x) & TX_CLK_GEN_1_UPHY_TXCLKGEN_EN_MASK) >> TX_CLK_GEN_1_UPHY_TXCLKGEN_EN_LSB)
#define TX_CLK_GEN_1_UPHY_TXCLKGEN_EN_SET(x)                                   (((0 | (x)) << TX_CLK_GEN_1_UPHY_TXCLKGEN_EN_LSB) & TX_CLK_GEN_1_UPHY_TXCLKGEN_EN_MASK)
#define TX_CLK_GEN_1_UPHY_TXCLKGEN_EN_RESET                                    0x1
#define TX_CLK_GEN_1_UPHY_TXPI_EN_LSB                                          13
#define TX_CLK_GEN_1_UPHY_TXPI_EN_MSB                                          13
#define TX_CLK_GEN_1_UPHY_TXPI_EN_MASK                                         0x2000
#define TX_CLK_GEN_1_UPHY_TXPI_EN_GET(x)                                       (((x) & TX_CLK_GEN_1_UPHY_TXPI_EN_MASK) >> TX_CLK_GEN_1_UPHY_TXPI_EN_LSB)
#define TX_CLK_GEN_1_UPHY_TXPI_EN_SET(x)                                       (((0 | (x)) << TX_CLK_GEN_1_UPHY_TXPI_EN_LSB) & TX_CLK_GEN_1_UPHY_TXPI_EN_MASK)
#define TX_CLK_GEN_1_UPHY_TXPI_EN_RESET                                        0x0
#define TX_CLK_GEN_1_UPHY_TXPI_RES_TRIM_LSB                                    8
#define TX_CLK_GEN_1_UPHY_TXPI_RES_TRIM_MSB                                    11
#define TX_CLK_GEN_1_UPHY_TXPI_RES_TRIM_MASK                                   0xf00
#define TX_CLK_GEN_1_UPHY_TXPI_RES_TRIM_GET(x)                                 (((x) & TX_CLK_GEN_1_UPHY_TXPI_RES_TRIM_MASK) >> TX_CLK_GEN_1_UPHY_TXPI_RES_TRIM_LSB)
#define TX_CLK_GEN_1_UPHY_TXPI_RES_TRIM_SET(x)                                 (((0 | (x)) << TX_CLK_GEN_1_UPHY_TXPI_RES_TRIM_LSB) & TX_CLK_GEN_1_UPHY_TXPI_RES_TRIM_MASK)
#define TX_CLK_GEN_1_UPHY_TXPI_RES_TRIM_RESET                                  0xf
#define TX_CLK_GEN_1_UPHY_TXPI_SLEW_TRIM_LSB                                   4
#define TX_CLK_GEN_1_UPHY_TXPI_SLEW_TRIM_MSB                                   7
#define TX_CLK_GEN_1_UPHY_TXPI_SLEW_TRIM_MASK                                  0xf0
#define TX_CLK_GEN_1_UPHY_TXPI_SLEW_TRIM_GET(x)                                (((x) & TX_CLK_GEN_1_UPHY_TXPI_SLEW_TRIM_MASK) >> TX_CLK_GEN_1_UPHY_TXPI_SLEW_TRIM_LSB)
#define TX_CLK_GEN_1_UPHY_TXPI_SLEW_TRIM_SET(x)                                (((0 | (x)) << TX_CLK_GEN_1_UPHY_TXPI_SLEW_TRIM_LSB) & TX_CLK_GEN_1_UPHY_TXPI_SLEW_TRIM_MASK)
#define TX_CLK_GEN_1_UPHY_TXPI_SLEW_TRIM_RESET                                 0xf
#define TX_CLK_GEN_1_REG_UPHY_TX_SPEED_MODE_LSB                                0
#define TX_CLK_GEN_1_REG_UPHY_TX_SPEED_MODE_MSB                                1
#define TX_CLK_GEN_1_REG_UPHY_TX_SPEED_MODE_MASK                               0x3
#define TX_CLK_GEN_1_REG_UPHY_TX_SPEED_MODE_GET(x)                             (((x) & TX_CLK_GEN_1_REG_UPHY_TX_SPEED_MODE_MASK) >> TX_CLK_GEN_1_REG_UPHY_TX_SPEED_MODE_LSB)
#define TX_CLK_GEN_1_REG_UPHY_TX_SPEED_MODE_SET(x)                             (((0 | (x)) << TX_CLK_GEN_1_REG_UPHY_TX_SPEED_MODE_LSB) & TX_CLK_GEN_1_REG_UPHY_TX_SPEED_MODE_MASK)
#define TX_CLK_GEN_1_REG_UPHY_TX_SPEED_MODE_RESET                              0x0
#define TX_CLK_GEN_1_ADDRESS                                                   (0x7a0 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define TX_CLK_GEN_1_RSTMASK                                                   0xeff3
#define TX_CLK_GEN_1_RESET                                                     0xcff0

// 0x7a4 (TX_CLK_GEN_2)
#define TX_CLK_GEN_2_UPHY_TXPI_SWRSTN_LSB                                      15
#define TX_CLK_GEN_2_UPHY_TXPI_SWRSTN_MSB                                      15
#define TX_CLK_GEN_2_UPHY_TXPI_SWRSTN_MASK                                     0x8000
#define TX_CLK_GEN_2_UPHY_TXPI_SWRSTN_GET(x)                                   (((x) & TX_CLK_GEN_2_UPHY_TXPI_SWRSTN_MASK) >> TX_CLK_GEN_2_UPHY_TXPI_SWRSTN_LSB)
#define TX_CLK_GEN_2_UPHY_TXPI_SWRSTN_SET(x)                                   (((0 | (x)) << TX_CLK_GEN_2_UPHY_TXPI_SWRSTN_LSB) & TX_CLK_GEN_2_UPHY_TXPI_SWRSTN_MASK)
#define TX_CLK_GEN_2_UPHY_TXPI_SWRSTN_RESET                                    0x1
#define TX_CLK_GEN_2_UPHY_SSC_EN_LSB                                           8
#define TX_CLK_GEN_2_UPHY_SSC_EN_MSB                                           8
#define TX_CLK_GEN_2_UPHY_SSC_EN_MASK                                          0x100
#define TX_CLK_GEN_2_UPHY_SSC_EN_GET(x)                                        (((x) & TX_CLK_GEN_2_UPHY_SSC_EN_MASK) >> TX_CLK_GEN_2_UPHY_SSC_EN_LSB)
#define TX_CLK_GEN_2_UPHY_SSC_EN_SET(x)                                        (((0 | (x)) << TX_CLK_GEN_2_UPHY_SSC_EN_LSB) & TX_CLK_GEN_2_UPHY_SSC_EN_MASK)
#define TX_CLK_GEN_2_UPHY_SSC_EN_RESET                                         0x0
#define TX_CLK_GEN_2_UPHY_RX2TX_LPBK_CKSEL_LSB                                 4
#define TX_CLK_GEN_2_UPHY_RX2TX_LPBK_CKSEL_MSB                                 4
#define TX_CLK_GEN_2_UPHY_RX2TX_LPBK_CKSEL_MASK                                0x10
#define TX_CLK_GEN_2_UPHY_RX2TX_LPBK_CKSEL_GET(x)                              (((x) & TX_CLK_GEN_2_UPHY_RX2TX_LPBK_CKSEL_MASK) >> TX_CLK_GEN_2_UPHY_RX2TX_LPBK_CKSEL_LSB)
#define TX_CLK_GEN_2_UPHY_RX2TX_LPBK_CKSEL_SET(x)                              (((0 | (x)) << TX_CLK_GEN_2_UPHY_RX2TX_LPBK_CKSEL_LSB) & TX_CLK_GEN_2_UPHY_RX2TX_LPBK_CKSEL_MASK)
#define TX_CLK_GEN_2_UPHY_RX2TX_LPBK_CKSEL_RESET                               0x0
#define TX_CLK_GEN_2_UPHY_RX2TX_CLK_LPBK_EN_LSB                                0
#define TX_CLK_GEN_2_UPHY_RX2TX_CLK_LPBK_EN_MSB                                0
#define TX_CLK_GEN_2_UPHY_RX2TX_CLK_LPBK_EN_MASK                               0x1
#define TX_CLK_GEN_2_UPHY_RX2TX_CLK_LPBK_EN_GET(x)                             (((x) & TX_CLK_GEN_2_UPHY_RX2TX_CLK_LPBK_EN_MASK) >> TX_CLK_GEN_2_UPHY_RX2TX_CLK_LPBK_EN_LSB)
#define TX_CLK_GEN_2_UPHY_RX2TX_CLK_LPBK_EN_SET(x)                             (((0 | (x)) << TX_CLK_GEN_2_UPHY_RX2TX_CLK_LPBK_EN_LSB) & TX_CLK_GEN_2_UPHY_RX2TX_CLK_LPBK_EN_MASK)
#define TX_CLK_GEN_2_UPHY_RX2TX_CLK_LPBK_EN_RESET                              0x0
#define TX_CLK_GEN_2_ADDRESS                                                   (0x7a4 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define TX_CLK_GEN_2_RSTMASK                                                   0x8111
#define TX_CLK_GEN_2_RESET                                                     0x8000

// 0x7a8 (TX_DECTECT_RX_ACJTAG_BEACON)
#define TX_DECTECT_RX_ACJTAG_BEACON_REG_UPHY_RXDET_REQ_LSB                     13
#define TX_DECTECT_RX_ACJTAG_BEACON_REG_UPHY_RXDET_REQ_MSB                     13
#define TX_DECTECT_RX_ACJTAG_BEACON_REG_UPHY_RXDET_REQ_MASK                    0x2000
#define TX_DECTECT_RX_ACJTAG_BEACON_REG_UPHY_RXDET_REQ_GET(x)                  (((x) & TX_DECTECT_RX_ACJTAG_BEACON_REG_UPHY_RXDET_REQ_MASK) >> TX_DECTECT_RX_ACJTAG_BEACON_REG_UPHY_RXDET_REQ_LSB)
#define TX_DECTECT_RX_ACJTAG_BEACON_REG_UPHY_RXDET_REQ_SET(x)                  (((0 | (x)) << TX_DECTECT_RX_ACJTAG_BEACON_REG_UPHY_RXDET_REQ_LSB) & TX_DECTECT_RX_ACJTAG_BEACON_REG_UPHY_RXDET_REQ_MASK)
#define TX_DECTECT_RX_ACJTAG_BEACON_REG_UPHY_RXDET_REQ_RESET                   0x0
#define TX_DECTECT_RX_ACJTAG_BEACON_REG_UPHY_TXVCM_EN_LSB                      12
#define TX_DECTECT_RX_ACJTAG_BEACON_REG_UPHY_TXVCM_EN_MSB                      12
#define TX_DECTECT_RX_ACJTAG_BEACON_REG_UPHY_TXVCM_EN_MASK                     0x1000
#define TX_DECTECT_RX_ACJTAG_BEACON_REG_UPHY_TXVCM_EN_GET(x)                   (((x) & TX_DECTECT_RX_ACJTAG_BEACON_REG_UPHY_TXVCM_EN_MASK) >> TX_DECTECT_RX_ACJTAG_BEACON_REG_UPHY_TXVCM_EN_LSB)
#define TX_DECTECT_RX_ACJTAG_BEACON_REG_UPHY_TXVCM_EN_SET(x)                   (((0 | (x)) << TX_DECTECT_RX_ACJTAG_BEACON_REG_UPHY_TXVCM_EN_LSB) & TX_DECTECT_RX_ACJTAG_BEACON_REG_UPHY_TXVCM_EN_MASK)
#define TX_DECTECT_RX_ACJTAG_BEACON_REG_UPHY_TXVCM_EN_RESET                    0x1
#define TX_DECTECT_RX_ACJTAG_BEACON_UPHY_RXDET_THRES_LSB                       8
#define TX_DECTECT_RX_ACJTAG_BEACON_UPHY_RXDET_THRES_MSB                       9
#define TX_DECTECT_RX_ACJTAG_BEACON_UPHY_RXDET_THRES_MASK                      0x300
#define TX_DECTECT_RX_ACJTAG_BEACON_UPHY_RXDET_THRES_GET(x)                    (((x) & TX_DECTECT_RX_ACJTAG_BEACON_UPHY_RXDET_THRES_MASK) >> TX_DECTECT_RX_ACJTAG_BEACON_UPHY_RXDET_THRES_LSB)
#define TX_DECTECT_RX_ACJTAG_BEACON_UPHY_RXDET_THRES_SET(x)                    (((0 | (x)) << TX_DECTECT_RX_ACJTAG_BEACON_UPHY_RXDET_THRES_LSB) & TX_DECTECT_RX_ACJTAG_BEACON_UPHY_RXDET_THRES_MASK)
#define TX_DECTECT_RX_ACJTAG_BEACON_UPHY_RXDET_THRES_RESET                     0x2
#define TX_DECTECT_RX_ACJTAG_BEACON_UPHY_TXVCM_SEL_LSB                         2
#define TX_DECTECT_RX_ACJTAG_BEACON_UPHY_TXVCM_SEL_MSB                         3
#define TX_DECTECT_RX_ACJTAG_BEACON_UPHY_TXVCM_SEL_MASK                        0xc
#define TX_DECTECT_RX_ACJTAG_BEACON_UPHY_TXVCM_SEL_GET(x)                      (((x) & TX_DECTECT_RX_ACJTAG_BEACON_UPHY_TXVCM_SEL_MASK) >> TX_DECTECT_RX_ACJTAG_BEACON_UPHY_TXVCM_SEL_LSB)
#define TX_DECTECT_RX_ACJTAG_BEACON_UPHY_TXVCM_SEL_SET(x)                      (((0 | (x)) << TX_DECTECT_RX_ACJTAG_BEACON_UPHY_TXVCM_SEL_LSB) & TX_DECTECT_RX_ACJTAG_BEACON_UPHY_TXVCM_SEL_MASK)
#define TX_DECTECT_RX_ACJTAG_BEACON_UPHY_TXVCM_SEL_RESET                       0x1
#define TX_DECTECT_RX_ACJTAG_BEACON_REG_UPHY_TX_ACJTAG_BEACON_EN_LSB           1
#define TX_DECTECT_RX_ACJTAG_BEACON_REG_UPHY_TX_ACJTAG_BEACON_EN_MSB           1
#define TX_DECTECT_RX_ACJTAG_BEACON_REG_UPHY_TX_ACJTAG_BEACON_EN_MASK          0x2
#define TX_DECTECT_RX_ACJTAG_BEACON_REG_UPHY_TX_ACJTAG_BEACON_EN_GET(x)        (((x) & TX_DECTECT_RX_ACJTAG_BEACON_REG_UPHY_TX_ACJTAG_BEACON_EN_MASK) >> TX_DECTECT_RX_ACJTAG_BEACON_REG_UPHY_TX_ACJTAG_BEACON_EN_LSB)
#define TX_DECTECT_RX_ACJTAG_BEACON_REG_UPHY_TX_ACJTAG_BEACON_EN_SET(x)        (((0 | (x)) << TX_DECTECT_RX_ACJTAG_BEACON_REG_UPHY_TX_ACJTAG_BEACON_EN_LSB) & TX_DECTECT_RX_ACJTAG_BEACON_REG_UPHY_TX_ACJTAG_BEACON_EN_MASK)
#define TX_DECTECT_RX_ACJTAG_BEACON_REG_UPHY_TX_ACJTAG_BEACON_EN_RESET         0x0
#define TX_DECTECT_RX_ACJTAG_BEACON_REG_UPHY_TXD_BIT_WIDTH_LSB                 0
#define TX_DECTECT_RX_ACJTAG_BEACON_REG_UPHY_TXD_BIT_WIDTH_MSB                 0
#define TX_DECTECT_RX_ACJTAG_BEACON_REG_UPHY_TXD_BIT_WIDTH_MASK                0x1
#define TX_DECTECT_RX_ACJTAG_BEACON_REG_UPHY_TXD_BIT_WIDTH_GET(x)              (((x) & TX_DECTECT_RX_ACJTAG_BEACON_REG_UPHY_TXD_BIT_WIDTH_MASK) >> TX_DECTECT_RX_ACJTAG_BEACON_REG_UPHY_TXD_BIT_WIDTH_LSB)
#define TX_DECTECT_RX_ACJTAG_BEACON_REG_UPHY_TXD_BIT_WIDTH_SET(x)              (((0 | (x)) << TX_DECTECT_RX_ACJTAG_BEACON_REG_UPHY_TXD_BIT_WIDTH_LSB) & TX_DECTECT_RX_ACJTAG_BEACON_REG_UPHY_TXD_BIT_WIDTH_MASK)
#define TX_DECTECT_RX_ACJTAG_BEACON_REG_UPHY_TXD_BIT_WIDTH_RESET               0x0
#define TX_DECTECT_RX_ACJTAG_BEACON_ADDRESS                                    (0x7a8 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define TX_DECTECT_RX_ACJTAG_BEACON_RSTMASK                                    0x330f
#define TX_DECTECT_RX_ACJTAG_BEACON_RESET                                      0x1204

// 0x7ac (TX_DRIVER_1)
#define TX_DRIVER_1_REG_UPHY_TX_EN_LSB                                         15
#define TX_DRIVER_1_REG_UPHY_TX_EN_MSB                                         15
#define TX_DRIVER_1_REG_UPHY_TX_EN_MASK                                        0x8000
#define TX_DRIVER_1_REG_UPHY_TX_EN_GET(x)                                      (((x) & TX_DRIVER_1_REG_UPHY_TX_EN_MASK) >> TX_DRIVER_1_REG_UPHY_TX_EN_LSB)
#define TX_DRIVER_1_REG_UPHY_TX_EN_SET(x)                                      (((0 | (x)) << TX_DRIVER_1_REG_UPHY_TX_EN_LSB) & TX_DRIVER_1_REG_UPHY_TX_EN_MASK)
#define TX_DRIVER_1_REG_UPHY_TX_EN_RESET                                       0x0
#define TX_DRIVER_1_UPHY_TX_VCM_DELTA_LSB                                      12
#define TX_DRIVER_1_UPHY_TX_VCM_DELTA_MSB                                      14
#define TX_DRIVER_1_UPHY_TX_VCM_DELTA_MASK                                     0x7000
#define TX_DRIVER_1_UPHY_TX_VCM_DELTA_GET(x)                                   (((x) & TX_DRIVER_1_UPHY_TX_VCM_DELTA_MASK) >> TX_DRIVER_1_UPHY_TX_VCM_DELTA_LSB)
#define TX_DRIVER_1_UPHY_TX_VCM_DELTA_SET(x)                                   (((0 | (x)) << TX_DRIVER_1_UPHY_TX_VCM_DELTA_LSB) & TX_DRIVER_1_UPHY_TX_VCM_DELTA_MASK)
#define TX_DRIVER_1_UPHY_TX_VCM_DELTA_RESET                                    0x3
#define TX_DRIVER_1_REG_UPHY_TX_AMP_LSB                                        4
#define TX_DRIVER_1_REG_UPHY_TX_AMP_MSB                                        8
#define TX_DRIVER_1_REG_UPHY_TX_AMP_MASK                                       0x1f0
#define TX_DRIVER_1_REG_UPHY_TX_AMP_GET(x)                                     (((x) & TX_DRIVER_1_REG_UPHY_TX_AMP_MASK) >> TX_DRIVER_1_REG_UPHY_TX_AMP_LSB)
#define TX_DRIVER_1_REG_UPHY_TX_AMP_SET(x)                                     (((0 | (x)) << TX_DRIVER_1_REG_UPHY_TX_AMP_LSB) & TX_DRIVER_1_REG_UPHY_TX_AMP_MASK)
#define TX_DRIVER_1_REG_UPHY_TX_AMP_RESET                                      0x0
#define TX_DRIVER_1_UPHY_TX_EMP_LSB_EN_LSB                                     2
#define TX_DRIVER_1_UPHY_TX_EMP_LSB_EN_MSB                                     3
#define TX_DRIVER_1_UPHY_TX_EMP_LSB_EN_MASK                                    0xc
#define TX_DRIVER_1_UPHY_TX_EMP_LSB_EN_GET(x)                                  (((x) & TX_DRIVER_1_UPHY_TX_EMP_LSB_EN_MASK) >> TX_DRIVER_1_UPHY_TX_EMP_LSB_EN_LSB)
#define TX_DRIVER_1_UPHY_TX_EMP_LSB_EN_SET(x)                                  (((0 | (x)) << TX_DRIVER_1_UPHY_TX_EMP_LSB_EN_LSB) & TX_DRIVER_1_UPHY_TX_EMP_LSB_EN_MASK)
#define TX_DRIVER_1_UPHY_TX_EMP_LSB_EN_RESET                                   0x3
#define TX_DRIVER_1_REG_UPHY_TX_IDLE_LSB                                       1
#define TX_DRIVER_1_REG_UPHY_TX_IDLE_MSB                                       1
#define TX_DRIVER_1_REG_UPHY_TX_IDLE_MASK                                      0x2
#define TX_DRIVER_1_REG_UPHY_TX_IDLE_GET(x)                                    (((x) & TX_DRIVER_1_REG_UPHY_TX_IDLE_MASK) >> TX_DRIVER_1_REG_UPHY_TX_IDLE_LSB)
#define TX_DRIVER_1_REG_UPHY_TX_IDLE_SET(x)                                    (((0 | (x)) << TX_DRIVER_1_REG_UPHY_TX_IDLE_LSB) & TX_DRIVER_1_REG_UPHY_TX_IDLE_MASK)
#define TX_DRIVER_1_REG_UPHY_TX_IDLE_RESET                                     0x0
#define TX_DRIVER_1_REG_UPHY_TXOFF_HIZ_EN_LSB                                  0
#define TX_DRIVER_1_REG_UPHY_TXOFF_HIZ_EN_MSB                                  0
#define TX_DRIVER_1_REG_UPHY_TXOFF_HIZ_EN_MASK                                 0x1
#define TX_DRIVER_1_REG_UPHY_TXOFF_HIZ_EN_GET(x)                               (((x) & TX_DRIVER_1_REG_UPHY_TXOFF_HIZ_EN_MASK) >> TX_DRIVER_1_REG_UPHY_TXOFF_HIZ_EN_LSB)
#define TX_DRIVER_1_REG_UPHY_TXOFF_HIZ_EN_SET(x)                               (((0 | (x)) << TX_DRIVER_1_REG_UPHY_TXOFF_HIZ_EN_LSB) & TX_DRIVER_1_REG_UPHY_TXOFF_HIZ_EN_MASK)
#define TX_DRIVER_1_REG_UPHY_TXOFF_HIZ_EN_RESET                                0x1
#define TX_DRIVER_1_ADDRESS                                                    (0x7ac + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define TX_DRIVER_1_RSTMASK                                                    0xf1ff
#define TX_DRIVER_1_RESET                                                      0x300d

// 0x7b0 (TX_DRIVER_2)
#define TX_DRIVER_2_REG_UPHY_TX_EMP_LVL_LSB                                    8
#define TX_DRIVER_2_REG_UPHY_TX_EMP_LVL_MSB                                    13
#define TX_DRIVER_2_REG_UPHY_TX_EMP_LVL_MASK                                   0x3f00
#define TX_DRIVER_2_REG_UPHY_TX_EMP_LVL_GET(x)                                 (((x) & TX_DRIVER_2_REG_UPHY_TX_EMP_LVL_MASK) >> TX_DRIVER_2_REG_UPHY_TX_EMP_LVL_LSB)
#define TX_DRIVER_2_REG_UPHY_TX_EMP_LVL_SET(x)                                 (((0 | (x)) << TX_DRIVER_2_REG_UPHY_TX_EMP_LVL_LSB) & TX_DRIVER_2_REG_UPHY_TX_EMP_LVL_MASK)
#define TX_DRIVER_2_REG_UPHY_TX_EMP_LVL_RESET                                  0x19
#define TX_DRIVER_2_REG_UPHY_TX_RESCAL_CODE_LSB                                0
#define TX_DRIVER_2_REG_UPHY_TX_RESCAL_CODE_MSB                                4
#define TX_DRIVER_2_REG_UPHY_TX_RESCAL_CODE_MASK                               0x1f
#define TX_DRIVER_2_REG_UPHY_TX_RESCAL_CODE_GET(x)                             (((x) & TX_DRIVER_2_REG_UPHY_TX_RESCAL_CODE_MASK) >> TX_DRIVER_2_REG_UPHY_TX_RESCAL_CODE_LSB)
#define TX_DRIVER_2_REG_UPHY_TX_RESCAL_CODE_SET(x)                             (((0 | (x)) << TX_DRIVER_2_REG_UPHY_TX_RESCAL_CODE_LSB) & TX_DRIVER_2_REG_UPHY_TX_RESCAL_CODE_MASK)
#define TX_DRIVER_2_REG_UPHY_TX_RESCAL_CODE_RESET                              0x7
#define TX_DRIVER_2_ADDRESS                                                    (0x7b0 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define TX_DRIVER_2_RSTMASK                                                    0x3f1f
#define TX_DRIVER_2_RESET                                                      0x1907

// 0x7b4 (MMD_ACCESS_CONTROL_REGISTER)
#define MMD_ACCESS_CONTROL_REGISTER_FUNCTION_MMD_LSB                           14
#define MMD_ACCESS_CONTROL_REGISTER_FUNCTION_MMD_MSB                           15
#define MMD_ACCESS_CONTROL_REGISTER_FUNCTION_MMD_MASK                          0xc000
#define MMD_ACCESS_CONTROL_REGISTER_FUNCTION_MMD_GET(x)                        (((x) & MMD_ACCESS_CONTROL_REGISTER_FUNCTION_MMD_MASK) >> MMD_ACCESS_CONTROL_REGISTER_FUNCTION_MMD_LSB)
#define MMD_ACCESS_CONTROL_REGISTER_FUNCTION_MMD_SET(x)                        (((0 | (x)) << MMD_ACCESS_CONTROL_REGISTER_FUNCTION_MMD_LSB) & MMD_ACCESS_CONTROL_REGISTER_FUNCTION_MMD_MASK)
#define MMD_ACCESS_CONTROL_REGISTER_FUNCTION_MMD_RESET                         0x0
#define MMD_ACCESS_CONTROL_REGISTER_DEVAD_LSB                                  0
#define MMD_ACCESS_CONTROL_REGISTER_DEVAD_MSB                                  4
#define MMD_ACCESS_CONTROL_REGISTER_DEVAD_MASK                                 0x1f
#define MMD_ACCESS_CONTROL_REGISTER_DEVAD_GET(x)                               (((x) & MMD_ACCESS_CONTROL_REGISTER_DEVAD_MASK) >> MMD_ACCESS_CONTROL_REGISTER_DEVAD_LSB)
#define MMD_ACCESS_CONTROL_REGISTER_DEVAD_SET(x)                               (((0 | (x)) << MMD_ACCESS_CONTROL_REGISTER_DEVAD_LSB) & MMD_ACCESS_CONTROL_REGISTER_DEVAD_MASK)
#define MMD_ACCESS_CONTROL_REGISTER_DEVAD_RESET                                0x0
#define MMD_ACCESS_CONTROL_REGISTER_ADDRESS                                    (0x7b4 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define MMD_ACCESS_CONTROL_REGISTER_RSTMASK                                    0xc01f
#define MMD_ACCESS_CONTROL_REGISTER_RESET                                      0x0

// 0x7b8 (MMD_ACCESS_ADDRESS_REGISTER)
#define MMD_ACCESS_ADDRESS_REGISTER_ADDRESS_DATA_LSB                           0
#define MMD_ACCESS_ADDRESS_REGISTER_ADDRESS_DATA_MSB                           15
#define MMD_ACCESS_ADDRESS_REGISTER_ADDRESS_DATA_MASK                          0xffff
#define MMD_ACCESS_ADDRESS_REGISTER_ADDRESS_DATA_GET(x)                        (((x) & MMD_ACCESS_ADDRESS_REGISTER_ADDRESS_DATA_MASK) >> MMD_ACCESS_ADDRESS_REGISTER_ADDRESS_DATA_LSB)
#define MMD_ACCESS_ADDRESS_REGISTER_ADDRESS_DATA_SET(x)                        (((0 | (x)) << MMD_ACCESS_ADDRESS_REGISTER_ADDRESS_DATA_LSB) & MMD_ACCESS_ADDRESS_REGISTER_ADDRESS_DATA_MASK)
#define MMD_ACCESS_ADDRESS_REGISTER_ADDRESS_DATA_RESET                         0x0
#define MMD_ACCESS_ADDRESS_REGISTER_ADDRESS                                    (0x7b8 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define MMD_ACCESS_ADDRESS_REGISTER_RSTMASK                                    0xffff
#define MMD_ACCESS_ADDRESS_REGISTER_RESET                                      0x0

// 0x7bc (TX_TERMINAL_CALIBRATION)
#define TX_TERMINAL_CALIBRATION_UPHY_RESCAL_STATE_LSB                          4
#define TX_TERMINAL_CALIBRATION_UPHY_RESCAL_STATE_MSB                          4
#define TX_TERMINAL_CALIBRATION_UPHY_RESCAL_STATE_MASK                         0x10
#define TX_TERMINAL_CALIBRATION_UPHY_RESCAL_STATE_GET(x)                       (((x) & TX_TERMINAL_CALIBRATION_UPHY_RESCAL_STATE_MASK) >> TX_TERMINAL_CALIBRATION_UPHY_RESCAL_STATE_LSB)
#define TX_TERMINAL_CALIBRATION_UPHY_RESCAL_STATE_SET(x)                       (((0 | (x)) << TX_TERMINAL_CALIBRATION_UPHY_RESCAL_STATE_LSB) & TX_TERMINAL_CALIBRATION_UPHY_RESCAL_STATE_MASK)
#define TX_TERMINAL_CALIBRATION_UPHY_RESCAL_STATE_RESET                        0x0
#define TX_TERMINAL_CALIBRATION_REG_UPHY_RESCAL_CHOP_LSB                       3
#define TX_TERMINAL_CALIBRATION_REG_UPHY_RESCAL_CHOP_MSB                       3
#define TX_TERMINAL_CALIBRATION_REG_UPHY_RESCAL_CHOP_MASK                      0x8
#define TX_TERMINAL_CALIBRATION_REG_UPHY_RESCAL_CHOP_GET(x)                    (((x) & TX_TERMINAL_CALIBRATION_REG_UPHY_RESCAL_CHOP_MASK) >> TX_TERMINAL_CALIBRATION_REG_UPHY_RESCAL_CHOP_LSB)
#define TX_TERMINAL_CALIBRATION_REG_UPHY_RESCAL_CHOP_SET(x)                    (((0 | (x)) << TX_TERMINAL_CALIBRATION_REG_UPHY_RESCAL_CHOP_LSB) & TX_TERMINAL_CALIBRATION_REG_UPHY_RESCAL_CHOP_MASK)
#define TX_TERMINAL_CALIBRATION_REG_UPHY_RESCAL_CHOP_RESET                     0x0
#define TX_TERMINAL_CALIBRATION_REG_UPHY_RESCAL_EN_LSB                         2
#define TX_TERMINAL_CALIBRATION_REG_UPHY_RESCAL_EN_MSB                         2
#define TX_TERMINAL_CALIBRATION_REG_UPHY_RESCAL_EN_MASK                        0x4
#define TX_TERMINAL_CALIBRATION_REG_UPHY_RESCAL_EN_GET(x)                      (((x) & TX_TERMINAL_CALIBRATION_REG_UPHY_RESCAL_EN_MASK) >> TX_TERMINAL_CALIBRATION_REG_UPHY_RESCAL_EN_LSB)
#define TX_TERMINAL_CALIBRATION_REG_UPHY_RESCAL_EN_SET(x)                      (((0 | (x)) << TX_TERMINAL_CALIBRATION_REG_UPHY_RESCAL_EN_LSB) & TX_TERMINAL_CALIBRATION_REG_UPHY_RESCAL_EN_MASK)
#define TX_TERMINAL_CALIBRATION_REG_UPHY_RESCAL_EN_RESET                       0x0
#define TX_TERMINAL_CALIBRATION_REG_UPHY_RESCAL_1TX_0RX_LSB                    1
#define TX_TERMINAL_CALIBRATION_REG_UPHY_RESCAL_1TX_0RX_MSB                    1
#define TX_TERMINAL_CALIBRATION_REG_UPHY_RESCAL_1TX_0RX_MASK                   0x2
#define TX_TERMINAL_CALIBRATION_REG_UPHY_RESCAL_1TX_0RX_GET(x)                 (((x) & TX_TERMINAL_CALIBRATION_REG_UPHY_RESCAL_1TX_0RX_MASK) >> TX_TERMINAL_CALIBRATION_REG_UPHY_RESCAL_1TX_0RX_LSB)
#define TX_TERMINAL_CALIBRATION_REG_UPHY_RESCAL_1TX_0RX_SET(x)                 (((0 | (x)) << TX_TERMINAL_CALIBRATION_REG_UPHY_RESCAL_1TX_0RX_LSB) & TX_TERMINAL_CALIBRATION_REG_UPHY_RESCAL_1TX_0RX_MASK)
#define TX_TERMINAL_CALIBRATION_REG_UPHY_RESCAL_1TX_0RX_RESET                  0x1
#define TX_TERMINAL_CALIBRATION_ADDRESS                                        (0x7bc + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define TX_TERMINAL_CALIBRATION_RSTMASK                                        0x1e
#define TX_TERMINAL_CALIBRATION_RESET                                          0x2

// 0x7c0 (RX_AFE_1)
#define RX_AFE_1_REG_UPHY_RX_EN_LSB                                            15
#define RX_AFE_1_REG_UPHY_RX_EN_MSB                                            15
#define RX_AFE_1_REG_UPHY_RX_EN_MASK                                           0x8000
#define RX_AFE_1_REG_UPHY_RX_EN_GET(x)                                         (((x) & RX_AFE_1_REG_UPHY_RX_EN_MASK) >> RX_AFE_1_REG_UPHY_RX_EN_LSB)
#define RX_AFE_1_REG_UPHY_RX_EN_SET(x)                                         (((0 | (x)) << RX_AFE_1_REG_UPHY_RX_EN_LSB) & RX_AFE_1_REG_UPHY_RX_EN_MASK)
#define RX_AFE_1_REG_UPHY_RX_EN_RESET                                          0x1
#define RX_AFE_1_REG_UPHY_RX_HIZ_LSB                                           11
#define RX_AFE_1_REG_UPHY_RX_HIZ_MSB                                           11
#define RX_AFE_1_REG_UPHY_RX_HIZ_MASK                                          0x800
#define RX_AFE_1_REG_UPHY_RX_HIZ_GET(x)                                        (((x) & RX_AFE_1_REG_UPHY_RX_HIZ_MASK) >> RX_AFE_1_REG_UPHY_RX_HIZ_LSB)
#define RX_AFE_1_REG_UPHY_RX_HIZ_SET(x)                                        (((0 | (x)) << RX_AFE_1_REG_UPHY_RX_HIZ_LSB) & RX_AFE_1_REG_UPHY_RX_HIZ_MASK)
#define RX_AFE_1_REG_UPHY_RX_HIZ_RESET                                         0x0
#define RX_AFE_1_UPHY_RX_AFE_VCM_LSB                                           4
#define RX_AFE_1_UPHY_RX_AFE_VCM_MSB                                           6
#define RX_AFE_1_UPHY_RX_AFE_VCM_MASK                                          0x70
#define RX_AFE_1_UPHY_RX_AFE_VCM_GET(x)                                        (((x) & RX_AFE_1_UPHY_RX_AFE_VCM_MASK) >> RX_AFE_1_UPHY_RX_AFE_VCM_LSB)
#define RX_AFE_1_UPHY_RX_AFE_VCM_SET(x)                                        (((0 | (x)) << RX_AFE_1_UPHY_RX_AFE_VCM_LSB) & RX_AFE_1_UPHY_RX_AFE_VCM_MASK)
#define RX_AFE_1_UPHY_RX_AFE_VCM_RESET                                         0x3
#define RX_AFE_1_REG_UPHY_RX_AFE_EN_LSB                                        2
#define RX_AFE_1_REG_UPHY_RX_AFE_EN_MSB                                        2
#define RX_AFE_1_REG_UPHY_RX_AFE_EN_MASK                                       0x4
#define RX_AFE_1_REG_UPHY_RX_AFE_EN_GET(x)                                     (((x) & RX_AFE_1_REG_UPHY_RX_AFE_EN_MASK) >> RX_AFE_1_REG_UPHY_RX_AFE_EN_LSB)
#define RX_AFE_1_REG_UPHY_RX_AFE_EN_SET(x)                                     (((0 | (x)) << RX_AFE_1_REG_UPHY_RX_AFE_EN_LSB) & RX_AFE_1_REG_UPHY_RX_AFE_EN_MASK)
#define RX_AFE_1_REG_UPHY_RX_AFE_EN_RESET                                      0x1
#define RX_AFE_1_REG_UPHY_RX_OFFSET_TRIM_EN_LSB                                1
#define RX_AFE_1_REG_UPHY_RX_OFFSET_TRIM_EN_MSB                                1
#define RX_AFE_1_REG_UPHY_RX_OFFSET_TRIM_EN_MASK                               0x2
#define RX_AFE_1_REG_UPHY_RX_OFFSET_TRIM_EN_GET(x)                             (((x) & RX_AFE_1_REG_UPHY_RX_OFFSET_TRIM_EN_MASK) >> RX_AFE_1_REG_UPHY_RX_OFFSET_TRIM_EN_LSB)
#define RX_AFE_1_REG_UPHY_RX_OFFSET_TRIM_EN_SET(x)                             (((0 | (x)) << RX_AFE_1_REG_UPHY_RX_OFFSET_TRIM_EN_LSB) & RX_AFE_1_REG_UPHY_RX_OFFSET_TRIM_EN_MASK)
#define RX_AFE_1_REG_UPHY_RX_OFFSET_TRIM_EN_RESET                              0x0
#define RX_AFE_1_UPHY_TX2RX_LPBK_EN_LSB                                        0
#define RX_AFE_1_UPHY_TX2RX_LPBK_EN_MSB                                        0
#define RX_AFE_1_UPHY_TX2RX_LPBK_EN_MASK                                       0x1
#define RX_AFE_1_UPHY_TX2RX_LPBK_EN_GET(x)                                     (((x) & RX_AFE_1_UPHY_TX2RX_LPBK_EN_MASK) >> RX_AFE_1_UPHY_TX2RX_LPBK_EN_LSB)
#define RX_AFE_1_UPHY_TX2RX_LPBK_EN_SET(x)                                     (((0 | (x)) << RX_AFE_1_UPHY_TX2RX_LPBK_EN_LSB) & RX_AFE_1_UPHY_TX2RX_LPBK_EN_MASK)
#define RX_AFE_1_UPHY_TX2RX_LPBK_EN_RESET                                      0x0
#define RX_AFE_1_ADDRESS                                                       (0x7c0 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define RX_AFE_1_RSTMASK                                                       0x8877
#define RX_AFE_1_RESET                                                         0x8034

// 0x7c4 (RX_AFE_2)
#define RX_AFE_2_REG_UPHY_RX_RESCAL_CODE_LSB                                   8
#define RX_AFE_2_REG_UPHY_RX_RESCAL_CODE_MSB                                   12
#define RX_AFE_2_REG_UPHY_RX_RESCAL_CODE_MASK                                  0x1f00
#define RX_AFE_2_REG_UPHY_RX_RESCAL_CODE_GET(x)                                (((x) & RX_AFE_2_REG_UPHY_RX_RESCAL_CODE_MASK) >> RX_AFE_2_REG_UPHY_RX_RESCAL_CODE_LSB)
#define RX_AFE_2_REG_UPHY_RX_RESCAL_CODE_SET(x)                                (((0 | (x)) << RX_AFE_2_REG_UPHY_RX_RESCAL_CODE_LSB) & RX_AFE_2_REG_UPHY_RX_RESCAL_CODE_MASK)
#define RX_AFE_2_REG_UPHY_RX_RESCAL_CODE_RESET                                 0x10
#define RX_AFE_2_REG_UPHY_RX_AFE_CAP1_LSB                                      4
#define RX_AFE_2_REG_UPHY_RX_AFE_CAP1_MSB                                      6
#define RX_AFE_2_REG_UPHY_RX_AFE_CAP1_MASK                                     0x70
#define RX_AFE_2_REG_UPHY_RX_AFE_CAP1_GET(x)                                   (((x) & RX_AFE_2_REG_UPHY_RX_AFE_CAP1_MASK) >> RX_AFE_2_REG_UPHY_RX_AFE_CAP1_LSB)
#define RX_AFE_2_REG_UPHY_RX_AFE_CAP1_SET(x)                                   (((0 | (x)) << RX_AFE_2_REG_UPHY_RX_AFE_CAP1_LSB) & RX_AFE_2_REG_UPHY_RX_AFE_CAP1_MASK)
#define RX_AFE_2_REG_UPHY_RX_AFE_CAP1_RESET                                    0x3
#define RX_AFE_2_REG_UPHY_RX_AFE_RES1_LSB                                      0
#define RX_AFE_2_REG_UPHY_RX_AFE_RES1_MSB                                      3
#define RX_AFE_2_REG_UPHY_RX_AFE_RES1_MASK                                     0xf
#define RX_AFE_2_REG_UPHY_RX_AFE_RES1_GET(x)                                   (((x) & RX_AFE_2_REG_UPHY_RX_AFE_RES1_MASK) >> RX_AFE_2_REG_UPHY_RX_AFE_RES1_LSB)
#define RX_AFE_2_REG_UPHY_RX_AFE_RES1_SET(x)                                   (((0 | (x)) << RX_AFE_2_REG_UPHY_RX_AFE_RES1_LSB) & RX_AFE_2_REG_UPHY_RX_AFE_RES1_MASK)
#define RX_AFE_2_REG_UPHY_RX_AFE_RES1_RESET                                    0xc
#define RX_AFE_2_ADDRESS                                                       (0x7c4 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define RX_AFE_2_RSTMASK                                                       0x1f7f
#define RX_AFE_2_RESET                                                         0x103c

// 0x7c8 (RX_LOS_1)
#define RX_LOS_1_REG_UPHY_RX_LOS_EN_LSB                                        15
#define RX_LOS_1_REG_UPHY_RX_LOS_EN_MSB                                        15
#define RX_LOS_1_REG_UPHY_RX_LOS_EN_MASK                                       0x8000
#define RX_LOS_1_REG_UPHY_RX_LOS_EN_GET(x)                                     (((x) & RX_LOS_1_REG_UPHY_RX_LOS_EN_MASK) >> RX_LOS_1_REG_UPHY_RX_LOS_EN_LSB)
#define RX_LOS_1_REG_UPHY_RX_LOS_EN_SET(x)                                     (((0 | (x)) << RX_LOS_1_REG_UPHY_RX_LOS_EN_LSB) & RX_LOS_1_REG_UPHY_RX_LOS_EN_MASK)
#define RX_LOS_1_REG_UPHY_RX_LOS_EN_RESET                                      0x1
#define RX_LOS_1_REG_PCIEPHY_RX_LOS_THRES_LSB                                  8
#define RX_LOS_1_REG_PCIEPHY_RX_LOS_THRES_MSB                                  14
#define RX_LOS_1_REG_PCIEPHY_RX_LOS_THRES_MASK                                 0x7f00
#define RX_LOS_1_REG_PCIEPHY_RX_LOS_THRES_GET(x)                               (((x) & RX_LOS_1_REG_PCIEPHY_RX_LOS_THRES_MASK) >> RX_LOS_1_REG_PCIEPHY_RX_LOS_THRES_LSB)
#define RX_LOS_1_REG_PCIEPHY_RX_LOS_THRES_SET(x)                               (((0 | (x)) << RX_LOS_1_REG_PCIEPHY_RX_LOS_THRES_LSB) & RX_LOS_1_REG_PCIEPHY_RX_LOS_THRES_MASK)
#define RX_LOS_1_REG_PCIEPHY_RX_LOS_THRES_RESET                                0x54
#define RX_LOS_1_AUTOLOAD_SEL_RX_LOS_THRES_LSB                                 7
#define RX_LOS_1_AUTOLOAD_SEL_RX_LOS_THRES_MSB                                 7
#define RX_LOS_1_AUTOLOAD_SEL_RX_LOS_THRES_MASK                                0x80
#define RX_LOS_1_AUTOLOAD_SEL_RX_LOS_THRES_GET(x)                              (((x) & RX_LOS_1_AUTOLOAD_SEL_RX_LOS_THRES_MASK) >> RX_LOS_1_AUTOLOAD_SEL_RX_LOS_THRES_LSB)
#define RX_LOS_1_AUTOLOAD_SEL_RX_LOS_THRES_SET(x)                              (((0 | (x)) << RX_LOS_1_AUTOLOAD_SEL_RX_LOS_THRES_LSB) & RX_LOS_1_AUTOLOAD_SEL_RX_LOS_THRES_MASK)
#define RX_LOS_1_AUTOLOAD_SEL_RX_LOS_THRES_RESET                               0x0
#define RX_LOS_1_UPHY_RX_LOS_SELFBIAS_EN_LSB                                   5
#define RX_LOS_1_UPHY_RX_LOS_SELFBIAS_EN_MSB                                   5
#define RX_LOS_1_UPHY_RX_LOS_SELFBIAS_EN_MASK                                  0x20
#define RX_LOS_1_UPHY_RX_LOS_SELFBIAS_EN_GET(x)                                (((x) & RX_LOS_1_UPHY_RX_LOS_SELFBIAS_EN_MASK) >> RX_LOS_1_UPHY_RX_LOS_SELFBIAS_EN_LSB)
#define RX_LOS_1_UPHY_RX_LOS_SELFBIAS_EN_SET(x)                                (((0 | (x)) << RX_LOS_1_UPHY_RX_LOS_SELFBIAS_EN_LSB) & RX_LOS_1_UPHY_RX_LOS_SELFBIAS_EN_MASK)
#define RX_LOS_1_UPHY_RX_LOS_SELFBIAS_EN_RESET                                 0x0
#define RX_LOS_1_UPHY_RX_VALID_LSB                                             0
#define RX_LOS_1_UPHY_RX_VALID_MSB                                             0
#define RX_LOS_1_UPHY_RX_VALID_MASK                                            0x1
#define RX_LOS_1_UPHY_RX_VALID_GET(x)                                          (((x) & RX_LOS_1_UPHY_RX_VALID_MASK) >> RX_LOS_1_UPHY_RX_VALID_LSB)
#define RX_LOS_1_UPHY_RX_VALID_SET(x)                                          (((0 | (x)) << RX_LOS_1_UPHY_RX_VALID_LSB) & RX_LOS_1_UPHY_RX_VALID_MASK)
#define RX_LOS_1_UPHY_RX_VALID_RESET                                           0x0
#define RX_LOS_1_ADDRESS                                                       (0x7c8 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define RX_LOS_1_RSTMASK                                                       0xffa1
#define RX_LOS_1_RESET                                                         0xd400

// 0x7cc (RX_LOS_2)
#define RX_LOS_2_UPHY_RX_LOS_THRES_LSB                                         12
#define RX_LOS_2_UPHY_RX_LOS_THRES_MSB                                         14
#define RX_LOS_2_UPHY_RX_LOS_THRES_MASK                                        0x7000
#define RX_LOS_2_UPHY_RX_LOS_THRES_GET(x)                                      (((x) & RX_LOS_2_UPHY_RX_LOS_THRES_MASK) >> RX_LOS_2_UPHY_RX_LOS_THRES_LSB)
#define RX_LOS_2_UPHY_RX_LOS_THRES_SET(x)                                      (((0 | (x)) << RX_LOS_2_UPHY_RX_LOS_THRES_LSB) & RX_LOS_2_UPHY_RX_LOS_THRES_MASK)
#define RX_LOS_2_UPHY_RX_LOS_THRES_RESET                                       0x2
#define RX_LOS_2_UPHY_RX_LOS_DEGWID_PCUR_LSB                                   8
#define RX_LOS_2_UPHY_RX_LOS_DEGWID_PCUR_MSB                                   10
#define RX_LOS_2_UPHY_RX_LOS_DEGWID_PCUR_MASK                                  0x700
#define RX_LOS_2_UPHY_RX_LOS_DEGWID_PCUR_GET(x)                                (((x) & RX_LOS_2_UPHY_RX_LOS_DEGWID_PCUR_MASK) >> RX_LOS_2_UPHY_RX_LOS_DEGWID_PCUR_LSB)
#define RX_LOS_2_UPHY_RX_LOS_DEGWID_PCUR_SET(x)                                (((0 | (x)) << RX_LOS_2_UPHY_RX_LOS_DEGWID_PCUR_LSB) & RX_LOS_2_UPHY_RX_LOS_DEGWID_PCUR_MASK)
#define RX_LOS_2_UPHY_RX_LOS_DEGWID_PCUR_RESET                                 0x1
#define RX_LOS_2_UPHY_RX_LOS_DEGWID_NCUR_LSB                                   4
#define RX_LOS_2_UPHY_RX_LOS_DEGWID_NCUR_MSB                                   6
#define RX_LOS_2_UPHY_RX_LOS_DEGWID_NCUR_MASK                                  0x70
#define RX_LOS_2_UPHY_RX_LOS_DEGWID_NCUR_GET(x)                                (((x) & RX_LOS_2_UPHY_RX_LOS_DEGWID_NCUR_MASK) >> RX_LOS_2_UPHY_RX_LOS_DEGWID_NCUR_LSB)
#define RX_LOS_2_UPHY_RX_LOS_DEGWID_NCUR_SET(x)                                (((0 | (x)) << RX_LOS_2_UPHY_RX_LOS_DEGWID_NCUR_LSB) & RX_LOS_2_UPHY_RX_LOS_DEGWID_NCUR_MASK)
#define RX_LOS_2_UPHY_RX_LOS_DEGWID_NCUR_RESET                                 0x1
#define RX_LOS_2_UPHY_RX_LFPS_WIDTH_LSB                                        0
#define RX_LOS_2_UPHY_RX_LFPS_WIDTH_MSB                                        2
#define RX_LOS_2_UPHY_RX_LFPS_WIDTH_MASK                                       0x7
#define RX_LOS_2_UPHY_RX_LFPS_WIDTH_GET(x)                                     (((x) & RX_LOS_2_UPHY_RX_LFPS_WIDTH_MASK) >> RX_LOS_2_UPHY_RX_LFPS_WIDTH_LSB)
#define RX_LOS_2_UPHY_RX_LFPS_WIDTH_SET(x)                                     (((0 | (x)) << RX_LOS_2_UPHY_RX_LFPS_WIDTH_LSB) & RX_LOS_2_UPHY_RX_LFPS_WIDTH_MASK)
#define RX_LOS_2_UPHY_RX_LFPS_WIDTH_RESET                                      0x5
#define RX_LOS_2_ADDRESS                                                       (0x7cc + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define RX_LOS_2_RSTMASK                                                       0x7777
#define RX_LOS_2_RESET                                                         0x2115

// 0x7d0 (RX_JTAG)
#define RX_JTAG_UPHY_RX_ACJTAG_BEACON_DCLVL_LSB                                15
#define RX_JTAG_UPHY_RX_ACJTAG_BEACON_DCLVL_MSB                                15
#define RX_JTAG_UPHY_RX_ACJTAG_BEACON_DCLVL_MASK                               0x8000
#define RX_JTAG_UPHY_RX_ACJTAG_BEACON_DCLVL_GET(x)                             (((x) & RX_JTAG_UPHY_RX_ACJTAG_BEACON_DCLVL_MASK) >> RX_JTAG_UPHY_RX_ACJTAG_BEACON_DCLVL_LSB)
#define RX_JTAG_UPHY_RX_ACJTAG_BEACON_DCLVL_SET(x)                             (((0 | (x)) << RX_JTAG_UPHY_RX_ACJTAG_BEACON_DCLVL_LSB) & RX_JTAG_UPHY_RX_ACJTAG_BEACON_DCLVL_MASK)
#define RX_JTAG_UPHY_RX_ACJTAG_BEACON_DCLVL_RESET                              0x1
#define RX_JTAG_REG_UPHY_RX_ACJTAG_BEACON_EN_LSB                               12
#define RX_JTAG_REG_UPHY_RX_ACJTAG_BEACON_EN_MSB                               12
#define RX_JTAG_REG_UPHY_RX_ACJTAG_BEACON_EN_MASK                              0x1000
#define RX_JTAG_REG_UPHY_RX_ACJTAG_BEACON_EN_GET(x)                            (((x) & RX_JTAG_REG_UPHY_RX_ACJTAG_BEACON_EN_MASK) >> RX_JTAG_REG_UPHY_RX_ACJTAG_BEACON_EN_LSB)
#define RX_JTAG_REG_UPHY_RX_ACJTAG_BEACON_EN_SET(x)                            (((0 | (x)) << RX_JTAG_REG_UPHY_RX_ACJTAG_BEACON_EN_LSB) & RX_JTAG_REG_UPHY_RX_ACJTAG_BEACON_EN_MASK)
#define RX_JTAG_REG_UPHY_RX_ACJTAG_BEACON_EN_RESET                             0x0
#define RX_JTAG_UPHY_RX_ACJTAG_BEACON_HYS_LVL_LSB                              8
#define RX_JTAG_UPHY_RX_ACJTAG_BEACON_HYS_LVL_MSB                              11
#define RX_JTAG_UPHY_RX_ACJTAG_BEACON_HYS_LVL_MASK                             0xf00
#define RX_JTAG_UPHY_RX_ACJTAG_BEACON_HYS_LVL_GET(x)                           (((x) & RX_JTAG_UPHY_RX_ACJTAG_BEACON_HYS_LVL_MASK) >> RX_JTAG_UPHY_RX_ACJTAG_BEACON_HYS_LVL_LSB)
#define RX_JTAG_UPHY_RX_ACJTAG_BEACON_HYS_LVL_SET(x)                           (((0 | (x)) << RX_JTAG_UPHY_RX_ACJTAG_BEACON_HYS_LVL_LSB) & RX_JTAG_UPHY_RX_ACJTAG_BEACON_HYS_LVL_MASK)
#define RX_JTAG_UPHY_RX_ACJTAG_BEACON_HYS_LVL_RESET                            0xc
#define RX_JTAG_UPHY_RX_ACJTAG_BEACON_MODE_LSB                                 5
#define RX_JTAG_UPHY_RX_ACJTAG_BEACON_MODE_MSB                                 5
#define RX_JTAG_UPHY_RX_ACJTAG_BEACON_MODE_MASK                                0x20
#define RX_JTAG_UPHY_RX_ACJTAG_BEACON_MODE_GET(x)                              (((x) & RX_JTAG_UPHY_RX_ACJTAG_BEACON_MODE_MASK) >> RX_JTAG_UPHY_RX_ACJTAG_BEACON_MODE_LSB)
#define RX_JTAG_UPHY_RX_ACJTAG_BEACON_MODE_SET(x)                              (((0 | (x)) << RX_JTAG_UPHY_RX_ACJTAG_BEACON_MODE_LSB) & RX_JTAG_UPHY_RX_ACJTAG_BEACON_MODE_MASK)
#define RX_JTAG_UPHY_RX_ACJTAG_BEACON_MODE_RESET                               0x1
#define RX_JTAG_REG_UPHY_RX_ACJTAG_BEACON_RESET_LSB                            4
#define RX_JTAG_REG_UPHY_RX_ACJTAG_BEACON_RESET_MSB                            4
#define RX_JTAG_REG_UPHY_RX_ACJTAG_BEACON_RESET_MASK                           0x10
#define RX_JTAG_REG_UPHY_RX_ACJTAG_BEACON_RESET_GET(x)                         (((x) & RX_JTAG_REG_UPHY_RX_ACJTAG_BEACON_RESET_MASK) >> RX_JTAG_REG_UPHY_RX_ACJTAG_BEACON_RESET_LSB)
#define RX_JTAG_REG_UPHY_RX_ACJTAG_BEACON_RESET_SET(x)                         (((0 | (x)) << RX_JTAG_REG_UPHY_RX_ACJTAG_BEACON_RESET_LSB) & RX_JTAG_REG_UPHY_RX_ACJTAG_BEACON_RESET_MASK)
#define RX_JTAG_REG_UPHY_RX_ACJTAG_BEACON_RESET_RESET                          0x0
#define RX_JTAG_REG_UPHY_RX_ACJTAG_BEACON_INITN_LSB                            3
#define RX_JTAG_REG_UPHY_RX_ACJTAG_BEACON_INITN_MSB                            3
#define RX_JTAG_REG_UPHY_RX_ACJTAG_BEACON_INITN_MASK                           0x8
#define RX_JTAG_REG_UPHY_RX_ACJTAG_BEACON_INITN_GET(x)                         (((x) & RX_JTAG_REG_UPHY_RX_ACJTAG_BEACON_INITN_MASK) >> RX_JTAG_REG_UPHY_RX_ACJTAG_BEACON_INITN_LSB)
#define RX_JTAG_REG_UPHY_RX_ACJTAG_BEACON_INITN_SET(x)                         (((0 | (x)) << RX_JTAG_REG_UPHY_RX_ACJTAG_BEACON_INITN_LSB) & RX_JTAG_REG_UPHY_RX_ACJTAG_BEACON_INITN_MASK)
#define RX_JTAG_REG_UPHY_RX_ACJTAG_BEACON_INITN_RESET                          0x1
#define RX_JTAG_REG_UPHY_RX_ACJTAG_BEACON_INITP_LSB                            2
#define RX_JTAG_REG_UPHY_RX_ACJTAG_BEACON_INITP_MSB                            2
#define RX_JTAG_REG_UPHY_RX_ACJTAG_BEACON_INITP_MASK                           0x4
#define RX_JTAG_REG_UPHY_RX_ACJTAG_BEACON_INITP_GET(x)                         (((x) & RX_JTAG_REG_UPHY_RX_ACJTAG_BEACON_INITP_MASK) >> RX_JTAG_REG_UPHY_RX_ACJTAG_BEACON_INITP_LSB)
#define RX_JTAG_REG_UPHY_RX_ACJTAG_BEACON_INITP_SET(x)                         (((0 | (x)) << RX_JTAG_REG_UPHY_RX_ACJTAG_BEACON_INITP_LSB) & RX_JTAG_REG_UPHY_RX_ACJTAG_BEACON_INITP_MASK)
#define RX_JTAG_REG_UPHY_RX_ACJTAG_BEACON_INITP_RESET                          0x1
#define RX_JTAG_UPHY_RX_BEACON_SELFBIAS_EN_LSB                                 0
#define RX_JTAG_UPHY_RX_BEACON_SELFBIAS_EN_MSB                                 0
#define RX_JTAG_UPHY_RX_BEACON_SELFBIAS_EN_MASK                                0x1
#define RX_JTAG_UPHY_RX_BEACON_SELFBIAS_EN_GET(x)                              (((x) & RX_JTAG_UPHY_RX_BEACON_SELFBIAS_EN_MASK) >> RX_JTAG_UPHY_RX_BEACON_SELFBIAS_EN_LSB)
#define RX_JTAG_UPHY_RX_BEACON_SELFBIAS_EN_SET(x)                              (((0 | (x)) << RX_JTAG_UPHY_RX_BEACON_SELFBIAS_EN_LSB) & RX_JTAG_UPHY_RX_BEACON_SELFBIAS_EN_MASK)
#define RX_JTAG_UPHY_RX_BEACON_SELFBIAS_EN_RESET                               0x0
#define RX_JTAG_ADDRESS                                                        (0x7d0 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define RX_JTAG_RSTMASK                                                        0x9f3d
#define RX_JTAG_RESET                                                          0x8c2c

// 0x7d4 (RX_SAMPLER_1)
#define RX_SAMPLER_1_REG_UPHY_SA_CAL_SEL_LSB                                   12
#define RX_SAMPLER_1_REG_UPHY_SA_CAL_SEL_MSB                                   14
#define RX_SAMPLER_1_REG_UPHY_SA_CAL_SEL_MASK                                  0x7000
#define RX_SAMPLER_1_REG_UPHY_SA_CAL_SEL_GET(x)                                (((x) & RX_SAMPLER_1_REG_UPHY_SA_CAL_SEL_MASK) >> RX_SAMPLER_1_REG_UPHY_SA_CAL_SEL_LSB)
#define RX_SAMPLER_1_REG_UPHY_SA_CAL_SEL_SET(x)                                (((0 | (x)) << RX_SAMPLER_1_REG_UPHY_SA_CAL_SEL_LSB) & RX_SAMPLER_1_REG_UPHY_SA_CAL_SEL_MASK)
#define RX_SAMPLER_1_REG_UPHY_SA_CAL_SEL_RESET                                 0x0
#define RX_SAMPLER_1_REG_UPHY_RX_EOMSA_EN_LSB                                  2
#define RX_SAMPLER_1_REG_UPHY_RX_EOMSA_EN_MSB                                  2
#define RX_SAMPLER_1_REG_UPHY_RX_EOMSA_EN_MASK                                 0x4
#define RX_SAMPLER_1_REG_UPHY_RX_EOMSA_EN_GET(x)                               (((x) & RX_SAMPLER_1_REG_UPHY_RX_EOMSA_EN_MASK) >> RX_SAMPLER_1_REG_UPHY_RX_EOMSA_EN_LSB)
#define RX_SAMPLER_1_REG_UPHY_RX_EOMSA_EN_SET(x)                               (((0 | (x)) << RX_SAMPLER_1_REG_UPHY_RX_EOMSA_EN_LSB) & RX_SAMPLER_1_REG_UPHY_RX_EOMSA_EN_MASK)
#define RX_SAMPLER_1_REG_UPHY_RX_EOMSA_EN_RESET                                0x0
#define RX_SAMPLER_1_UPHY_RX_SA_PI_EN_LSB                                      1
#define RX_SAMPLER_1_UPHY_RX_SA_PI_EN_MSB                                      1
#define RX_SAMPLER_1_UPHY_RX_SA_PI_EN_MASK                                     0x2
#define RX_SAMPLER_1_UPHY_RX_SA_PI_EN_GET(x)                                   (((x) & RX_SAMPLER_1_UPHY_RX_SA_PI_EN_MASK) >> RX_SAMPLER_1_UPHY_RX_SA_PI_EN_LSB)
#define RX_SAMPLER_1_UPHY_RX_SA_PI_EN_SET(x)                                   (((0 | (x)) << RX_SAMPLER_1_UPHY_RX_SA_PI_EN_LSB) & RX_SAMPLER_1_UPHY_RX_SA_PI_EN_MASK)
#define RX_SAMPLER_1_UPHY_RX_SA_PI_EN_RESET                                    0x1
#define RX_SAMPLER_1_UPHY_RX_CAL_OUT_LSB                                       0
#define RX_SAMPLER_1_UPHY_RX_CAL_OUT_MSB                                       0
#define RX_SAMPLER_1_UPHY_RX_CAL_OUT_MASK                                      0x1
#define RX_SAMPLER_1_UPHY_RX_CAL_OUT_GET(x)                                    (((x) & RX_SAMPLER_1_UPHY_RX_CAL_OUT_MASK) >> RX_SAMPLER_1_UPHY_RX_CAL_OUT_LSB)
#define RX_SAMPLER_1_UPHY_RX_CAL_OUT_SET(x)                                    (((0 | (x)) << RX_SAMPLER_1_UPHY_RX_CAL_OUT_LSB) & RX_SAMPLER_1_UPHY_RX_CAL_OUT_MASK)
#define RX_SAMPLER_1_UPHY_RX_CAL_OUT_RESET                                     0x0
#define RX_SAMPLER_1_ADDRESS                                                   (0x7d4 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define RX_SAMPLER_1_RSTMASK                                                   0x7007
#define RX_SAMPLER_1_RESET                                                     0x2

// 0x7d8 (RX_SAMPLER_2)
#define RX_SAMPLER_2_AUTOLOAD_SEL_SA_CAL_LSB                                   15
#define RX_SAMPLER_2_AUTOLOAD_SEL_SA_CAL_MSB                                   15
#define RX_SAMPLER_2_AUTOLOAD_SEL_SA_CAL_MASK                                  0x8000
#define RX_SAMPLER_2_AUTOLOAD_SEL_SA_CAL_GET(x)                                (((x) & RX_SAMPLER_2_AUTOLOAD_SEL_SA_CAL_MASK) >> RX_SAMPLER_2_AUTOLOAD_SEL_SA_CAL_LSB)
#define RX_SAMPLER_2_AUTOLOAD_SEL_SA_CAL_SET(x)                                (((0 | (x)) << RX_SAMPLER_2_AUTOLOAD_SEL_SA_CAL_LSB) & RX_SAMPLER_2_AUTOLOAD_SEL_SA_CAL_MASK)
#define RX_SAMPLER_2_AUTOLOAD_SEL_SA_CAL_RESET                                 0x0
#define RX_SAMPLER_2_REG_UPHY_SA_CAL_D0_LSB                                    8
#define RX_SAMPLER_2_REG_UPHY_SA_CAL_D0_MSB                                    14
#define RX_SAMPLER_2_REG_UPHY_SA_CAL_D0_MASK                                   0x7f00
#define RX_SAMPLER_2_REG_UPHY_SA_CAL_D0_GET(x)                                 (((x) & RX_SAMPLER_2_REG_UPHY_SA_CAL_D0_MASK) >> RX_SAMPLER_2_REG_UPHY_SA_CAL_D0_LSB)
#define RX_SAMPLER_2_REG_UPHY_SA_CAL_D0_SET(x)                                 (((0 | (x)) << RX_SAMPLER_2_REG_UPHY_SA_CAL_D0_LSB) & RX_SAMPLER_2_REG_UPHY_SA_CAL_D0_MASK)
#define RX_SAMPLER_2_REG_UPHY_SA_CAL_D0_RESET                                  0x40
#define RX_SAMPLER_2_REG_UPHY_SA_CAL_D1_LSB                                    0
#define RX_SAMPLER_2_REG_UPHY_SA_CAL_D1_MSB                                    6
#define RX_SAMPLER_2_REG_UPHY_SA_CAL_D1_MASK                                   0x7f
#define RX_SAMPLER_2_REG_UPHY_SA_CAL_D1_GET(x)                                 (((x) & RX_SAMPLER_2_REG_UPHY_SA_CAL_D1_MASK) >> RX_SAMPLER_2_REG_UPHY_SA_CAL_D1_LSB)
#define RX_SAMPLER_2_REG_UPHY_SA_CAL_D1_SET(x)                                 (((0 | (x)) << RX_SAMPLER_2_REG_UPHY_SA_CAL_D1_LSB) & RX_SAMPLER_2_REG_UPHY_SA_CAL_D1_MASK)
#define RX_SAMPLER_2_REG_UPHY_SA_CAL_D1_RESET                                  0x40
#define RX_SAMPLER_2_ADDRESS                                                   (0x7d8 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define RX_SAMPLER_2_RSTMASK                                                   0xff7f
#define RX_SAMPLER_2_RESET                                                     0x4040

// 0x7dc (RX_SAMPLER_3)
#define RX_SAMPLER_3_REG_UPHY_SA_CAL_E0_LSB                                    8
#define RX_SAMPLER_3_REG_UPHY_SA_CAL_E0_MSB                                    14
#define RX_SAMPLER_3_REG_UPHY_SA_CAL_E0_MASK                                   0x7f00
#define RX_SAMPLER_3_REG_UPHY_SA_CAL_E0_GET(x)                                 (((x) & RX_SAMPLER_3_REG_UPHY_SA_CAL_E0_MASK) >> RX_SAMPLER_3_REG_UPHY_SA_CAL_E0_LSB)
#define RX_SAMPLER_3_REG_UPHY_SA_CAL_E0_SET(x)                                 (((0 | (x)) << RX_SAMPLER_3_REG_UPHY_SA_CAL_E0_LSB) & RX_SAMPLER_3_REG_UPHY_SA_CAL_E0_MASK)
#define RX_SAMPLER_3_REG_UPHY_SA_CAL_E0_RESET                                  0x40
#define RX_SAMPLER_3_REG_UPHY_SA_CAL_E1_LSB                                    0
#define RX_SAMPLER_3_REG_UPHY_SA_CAL_E1_MSB                                    6
#define RX_SAMPLER_3_REG_UPHY_SA_CAL_E1_MASK                                   0x7f
#define RX_SAMPLER_3_REG_UPHY_SA_CAL_E1_GET(x)                                 (((x) & RX_SAMPLER_3_REG_UPHY_SA_CAL_E1_MASK) >> RX_SAMPLER_3_REG_UPHY_SA_CAL_E1_LSB)
#define RX_SAMPLER_3_REG_UPHY_SA_CAL_E1_SET(x)                                 (((0 | (x)) << RX_SAMPLER_3_REG_UPHY_SA_CAL_E1_LSB) & RX_SAMPLER_3_REG_UPHY_SA_CAL_E1_MASK)
#define RX_SAMPLER_3_REG_UPHY_SA_CAL_E1_RESET                                  0x40
#define RX_SAMPLER_3_ADDRESS                                                   (0x7dc + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define RX_SAMPLER_3_RSTMASK                                                   0x7f7f
#define RX_SAMPLER_3_RESET                                                     0x4040

// 0x7e0 (RX_SAMPLER_4)
#define RX_SAMPLER_4_REG_UPHY_SA_CAL_EOM_LSB                                   8
#define RX_SAMPLER_4_REG_UPHY_SA_CAL_EOM_MSB                                   14
#define RX_SAMPLER_4_REG_UPHY_SA_CAL_EOM_MASK                                  0x7f00
#define RX_SAMPLER_4_REG_UPHY_SA_CAL_EOM_GET(x)                                (((x) & RX_SAMPLER_4_REG_UPHY_SA_CAL_EOM_MASK) >> RX_SAMPLER_4_REG_UPHY_SA_CAL_EOM_LSB)
#define RX_SAMPLER_4_REG_UPHY_SA_CAL_EOM_SET(x)                                (((0 | (x)) << RX_SAMPLER_4_REG_UPHY_SA_CAL_EOM_LSB) & RX_SAMPLER_4_REG_UPHY_SA_CAL_EOM_MASK)
#define RX_SAMPLER_4_REG_UPHY_SA_CAL_EOM_RESET                                 0x40
#define RX_SAMPLER_4_REG_UPHY_SA_EOM_VADJ_LSB                                  0
#define RX_SAMPLER_4_REG_UPHY_SA_EOM_VADJ_MSB                                  7
#define RX_SAMPLER_4_REG_UPHY_SA_EOM_VADJ_MASK                                 0xff
#define RX_SAMPLER_4_REG_UPHY_SA_EOM_VADJ_GET(x)                               (((x) & RX_SAMPLER_4_REG_UPHY_SA_EOM_VADJ_MASK) >> RX_SAMPLER_4_REG_UPHY_SA_EOM_VADJ_LSB)
#define RX_SAMPLER_4_REG_UPHY_SA_EOM_VADJ_SET(x)                               (((0 | (x)) << RX_SAMPLER_4_REG_UPHY_SA_EOM_VADJ_LSB) & RX_SAMPLER_4_REG_UPHY_SA_EOM_VADJ_MASK)
#define RX_SAMPLER_4_REG_UPHY_SA_EOM_VADJ_RESET                                0x80
#define RX_SAMPLER_4_ADDRESS                                                   (0x7e0 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define RX_SAMPLER_4_RSTMASK                                                   0x7fff
#define RX_SAMPLER_4_RESET                                                     0x4080

// 0x7e4 (RX_DLF_DEMUX_1)
#define RX_DLF_DEMUX_1_REG_UPHY_RX_EOM_OFFSET_LSB                              8
#define RX_DLF_DEMUX_1_REG_UPHY_RX_EOM_OFFSET_MSB                              14
#define RX_DLF_DEMUX_1_REG_UPHY_RX_EOM_OFFSET_MASK                             0x7f00
#define RX_DLF_DEMUX_1_REG_UPHY_RX_EOM_OFFSET_GET(x)                           (((x) & RX_DLF_DEMUX_1_REG_UPHY_RX_EOM_OFFSET_MASK) >> RX_DLF_DEMUX_1_REG_UPHY_RX_EOM_OFFSET_LSB)
#define RX_DLF_DEMUX_1_REG_UPHY_RX_EOM_OFFSET_SET(x)                           (((0 | (x)) << RX_DLF_DEMUX_1_REG_UPHY_RX_EOM_OFFSET_LSB) & RX_DLF_DEMUX_1_REG_UPHY_RX_EOM_OFFSET_MASK)
#define RX_DLF_DEMUX_1_REG_UPHY_RX_EOM_OFFSET_RESET                            0x60
#define RX_DLF_DEMUX_1_UPHY_RX_C_OFFSET_LSB                                    0
#define RX_DLF_DEMUX_1_UPHY_RX_C_OFFSET_MSB                                    6
#define RX_DLF_DEMUX_1_UPHY_RX_C_OFFSET_MASK                                   0x7f
#define RX_DLF_DEMUX_1_UPHY_RX_C_OFFSET_GET(x)                                 (((x) & RX_DLF_DEMUX_1_UPHY_RX_C_OFFSET_MASK) >> RX_DLF_DEMUX_1_UPHY_RX_C_OFFSET_LSB)
#define RX_DLF_DEMUX_1_UPHY_RX_C_OFFSET_SET(x)                                 (((0 | (x)) << RX_DLF_DEMUX_1_UPHY_RX_C_OFFSET_LSB) & RX_DLF_DEMUX_1_UPHY_RX_C_OFFSET_MASK)
#define RX_DLF_DEMUX_1_UPHY_RX_C_OFFSET_RESET                                  0x60
#define RX_DLF_DEMUX_1_ADDRESS                                                 (0x7e4 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define RX_DLF_DEMUX_1_RSTMASK                                                 0x7f7f
#define RX_DLF_DEMUX_1_RESET                                                   0x6060

// 0x7e8 (RX_DLF_DEMUX_2)
#define RX_DLF_DEMUX_2_UPHY_EOM_SYNC_INV_LSB                                   15
#define RX_DLF_DEMUX_2_UPHY_EOM_SYNC_INV_MSB                                   15
#define RX_DLF_DEMUX_2_UPHY_EOM_SYNC_INV_MASK                                  0x8000
#define RX_DLF_DEMUX_2_UPHY_EOM_SYNC_INV_GET(x)                                (((x) & RX_DLF_DEMUX_2_UPHY_EOM_SYNC_INV_MASK) >> RX_DLF_DEMUX_2_UPHY_EOM_SYNC_INV_LSB)
#define RX_DLF_DEMUX_2_UPHY_EOM_SYNC_INV_SET(x)                                (((0 | (x)) << RX_DLF_DEMUX_2_UPHY_EOM_SYNC_INV_LSB) & RX_DLF_DEMUX_2_UPHY_EOM_SYNC_INV_MASK)
#define RX_DLF_DEMUX_2_UPHY_EOM_SYNC_INV_RESET                                 0x0
#define RX_DLF_DEMUX_2_UPHY_EOM_SYNC_SEL_LSB                                   14
#define RX_DLF_DEMUX_2_UPHY_EOM_SYNC_SEL_MSB                                   14
#define RX_DLF_DEMUX_2_UPHY_EOM_SYNC_SEL_MASK                                  0x4000
#define RX_DLF_DEMUX_2_UPHY_EOM_SYNC_SEL_GET(x)                                (((x) & RX_DLF_DEMUX_2_UPHY_EOM_SYNC_SEL_MASK) >> RX_DLF_DEMUX_2_UPHY_EOM_SYNC_SEL_LSB)
#define RX_DLF_DEMUX_2_UPHY_EOM_SYNC_SEL_SET(x)                                (((0 | (x)) << RX_DLF_DEMUX_2_UPHY_EOM_SYNC_SEL_LSB) & RX_DLF_DEMUX_2_UPHY_EOM_SYNC_SEL_MASK)
#define RX_DLF_DEMUX_2_UPHY_EOM_SYNC_SEL_RESET                                 0x0
#define RX_DLF_DEMUX_2_REG_UPHY_RX_CDR_EN_LSB                                  13
#define RX_DLF_DEMUX_2_REG_UPHY_RX_CDR_EN_MSB                                  13
#define RX_DLF_DEMUX_2_REG_UPHY_RX_CDR_EN_MASK                                 0x2000
#define RX_DLF_DEMUX_2_REG_UPHY_RX_CDR_EN_GET(x)                               (((x) & RX_DLF_DEMUX_2_REG_UPHY_RX_CDR_EN_MASK) >> RX_DLF_DEMUX_2_REG_UPHY_RX_CDR_EN_LSB)
#define RX_DLF_DEMUX_2_REG_UPHY_RX_CDR_EN_SET(x)                               (((0 | (x)) << RX_DLF_DEMUX_2_REG_UPHY_RX_CDR_EN_LSB) & RX_DLF_DEMUX_2_REG_UPHY_RX_CDR_EN_MASK)
#define RX_DLF_DEMUX_2_REG_UPHY_RX_CDR_EN_RESET                                0x1
#define RX_DLF_DEMUX_2_UPHY_RX_PLOOP_EN_LSB                                    12
#define RX_DLF_DEMUX_2_UPHY_RX_PLOOP_EN_MSB                                    12
#define RX_DLF_DEMUX_2_UPHY_RX_PLOOP_EN_MASK                                   0x1000
#define RX_DLF_DEMUX_2_UPHY_RX_PLOOP_EN_GET(x)                                 (((x) & RX_DLF_DEMUX_2_UPHY_RX_PLOOP_EN_MASK) >> RX_DLF_DEMUX_2_UPHY_RX_PLOOP_EN_LSB)
#define RX_DLF_DEMUX_2_UPHY_RX_PLOOP_EN_SET(x)                                 (((0 | (x)) << RX_DLF_DEMUX_2_UPHY_RX_PLOOP_EN_LSB) & RX_DLF_DEMUX_2_UPHY_RX_PLOOP_EN_MASK)
#define RX_DLF_DEMUX_2_UPHY_RX_PLOOP_EN_RESET                                  0x1
#define RX_DLF_DEMUX_2_UPHY_RX_FLOOP_BYPS_LSB                                  11
#define RX_DLF_DEMUX_2_UPHY_RX_FLOOP_BYPS_MSB                                  11
#define RX_DLF_DEMUX_2_UPHY_RX_FLOOP_BYPS_MASK                                 0x800
#define RX_DLF_DEMUX_2_UPHY_RX_FLOOP_BYPS_GET(x)                               (((x) & RX_DLF_DEMUX_2_UPHY_RX_FLOOP_BYPS_MASK) >> RX_DLF_DEMUX_2_UPHY_RX_FLOOP_BYPS_LSB)
#define RX_DLF_DEMUX_2_UPHY_RX_FLOOP_BYPS_SET(x)                               (((0 | (x)) << RX_DLF_DEMUX_2_UPHY_RX_FLOOP_BYPS_LSB) & RX_DLF_DEMUX_2_UPHY_RX_FLOOP_BYPS_MASK)
#define RX_DLF_DEMUX_2_UPHY_RX_FLOOP_BYPS_RESET                                0x0
#define RX_DLF_DEMUX_2_REG_UPHY_RX_DLF_RATE_LSB                                8
#define RX_DLF_DEMUX_2_REG_UPHY_RX_DLF_RATE_MSB                                9
#define RX_DLF_DEMUX_2_REG_UPHY_RX_DLF_RATE_MASK                               0x300
#define RX_DLF_DEMUX_2_REG_UPHY_RX_DLF_RATE_GET(x)                             (((x) & RX_DLF_DEMUX_2_REG_UPHY_RX_DLF_RATE_MASK) >> RX_DLF_DEMUX_2_REG_UPHY_RX_DLF_RATE_LSB)
#define RX_DLF_DEMUX_2_REG_UPHY_RX_DLF_RATE_SET(x)                             (((0 | (x)) << RX_DLF_DEMUX_2_REG_UPHY_RX_DLF_RATE_LSB) & RX_DLF_DEMUX_2_REG_UPHY_RX_DLF_RATE_MASK)
#define RX_DLF_DEMUX_2_REG_UPHY_RX_DLF_RATE_RESET                              0x1
#define RX_DLF_DEMUX_2_REG_UPHY_RX_PLOOP_GAIN_LSB                              4
#define RX_DLF_DEMUX_2_REG_UPHY_RX_PLOOP_GAIN_MSB                              6
#define RX_DLF_DEMUX_2_REG_UPHY_RX_PLOOP_GAIN_MASK                             0x70
#define RX_DLF_DEMUX_2_REG_UPHY_RX_PLOOP_GAIN_GET(x)                           (((x) & RX_DLF_DEMUX_2_REG_UPHY_RX_PLOOP_GAIN_MASK) >> RX_DLF_DEMUX_2_REG_UPHY_RX_PLOOP_GAIN_LSB)
#define RX_DLF_DEMUX_2_REG_UPHY_RX_PLOOP_GAIN_SET(x)                           (((0 | (x)) << RX_DLF_DEMUX_2_REG_UPHY_RX_PLOOP_GAIN_LSB) & RX_DLF_DEMUX_2_REG_UPHY_RX_PLOOP_GAIN_MASK)
#define RX_DLF_DEMUX_2_REG_UPHY_RX_PLOOP_GAIN_RESET                            0x3
#define RX_DLF_DEMUX_2_REG_UPHY_RXD_BIT_WIDTH_LSB                              0
#define RX_DLF_DEMUX_2_REG_UPHY_RXD_BIT_WIDTH_MSB                              1
#define RX_DLF_DEMUX_2_REG_UPHY_RXD_BIT_WIDTH_MASK                             0x3
#define RX_DLF_DEMUX_2_REG_UPHY_RXD_BIT_WIDTH_GET(x)                           (((x) & RX_DLF_DEMUX_2_REG_UPHY_RXD_BIT_WIDTH_MASK) >> RX_DLF_DEMUX_2_REG_UPHY_RXD_BIT_WIDTH_LSB)
#define RX_DLF_DEMUX_2_REG_UPHY_RXD_BIT_WIDTH_SET(x)                           (((0 | (x)) << RX_DLF_DEMUX_2_REG_UPHY_RXD_BIT_WIDTH_LSB) & RX_DLF_DEMUX_2_REG_UPHY_RXD_BIT_WIDTH_MASK)
#define RX_DLF_DEMUX_2_REG_UPHY_RXD_BIT_WIDTH_RESET                            0x2
#define RX_DLF_DEMUX_2_ADDRESS                                                 (0x7e8 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define RX_DLF_DEMUX_2_RSTMASK                                                 0xfb73
#define RX_DLF_DEMUX_2_RESET                                                   0x3132

// 0x7ec (RX_RXPI_EOMPI)
#define RX_RXPI_EOMPI_REG_UPHY_RX_EOM_EN_LSB                                   15
#define RX_RXPI_EOMPI_REG_UPHY_RX_EOM_EN_MSB                                   15
#define RX_RXPI_EOMPI_REG_UPHY_RX_EOM_EN_MASK                                  0x8000
#define RX_RXPI_EOMPI_REG_UPHY_RX_EOM_EN_GET(x)                                (((x) & RX_RXPI_EOMPI_REG_UPHY_RX_EOM_EN_MASK) >> RX_RXPI_EOMPI_REG_UPHY_RX_EOM_EN_LSB)
#define RX_RXPI_EOMPI_REG_UPHY_RX_EOM_EN_SET(x)                                (((0 | (x)) << RX_RXPI_EOMPI_REG_UPHY_RX_EOM_EN_LSB) & RX_RXPI_EOMPI_REG_UPHY_RX_EOM_EN_MASK)
#define RX_RXPI_EOMPI_REG_UPHY_RX_EOM_EN_RESET                                 0x0
#define RX_RXPI_EOMPI_UPHY_EOMPI_SYNC_INV_LSB                                  14
#define RX_RXPI_EOMPI_UPHY_EOMPI_SYNC_INV_MSB                                  14
#define RX_RXPI_EOMPI_UPHY_EOMPI_SYNC_INV_MASK                                 0x4000
#define RX_RXPI_EOMPI_UPHY_EOMPI_SYNC_INV_GET(x)                               (((x) & RX_RXPI_EOMPI_UPHY_EOMPI_SYNC_INV_MASK) >> RX_RXPI_EOMPI_UPHY_EOMPI_SYNC_INV_LSB)
#define RX_RXPI_EOMPI_UPHY_EOMPI_SYNC_INV_SET(x)                               (((0 | (x)) << RX_RXPI_EOMPI_UPHY_EOMPI_SYNC_INV_LSB) & RX_RXPI_EOMPI_UPHY_EOMPI_SYNC_INV_MASK)
#define RX_RXPI_EOMPI_UPHY_EOMPI_SYNC_INV_RESET                                0x0
#define RX_RXPI_EOMPI_UPHY_EOMPI_SYNC_SEL_LSB                                  13
#define RX_RXPI_EOMPI_UPHY_EOMPI_SYNC_SEL_MSB                                  13
#define RX_RXPI_EOMPI_UPHY_EOMPI_SYNC_SEL_MASK                                 0x2000
#define RX_RXPI_EOMPI_UPHY_EOMPI_SYNC_SEL_GET(x)                               (((x) & RX_RXPI_EOMPI_UPHY_EOMPI_SYNC_SEL_MASK) >> RX_RXPI_EOMPI_UPHY_EOMPI_SYNC_SEL_LSB)
#define RX_RXPI_EOMPI_UPHY_EOMPI_SYNC_SEL_SET(x)                               (((0 | (x)) << RX_RXPI_EOMPI_UPHY_EOMPI_SYNC_SEL_LSB) & RX_RXPI_EOMPI_UPHY_EOMPI_SYNC_SEL_MASK)
#define RX_RXPI_EOMPI_UPHY_EOMPI_SYNC_SEL_RESET                                0x0
#define RX_RXPI_EOMPI_REG_UPHY_EOMPI_SYNC_TRIG_LSB                             12
#define RX_RXPI_EOMPI_REG_UPHY_EOMPI_SYNC_TRIG_MSB                             12
#define RX_RXPI_EOMPI_REG_UPHY_EOMPI_SYNC_TRIG_MASK                            0x1000
#define RX_RXPI_EOMPI_REG_UPHY_EOMPI_SYNC_TRIG_GET(x)                          (((x) & RX_RXPI_EOMPI_REG_UPHY_EOMPI_SYNC_TRIG_MASK) >> RX_RXPI_EOMPI_REG_UPHY_EOMPI_SYNC_TRIG_LSB)
#define RX_RXPI_EOMPI_REG_UPHY_EOMPI_SYNC_TRIG_SET(x)                          (((0 | (x)) << RX_RXPI_EOMPI_REG_UPHY_EOMPI_SYNC_TRIG_LSB) & RX_RXPI_EOMPI_REG_UPHY_EOMPI_SYNC_TRIG_MASK)
#define RX_RXPI_EOMPI_REG_UPHY_EOMPI_SYNC_TRIG_RESET                           0x0
#define RX_RXPI_EOMPI_UPHY_RXPI_SLEW_TRIM_LSB                                  8
#define RX_RXPI_EOMPI_UPHY_RXPI_SLEW_TRIM_MSB                                  11
#define RX_RXPI_EOMPI_UPHY_RXPI_SLEW_TRIM_MASK                                 0xf00
#define RX_RXPI_EOMPI_UPHY_RXPI_SLEW_TRIM_GET(x)                               (((x) & RX_RXPI_EOMPI_UPHY_RXPI_SLEW_TRIM_MASK) >> RX_RXPI_EOMPI_UPHY_RXPI_SLEW_TRIM_LSB)
#define RX_RXPI_EOMPI_UPHY_RXPI_SLEW_TRIM_SET(x)                               (((0 | (x)) << RX_RXPI_EOMPI_UPHY_RXPI_SLEW_TRIM_LSB) & RX_RXPI_EOMPI_UPHY_RXPI_SLEW_TRIM_MASK)
#define RX_RXPI_EOMPI_UPHY_RXPI_SLEW_TRIM_RESET                                0xf
#define RX_RXPI_EOMPI_UPHY_RXPI_RES_TRIM_LSB                                   4
#define RX_RXPI_EOMPI_UPHY_RXPI_RES_TRIM_MSB                                   7
#define RX_RXPI_EOMPI_UPHY_RXPI_RES_TRIM_MASK                                  0xf0
#define RX_RXPI_EOMPI_UPHY_RXPI_RES_TRIM_GET(x)                                (((x) & RX_RXPI_EOMPI_UPHY_RXPI_RES_TRIM_MASK) >> RX_RXPI_EOMPI_UPHY_RXPI_RES_TRIM_LSB)
#define RX_RXPI_EOMPI_UPHY_RXPI_RES_TRIM_SET(x)                                (((0 | (x)) << RX_RXPI_EOMPI_UPHY_RXPI_RES_TRIM_LSB) & RX_RXPI_EOMPI_UPHY_RXPI_RES_TRIM_MASK)
#define RX_RXPI_EOMPI_UPHY_RXPI_RES_TRIM_RESET                                 0xf
#define RX_RXPI_EOMPI_UPHY_RXPI_SWRSTN_LSB                                     3
#define RX_RXPI_EOMPI_UPHY_RXPI_SWRSTN_MSB                                     3
#define RX_RXPI_EOMPI_UPHY_RXPI_SWRSTN_MASK                                    0x8
#define RX_RXPI_EOMPI_UPHY_RXPI_SWRSTN_GET(x)                                  (((x) & RX_RXPI_EOMPI_UPHY_RXPI_SWRSTN_MASK) >> RX_RXPI_EOMPI_UPHY_RXPI_SWRSTN_LSB)
#define RX_RXPI_EOMPI_UPHY_RXPI_SWRSTN_SET(x)                                  (((0 | (x)) << RX_RXPI_EOMPI_UPHY_RXPI_SWRSTN_LSB) & RX_RXPI_EOMPI_UPHY_RXPI_SWRSTN_MASK)
#define RX_RXPI_EOMPI_UPHY_RXPI_SWRSTN_RESET                                   0x1
#define RX_RXPI_EOMPI_REG_UPHY_RX_SPEED_MODE_LSB                               0
#define RX_RXPI_EOMPI_REG_UPHY_RX_SPEED_MODE_MSB                               1
#define RX_RXPI_EOMPI_REG_UPHY_RX_SPEED_MODE_MASK                              0x3
#define RX_RXPI_EOMPI_REG_UPHY_RX_SPEED_MODE_GET(x)                            (((x) & RX_RXPI_EOMPI_REG_UPHY_RX_SPEED_MODE_MASK) >> RX_RXPI_EOMPI_REG_UPHY_RX_SPEED_MODE_LSB)
#define RX_RXPI_EOMPI_REG_UPHY_RX_SPEED_MODE_SET(x)                            (((0 | (x)) << RX_RXPI_EOMPI_REG_UPHY_RX_SPEED_MODE_LSB) & RX_RXPI_EOMPI_REG_UPHY_RX_SPEED_MODE_MASK)
#define RX_RXPI_EOMPI_REG_UPHY_RX_SPEED_MODE_RESET                             0x0
#define RX_RXPI_EOMPI_ADDRESS                                                  (0x7ec + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define RX_RXPI_EOMPI_RSTMASK                                                  0xfffb
#define RX_RXPI_EOMPI_RESET                                                    0xff8

// 0x7f0 (ATB)
#define ATB_UPHY_ATB_EN_LSB                                                    15
#define ATB_UPHY_ATB_EN_MSB                                                    15
#define ATB_UPHY_ATB_EN_MASK                                                   0x8000
#define ATB_UPHY_ATB_EN_GET(x)                                                 (((x) & ATB_UPHY_ATB_EN_MASK) >> ATB_UPHY_ATB_EN_LSB)
#define ATB_UPHY_ATB_EN_SET(x)                                                 (((0 | (x)) << ATB_UPHY_ATB_EN_LSB) & ATB_UPHY_ATB_EN_MASK)
#define ATB_UPHY_ATB_EN_RESET                                                  0x0
#define ATB_REG_UPHY_IBIAS_EN_LSB                                              5
#define ATB_REG_UPHY_IBIAS_EN_MSB                                              5
#define ATB_REG_UPHY_IBIAS_EN_MASK                                             0x20
#define ATB_REG_UPHY_IBIAS_EN_GET(x)                                           (((x) & ATB_REG_UPHY_IBIAS_EN_MASK) >> ATB_REG_UPHY_IBIAS_EN_LSB)
#define ATB_REG_UPHY_IBIAS_EN_SET(x)                                           (((0 | (x)) << ATB_REG_UPHY_IBIAS_EN_LSB) & ATB_REG_UPHY_IBIAS_EN_MASK)
#define ATB_REG_UPHY_IBIAS_EN_RESET                                            0x1
#define ATB_REG_UPHY_ANA_EN_LSB                                                4
#define ATB_REG_UPHY_ANA_EN_MSB                                                4
#define ATB_REG_UPHY_ANA_EN_MASK                                               0x10
#define ATB_REG_UPHY_ANA_EN_GET(x)                                             (((x) & ATB_REG_UPHY_ANA_EN_MASK) >> ATB_REG_UPHY_ANA_EN_LSB)
#define ATB_REG_UPHY_ANA_EN_SET(x)                                             (((0 | (x)) << ATB_REG_UPHY_ANA_EN_LSB) & ATB_REG_UPHY_ANA_EN_MASK)
#define ATB_REG_UPHY_ANA_EN_RESET                                              0x1
#define ATB_UPHY_ATB_SEL_LSB                                                   0
#define ATB_UPHY_ATB_SEL_MSB                                                   3
#define ATB_UPHY_ATB_SEL_MASK                                                  0xf
#define ATB_UPHY_ATB_SEL_GET(x)                                                (((x) & ATB_UPHY_ATB_SEL_MASK) >> ATB_UPHY_ATB_SEL_LSB)
#define ATB_UPHY_ATB_SEL_SET(x)                                                (((0 | (x)) << ATB_UPHY_ATB_SEL_LSB) & ATB_UPHY_ATB_SEL_MASK)
#define ATB_UPHY_ATB_SEL_RESET                                                 0x0
#define ATB_ADDRESS                                                            (0x7f0 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define ATB_RSTMASK                                                            0x803f
#define ATB_RESET                                                              0x30

// 0x7f4 (DEBUG_PORT_1)
#define DEBUG_PORT_1_ADDRESS_OFFSET_LSB                                        0
#define DEBUG_PORT_1_ADDRESS_OFFSET_MSB                                        5
#define DEBUG_PORT_1_ADDRESS_OFFSET_MASK                                       0x3f
#define DEBUG_PORT_1_ADDRESS_OFFSET_GET(x)                                     (((x) & DEBUG_PORT_1_ADDRESS_OFFSET_MASK) >> DEBUG_PORT_1_ADDRESS_OFFSET_LSB)
#define DEBUG_PORT_1_ADDRESS_OFFSET_SET(x)                                     (((0 | (x)) << DEBUG_PORT_1_ADDRESS_OFFSET_LSB) & DEBUG_PORT_1_ADDRESS_OFFSET_MASK)
#define DEBUG_PORT_1_ADDRESS_OFFSET_RESET                                      0x0
#define DEBUG_PORT_1_ADDRESS                                                   (0x7f4 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define DEBUG_PORT_1_RSTMASK                                                   0x3f
#define DEBUG_PORT_1_RESET                                                     0x0

// 0x7f8 (DEBUG_PORT_2)
#define DEBUG_PORT_2_DEBUG_DATA_PORT_LSB                                       0
#define DEBUG_PORT_2_DEBUG_DATA_PORT_MSB                                       15
#define DEBUG_PORT_2_DEBUG_DATA_PORT_MASK                                      0xffff
#define DEBUG_PORT_2_DEBUG_DATA_PORT_GET(x)                                    (((x) & DEBUG_PORT_2_DEBUG_DATA_PORT_MASK) >> DEBUG_PORT_2_DEBUG_DATA_PORT_LSB)
#define DEBUG_PORT_2_DEBUG_DATA_PORT_SET(x)                                    (((0 | (x)) << DEBUG_PORT_2_DEBUG_DATA_PORT_LSB) & DEBUG_PORT_2_DEBUG_DATA_PORT_MASK)
#define DEBUG_PORT_2_DEBUG_DATA_PORT_RESET                                     0x1
#define DEBUG_PORT_2_ADDRESS                                                   (0x7f8 + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define DEBUG_PORT_2_RSTMASK                                                   0xffff
#define DEBUG_PORT_2_RESET                                                     0x1

// 0x7fc (SPARE_1)
#define SPARE_1_UPHY_SPARE1_LSB                                                0
#define SPARE_1_UPHY_SPARE1_MSB                                                15
#define SPARE_1_UPHY_SPARE1_MASK                                               0xffff
#define SPARE_1_UPHY_SPARE1_GET(x)                                             (((x) & SPARE_1_UPHY_SPARE1_MASK) >> SPARE_1_UPHY_SPARE1_LSB)
#define SPARE_1_UPHY_SPARE1_SET(x)                                             (((0 | (x)) << SPARE_1_UPHY_SPARE1_LSB) & SPARE_1_UPHY_SPARE1_MASK)
#define SPARE_1_UPHY_SPARE1_RESET                                              0x5409
#define SPARE_1_ADDRESS                                                        (0x7fc + __PCIE_CASCADE_40NM_IP_ALLREG_BASE_ADDRESS)
#define SPARE_1_RSTMASK                                                        0xffff
#define SPARE_1_RESET                                                          0x5409



#endif /* _PCIE_CASCADE_40NM_IP_ALLREG_H_ */
