Designing Parameterizable Hardware IPs in a Model-Based Design Environment for High-Level Synthesis