--------------------------------------------------------------------------------
Release 12.4 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/12.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml roulette.twx roulette.ncd -o roulette.twr roulette.pcf -ucf
Nexys3.ucf

Design file:              roulette.ncd
Physical constraint file: roulette.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btn<0>      |    5.330(R)|      SLOW  |   -3.119(R)|      FAST  |clk100            |   0.000|
btn<1>      |    5.769(R)|      SLOW  |   -3.471(R)|      FAST  |clk100            |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
anodes<0>   |         3.421(R)|      SLOW  |         1.978(R)|      FAST  |clk100            |   0.000|
anodes<1>   |         3.685(R)|      SLOW  |         2.129(R)|      FAST  |clk100            |   0.000|
anodes<2>   |         3.344(R)|      SLOW  |         1.962(R)|      FAST  |clk100            |   0.000|
anodes<3>   |         3.187(R)|      SLOW  |         1.861(R)|      FAST  |clk100            |   0.000|
led<0>      |         6.719(R)|      SLOW  |         3.017(R)|      FAST  |clk100            |   0.000|
            |         5.061(R)|      SLOW  |         3.007(R)|      FAST  |clk3              |   0.000|
led<1>      |         7.121(R)|      SLOW  |         2.910(R)|      FAST  |clk100            |   0.000|
            |         4.797(R)|      SLOW  |         2.875(R)|      FAST  |clk3              |   0.000|
led<2>      |         6.743(R)|      SLOW  |         2.917(R)|      FAST  |clk100            |   0.000|
            |         5.101(R)|      SLOW  |         3.009(R)|      FAST  |clk3              |   0.000|
led<3>      |         6.692(R)|      SLOW  |         3.008(R)|      FAST  |clk100            |   0.000|
            |         5.245(R)|      SLOW  |         3.144(R)|      FAST  |clk3              |   0.000|
led<4>      |         6.643(R)|      SLOW  |         2.609(R)|      FAST  |clk100            |   0.000|
            |         4.489(R)|      SLOW  |         2.624(R)|      FAST  |clk3              |   0.000|
led<5>      |         6.403(R)|      SLOW  |         2.558(R)|      FAST  |clk100            |   0.000|
            |         4.678(R)|      SLOW  |         2.758(R)|      FAST  |clk3              |   0.000|
led<6>      |         6.170(R)|      SLOW  |         2.615(R)|      FAST  |clk100            |   0.000|
            |         4.501(R)|      SLOW  |         2.640(R)|      FAST  |clk3              |   0.000|
led<7>      |         6.551(R)|      SLOW  |         2.561(R)|      FAST  |clk100            |   0.000|
            |         4.739(R)|      SLOW  |         2.806(R)|      FAST  |clk3              |   0.000|
sevenseg<1> |         7.869(R)|      SLOW  |         4.324(R)|      FAST  |clk100            |   0.000|
sevenseg<2> |         7.521(R)|      SLOW  |         4.104(R)|      FAST  |clk100            |   0.000|
sevenseg<3> |         7.490(R)|      SLOW  |         4.085(R)|      FAST  |clk100            |   0.000|
sevenseg<6> |         7.752(R)|      SLOW  |         4.199(R)|      FAST  |clk100            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.462|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
switches<0>    |sevenseg<1>    |    9.107|
switches<0>    |sevenseg<2>    |    8.759|
switches<0>    |sevenseg<3>    |    8.728|
switches<0>    |sevenseg<6>    |    8.990|
switches<1>    |sevenseg<1>    |    9.027|
switches<1>    |sevenseg<2>    |    8.679|
switches<1>    |sevenseg<3>    |    8.648|
switches<1>    |sevenseg<6>    |    8.910|
switches<2>    |sevenseg<1>    |    8.802|
switches<2>    |sevenseg<2>    |    8.454|
switches<2>    |sevenseg<3>    |    8.423|
switches<2>    |sevenseg<6>    |    8.685|
switches<3>    |sevenseg<1>    |    8.746|
switches<3>    |sevenseg<2>    |    8.398|
switches<3>    |sevenseg<3>    |    8.367|
switches<3>    |sevenseg<6>    |    8.629|
switches<4>    |sevenseg<1>    |    9.094|
switches<4>    |sevenseg<2>    |    8.746|
switches<4>    |sevenseg<3>    |    8.715|
switches<4>    |sevenseg<6>    |    8.977|
switches<5>    |sevenseg<1>    |    9.116|
switches<5>    |sevenseg<2>    |    8.768|
switches<5>    |sevenseg<3>    |    8.737|
switches<5>    |sevenseg<6>    |    8.999|
switches<6>    |sevenseg<1>    |    8.746|
switches<6>    |sevenseg<2>    |    8.398|
switches<6>    |sevenseg<3>    |    8.367|
switches<6>    |sevenseg<6>    |    8.629|
switches<7>    |sevenseg<1>    |    9.325|
switches<7>    |sevenseg<2>    |    8.977|
switches<7>    |sevenseg<3>    |    8.946|
switches<7>    |sevenseg<6>    |    9.208|
---------------+---------------+---------+


Analysis completed Mon Oct 12 18:31:45 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 289 MB



