/* Generated by Yosys 0.62+55 (git sha1 29a270c4b, g++ 11.5.0 -fPIC -O3) */

module DFFsAndGates(clk, x, z);
  input clk;
  wire clk;
  input x;
  wire x;
  output z;
  wire z;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [2:0] d;
  reg [2:0] q;
  always @(posedge clk)
    q[0] <= d[0];
  always @(posedge clk)
    q[1] <= d[1];
  always @(posedge clk)
    q[2] <= d[2];
  assign d[0] = q[0] ^ x;
  assign d[1] = _00_ & x;
  assign d[2] = _01_ | x;
  assign _02_ = q[0] | q[1];
  assign _03_ = _02_ | q[2];
  assign _00_ = ~q[1];
  assign _01_ = ~q[2];
  assign z = ~_03_;
endmodule
