# Reading C:/altera/14.0/modelsim_ase/tcl/vsim/pref.tcl 
# do carry_select16_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\14.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\14.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_16-bit_Carry_Select {C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_16-bit_Carry_Select/full_adder.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# vlog -sv -work work +incdir+C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_16-bit_Carry_Select {C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_16-bit_Carry_Select/carry_select16.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module carry_select16
# 
# Top level modules:
# 	carry_select16
# vlog -sv -work work +incdir+C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_16-bit_Carry_Select {C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_16-bit_Carry_Select/full_adder_4.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module full_adder_4
# 
# Top level modules:
# 	full_adder_4
# vlog -sv -work work +incdir+C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_16-bit_Carry_Select {C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_16-bit_Carry_Select/mux21_4.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux21_4
# 
# Top level modules:
# 	mux21_4
# vlog -sv -work work +incdir+C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_16-bit_Carry_Select {C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_16-bit_Carry_Select/mux21.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux21
# 
# Top level modules:
# 	mux21
# 
vsim work.carry_select16
# vsim work.carry_select16 
# Loading sv_std.std
# Loading work.carry_select16
# Loading work.full_adder_4
# Loading work.full_adder
# Loading work.mux21_4
# Loading work.mux21
# ** Warning: (vsim-3015) C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_16-bit_Carry_Select/carry_select16.sv(9): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_in'. The port definition is at: C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_16-bit_Carry_Select/full_adder_4.sv(1).
# 
#         Region: /carry_select16/FA11
# ** Warning: (vsim-3015) C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_16-bit_Carry_Select/carry_select16.sv(10): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_in'. The port definition is at: C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_16-bit_Carry_Select/full_adder_4.sv(1).
# 
#         Region: /carry_select16/FA12
# ** Warning: (vsim-3015) C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_16-bit_Carry_Select/carry_select16.sv(13): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_in'. The port definition is at: C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_16-bit_Carry_Select/full_adder_4.sv(1).
# 
#         Region: /carry_select16/FA21
# ** Warning: (vsim-3015) C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_16-bit_Carry_Select/carry_select16.sv(14): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_in'. The port definition is at: C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_16-bit_Carry_Select/full_adder_4.sv(1).
# 
#         Region: /carry_select16/FA22
# ** Warning: (vsim-3015) C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_16-bit_Carry_Select/carry_select16.sv(18): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_in'. The port definition is at: C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_16-bit_Carry_Select/full_adder_4.sv(1).
# 
#         Region: /carry_select16/FA31
# ** Warning: (vsim-3015) C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_16-bit_Carry_Select/carry_select16.sv(19): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'c_in'. The port definition is at: C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_16-bit_Carry_Select/full_adder_4.sv(1).
# 
#         Region: /carry_select16/FA32
wave create -driver freeze -pattern constant -value 0000000000000000 -range 15 0 -starttime 0ns -endtime 1000ns sim:/carry_select16/A
wave create -driver freeze -pattern constant -value 0000000000000001 -range 15 0 -starttime 0ns -endtime 1000ns sim:/carry_select16/B
wave create -driver freeze -pattern constant -value 0 -starttime 0ns -endtime 1000ns sim:/carry_select16/c_in
add wave -position insertpoint  \
sim:/carry_select16/S
add wave -position end  sim:/carry_select16/c_out
# Load canceled
run -all
wave create -driver freeze -pattern constant -value 1 -starttime 0ns -endtime 1000ns sim:/carry_select16/c_in
add wave -position 2 -format Logic -height 17 -editable 2 Edit:/carry_select16/c_in
run -all
wave create -driver freeze -pattern constant -value 0000000000000001 -range 15 0 -starttime 0ns -endtime 1000ns sim:/carry_select16/B
#  Trace back: wrong # args: should be "mti_popupinternal menu w"
#     while executing
# "mti_popupinternal .signalspopup_popup "
#     ("after" script) 
#    <2: ::tkerror {wrong # args: should be "mti_popupinternal menu w"} 
#    <1: ::bgerror {wrong # args: should be "mti_popupinternal menu w"} 
add wave -position 1 -autoscale 1 -format Literal -height 17 -editable 2 Edit:/carry_select16/B
wave create -driver freeze -pattern constant -value 1111111111111110 -range 15 0 -starttime 0ns -endtime 1000ns sim:/carry_select16/A
add wave -position 1 -autoscale 1 -format Literal -height 17 -editable 2 Edit:/carry_select16/A
run -all
