<profile>

<ReportVersion>
<Version>2018.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>artix7</ProductFamily>
<Part>xc7a200tfbg676-2</Part>
<TopModelName>k2c_affine_matmul_2</TopModelName>
<TargetClockPeriod>5.00</TargetClockPeriod>
<ClockUncertainty>0.62</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>4.442</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>undef</Best-caseLatency>
<Average-caseLatency>undef</Average-caseLatency>
<Worst-caseLatency>undef</Worst-caseLatency>
<Interval-min>undef</Interval-min>
<Interval-max>undef</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<TripCount>8</TripCount>
<Latency>undef</Latency>
<IterationLatency>undef</IterationLatency>
<Loop1.1>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>226</IterationLatency>
<Loop1.1.1>
<TripCount>16</TripCount>
<Latency>26</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>11</PipelineDepth>
</Loop1.1.1>
<Loop1.1.2>
<TripCount>16</TripCount>
<Latency>26</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>11</PipelineDepth>
</Loop1.1.2>
<Loop1.1.3>
<TripCount>16</TripCount>
<Latency>26</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>11</PipelineDepth>
</Loop1.1.3>
<Loop1.1.4>
<TripCount>16</TripCount>
<Latency>26</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>11</PipelineDepth>
</Loop1.1.4>
<Loop1.1.5>
<TripCount>16</TripCount>
<Latency>26</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>11</PipelineDepth>
</Loop1.1.5>
<Loop1.1.6>
<TripCount>16</TripCount>
<Latency>26</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>11</PipelineDepth>
</Loop1.1.6>
<Loop1.1.7>
<TripCount>16</TripCount>
<Latency>26</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>11</PipelineDepth>
</Loop1.1.7>
<Loop1.1.8>
<TripCount>16</TripCount>
<Latency>26</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>11</PipelineDepth>
</Loop1.1.8>
</Loop1.1>
<Loop1.2>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>226</IterationLatency>
<Loop1.2.1>
<TripCount>16</TripCount>
<Latency>26</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>11</PipelineDepth>
</Loop1.2.1>
<Loop1.2.2>
<TripCount>16</TripCount>
<Latency>26</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>11</PipelineDepth>
</Loop1.2.2>
<Loop1.2.3>
<TripCount>16</TripCount>
<Latency>26</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>11</PipelineDepth>
</Loop1.2.3>
<Loop1.2.4>
<TripCount>16</TripCount>
<Latency>26</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>11</PipelineDepth>
</Loop1.2.4>
<Loop1.2.5>
<TripCount>16</TripCount>
<Latency>26</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>11</PipelineDepth>
</Loop1.2.5>
<Loop1.2.6>
<TripCount>16</TripCount>
<Latency>26</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>11</PipelineDepth>
</Loop1.2.6>
<Loop1.2.7>
<TripCount>16</TripCount>
<Latency>26</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>11</PipelineDepth>
</Loop1.2.7>
<Loop1.2.8>
<TripCount>16</TripCount>
<Latency>26</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>11</PipelineDepth>
</Loop1.2.8>
</Loop1.2>
<Loop1.3>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>226</IterationLatency>
<Loop1.3.1>
<TripCount>16</TripCount>
<Latency>26</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>11</PipelineDepth>
</Loop1.3.1>
<Loop1.3.2>
<TripCount>16</TripCount>
<Latency>26</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>11</PipelineDepth>
</Loop1.3.2>
<Loop1.3.3>
<TripCount>16</TripCount>
<Latency>26</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>11</PipelineDepth>
</Loop1.3.3>
<Loop1.3.4>
<TripCount>16</TripCount>
<Latency>26</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>11</PipelineDepth>
</Loop1.3.4>
<Loop1.3.5>
<TripCount>16</TripCount>
<Latency>26</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>11</PipelineDepth>
</Loop1.3.5>
<Loop1.3.6>
<TripCount>16</TripCount>
<Latency>26</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>11</PipelineDepth>
</Loop1.3.6>
<Loop1.3.7>
<TripCount>16</TripCount>
<Latency>26</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>11</PipelineDepth>
</Loop1.3.7>
<Loop1.3.8>
<TripCount>16</TripCount>
<Latency>26</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>11</PipelineDepth>
</Loop1.3.8>
</Loop1.3>
<Loop1.4>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>225</IterationLatency>
<Loop1.4.1>
<TripCount>16</TripCount>
<Latency>26</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>11</PipelineDepth>
</Loop1.4.1>
<Loop1.4.2>
<TripCount>16</TripCount>
<Latency>26</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>11</PipelineDepth>
</Loop1.4.2>
<Loop1.4.3>
<TripCount>16</TripCount>
<Latency>26</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>11</PipelineDepth>
</Loop1.4.3>
<Loop1.4.4>
<TripCount>16</TripCount>
<Latency>26</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>11</PipelineDepth>
</Loop1.4.4>
<Loop1.4.5>
<TripCount>16</TripCount>
<Latency>26</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>11</PipelineDepth>
</Loop1.4.5>
<Loop1.4.6>
<TripCount>16</TripCount>
<Latency>26</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>11</PipelineDepth>
</Loop1.4.6>
<Loop1.4.7>
<TripCount>16</TripCount>
<Latency>26</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>11</PipelineDepth>
</Loop1.4.7>
<Loop1.4.8>
<TripCount>16</TripCount>
<Latency>26</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>11</PipelineDepth>
</Loop1.4.8>
</Loop1.4>
</Loop1>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>8</BRAM_18K>
<DSP48E>5</DSP48E>
<FF>7762</FF>
<LUT>10537</LUT>
</Resources>
<AvailableResources>
<BRAM_18K>730</BRAM_18K>
<DSP48E>740</DSP48E>
<FF>269200</FF>
<LUT>129000</LUT>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>k2c_affine_matmul.2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>k2c_affine_matmul.2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>k2c_affine_matmul.2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>k2c_affine_matmul.2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>k2c_affine_matmul.2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>k2c_affine_matmul.2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_address0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_ce0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_we0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_d0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>C1_address0</name>
<Object>C1</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>C1_ce0</name>
<Object>C1</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C1_we0</name>
<Object>C1</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C1_d0</name>
<Object>C1</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>C2_address0</name>
<Object>C2</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>C2_ce0</name>
<Object>C2</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C2_we0</name>
<Object>C2</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C2_d0</name>
<Object>C2</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>C3_address0</name>
<Object>C3</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>C3_ce0</name>
<Object>C3</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C3_we0</name>
<Object>C3</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C3_d0</name>
<Object>C3</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>C4_address0</name>
<Object>C4</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>C4_ce0</name>
<Object>C4</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C4_we0</name>
<Object>C4</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C4_d0</name>
<Object>C4</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>C5_address0</name>
<Object>C5</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>C5_ce0</name>
<Object>C5</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C5_we0</name>
<Object>C5</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C5_d0</name>
<Object>C5</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>C6_address0</name>
<Object>C6</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>C6_ce0</name>
<Object>C6</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C6_we0</name>
<Object>C6</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C6_d0</name>
<Object>C6</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>C7_address0</name>
<Object>C7</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>C7_ce0</name>
<Object>C7</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C7_we0</name>
<Object>C7</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C7_d0</name>
<Object>C7</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_address0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_ce0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_q0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>A8_address0</name>
<Object>A8</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>A8_ce0</name>
<Object>A8</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A8_q0</name>
<Object>A8</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>A9_address0</name>
<Object>A9</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>A9_ce0</name>
<Object>A9</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A9_q0</name>
<Object>A9</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>A10_address0</name>
<Object>A10</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>A10_ce0</name>
<Object>A10</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A10_q0</name>
<Object>A10</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>A11_address0</name>
<Object>A11</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>A11_ce0</name>
<Object>A11</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A11_q0</name>
<Object>A11</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>A12_address0</name>
<Object>A12</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>A12_ce0</name>
<Object>A12</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A12_q0</name>
<Object>A12</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>A13_address0</name>
<Object>A13</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>A13_ce0</name>
<Object>A13</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A13_q0</name>
<Object>A13</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>A14_address0</name>
<Object>A14</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>A14_ce0</name>
<Object>A14</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A14_q0</name>
<Object>A14</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>d_address0</name>
<Object>d</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>d_ce0</name>
<Object>d</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>d_q0</name>
<Object>d</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>outrows</name>
<Object>outrows</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>6</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
