// Seed: 1525356467
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  module_2(
      id_3, id_3, id_3, id_2, id_3
  );
endmodule
module module_1 (
    output tri0 id_0,
    output wand id_1,
    output tri0 id_2
);
  wire id_4 = id_4;
  wire id_7, id_8;
  uwire id_9 = 1'd0;
  wire  id_10;
  wire  id_11;
  module_0(
      id_11, id_9
  );
  assign id_11 = id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  integer id_6 (
      .id_0(1),
      .id_1(1),
      .id_2(1)
  );
endmodule
