<stg><name>accelerator_Pipeline_VITIS_LOOP_323_1</name>


<trans_list>

<trans id="241" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_45 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_45"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="640" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %weights_l3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %final_error_0_19_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %final_error_0_19_reload

]]></Node>
<StgValue><ssdm name="final_error_0_19_reload_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %final_error_0_10_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %final_error_0_10_reload

]]></Node>
<StgValue><ssdm name="final_error_0_10_reload_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %final_error_0_11_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %final_error_0_11_reload

]]></Node>
<StgValue><ssdm name="final_error_0_11_reload_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %final_error_0_12_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %final_error_0_12_reload

]]></Node>
<StgValue><ssdm name="final_error_0_12_reload_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %final_error_0_13_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %final_error_0_13_reload

]]></Node>
<StgValue><ssdm name="final_error_0_13_reload_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:8 %final_error_0_14_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %final_error_0_14_reload

]]></Node>
<StgValue><ssdm name="final_error_0_14_reload_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:9 %final_error_0_15_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %final_error_0_15_reload

]]></Node>
<StgValue><ssdm name="final_error_0_15_reload_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:10 %final_error_0_16_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %final_error_0_16_reload

]]></Node>
<StgValue><ssdm name="final_error_0_16_reload_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:11 %final_error_0_17_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %final_error_0_17_reload

]]></Node>
<StgValue><ssdm name="final_error_0_17_reload_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:12 %final_error_0_18_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %final_error_0_18_reload

]]></Node>
<StgValue><ssdm name="final_error_0_18_reload_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="640" op_0_bw="640" op_1_bw="640">
<![CDATA[
newFuncRoot:13 %biases_l3_load_read = read i640 @_ssdm_op_Read.ap_auto.i640, i640 %biases_l3_load

]]></Node>
<StgValue><ssdm name="biases_l3_load_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="640" op_1_bw="640">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i640 %biases_l3_load_read, i640 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:15 %store_ln55 = store i4 0, i4 %i_45

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:16 %br_ln0 = br void %VITIS_LOOP_324_2.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_324_2.i:0 %i = load i4 %i_45

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_324_2.i:1 %icmp_ln323 = icmp_eq  i4 %i, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln323"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_324_2.i:3 %br_ln323 = br i1 %icmp_ln323, void %VITIS_LOOP_324_2.i.split, void %_Z16updateWeightBiasILi8ELi10EEvRSt5arrayIS0_IdXT_EEXT0_EERS0_IdXT0_EERKS0_IS0_IdLm1EEXT_EERKS0_IS6_XT0_EEd.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln323"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_324_2.i.split:1 %zext_ln323 = zext i4 %i

]]></Node>
<StgValue><ssdm name="zext_ln323"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:5 %weights_l3_addr = getelementptr i512 %weights_l3, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="weights_l3_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="512" op_0_bw="4">
<![CDATA[
VITIS_LOOP_324_2.i.split:6 %weights_l3_load = load i4 %weights_l3_addr

]]></Node>
<StgValue><ssdm name="weights_l3_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:9 %update_temp_mat_129_addr = getelementptr i64 %update_temp_mat_129, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_129_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_324_2.i.split:10 %update_temp_mat_129_load = load i4 %update_temp_mat_129_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_129_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:16 %update_temp_mat_130_addr = getelementptr i64 %update_temp_mat_130, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_130_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_324_2.i.split:17 %update_temp_mat_130_load = load i4 %update_temp_mat_130_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_130_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:23 %update_temp_mat_131_addr = getelementptr i64 %update_temp_mat_131, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_131_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_324_2.i.split:24 %update_temp_mat_131_load = load i4 %update_temp_mat_131_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_131_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:30 %update_temp_mat_132_addr = getelementptr i64 %update_temp_mat_132, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_132_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_324_2.i.split:31 %update_temp_mat_132_load = load i4 %update_temp_mat_132_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_132_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:37 %update_temp_mat_133_addr = getelementptr i64 %update_temp_mat_133, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_133_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_324_2.i.split:38 %update_temp_mat_133_load = load i4 %update_temp_mat_133_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_133_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:44 %update_temp_mat_134_addr = getelementptr i64 %update_temp_mat_134, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_134_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_324_2.i.split:45 %update_temp_mat_134_load = load i4 %update_temp_mat_134_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_134_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:51 %update_temp_mat_135_addr = getelementptr i64 %update_temp_mat_135, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_135_addr"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_324_2.i.split:52 %update_temp_mat_135_load = load i4 %update_temp_mat_135_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_135_load"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:58 %update_temp_mat_136_addr = getelementptr i64 %update_temp_mat_136, i64 0, i64 %zext_ln323

]]></Node>
<StgValue><ssdm name="update_temp_mat_136_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_324_2.i.split:59 %update_temp_mat_136_load = load i4 %update_temp_mat_136_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_136_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="4" op_2_bw="64" op_3_bw="4" op_4_bw="64" op_5_bw="4" op_6_bw="64" op_7_bw="4" op_8_bw="64" op_9_bw="4" op_10_bw="64" op_11_bw="4" op_12_bw="64" op_13_bw="4" op_14_bw="64" op_15_bw="4" op_16_bw="64" op_17_bw="4" op_18_bw="64" op_19_bw="4" op_20_bw="64" op_21_bw="64" op_22_bw="4">
<![CDATA[
VITIS_LOOP_324_2.i.split:70 %tmp_s = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.10double.double.i4, i4 0, i64 %final_error_0_18_reload_read, i4 1, i64 %final_error_0_17_reload_read, i4 2, i64 %final_error_0_16_reload_read, i4 3, i64 %final_error_0_15_reload_read, i4 4, i64 %final_error_0_14_reload_read, i4 5, i64 %final_error_0_13_reload_read, i4 6, i64 %final_error_0_12_reload_read, i4 7, i64 %final_error_0_11_reload_read, i4 8, i64 %final_error_0_10_reload_read, i4 9, i64 %final_error_0_19_reload_read, i64 <undef>, i4 %i

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:71 %mul29_i = dmul i64 %tmp_s, i64 0.001

]]></Node>
<StgValue><ssdm name="mul29_i"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="60" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="512" op_0_bw="4">
<![CDATA[
VITIS_LOOP_324_2.i.split:6 %weights_l3_load = load i4 %weights_l3_addr

]]></Node>
<StgValue><ssdm name="weights_l3_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="512">
<![CDATA[
VITIS_LOOP_324_2.i.split:7 %trunc_ln325 = trunc i512 %weights_l3_load

]]></Node>
<StgValue><ssdm name="trunc_ln325"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_324_2.i.split:10 %update_temp_mat_129_load = load i4 %update_temp_mat_129_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_129_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:11 %mul_i = dmul i64 %update_temp_mat_129_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i.split:14 %trunc_ln325_1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln325_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_324_2.i.split:17 %update_temp_mat_130_load = load i4 %update_temp_mat_130_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_130_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:18 %mul_i_1 = dmul i64 %update_temp_mat_130_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i.split:21 %trunc_ln325_2 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln325_2"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_324_2.i.split:24 %update_temp_mat_131_load = load i4 %update_temp_mat_131_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_131_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i.split:28 %trunc_ln325_3 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln325_3"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_324_2.i.split:31 %update_temp_mat_132_load = load i4 %update_temp_mat_132_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_132_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i.split:35 %trunc_ln325_4 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 256, i32 319

]]></Node>
<StgValue><ssdm name="trunc_ln325_4"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_324_2.i.split:38 %update_temp_mat_133_load = load i4 %update_temp_mat_133_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_133_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i.split:42 %trunc_ln325_5 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 320, i32 383

]]></Node>
<StgValue><ssdm name="trunc_ln325_5"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_324_2.i.split:45 %update_temp_mat_134_load = load i4 %update_temp_mat_134_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_134_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i.split:49 %trunc_ln325_6 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 384, i32 447

]]></Node>
<StgValue><ssdm name="trunc_ln325_6"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_324_2.i.split:52 %update_temp_mat_135_load = load i4 %update_temp_mat_135_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_135_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_324_2.i.split:56 %trunc_ln325_7 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 448, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln325_7"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_324_2.i.split:59 %update_temp_mat_136_load = load i4 %update_temp_mat_136_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_136_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:71 %mul29_i = dmul i64 %tmp_s, i64 0.001

]]></Node>
<StgValue><ssdm name="mul29_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="80" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:11 %mul_i = dmul i64 %update_temp_mat_129_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:18 %mul_i_1 = dmul i64 %update_temp_mat_130_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:25 %mul_i_2 = dmul i64 %update_temp_mat_131_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:32 %mul_i_3 = dmul i64 %update_temp_mat_132_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:71 %mul29_i = dmul i64 %tmp_s, i64 0.001

]]></Node>
<StgValue><ssdm name="mul29_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="85" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:11 %mul_i = dmul i64 %update_temp_mat_129_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:18 %mul_i_1 = dmul i64 %update_temp_mat_130_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:25 %mul_i_2 = dmul i64 %update_temp_mat_131_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:32 %mul_i_3 = dmul i64 %update_temp_mat_132_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:39 %mul_i_4 = dmul i64 %update_temp_mat_133_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_4"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:46 %mul_i_5 = dmul i64 %update_temp_mat_134_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_5"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:71 %mul29_i = dmul i64 %tmp_s, i64 0.001

]]></Node>
<StgValue><ssdm name="mul29_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="92" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:11 %mul_i = dmul i64 %update_temp_mat_129_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:18 %mul_i_1 = dmul i64 %update_temp_mat_130_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:25 %mul_i_2 = dmul i64 %update_temp_mat_131_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:32 %mul_i_3 = dmul i64 %update_temp_mat_132_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:39 %mul_i_4 = dmul i64 %update_temp_mat_133_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_4"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:46 %mul_i_5 = dmul i64 %update_temp_mat_134_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_5"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:53 %mul_i_6 = dmul i64 %update_temp_mat_135_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_6"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:60 %mul_i_7 = dmul i64 %update_temp_mat_136_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_7"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:71 %mul29_i = dmul i64 %tmp_s, i64 0.001

]]></Node>
<StgValue><ssdm name="mul29_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="101" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_324_2.i:2 %add_ln323 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln323"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="640" op_0_bw="640" op_1_bw="0">
<![CDATA[
VITIS_LOOP_324_2.i.split:0 %p_load = load i640 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:11 %mul_i = dmul i64 %update_temp_mat_129_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:18 %mul_i_1 = dmul i64 %update_temp_mat_130_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:25 %mul_i_2 = dmul i64 %update_temp_mat_131_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:32 %mul_i_3 = dmul i64 %update_temp_mat_132_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:39 %mul_i_4 = dmul i64 %update_temp_mat_133_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_4"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:46 %mul_i_5 = dmul i64 %update_temp_mat_134_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_5"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:53 %mul_i_6 = dmul i64 %update_temp_mat_135_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_6"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:60 %mul_i_7 = dmul i64 %update_temp_mat_136_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_7"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
VITIS_LOOP_324_2.i.split:65 %shl_ln56_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %i, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln56_1"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="640" op_0_bw="10">
<![CDATA[
VITIS_LOOP_324_2.i.split:66 %zext_ln327 = zext i10 %shl_ln56_1

]]></Node>
<StgValue><ssdm name="zext_ln327"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="640" op_0_bw="640" op_1_bw="640">
<![CDATA[
VITIS_LOOP_324_2.i.split:67 %lshr_ln327 = lshr i640 %p_load, i640 %zext_ln327

]]></Node>
<StgValue><ssdm name="lshr_ln327"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="640">
<![CDATA[
VITIS_LOOP_324_2.i.split:68 %trunc_ln327 = trunc i640 %lshr_ln327

]]></Node>
<StgValue><ssdm name="trunc_ln327"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:71 %mul29_i = dmul i64 %tmp_s, i64 0.001

]]></Node>
<StgValue><ssdm name="mul29_i"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_324_2.i.split:81 %store_ln55 = store i4 %add_ln323, i4 %i_45

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="117" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:11 %mul_i = dmul i64 %update_temp_mat_129_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:18 %mul_i_1 = dmul i64 %update_temp_mat_130_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:25 %mul_i_2 = dmul i64 %update_temp_mat_131_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:32 %mul_i_3 = dmul i64 %update_temp_mat_132_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:39 %mul_i_4 = dmul i64 %update_temp_mat_133_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_4"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:46 %mul_i_5 = dmul i64 %update_temp_mat_134_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_5"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:53 %mul_i_6 = dmul i64 %update_temp_mat_135_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_6"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:60 %mul_i_7 = dmul i64 %update_temp_mat_136_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_7"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:69 %bitcast_ln327 = bitcast i64 %trunc_ln327

]]></Node>
<StgValue><ssdm name="bitcast_ln327"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:72 %sub30_i = dsub i64 %bitcast_ln327, i64 %mul29_i

]]></Node>
<StgValue><ssdm name="sub30_i"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="640" op_0_bw="640" op_1_bw="640">
<![CDATA[
VITIS_LOOP_324_2.i.split:74 %shl_ln327 = shl i640 18446744073709551615, i640 %zext_ln327

]]></Node>
<StgValue><ssdm name="shl_ln327"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:8 %bitcast_ln325 = bitcast i64 %trunc_ln325

]]></Node>
<StgValue><ssdm name="bitcast_ln325"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:12 %sub_i = dsub i64 %bitcast_ln325, i64 %mul_i

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:15 %bitcast_ln325_2 = bitcast i64 %trunc_ln325_1

]]></Node>
<StgValue><ssdm name="bitcast_ln325_2"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:19 %sub_i_1 = dsub i64 %bitcast_ln325_2, i64 %mul_i_1

]]></Node>
<StgValue><ssdm name="sub_i_1"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:25 %mul_i_2 = dmul i64 %update_temp_mat_131_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:32 %mul_i_3 = dmul i64 %update_temp_mat_132_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:39 %mul_i_4 = dmul i64 %update_temp_mat_133_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_4"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:46 %mul_i_5 = dmul i64 %update_temp_mat_134_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_5"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:53 %mul_i_6 = dmul i64 %update_temp_mat_135_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_6"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:60 %mul_i_7 = dmul i64 %update_temp_mat_136_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_7"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:72 %sub30_i = dsub i64 %bitcast_ln327, i64 %mul29_i

]]></Node>
<StgValue><ssdm name="sub30_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="139" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:12 %sub_i = dsub i64 %bitcast_ln325, i64 %mul_i

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:19 %sub_i_1 = dsub i64 %bitcast_ln325_2, i64 %mul_i_1

]]></Node>
<StgValue><ssdm name="sub_i_1"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:22 %bitcast_ln325_4 = bitcast i64 %trunc_ln325_2

]]></Node>
<StgValue><ssdm name="bitcast_ln325_4"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:26 %sub_i_2 = dsub i64 %bitcast_ln325_4, i64 %mul_i_2

]]></Node>
<StgValue><ssdm name="sub_i_2"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:29 %bitcast_ln325_6 = bitcast i64 %trunc_ln325_3

]]></Node>
<StgValue><ssdm name="bitcast_ln325_6"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:33 %sub_i_3 = dsub i64 %bitcast_ln325_6, i64 %mul_i_3

]]></Node>
<StgValue><ssdm name="sub_i_3"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:39 %mul_i_4 = dmul i64 %update_temp_mat_133_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_4"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:46 %mul_i_5 = dmul i64 %update_temp_mat_134_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_5"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:53 %mul_i_6 = dmul i64 %update_temp_mat_135_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_6"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:60 %mul_i_7 = dmul i64 %update_temp_mat_136_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_7"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:72 %sub30_i = dsub i64 %bitcast_ln327, i64 %mul29_i

]]></Node>
<StgValue><ssdm name="sub30_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="150" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:12 %sub_i = dsub i64 %bitcast_ln325, i64 %mul_i

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:19 %sub_i_1 = dsub i64 %bitcast_ln325_2, i64 %mul_i_1

]]></Node>
<StgValue><ssdm name="sub_i_1"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:26 %sub_i_2 = dsub i64 %bitcast_ln325_4, i64 %mul_i_2

]]></Node>
<StgValue><ssdm name="sub_i_2"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:33 %sub_i_3 = dsub i64 %bitcast_ln325_6, i64 %mul_i_3

]]></Node>
<StgValue><ssdm name="sub_i_3"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:36 %bitcast_ln325_8 = bitcast i64 %trunc_ln325_4

]]></Node>
<StgValue><ssdm name="bitcast_ln325_8"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:40 %sub_i_4 = dsub i64 %bitcast_ln325_8, i64 %mul_i_4

]]></Node>
<StgValue><ssdm name="sub_i_4"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:43 %bitcast_ln325_10 = bitcast i64 %trunc_ln325_5

]]></Node>
<StgValue><ssdm name="bitcast_ln325_10"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:47 %sub_i_5 = dsub i64 %bitcast_ln325_10, i64 %mul_i_5

]]></Node>
<StgValue><ssdm name="sub_i_5"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:53 %mul_i_6 = dmul i64 %update_temp_mat_135_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_6"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:60 %mul_i_7 = dmul i64 %update_temp_mat_136_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i_7"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:72 %sub30_i = dsub i64 %bitcast_ln327, i64 %mul29_i

]]></Node>
<StgValue><ssdm name="sub30_i"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="640" op_0_bw="640" op_1_bw="0">
<![CDATA[
_Z16updateWeightBiasILi8ELi10EEvRSt5arrayIS0_IdXT_EEXT0_EERS0_IdXT0_EERKS0_IS0_IdLm1EEXT_EERKS0_IS6_XT0_EEd.exit.exitStub:0 %p_load14 = load i640 %empty

]]></Node>
<StgValue><ssdm name="p_load14"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="640" op_2_bw="640">
<![CDATA[
_Z16updateWeightBiasILi8ELi10EEvRSt5arrayIS0_IdXT_EEXT0_EERS0_IdXT0_EERKS0_IS0_IdLm1EEXT_EERKS0_IS6_XT0_EEd.exit.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i640P0A, i640 %p_out, i640 %p_load14

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0">
<![CDATA[
_Z16updateWeightBiasILi8ELi10EEvRSt5arrayIS0_IdXT_EEXT0_EERS0_IdXT0_EERKS0_IS0_IdLm1EEXT_EERKS0_IS6_XT0_EEd.exit.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="161" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:12 %sub_i = dsub i64 %bitcast_ln325, i64 %mul_i

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:19 %sub_i_1 = dsub i64 %bitcast_ln325_2, i64 %mul_i_1

]]></Node>
<StgValue><ssdm name="sub_i_1"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:26 %sub_i_2 = dsub i64 %bitcast_ln325_4, i64 %mul_i_2

]]></Node>
<StgValue><ssdm name="sub_i_2"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:33 %sub_i_3 = dsub i64 %bitcast_ln325_6, i64 %mul_i_3

]]></Node>
<StgValue><ssdm name="sub_i_3"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:40 %sub_i_4 = dsub i64 %bitcast_ln325_8, i64 %mul_i_4

]]></Node>
<StgValue><ssdm name="sub_i_4"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:47 %sub_i_5 = dsub i64 %bitcast_ln325_10, i64 %mul_i_5

]]></Node>
<StgValue><ssdm name="sub_i_5"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:50 %bitcast_ln325_12 = bitcast i64 %trunc_ln325_6

]]></Node>
<StgValue><ssdm name="bitcast_ln325_12"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:54 %sub_i_6 = dsub i64 %bitcast_ln325_12, i64 %mul_i_6

]]></Node>
<StgValue><ssdm name="sub_i_6"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:57 %bitcast_ln325_14 = bitcast i64 %trunc_ln325_7

]]></Node>
<StgValue><ssdm name="bitcast_ln325_14"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:61 %sub_i_7 = dsub i64 %bitcast_ln325_14, i64 %mul_i_7

]]></Node>
<StgValue><ssdm name="sub_i_7"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:72 %sub30_i = dsub i64 %bitcast_ln327, i64 %mul29_i

]]></Node>
<StgValue><ssdm name="sub30_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="172" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:12 %sub_i = dsub i64 %bitcast_ln325, i64 %mul_i

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:19 %sub_i_1 = dsub i64 %bitcast_ln325_2, i64 %mul_i_1

]]></Node>
<StgValue><ssdm name="sub_i_1"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:26 %sub_i_2 = dsub i64 %bitcast_ln325_4, i64 %mul_i_2

]]></Node>
<StgValue><ssdm name="sub_i_2"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:33 %sub_i_3 = dsub i64 %bitcast_ln325_6, i64 %mul_i_3

]]></Node>
<StgValue><ssdm name="sub_i_3"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:40 %sub_i_4 = dsub i64 %bitcast_ln325_8, i64 %mul_i_4

]]></Node>
<StgValue><ssdm name="sub_i_4"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:47 %sub_i_5 = dsub i64 %bitcast_ln325_10, i64 %mul_i_5

]]></Node>
<StgValue><ssdm name="sub_i_5"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:54 %sub_i_6 = dsub i64 %bitcast_ln325_12, i64 %mul_i_6

]]></Node>
<StgValue><ssdm name="sub_i_6"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:61 %sub_i_7 = dsub i64 %bitcast_ln325_14, i64 %mul_i_7

]]></Node>
<StgValue><ssdm name="sub_i_7"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:73 %bitcast_ln327_1 = bitcast i64 %sub30_i

]]></Node>
<StgValue><ssdm name="bitcast_ln327_1"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="640" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:75 %zext_ln327_1 = zext i64 %bitcast_ln327_1

]]></Node>
<StgValue><ssdm name="zext_ln327_1"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="640" op_0_bw="640" op_1_bw="640">
<![CDATA[
VITIS_LOOP_324_2.i.split:76 %shl_ln327_1 = shl i640 %zext_ln327_1, i640 %zext_ln327

]]></Node>
<StgValue><ssdm name="shl_ln327_1"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="640" op_0_bw="640" op_1_bw="640">
<![CDATA[
VITIS_LOOP_324_2.i.split:77 %xor_ln327 = xor i640 %shl_ln327, i640 4562440617622195218641171605700291324893228507248559930579192517899275167208677386505912811317371399778642309573594407310688704721375437998252661319722214188251994674360264950082874192246603775

]]></Node>
<StgValue><ssdm name="xor_ln327"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="640" op_0_bw="640" op_1_bw="640">
<![CDATA[
VITIS_LOOP_324_2.i.split:78 %and_ln327 = and i640 %p_load, i640 %xor_ln327

]]></Node>
<StgValue><ssdm name="and_ln327"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="640" op_0_bw="640" op_1_bw="640">
<![CDATA[
VITIS_LOOP_324_2.i.split:79 %or_ln327 = or i640 %shl_ln327_1, i640 %and_ln327

]]></Node>
<StgValue><ssdm name="or_ln327"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="640" op_1_bw="640" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_324_2.i.split:80 %store_ln327 = store i640 %or_ln327, i640 %empty

]]></Node>
<StgValue><ssdm name="store_ln327"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="187" st_id="13" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:26 %sub_i_2 = dsub i64 %bitcast_ln325_4, i64 %mul_i_2

]]></Node>
<StgValue><ssdm name="sub_i_2"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:33 %sub_i_3 = dsub i64 %bitcast_ln325_6, i64 %mul_i_3

]]></Node>
<StgValue><ssdm name="sub_i_3"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:40 %sub_i_4 = dsub i64 %bitcast_ln325_8, i64 %mul_i_4

]]></Node>
<StgValue><ssdm name="sub_i_4"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:47 %sub_i_5 = dsub i64 %bitcast_ln325_10, i64 %mul_i_5

]]></Node>
<StgValue><ssdm name="sub_i_5"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:54 %sub_i_6 = dsub i64 %bitcast_ln325_12, i64 %mul_i_6

]]></Node>
<StgValue><ssdm name="sub_i_6"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:61 %sub_i_7 = dsub i64 %bitcast_ln325_14, i64 %mul_i_7

]]></Node>
<StgValue><ssdm name="sub_i_7"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="193" st_id="14" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:40 %sub_i_4 = dsub i64 %bitcast_ln325_8, i64 %mul_i_4

]]></Node>
<StgValue><ssdm name="sub_i_4"/></StgValue>
</operation>

<operation id="194" st_id="14" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:47 %sub_i_5 = dsub i64 %bitcast_ln325_10, i64 %mul_i_5

]]></Node>
<StgValue><ssdm name="sub_i_5"/></StgValue>
</operation>

<operation id="195" st_id="14" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:54 %sub_i_6 = dsub i64 %bitcast_ln325_12, i64 %mul_i_6

]]></Node>
<StgValue><ssdm name="sub_i_6"/></StgValue>
</operation>

<operation id="196" st_id="14" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:61 %sub_i_7 = dsub i64 %bitcast_ln325_14, i64 %mul_i_7

]]></Node>
<StgValue><ssdm name="sub_i_7"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="197" st_id="15" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:54 %sub_i_6 = dsub i64 %bitcast_ln325_12, i64 %mul_i_6

]]></Node>
<StgValue><ssdm name="sub_i_6"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:61 %sub_i_7 = dsub i64 %bitcast_ln325_14, i64 %mul_i_7

]]></Node>
<StgValue><ssdm name="sub_i_7"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="199" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_324_2.i.split:2 %specpipeline_ln323 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln323"/></StgValue>
</operation>

<operation id="200" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:3 %speclooptripcount_ln323 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln323"/></StgValue>
</operation>

<operation id="201" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_324_2.i.split:4 %specloopname_ln323 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln323"/></StgValue>
</operation>

<operation id="202" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:13 %bitcast_ln325_1 = bitcast i64 %sub_i

]]></Node>
<StgValue><ssdm name="bitcast_ln325_1"/></StgValue>
</operation>

<operation id="203" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:20 %bitcast_ln325_3 = bitcast i64 %sub_i_1

]]></Node>
<StgValue><ssdm name="bitcast_ln325_3"/></StgValue>
</operation>

<operation id="204" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:27 %bitcast_ln325_5 = bitcast i64 %sub_i_2

]]></Node>
<StgValue><ssdm name="bitcast_ln325_5"/></StgValue>
</operation>

<operation id="205" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:34 %bitcast_ln325_7 = bitcast i64 %sub_i_3

]]></Node>
<StgValue><ssdm name="bitcast_ln325_7"/></StgValue>
</operation>

<operation id="206" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:41 %bitcast_ln325_9 = bitcast i64 %sub_i_4

]]></Node>
<StgValue><ssdm name="bitcast_ln325_9"/></StgValue>
</operation>

<operation id="207" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:48 %bitcast_ln325_11 = bitcast i64 %sub_i_5

]]></Node>
<StgValue><ssdm name="bitcast_ln325_11"/></StgValue>
</operation>

<operation id="208" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:55 %bitcast_ln325_13 = bitcast i64 %sub_i_6

]]></Node>
<StgValue><ssdm name="bitcast_ln325_13"/></StgValue>
</operation>

<operation id="209" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:62 %bitcast_ln325_15 = bitcast i64 %sub_i_7

]]></Node>
<StgValue><ssdm name="bitcast_ln325_15"/></StgValue>
</operation>

<operation id="210" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="512" op_0_bw="512" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64">
<![CDATA[
VITIS_LOOP_324_2.i.split:63 %or_ln325_6 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %bitcast_ln325_15, i64 %bitcast_ln325_13, i64 %bitcast_ln325_11, i64 %bitcast_ln325_9, i64 %bitcast_ln325_7, i64 %bitcast_ln325_5, i64 %bitcast_ln325_3, i64 %bitcast_ln325_1

]]></Node>
<StgValue><ssdm name="or_ln325_6"/></StgValue>
</operation>

<operation id="211" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="512" op_1_bw="4" op_2_bw="0">
<![CDATA[
VITIS_LOOP_324_2.i.split:64 %store_ln325 = store i512 %or_ln325_6, i4 %weights_l3_addr

]]></Node>
<StgValue><ssdm name="store_ln325"/></StgValue>
</operation>

<operation id="212" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_324_2.i.split:82 %br_ln323 = br void %VITIS_LOOP_324_2.i

]]></Node>
<StgValue><ssdm name="br_ln323"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
