
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Thu Oct 12 13:57:25 2023
| Design       : ov5640_hdmi
| Device       : PGL25G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                        
***************************************************************************************************************************************************************************************
                                                                                                       Clock   Non-clock                                                               
 Clock                                          Period       Waveform            Type                  Loads       Loads  Sources                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                        20.0000      {0.0000 10.0000}    Declared                  0           7  {sys_clk}                                                    
   ui_clk                                       10.0000      {0.0000 5.0000}     Generated (sys_clk)    3379           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV}    
   ioclk0                                       2.5000       {0.0000 1.2500}     Generated (sys_clk)       3           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT}  
   ioclk1                                       2.5000       {0.0000 1.2500}     Generated (sys_clk)      18           1  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT}  
   ioclk_gate_clk                               10.0000      {0.0000 5.0000}     Generated (sys_clk)       1           0  {u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT} 
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred  20.0000      {0.0000 10.0000}    Generated (sys_clk)      70           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT2}                          
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred  3.0760       {0.0000 1.5380}     Generated (sys_clk)      52           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT1}                          
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred  15.3840      {0.0000 7.6920}     Generated (sys_clk)     174           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT0}                          
 ov5640_hdmi|cam_pclk                           1000.0000    {0.0000 500.0000}   Declared                100           0  {cam_pclk}                                                   
=======================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 sys_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 Inferred_clock_group_0        asynchronous               ov5640_hdmi|cam_pclk                      
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 ui_clk                    100.0000 MHz    137.5138 MHz        10.0000         7.2720          2.728
 ioclk1                    400.0000 MHz   1246.8828 MHz         2.5000         0.8020          1.698
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                            50.0000 MHz    163.8002 MHz        20.0000         6.1050         13.895
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                           325.0975 MHz    488.5198 MHz         3.0760         2.0470          1.029
 ov5640_hdmi|cam_pclk        1.0000 MHz    192.7897 MHz      1000.0000         5.1870        994.813
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                            65.0026 MHz     84.2460 MHz        15.3840        11.8700          3.514
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       2.728       0.000              0          12391
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                      -7.418    -109.757             16             16
 ioclk1                 ioclk1                       1.698       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    13.895       0.000              0            203
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     1.799       0.000              0             41
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     1.029       0.000              0            177
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.876       0.000              0             74
 ov5640_hdmi|cam_pclk   ov5640_hdmi|cam_pclk       994.813       0.000              0            294
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     3.514       0.000              0            629
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    -4.438     -48.213             11             11
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       0.102       0.000              0          12391
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                       0.965       0.000              0             16
 ioclk1                 ioclk1                       0.444       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.313       0.000              0            203
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     3.972       0.000              0             41
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.329       0.000              0            177
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.128       0.000              0             74
 ov5640_hdmi|cam_pclk   ov5640_hdmi|cam_pclk         0.327       0.000              0            294
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.318       0.000              0            629
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     3.135       0.000              0             11
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       5.310       0.000              0           1770
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                       1.880       0.000              0           1420
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    17.296       0.000              0             62
 ov5640_hdmi|cam_pclk   ov5640_hdmi|cam_pclk       997.034       0.000              0             49
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    -7.459    -452.942             65             65
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    13.443       0.000              0             44
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       0.550       0.000              0           1770
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                       0.455       0.000              0           1420
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.524       0.000              0             62
 ov5640_hdmi|cam_pclk   ov5640_hdmi|cam_pclk         0.934       0.000              0             49
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     4.738       0.000              0             65
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.653       0.000              0             44
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                                              3.100       0.000              0           3379
 ioclk0                                              0.397       0.000              0              3
 ioclk1                                              0.397       0.000              0             18
 ioclk_gate_clk                                      4.580       0.000              0              1
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred         9.380       0.000              0             70
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred         0.021       0.000              0             52
 ov5640_hdmi|cam_pclk                              499.102       0.000              0            100
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred         6.794       0.000              0            174
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       4.984       0.000              0          12391
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                      -5.034     -74.709             16             16
 ioclk1                 ioclk1                       1.836       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    15.771       0.000              0            203
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     4.847       0.000              0             41
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     1.646       0.000              0            177
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     1.603       0.000              0             74
 ov5640_hdmi|cam_pclk   ov5640_hdmi|cam_pclk       996.358       0.000              0            294
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     7.144       0.000              0            629
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    -2.191     -23.653             11             11
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       0.110       0.000              0          12391
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                       1.092       0.000              0             16
 ioclk1                 ioclk1                       0.380       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.242       0.000              0            203
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     2.445       0.000              0             41
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.262       0.000              0            177
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.207       0.000              0             74
 ov5640_hdmi|cam_pclk   ov5640_hdmi|cam_pclk         0.255       0.000              0            294
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.255       0.000              0            629
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     1.929       0.000              0             11
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       6.660       0.000              0           1770
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                       4.040       0.000              0           1420
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    18.047       0.000              0             62
 ov5640_hdmi|cam_pclk   ov5640_hdmi|cam_pclk       997.962       0.000              0             49
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    -4.313    -259.262             65             65
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    13.955       0.000              0             44
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       0.481       0.000              0           1770
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                       0.753       0.000              0           1420
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.419       0.000              0             62
 ov5640_hdmi|cam_pclk   ov5640_hdmi|cam_pclk         0.710       0.000              0             49
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     2.993       0.000              0             65
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.519       0.000              0             44
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                                              3.480       0.000              0           3379
 ioclk0                                              0.568       0.000              0              3
 ioclk1                                              0.568       0.000              0             18
 ioclk_gate_clk                                      4.664       0.000              0              1
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred         9.504       0.000              0             70
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred         0.325       0.000              0             52
 ov5640_hdmi|cam_pclk                              499.282       0.000              0            100
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred         6.974       0.000              0            174
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[8]/opit_0_inv_L5Q_perm/CE
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.424  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.026
  Launch Clock Delay      :  8.601
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     2.135       8.601         ntclkbufg_0      
 CLMA_234_136/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1]/opit_0_inv/CLK

 CLMA_234_136/Y2                   tco                   0.375       8.976 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1]/opit_0_inv/Q
                                   net (fanout=11)       0.710       9.686         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r [1]
 CLMA_230_124/Y3                   td                    0.210       9.896 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.251      10.147         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N12459
 CLMA_230_125/Y2                   td                    0.286      10.433 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_11[3]/gateop/F
                                   net (fanout=1)        0.444      10.877         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N12471
 CLMS_222_125/Y2                   td                    0.210      11.087 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_15[3]_5/gateop_perm/Z
                                   net (fanout=1)        0.413      11.500         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N12487
 CLMA_226_124/Y0                   td                    0.294      11.794 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_18[3]/gateop/F
                                   net (fanout=6)        0.412      12.206         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/dbg_upcal [3]
 CLMS_222_121/Y0                   td                    0.210      12.416 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_fsm[3:0]_84/gateop_perm/Z
                                   net (fanout=9)        0.411      12.827         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N38494
 CLMS_222_117/Y3                   td                    0.210      13.037 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548/gateop_perm/Z
                                   net (fanout=93)       1.165      14.202         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548
 CLMA_214_52/CECO                  td                    0.184      14.386 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[127]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      14.386         ntR678           
 CLMA_214_56/CECO                  td                    0.184      14.570 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[109]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      14.570         ntR677           
 CLMA_214_60/CECI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[8]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  14.570         Logic Levels: 8  
                                                                                   Logic: 2.163ns(36.237%), Route: 3.806ns(63.763%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.711      17.026         ntclkbufg_0      
 CLMA_214_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.151      18.177                          
 clock uncertainty                                      -0.150      18.027                          

 Setup time                                             -0.729      17.298                          

 Data required time                                                 17.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.298                          
 Data arrival time                                                  14.570                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.728                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[40]/opit_0_inv_L5Q_perm/CE
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.424  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.026
  Launch Clock Delay      :  8.601
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     2.135       8.601         ntclkbufg_0      
 CLMA_234_136/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1]/opit_0_inv/CLK

 CLMA_234_136/Y2                   tco                   0.375       8.976 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1]/opit_0_inv/Q
                                   net (fanout=11)       0.710       9.686         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r [1]
 CLMA_230_124/Y3                   td                    0.210       9.896 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.251      10.147         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N12459
 CLMA_230_125/Y2                   td                    0.286      10.433 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_11[3]/gateop/F
                                   net (fanout=1)        0.444      10.877         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N12471
 CLMS_222_125/Y2                   td                    0.210      11.087 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_15[3]_5/gateop_perm/Z
                                   net (fanout=1)        0.413      11.500         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N12487
 CLMA_226_124/Y0                   td                    0.294      11.794 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_18[3]/gateop/F
                                   net (fanout=6)        0.412      12.206         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/dbg_upcal [3]
 CLMS_222_121/Y0                   td                    0.210      12.416 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_fsm[3:0]_84/gateop_perm/Z
                                   net (fanout=9)        0.411      12.827         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N38494
 CLMS_222_117/Y3                   td                    0.210      13.037 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548/gateop_perm/Z
                                   net (fanout=93)       1.165      14.202         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548
 CLMA_214_52/CECO                  td                    0.184      14.386 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[127]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      14.386         ntR678           
 CLMA_214_56/CECO                  td                    0.184      14.570 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[109]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      14.570         ntR677           
 CLMA_214_60/CECI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[40]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  14.570         Logic Levels: 8  
                                                                                   Logic: 2.163ns(36.237%), Route: 3.806ns(63.763%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.711      17.026         ntclkbufg_0      
 CLMA_214_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[40]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.151      18.177                          
 clock uncertainty                                      -0.150      18.027                          

 Setup time                                             -0.729      17.298                          

 Data required time                                                 17.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.298                          
 Data arrival time                                                  14.570                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.728                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[58]/opit_0_inv_L5Q_perm/CE
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.424  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.026
  Launch Clock Delay      :  8.601
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     2.135       8.601         ntclkbufg_0      
 CLMA_234_136/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1]/opit_0_inv/CLK

 CLMA_234_136/Y2                   tco                   0.375       8.976 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1]/opit_0_inv/Q
                                   net (fanout=11)       0.710       9.686         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r [1]
 CLMA_230_124/Y3                   td                    0.210       9.896 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.251      10.147         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N12459
 CLMA_230_125/Y2                   td                    0.286      10.433 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_11[3]/gateop/F
                                   net (fanout=1)        0.444      10.877         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N12471
 CLMS_222_125/Y2                   td                    0.210      11.087 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_15[3]_5/gateop_perm/Z
                                   net (fanout=1)        0.413      11.500         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N12487
 CLMA_226_124/Y0                   td                    0.294      11.794 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_18[3]/gateop/F
                                   net (fanout=6)        0.412      12.206         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/dbg_upcal [3]
 CLMS_222_121/Y0                   td                    0.210      12.416 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_fsm[3:0]_84/gateop_perm/Z
                                   net (fanout=9)        0.411      12.827         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N38494
 CLMS_222_117/Y3                   td                    0.210      13.037 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548/gateop_perm/Z
                                   net (fanout=93)       1.165      14.202         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548
 CLMA_214_52/CECO                  td                    0.184      14.386 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[127]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      14.386         ntR678           
 CLMA_214_56/CECO                  td                    0.184      14.570 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[109]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      14.570         ntR677           
 CLMA_214_60/CECI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[58]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  14.570         Logic Levels: 8  
                                                                                   Logic: 2.163ns(36.237%), Route: 3.806ns(63.763%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.711      17.026         ntclkbufg_0      
 CLMA_214_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[58]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.151      18.177                          
 clock uncertainty                                      -0.150      18.027                          

 Setup time                                             -0.729      17.298                          

 Data required time                                                 17.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.298                          
 Data arrival time                                                  14.570                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.728                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[13]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[13]/opit_0_inv/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.351  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.576
  Launch Clock Delay      :  7.074
  Clock Pessimism Removal :  -1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       5.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.759       7.074         ntclkbufg_0      
 CLMA_178_128/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[13]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_178_128/Q0                   tco                   0.226       7.300 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[13]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=2)        0.213       7.513         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/back_rdata [13]
 CLMA_178_124/M2                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[13]/opit_0_inv/D

 Data arrival time                                                   7.513         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.481%), Route: 0.213ns(48.519%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     2.110       8.576         ntclkbufg_0      
 CLMA_178_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[13]/opit_0_inv/CLK
 clock pessimism                                        -1.151       7.425                          
 clock uncertainty                                       0.000       7.425                          

 Hold time                                              -0.014       7.411                          

 Data required time                                                  7.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.411                          
 Data arrival time                                                   7.513                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.102                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[14]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_19/ram16x1d/WD
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.125  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.568
  Launch Clock Delay      :  7.065
  Clock Pessimism Removal :  -1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       5.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.750       7.065         ntclkbufg_0      
 CLMA_174_132/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[14]/opit_0_inv/CLK

 CLMA_174_132/Y0                   tco                   0.284       7.349 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[14]/opit_0_inv/Q
                                   net (fanout=2)        0.344       7.693         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [14]
 CLMS_182_129/AD                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_19/ram16x1d/WD

 Data arrival time                                                   7.693         Logic Levels: 0  
                                                                                   Logic: 0.284ns(45.223%), Route: 0.344ns(54.777%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     2.102       8.568         ntclkbufg_0      
 CLMS_182_129/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_19/ram16x1d/WCLK
 clock pessimism                                        -1.378       7.190                          
 clock uncertainty                                       0.000       7.190                          

 Hold time                                               0.380       7.570                          

 Data required time                                                  7.570                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.570                          
 Data arrival time                                                   7.693                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.123                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_19/ram16x1d/WADM3
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.345  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.568
  Launch Clock Delay      :  7.072
  Clock Pessimism Removal :  -1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       5.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.757       7.072         ntclkbufg_0      
 CLMS_182_113/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK

 CLMS_182_113/Q2                   tco                   0.224       7.296 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/Q
                                   net (fanout=35)       0.637       7.933         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [3]
 CLMS_182_129/M3                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_19/ram16x1d/WADM3

 Data arrival time                                                   7.933         Logic Levels: 0  
                                                                                   Logic: 0.224ns(26.016%), Route: 0.637ns(73.984%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     2.102       8.568         ntclkbufg_0      
 CLMS_182_129/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_19/ram16x1d/WCLK
 clock pessimism                                        -1.151       7.417                          
 clock uncertainty                                       0.000       7.417                          

 Hold time                                               0.380       7.797                          

 Data required time                                                  7.797                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.797                          
 Data arrival time                                                   7.933                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.136                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[13]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.044
  Launch Clock Delay      :  4.445
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       169.224     169.224 r                        
 V9                                                      0.000     169.224 r       sys_clk (port)   
                                   net (fanout=1)        0.044     169.268         sys_clk          
 IOBS_128_0/DIN                    td                    1.254     170.522 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     170.522         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076     170.598 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348     170.946         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107     171.053 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543     171.596         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     171.596 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.073     173.669         ntclkbufg_1      
 CLMA_202_161/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[13]/opit_0_L5Q_perm/CLK

 CLMA_202_161/Q3                   tco                   0.286     173.955 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[13]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.327     177.282         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [13]
 CLMA_134_80/Y6CD                  td                    0.134     177.416 f       CLKROUTE_22/Z    
                                   net (fanout=1)        0.296     177.712         ntR1185          
 CLMS_126_81/Y6CD                  td                    0.134     177.846 f       CLKROUTE_21/Z    
                                   net (fanout=1)        1.100     178.946         ntR1184          
 CLMS_154_81/Y6CD                  td                    0.134     179.080 f       CLKROUTE_20/Z    
                                   net (fanout=1)        5.565     184.645         ntR1183          
 CLMA_202_165/M1                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[13]/opit_0/D

 Data arrival time                                                 184.645         Logic Levels: 3  
                                                                                   Logic: 0.688ns(6.268%), Route: 10.288ns(93.732%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            170.000     170.000 r                        
 V9                                                      0.000     170.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     170.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913     170.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     170.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048     171.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296     171.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098     171.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446     171.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     171.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873     173.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123     173.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510     174.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249     174.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     174.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     174.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715     175.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000     175.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.729     177.044         ntclkbufg_0      
 CLMA_202_165/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[13]/opit_0/CLK
 clock pessimism                                         0.421     177.465                          
 clock uncertainty                                      -0.150     177.315                          

 Setup time                                             -0.088     177.227                          

 Data required time                                                177.227                          
----------------------------------------------------------------------------------------------------
 Data required time                                                177.227                          
 Data arrival time                                                 184.645                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -7.418                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.044
  Launch Clock Delay      :  4.443
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       169.224     169.224 r                        
 V9                                                      0.000     169.224 r       sys_clk (port)   
                                   net (fanout=1)        0.044     169.268         sys_clk          
 IOBS_128_0/DIN                    td                    1.254     170.522 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     170.522         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076     170.598 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348     170.946         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107     171.053 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543     171.596         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     171.596 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.071     173.667         ntclkbufg_1      
 CLMA_206_164/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK

 CLMA_206_164/Q3                   tco                   0.286     173.953 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.683     175.636         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [11]
 CLMA_238_228/Y6CD                 td                    0.134     175.770 f       CLKROUTE_19/Z    
                                   net (fanout=1)        0.656     176.426         ntR1182          
 CLMA_230_236/Y6CD                 td                    0.134     176.560 f       CLKROUTE_18/Z    
                                   net (fanout=1)        4.086     180.646         ntR1181          
 CLMA_230_241/Y6AB                 td                    0.132     180.778 f       CLKROUTE_17/Z    
                                   net (fanout=1)        3.886     184.664         ntR1180          
 CLMA_202_165/AD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D

 Data arrival time                                                 184.664         Logic Levels: 3  
                                                                                   Logic: 0.686ns(6.238%), Route: 10.311ns(93.762%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            170.000     170.000 r                        
 V9                                                      0.000     170.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     170.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913     170.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     170.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048     171.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296     171.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098     171.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446     171.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     171.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873     173.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123     173.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510     174.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249     174.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     174.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     174.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715     175.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000     175.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.729     177.044         ntclkbufg_0      
 CLMA_202_165/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/CLK
 clock pessimism                                         0.421     177.465                          
 clock uncertainty                                      -0.150     177.315                          

 Setup time                                              0.029     177.344                          

 Data required time                                                177.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                177.344                          
 Data arrival time                                                 184.664                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -7.320                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.061
  Launch Clock Delay      :  4.457
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       169.224     169.224 r                        
 V9                                                      0.000     169.224 r       sys_clk (port)   
                                   net (fanout=1)        0.044     169.268         sys_clk          
 IOBS_128_0/DIN                    td                    1.254     170.522 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     170.522         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076     170.598 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348     170.946         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107     171.053 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543     171.596         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     171.596 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.085     173.681         ntclkbufg_1      
 CLMA_202_153/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_202_153/Q3                   tco                   0.286     173.967 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)       10.573     184.540         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [5]
 CLMA_202_152/AD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                 184.540         Logic Levels: 0  
                                                                                   Logic: 0.286ns(2.634%), Route: 10.573ns(97.366%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            170.000     170.000 r                        
 V9                                                      0.000     170.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     170.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913     170.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     170.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048     171.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296     171.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098     171.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446     171.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     171.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873     173.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123     173.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510     174.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249     174.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     174.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     174.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715     175.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000     175.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.746     177.061         ntclkbufg_0      
 CLMA_202_152/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.421     177.482                          
 clock uncertainty                                      -0.150     177.332                          

 Setup time                                              0.029     177.361                          

 Data required time                                                177.361                          
----------------------------------------------------------------------------------------------------
 Data required time                                                177.361                          
 Data arrival time                                                 184.540                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -7.179                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.531  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.547
  Launch Clock Delay      :  3.595
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.748       3.595         ntclkbufg_1      
 CLMS_198_149/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMS_198_149/Q3                   tco                   0.226       3.821 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        5.406       9.227         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [3]
 CLMS_198_153/M1                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                   9.227         Logic Levels: 0  
                                                                                   Logic: 0.226ns(4.013%), Route: 5.406ns(95.987%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     2.081       8.547         ntclkbufg_0      
 CLMS_198_153/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                        -0.421       8.126                          
 clock uncertainty                                       0.150       8.276                          

 Hold time                                              -0.014       8.262                          

 Data required time                                                  8.262                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.262                          
 Data arrival time                                                   9.227                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.965                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[6]/opit_0_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.531  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.512
  Launch Clock Delay      :  3.560
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.713       3.560         ntclkbufg_1      
 CLMA_158_45/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[6]/opit_0_A2Q21/CLK

 CLMA_158_45/Q0                    tco                   0.222       3.782 f       u_hdmi_top/u_video_driver/cnt_v[6]/opit_0_A2Q21/Q0
                                   net (fanout=4)        0.087       3.869         u_hdmi_top/u_video_driver/cnt_v [5]
 CLMA_158_44/Y0                    td                    0.229       4.098 r       u_hdmi_top/u_video_driver/N6_mux8_8/gateop_perm/Z
                                   net (fanout=1)        1.611       5.709         u_hdmi_top/u_video_driver/_N42611
 CLMA_78_128/Y6CD                  td                    0.116       5.825 r       CLKROUTE_7/Z     
                                   net (fanout=1)        0.365       6.190         ntR1170          
 CLMA_82_128/Y6CD                  td                    0.116       6.306 r       CLKROUTE_6/Z     
                                   net (fanout=1)        1.625       7.931         ntR1169          
 CLMA_82_108/Y6CD                  td                    0.116       8.047 r       CLKROUTE_5/Z     
                                   net (fanout=1)        3.691      11.738         ntR1168          
 CLMA_158_48/A4                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L4

 Data arrival time                                                  11.738         Logic Levels: 4  
                                                                                   Logic: 0.799ns(9.770%), Route: 7.379ns(90.230%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     2.046       8.512         ntclkbufg_0      
 CLMA_158_48/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421       8.091                          
 clock uncertainty                                       0.150       8.241                          

 Hold time                                              -0.047       8.194                          

 Data required time                                                  8.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.194                          
 Data arrival time                                                  11.738                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.544                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.537  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.539
  Launch Clock Delay      :  3.581
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.734       3.581         ntclkbufg_1      
 CLMA_202_161/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK

 CLMA_202_161/Q2                   tco                   0.228       3.809 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        8.126      11.935         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [8]
 CLMA_202_160/M0                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D

 Data arrival time                                                  11.935         Logic Levels: 0  
                                                                                   Logic: 0.228ns(2.729%), Route: 8.126ns(97.271%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     2.073       8.539         ntclkbufg_0      
 CLMA_202_160/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                        -0.421       8.118                          
 clock uncertainty                                       0.150       8.268                          

 Hold time                                              -0.014       8.254                          

 Data required time                                                  8.254                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.254                          
 Data arrival time                                                  11.935                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.681                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.686
  Launch Clock Delay      :  5.704
  Clock Pessimism Removal :  1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.704         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.528       6.232 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.232         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.232         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.801         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       3.899 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       4.345         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       4.345 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.218         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.341 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.851         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.100 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.186         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.030       8.216                          
 clock uncertainty                                      -0.150       8.066                          

 Setup time                                             -0.136       7.930                          

 Data required time                                                  7.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.930                          
 Data arrival time                                                   6.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.686
  Launch Clock Delay      :  5.704
  Clock Pessimism Removal :  1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.704         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.528       6.232 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.232         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.232         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.801         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       3.899 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       4.345         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       4.345 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.218         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.341 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.851         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.100 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.186         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.030       8.216                          
 clock uncertainty                                      -0.150       8.066                          

 Setup time                                             -0.136       7.930                          

 Data required time                                                  7.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.930                          
 Data arrival time                                                   6.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.686
  Launch Clock Delay      :  5.704
  Clock Pessimism Removal :  1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.704         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.528       6.232 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.232         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.232         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.801         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       3.899 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       4.345         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       4.345 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.218         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.341 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.851         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.100 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.186         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.030       8.216                          
 clock uncertainty                                      -0.150       8.066                          

 Setup time                                             -0.136       7.930                          

 Data required time                                                  7.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.930                          
 Data arrival time                                                   6.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.730
  Launch Clock Delay      :  4.659
  Clock Pessimism Removal :  -1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.659         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.421       5.080 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.080         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.080         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.730         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.030       4.700                          
 clock uncertainty                                       0.000       4.700                          

 Hold time                                              -0.064       4.636                          

 Data required time                                                  4.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.636                          
 Data arrival time                                                   5.080                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.730
  Launch Clock Delay      :  4.659
  Clock Pessimism Removal :  -1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.659         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.421       5.080 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.080         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.080         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.730         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.030       4.700                          
 clock uncertainty                                       0.000       4.700                          

 Hold time                                              -0.064       4.636                          

 Data required time                                                  4.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.636                          
 Data arrival time                                                   5.080                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.730
  Launch Clock Delay      :  4.659
  Clock Pessimism Removal :  -1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.659         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.421       5.080 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.080         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.080         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.730         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.030       4.700                          
 clock uncertainty                                       0.000       4.700                          

 Hold time                                              -0.064       4.636                          

 Data required time                                                  4.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.636                          
 Data arrival time                                                   5.080                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.568
  Launch Clock Delay      :  4.417
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.049       4.417         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_84/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_84/Q3                    tco                   0.288       4.705 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.575       5.280         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [16]
 CLMA_166_88/Y2                    td                    0.210       5.490 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_15/gateop_perm/Z
                                   net (fanout=1)        0.760       6.250         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N43802
 CLMA_174_76/Y2                    td                    0.286       6.536 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_18/gateop_perm/Z
                                   net (fanout=2)        0.665       7.201         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N43805
 CLMS_162_85/Y1                    td                    0.304       7.505 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.743       8.248         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_174_76/Y1                    td                    0.304       8.552 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=9)        0.440       8.992         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_166_76/CECO                  td                    0.184       9.176 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.176         ntR688           
 CLMA_166_80/CECO                  td                    0.184       9.360 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.360         ntR687           
 CLMA_166_84/CECO                  td                    0.184       9.544 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       9.544         ntR686           
 CLMA_166_88/CECI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.544         Logic Levels: 7  
                                                                                   Logic: 1.944ns(37.917%), Route: 3.183ns(62.083%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.723      23.568         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_88/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.750      24.318                          
 clock uncertainty                                      -0.150      24.168                          

 Setup time                                             -0.729      23.439                          

 Data required time                                                 23.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.439                          
 Data arrival time                                                   9.544                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.895                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.568
  Launch Clock Delay      :  4.417
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.049       4.417         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_84/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_84/Q3                    tco                   0.288       4.705 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.575       5.280         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [16]
 CLMA_166_88/Y2                    td                    0.210       5.490 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_15/gateop_perm/Z
                                   net (fanout=1)        0.760       6.250         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N43802
 CLMA_174_76/Y2                    td                    0.286       6.536 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_18/gateop_perm/Z
                                   net (fanout=2)        0.665       7.201         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N43805
 CLMS_162_85/Y1                    td                    0.304       7.505 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.743       8.248         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_174_76/Y1                    td                    0.304       8.552 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=9)        0.440       8.992         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_166_76/CECO                  td                    0.184       9.176 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.176         ntR688           
 CLMA_166_80/CECO                  td                    0.184       9.360 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.360         ntR687           
 CLMA_166_84/CECO                  td                    0.184       9.544 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       9.544         ntR686           
 CLMA_166_88/CECI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.544         Logic Levels: 7  
                                                                                   Logic: 1.944ns(37.917%), Route: 3.183ns(62.083%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.723      23.568         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_88/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.750      24.318                          
 clock uncertainty                                      -0.150      24.168                          

 Setup time                                             -0.729      23.439                          

 Data required time                                                 23.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.439                          
 Data arrival time                                                   9.544                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.895                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.104  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.563
  Launch Clock Delay      :  4.417
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.049       4.417         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_84/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_84/Q3                    tco                   0.288       4.705 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.575       5.280         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [16]
 CLMA_166_88/Y2                    td                    0.210       5.490 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_15/gateop_perm/Z
                                   net (fanout=1)        0.760       6.250         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N43802
 CLMA_174_76/Y2                    td                    0.286       6.536 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_18/gateop_perm/Z
                                   net (fanout=2)        0.665       7.201         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N43805
 CLMS_162_85/Y1                    td                    0.304       7.505 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.743       8.248         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_174_76/Y1                    td                    0.304       8.552 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=9)        0.440       8.992         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_166_76/CECO                  td                    0.184       9.176 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.176         ntR688           
 CLMA_166_80/CECO                  td                    0.184       9.360 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.360         ntR687           
 CLMA_166_84/CECI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.360         Logic Levels: 6  
                                                                                   Logic: 1.760ns(35.606%), Route: 3.183ns(64.394%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.718      23.563         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_84/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.750      24.313                          
 clock uncertainty                                      -0.150      24.163                          

 Setup time                                             -0.729      23.434                          

 Data required time                                                 23.434                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.434                          
 Data arrival time                                                   9.360                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.074                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.409
  Launch Clock Delay      :  3.548
  Clock Pessimism Removal :  -0.831

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.703       3.548         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_178_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/CLK

 CLMS_178_77/Q2                    tco                   0.228       3.776 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/Q
                                   net (fanout=1)        0.101       3.877         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/dll_update_ack_rst_ctrl
 CLMA_178_76/M1                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/D

 Data arrival time                                                   3.877         Logic Levels: 0  
                                                                                   Logic: 0.228ns(69.301%), Route: 0.101ns(30.699%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.041       4.409         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.831       3.578                          
 clock uncertainty                                       0.000       3.578                          

 Hold time                                              -0.014       3.564                          

 Data required time                                                  3.564                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.564                          
 Data arrival time                                                   3.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.407
  Launch Clock Delay      :  3.546
  Clock Pessimism Removal :  -0.861

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.701       3.546         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_166_73/Q3                    tco                   0.221       3.767 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.086       3.853         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt [0]
 CLMS_166_73/D4                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.853         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.039       4.407         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.861       3.546                          
 clock uncertainty                                       0.000       3.546                          

 Hold time                                              -0.034       3.512                          

 Data required time                                                  3.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.512                          
 Data arrival time                                                   3.853                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.394
  Launch Clock Delay      :  3.533
  Clock Pessimism Removal :  -0.861

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.688       3.533         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_68/Q3                    tco                   0.221       3.754 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.087       3.841         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6]
 CLMA_174_68/D4                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.841         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.026       4.394         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.861       3.533                          
 clock uncertainty                                       0.000       3.533                          

 Hold time                                              -0.034       3.499                          

 Data required time                                                  3.499                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.499                          
 Data arrival time                                                   3.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.479  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.546
  Launch Clock Delay      :  8.548
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     2.082      18.548         ntclkbufg_0      
 CLMA_226_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_226_76/Q3                    tco                   0.286      18.834 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.864      19.698         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMA_174_73/Y2                    td                    0.487      20.185 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.411      20.596         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMA_174_69/Y0                    td                    0.285      20.881 r       _N6129_inv/gateop_perm/Z
                                   net (fanout=8)        0.482      21.363         _N6129           
                                   td                    0.474      21.837 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.837         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4743
 CLMS_166_69/COUT                  td                    0.058      21.895 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.895         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4745
                                   td                    0.058      21.953 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.953         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4747
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  21.953         Logic Levels: 3  
                                                                                   Logic: 1.648ns(48.399%), Route: 1.757ns(51.601%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.701      23.546         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.523      24.069                          
 clock uncertainty                                      -0.150      23.919                          

 Setup time                                             -0.167      23.752                          

 Data required time                                                 23.752                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.752                          
 Data arrival time                                                  21.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.799                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.479  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.546
  Launch Clock Delay      :  8.548
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     2.082      18.548         ntclkbufg_0      
 CLMA_226_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_226_76/Q3                    tco                   0.286      18.834 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.864      19.698         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMA_174_73/Y2                    td                    0.487      20.185 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.411      20.596         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMA_174_69/Y0                    td                    0.285      20.881 r       _N6129_inv/gateop_perm/Z
                                   net (fanout=8)        0.482      21.363         _N6129           
                                   td                    0.474      21.837 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.837         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4743
 CLMS_166_69/COUT                  td                    0.058      21.895 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.895         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4745
 CLMS_166_73/CIN                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  21.895         Logic Levels: 3  
                                                                                   Logic: 1.590ns(47.505%), Route: 1.757ns(52.495%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.701      23.546         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.523      24.069                          
 clock uncertainty                                      -0.150      23.919                          

 Setup time                                             -0.170      23.749                          

 Data required time                                                 23.749                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.749                          
 Data arrival time                                                  21.895                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.854                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.485  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.540
  Launch Clock Delay      :  8.548
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     2.082      18.548         ntclkbufg_0      
 CLMA_226_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_226_76/Q3                    tco                   0.286      18.834 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.864      19.698         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMA_174_73/Y2                    td                    0.487      20.185 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.411      20.596         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMA_174_69/Y0                    td                    0.285      20.881 r       _N6129_inv/gateop_perm/Z
                                   net (fanout=8)        0.482      21.363         _N6129           
                                   td                    0.458      21.821 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.821         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4743
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  21.821         Logic Levels: 2  
                                                                                   Logic: 1.516ns(46.318%), Route: 1.757ns(53.682%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.695      23.540         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.523      24.063                          
 clock uncertainty                                      -0.150      23.913                          

 Setup time                                             -0.167      23.746                          

 Data required time                                                 23.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.746                          
 Data arrival time                                                  21.821                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.925                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.405
  Launch Clock Delay      :  7.057
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.742      27.057         ntclkbufg_0      
 CLMA_238_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/CLK

 CLMA_238_68/Q2                    tco                   0.228      27.285 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/Q
                                   net (fanout=1)        0.672      27.957         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/wrlvl_error_tmp [1]
 CLMA_186_69/A4                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.957         Logic Levels: 0  
                                                                                   Logic: 0.228ns(25.333%), Route: 0.672ns(74.667%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      21.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      22.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      22.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.037      24.405         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523      23.882                          
 clock uncertainty                                       0.150      24.032                          

 Hold time                                              -0.047      23.985                          

 Data required time                                                 23.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.985                          
 Data arrival time                                                  27.957                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.972                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.194  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.404
  Launch Clock Delay      :  7.075
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.760      27.075         ntclkbufg_0      
 CLMS_226_89/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_226_89/Q0                    tco                   0.226      27.301 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.934      28.235         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_178_72/B4                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  28.235         Logic Levels: 0  
                                                                                   Logic: 0.226ns(19.483%), Route: 0.934ns(80.517%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      21.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      22.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      22.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.036      24.404         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523      23.881                          
 clock uncertainty                                       0.150      24.031                          

 Hold time                                              -0.046      23.985                          

 Data required time                                                 23.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.985                          
 Data arrival time                                                  28.235                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.404
  Launch Clock Delay      :  7.058
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.743      27.058         ntclkbufg_0      
 CLMA_226_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_226_76/Q3                    tco                   0.226      27.284 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.919      28.203         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMA_178_72/D0                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  28.203         Logic Levels: 0  
                                                                                   Logic: 0.226ns(19.738%), Route: 0.919ns(80.262%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      21.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      22.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      22.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.036      24.404         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523      23.881                          
 clock uncertainty                                       0.150      24.031                          

 Hold time                                              -0.082      23.949                          

 Data required time                                                 23.949                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.949                          
 Data arrival time                                                  28.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_n/opit_1_IOL/D[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.086  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.646
  Launch Clock Delay      :  4.482
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.116       4.482         ntclkbufg_3      
 CLMA_206_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/CLK

 CLMA_206_8/Q2                     tco                   0.290       4.772 r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.572       5.344         u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift [0]
 CLMA_214_8/Y0                     td                    0.210       5.554 r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/N29/gateop_perm/Z
                                   net (fanout=1)        0.562       6.116         u_hdmi_top/u_rgb2dvi_0/serializer_clk/N29
 IOL_231_5/TX_DATA[0]                                                      r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_n/opit_1_IOL/D[0]

 Data arrival time                                                   6.116         Logic Levels: 1  
                                                                                   Logic: 0.500ns(30.600%), Route: 1.134ns(69.400%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         3.076       3.076 r                        
 V9                                                      0.000       3.076 r       sys_clk (port)   
                                   net (fanout=1)        0.044       3.120         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       4.033 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.033         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       4.081 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       4.377         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096       4.473 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       4.919         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       4.919 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.803       6.722         ntclkbufg_3      
 IOL_231_5/CLK_SYS                                                         r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_n/opit_1_IOL/SYSCLK
 clock pessimism                                         0.750       7.472                          
 clock uncertainty                                      -0.150       7.322                          

 Setup time                                             -0.177       7.145                          

 Data required time                                                  7.145                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.145                          
 Data arrival time                                                   6.116                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.029                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[4]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.116  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.596
  Launch Clock Delay      :  4.462
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.096       4.462         ntclkbufg_3      
 CLMS_182_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMS_182_9/Q2                     tco                   0.290       4.752 r       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=30)       1.043       5.795         u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt [2]
 CLMS_178_9/C2                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[4]/opit_0_L5Q_perm/L2

 Data arrival time                                                   5.795         Logic Levels: 0  
                                                                                   Logic: 0.290ns(21.755%), Route: 1.043ns(78.245%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         3.076       3.076 r                        
 V9                                                      0.000       3.076 r       sys_clk (port)   
                                   net (fanout=1)        0.044       3.120         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       4.033 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.033         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       4.081 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       4.377         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096       4.473 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       4.919         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       4.919 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.753       6.672         ntclkbufg_3      
 CLMS_178_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.750       7.422                          
 clock uncertainty                                      -0.150       7.272                          

 Setup time                                             -0.391       6.881                          

 Data required time                                                  6.881                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.881                          
 Data arrival time                                                   5.795                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.086                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[2]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.114  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.598
  Launch Clock Delay      :  4.462
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.096       4.462         ntclkbufg_3      
 CLMS_182_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMS_182_9/Q2                     tco                   0.290       4.752 r       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=30)       1.013       5.765         u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt [2]
 CLMA_186_13/A2                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[2]/opit_0_L5Q_perm/L2

 Data arrival time                                                   5.765         Logic Levels: 0  
                                                                                   Logic: 0.290ns(22.256%), Route: 1.013ns(77.744%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         3.076       3.076 r                        
 V9                                                      0.000       3.076 r       sys_clk (port)   
                                   net (fanout=1)        0.044       3.120         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       4.033 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.033         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       4.081 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       4.377         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096       4.473 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       4.919         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       4.919 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.755       6.674         ntclkbufg_3      
 CLMA_186_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.750       7.424                          
 clock uncertainty                                      -0.150       7.274                          

 Setup time                                             -0.388       6.886                          

 Data required time                                                  6.886                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.886                          
 Data arrival time                                                   5.765                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.121                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[4]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.462
  Launch Clock Delay      :  3.600
  Clock Pessimism Removal :  -0.832

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096       1.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       1.843         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.757       3.600         ntclkbufg_3      
 CLMS_182_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_182_9/Q1                     tco                   0.224       3.824 f       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.101       3.925         u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt [1]
 CLMA_182_8/C4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.925         Logic Levels: 0  
                                                                                   Logic: 0.224ns(68.923%), Route: 0.101ns(31.077%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.096       4.462         ntclkbufg_3      
 CLMA_182_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.832       3.630                          
 clock uncertainty                                       0.000       3.630                          

 Hold time                                              -0.034       3.596                          

 Data required time                                                  3.596                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.596                          
 Data arrival time                                                   3.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.329                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.462
  Launch Clock Delay      :  3.600
  Clock Pessimism Removal :  -0.832

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096       1.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       1.843         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.757       3.600         ntclkbufg_3      
 CLMS_182_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_182_9/Q0                     tco                   0.222       3.822 f       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.104       3.926         u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt [0]
 CLMA_182_8/B4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.926         Logic Levels: 0  
                                                                                   Logic: 0.222ns(68.098%), Route: 0.104ns(31.902%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.096       4.462         ntclkbufg_3      
 CLMA_182_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.832       3.630                          
 clock uncertainty                                       0.000       3.630                          

 Hold time                                              -0.035       3.595                          

 Data required time                                                  3.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.595                          
 Data arrival time                                                   3.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.331                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.476
  Launch Clock Delay      :  3.613
  Clock Pessimism Removal :  -0.862

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096       1.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       1.843         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.770       3.613         ntclkbufg_3      
 CLMA_198_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_198_8/Q0                     tco                   0.222       3.835 f       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=13)       0.088       3.923         u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt [0]
 CLMA_198_8/B4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.923         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.613%), Route: 0.088ns(28.387%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.110       4.476         ntclkbufg_3      
 CLMA_198_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.862       3.614                          
 clock uncertainty                                       0.000       3.614                          

 Hold time                                              -0.035       3.579                          

 Data required time                                                  3.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.579                          
 Data arrival time                                                   3.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[1]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.458  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.603
  Launch Clock Delay      :  4.482
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        30.768      30.768 r                        
 V9                                                      0.000      30.768 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.812         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      32.066 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      32.066         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      32.142 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      32.490         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      32.597 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      33.140         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      33.140 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.110      35.250         ntclkbufg_1      
 CLMS_198_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[2]/opit_0_L5Q_perm/CLK

 CLMS_198_9/Q0                     tco                   0.287      35.537 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[2]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.927      36.464         u_hdmi_top/u_rgb2dvi_0/red_10bit [2]
 CLMA_186_9/B2                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[1]/opit_0_L5Q_perm/L2

 Data arrival time                                                  36.464         Logic Levels: 0  
                                                                                   Logic: 0.287ns(23.641%), Route: 0.927ns(76.359%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        33.836      33.836 r                        
 V9                                                      0.000      33.836 r       sys_clk (port)   
                                   net (fanout=1)        0.044      33.880         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      34.793 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      34.793         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      34.841 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      35.137         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096      35.233 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      35.679         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      35.679 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.760      37.439         ntclkbufg_3      
 CLMA_186_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      37.860                          
 clock uncertainty                                      -0.150      37.710                          

 Setup time                                             -0.370      37.340                          

 Data required time                                                 37.340                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.340                          
 Data arrival time                                                  36.464                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.876                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.415  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.630
  Launch Clock Delay      :  4.466
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        30.768      30.768 r                        
 V9                                                      0.000      30.768 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.812         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      32.066 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      32.066         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      32.142 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      32.490         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      32.597 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      33.140         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      33.140 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.094      35.234         ntclkbufg_1      
 CLMA_186_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_186_12/Q0                    tco                   0.289      35.523 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.821      36.344         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_218_9/RS                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  36.344         Logic Levels: 0  
                                                                                   Logic: 0.289ns(26.036%), Route: 0.821ns(73.964%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        33.836      33.836 r                        
 V9                                                      0.000      33.836 r       sys_clk (port)   
                                   net (fanout=1)        0.044      33.880         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      34.793 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      34.793         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      34.841 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      35.137         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096      35.233 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      35.679         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      35.679 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.787      37.466         ntclkbufg_3      
 CLMA_218_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      37.887                          
 clock uncertainty                                      -0.150      37.737                          

 Setup time                                             -0.376      37.361                          

 Data required time                                                 37.361                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.361                          
 Data arrival time                                                  36.344                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.017                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.438  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.607
  Launch Clock Delay      :  4.466
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        30.768      30.768 r                        
 V9                                                      0.000      30.768 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.812         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      32.066 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      32.066         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      32.142 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      32.490         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      32.597 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      33.140         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      33.140 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.094      35.234         ntclkbufg_1      
 CLMA_186_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_186_12/Q0                    tco                   0.287      35.521 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.772      36.293         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_158_8/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  36.293         Logic Levels: 0  
                                                                                   Logic: 0.287ns(27.101%), Route: 0.772ns(72.899%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        33.836      33.836 r                        
 V9                                                      0.000      33.836 r       sys_clk (port)   
                                   net (fanout=1)        0.044      33.880         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      34.793 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      34.793         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      34.841 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      35.137         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096      35.233 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      35.679         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      35.679 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.764      37.443         ntclkbufg_3      
 CLMA_158_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      37.864                          
 clock uncertainty                                      -0.150      37.714                          

 Setup time                                             -0.394      37.320                          

 Data required time                                                 37.320                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.320                          
 Data arrival time                                                  36.293                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.027                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.453  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.476
  Launch Clock Delay      :  3.602
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.755       3.602         ntclkbufg_1      
 CLMA_186_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_186_12/Q0                    tco                   0.222       3.824 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.475       4.299         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_198_8/C4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.299         Logic Levels: 0  
                                                                                   Logic: 0.222ns(31.851%), Route: 0.475ns(68.149%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.110       4.476         ntclkbufg_3      
 CLMA_198_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421       4.055                          
 clock uncertainty                                       0.150       4.205                          

 Hold time                                              -0.034       4.171                          

 Data required time                                                  4.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.171                          
 Data arrival time                                                   4.299                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.128                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[4]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.436  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.472
  Launch Clock Delay      :  3.615
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.768       3.615         ntclkbufg_1      
 CLMA_202_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[8]/opit_0_L5Q_perm/CLK

 CLMA_202_12/Q0                    tco                   0.222       3.837 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.444       4.281         u_hdmi_top/u_rgb2dvi_0/red_10bit [8]
 CLMA_194_8/B0                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[4]/opit_0_L5Q_perm/L0

 Data arrival time                                                   4.281         Logic Levels: 0  
                                                                                   Logic: 0.222ns(33.333%), Route: 0.444ns(66.667%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.106       4.472         ntclkbufg_3      
 CLMA_194_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421       4.051                          
 clock uncertainty                                       0.150       4.201                          

 Hold time                                              -0.080       4.121                          

 Data required time                                                  4.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.121                          
 Data arrival time                                                   4.281                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.160                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[4]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.443  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.462
  Launch Clock Delay      :  3.598
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.751       3.598         ntclkbufg_1      
 CLMS_182_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[8]/opit_0_L5Q_perm/CLK

 CLMS_182_13/Q2                    tco                   0.224       3.822 f       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.439       4.261         u_hdmi_top/u_rgb2dvi_0/green_10bit [8]
 CLMA_182_8/C0                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[4]/opit_0_L5Q_perm/L0

 Data arrival time                                                   4.261         Logic Levels: 0  
                                                                                   Logic: 0.224ns(33.786%), Route: 0.439ns(66.214%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.096       4.462         ntclkbufg_3      
 CLMA_182_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421       4.041                          
 clock uncertainty                                       0.150       4.191                          

 Hold time                                              -0.093       4.098                          

 Data required time                                                  4.098                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.098                          
 Data arrival time                                                   4.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.163                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : ov5640_hdmi|cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.086  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.871
  Launch Clock Delay      :  5.975
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.483       3.914         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.914 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.061       5.975         ntclkbufg_2      
 CLMS_134_53/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_134_53/Q0                    tco                   0.289       6.264 r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       1.011       7.275         u_ov5640_dri/u_cmos_capture_data/frame_val_flag
                                   td                    0.474       7.749 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.749         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4478
 CLMS_154_85/COUT                  td                    0.058       7.807 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.807         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4480
 CLMS_154_89/Y1                    td                    0.498       8.305 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.551       8.856         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2 [5]
 CLMA_154_84/Y3                    td                    0.210       9.066 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.702       9.768         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [5]
 CLMS_150_85/COUT                  td                    0.502      10.270 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.270         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [6]
                                   td                    0.058      10.328 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.328         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [10]
 CLMS_150_89/Y2                    td                    0.271      10.599 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.306      10.905         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173
 CLMS_150_97/A4                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.905         Logic Levels: 5  
                                                                                   Logic: 2.360ns(47.870%), Route: 2.570ns(52.130%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913    1000.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082    1001.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.077    1003.123         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000    1003.123 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.748    1004.871         ntclkbufg_2      
 CLMS_150_97/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.018    1005.889                          
 clock uncertainty                                      -0.050    1005.839                          

 Setup time                                             -0.121    1005.718                          

 Data required time                                               1005.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.718                          
 Data arrival time                                                  10.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.813                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L1
Path Group  : ov5640_hdmi|cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.862
  Launch Clock Delay      :  5.975
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.483       3.914         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.914 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.061       5.975         ntclkbufg_2      
 CLMS_134_53/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_134_53/Q0                    tco                   0.289       6.264 r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       1.011       7.275         u_ov5640_dri/u_cmos_capture_data/frame_val_flag
                                   td                    0.474       7.749 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.749         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4478
 CLMS_154_85/COUT                  td                    0.058       7.807 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.807         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4480
                                   td                    0.058       7.865 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.865         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4482
 CLMS_154_89/COUT                  td                    0.058       7.923 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.923         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4484
                                   td                    0.058       7.981 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.981         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4486
 CLMS_154_93/Y3                    td                    0.501       8.482 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.553       9.035         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2 [11]
 CLMA_154_92/A1                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L1

 Data arrival time                                                   9.035         Logic Levels: 3  
                                                                                   Logic: 1.496ns(48.889%), Route: 1.564ns(51.111%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913    1000.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082    1001.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.077    1003.123         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000    1003.123 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.739    1004.862         ntclkbufg_2      
 CLMA_154_92/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.018    1005.880                          
 clock uncertainty                                      -0.050    1005.830                          

 Setup time                                             -0.231    1005.599                          

 Data required time                                               1005.599                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.599                          
 Data arrival time                                                   9.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.564                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : ov5640_hdmi|cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.086  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.871
  Launch Clock Delay      :  5.975
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.483       3.914         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.914 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.061       5.975         ntclkbufg_2      
 CLMS_134_53/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_134_53/Q0                    tco                   0.289       6.264 r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       1.011       7.275         u_ov5640_dri/u_cmos_capture_data/frame_val_flag
                                   td                    0.474       7.749 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.749         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4478
 CLMS_154_85/COUT                  td                    0.058       7.807 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.807         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4480
                                   td                    0.058       7.865 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.865         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4482
 CLMS_154_89/COUT                  td                    0.058       7.923 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.923         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4484
                                   td                    0.058       7.981 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.981         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4486
 CLMS_154_93/COUT                  td                    0.058       8.039 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.039         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4488
 CLMS_154_97/Y1                    td                    0.498       8.537 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[13]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.410       8.947         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2 [13]
 CLMS_150_97/A1                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                   8.947         Logic Levels: 4  
                                                                                   Logic: 1.551ns(52.187%), Route: 1.421ns(47.813%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913    1000.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082    1001.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.077    1003.123         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000    1003.123 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.748    1004.871         ntclkbufg_2      
 CLMS_150_97/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.018    1005.889                          
 clock uncertainty                                      -0.050    1005.839                          

 Setup time                                             -0.231    1005.608                          

 Data required time                                               1005.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.608                          
 Data arrival time                                                   8.947                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.661                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/cam_data_d0[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cmos_data_t[11]/opit_0/D
Path Group  : ov5640_hdmi|cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.988
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  -1.100

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.077       3.123         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.123 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.736       4.859         ntclkbufg_2      
 CLMS_138_81/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[3]/opit_0_L5Q_perm/CLK

 CLMS_138_81/Q0                    tco                   0.222       5.081 f       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.187       5.268         u_ov5640_dri/u_cmos_capture_data/cam_data_d0 [3]
 CLMA_138_80/CD                                                            f       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[11]/opit_0/D

 Data arrival time                                                   5.268         Logic Levels: 0  
                                                                                   Logic: 0.222ns(54.279%), Route: 0.187ns(45.721%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.483       3.914         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.914 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.074       5.988         ntclkbufg_2      
 CLMA_138_80/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[11]/opit_0/CLK
 clock pessimism                                        -1.100       4.888                          
 clock uncertainty                                       0.000       4.888                          

 Hold time                                               0.053       4.941                          

 Data required time                                                  4.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.941                          
 Data arrival time                                                   5.268                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.327                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[7]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[8]/opit_0/D
Path Group  : ov5640_hdmi|cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.115  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.997
  Launch Clock Delay      :  4.864
  Clock Pessimism Removal :  -1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.077       3.123         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.123 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.741       4.864         ntclkbufg_2      
 CLMS_138_85/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[7]/opit_0/CLK

 CLMS_138_85/Y2                    tco                   0.284       5.148 f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[7]/opit_0/Q
                                   net (fanout=1)        0.217       5.365         u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d [7]
 CLMS_134_85/CD                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[8]/opit_0/D

 Data arrival time                                                   5.365         Logic Levels: 0  
                                                                                   Logic: 0.284ns(56.687%), Route: 0.217ns(43.313%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.483       3.914         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.914 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.083       5.997         ntclkbufg_2      
 CLMS_134_85/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[8]/opit_0/CLK
 clock pessimism                                        -1.018       4.979                          
 clock uncertainty                                       0.000       4.979                          

 Hold time                                               0.053       5.032                          

 Data required time                                                  5.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.032                          
 Data arrival time                                                   5.365                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.333                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : ov5640_hdmi|cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.971
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  -1.129

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.077       3.123         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.123 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.719       4.842         ntclkbufg_2      
 CLMA_138_52/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_138_52/Q3                    tco                   0.221       5.063 f       u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.088       5.151         u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt [0]
 CLMA_138_52/D4                                                            f       u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.151         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.521%), Route: 0.088ns(28.479%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.483       3.914         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.914 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.057       5.971         ntclkbufg_2      
 CLMA_138_52/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.129       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                              -0.034       4.808                          

 Data required time                                                  4.808                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.808                          
 Data arrival time                                                   5.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[2]/opit_0_A2Q21/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.586
  Launch Clock Delay      :  4.429
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.057       4.429         ntclkbufg_1      
 CLMA_158_41/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[2]/opit_0_A2Q21/CLK

 CLMA_158_41/Q1                    tco                   0.291       4.720 r       u_hdmi_top/u_video_driver/cnt_v[2]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.404       5.124         u_hdmi_top/u_video_driver/cnt_v [2]
 CLMA_158_44/Y0                    td                    0.493       5.617 f       u_hdmi_top/u_video_driver/N6_mux8_8/gateop_perm/Z
                                   net (fanout=1)        2.061       7.678         u_hdmi_top/u_video_driver/_N42611
 CLMA_78_128/Y6CD                  td                    0.134       7.812 f       CLKROUTE_7/Z     
                                   net (fanout=1)        0.445       8.257         ntR1170          
 CLMA_82_128/Y6CD                  td                    0.134       8.391 f       CLKROUTE_6/Z     
                                   net (fanout=1)        1.987      10.378         ntR1169          
 CLMA_82_108/Y6CD                  td                    0.134      10.512 f       CLKROUTE_5/Z     
                                   net (fanout=1)        4.563      15.075         ntR1168          
 CLMA_158_48/Y0                    td                    0.210      15.285 r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.802      16.087         video_vs         
 CLMA_174_17/CD                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/D

 Data arrival time                                                  16.087         Logic Levels: 5  
                                                                                   Logic: 1.396ns(11.975%), Route: 10.262ns(88.025%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 V9                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.044      15.428         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      16.341 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.341         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      16.389 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      16.685         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      16.785 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      17.231         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      17.231 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.739      18.970         ntclkbufg_1      
 CLMA_174_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/CLK
 clock pessimism                                         0.752      19.722                          
 clock uncertainty                                      -0.150      19.572                          

 Setup time                                              0.029      19.601                          

 Data required time                                                 19.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.601                          
 Data arrival time                                                  16.087                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.514                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/n1d[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.330  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.574
  Launch Clock Delay      :  4.429
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.057       4.429         ntclkbufg_1      
 DRM_210_192/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_210_192/QB0[1]                tco                   2.307       6.736 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/QB0[1]
                                   net (fanout=3)        2.289       9.025         rd_data[7]       
 CLMA_198_68/Y0                    td                    0.320       9.345 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/N275_sum0/gateop_perm/Z
                                   net (fanout=1)        0.254       9.599         u_hdmi_top/u_rgb2dvi_0/encoder_g/N275 [0]
 CLMA_198_68/Y2                    td                    0.322       9.921 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/N14_1_ac1/gateop_perm/Z
                                   net (fanout=1)        0.827      10.748         u_hdmi_top/u_rgb2dvi_0/encoder_g/_N1309
 CLMA_186_32/B4                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_g/n1d[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.748         Logic Levels: 2  
                                                                                   Logic: 2.949ns(46.669%), Route: 3.370ns(53.331%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 V9                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.044      15.428         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      16.341 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.341         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      16.389 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      16.685         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      16.785 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      17.231         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      17.231 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.727      18.958         ntclkbufg_1      
 CLMA_186_32/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/n1d[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.525      19.483                          
 clock uncertainty                                      -0.150      19.333                          

 Setup time                                             -0.120      19.213                          

 Data required time                                                 19.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.213                          
 Data arrival time                                                  10.748                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.465                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.108  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.590
  Launch Clock Delay      :  4.450
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.078       4.450         ntclkbufg_1      
 CLMA_174_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[1]/opit_0_L5Q_perm/CLK

 CLMA_174_16/Q1                    tco                   0.291       4.741 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.404       5.145         u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m [1]
 CLMA_174_12/Y1                    td                    0.574       5.719 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.615       6.334         _N5              
 CLMA_166_8/Y1                     td                    0.212       6.546 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N95/gateop_perm/Z
                                   net (fanout=7)        0.416       6.962         u_hdmi_top/u_rgb2dvi_0/encoder_b/decision2
 CLMA_166_12/Y0                    td                    0.210       7.172 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N214/gateop_perm/Z
                                   net (fanout=6)        0.264       7.436         u_hdmi_top/u_rgb2dvi_0/encoder_b/N214
 CLMS_166_13/Y3                    td                    0.210       7.646 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.263       7.909         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb11 [1]
                                   td                    0.474       8.383 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.383         u_hdmi_top/u_rgb2dvi_0/encoder_b/_N5027
 CLMA_166_16/Y3                    td                    0.501       8.884 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_3/gateop_A2/Y1
                                   net (fanout=2)        0.410       9.294         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb12 [3]
 CLMS_162_13/COUT                  td                    0.507       9.801 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.801         u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.co [4]
 CLMS_162_17/Y0                    td                    0.269      10.070 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_5/gateop/Y
                                   net (fanout=1)        0.397      10.467         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb7 [4]
 CLMA_162_20/A4                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.467         Logic Levels: 7  
                                                                                   Logic: 3.248ns(53.980%), Route: 2.769ns(46.020%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 V9                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.044      15.428         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      16.341 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.341         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      16.389 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      16.685         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      16.785 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      17.231         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      17.231 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.743      18.974         ntclkbufg_1      
 CLMA_162_20/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      19.726                          
 clock uncertainty                                      -0.150      19.576                          

 Setup time                                             -0.121      19.455                          

 Data required time                                                 19.455                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.455                          
 Data arrival time                                                  10.467                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.988                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_g/din_q[3]/opit_0_inv/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m_reg[5]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.449
  Launch Clock Delay      :  3.585
  Clock Pessimism Removal :  -0.834

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.738       3.585         ntclkbufg_1      
 CLMA_186_24/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/din_q[3]/opit_0_inv/CLK

 CLMA_186_24/Q1                    tco                   0.224       3.809 f       u_hdmi_top/u_rgb2dvi_0/encoder_g/din_q[3]/opit_0_inv/Q
                                   net (fanout=7)        0.090       3.899         u_hdmi_top/u_rgb2dvi_0/encoder_g/din_q [3]
 CLMA_186_25/C4                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m_reg[5]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.899         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.338%), Route: 0.090ns(28.662%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.077       4.449         ntclkbufg_1      
 CLMA_186_25/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m_reg[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.834       3.615                          
 clock uncertainty                                       0.000       3.615                          

 Hold time                                              -0.034       3.581                          

 Data required time                                                  3.581                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.581                          
 Data arrival time                                                   3.899                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.115  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.447
  Launch Clock Delay      :  3.580
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.733       3.580         ntclkbufg_1      
 CLMA_194_156/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK

 CLMA_194_156/Q0                   tco                   0.226       3.806 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/Q
                                   net (fanout=1)        0.212       4.018         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr1 [7]
 CLMS_198_157/M2                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/D

 Data arrival time                                                   4.018         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.598%), Route: 0.212ns(48.402%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.075       4.447         ntclkbufg_1      
 CLMS_198_157/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/CLK
 clock pessimism                                        -0.752       3.695                          
 clock uncertainty                                       0.000       3.695                          

 Hold time                                              -0.014       3.681                          

 Data required time                                                  3.681                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.681                          
 Data arrival time                                                   4.018                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.420
  Launch Clock Delay      :  3.557
  Clock Pessimism Removal :  -0.863

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.710       3.557         ntclkbufg_1      
 CLMA_162_44/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/CLK

 CLMA_162_44/Q3                    tco                   0.221       3.778 f       u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.086       3.864         u_hdmi_top/u_video_driver/cnt_h [0]
 CLMA_162_44/D4                                                            f       u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.864         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.048       4.420         ntclkbufg_1      
 CLMA_162_44/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.863       3.557                          
 clock uncertainty                                       0.000       3.557                          

 Hold time                                              -0.034       3.523                          

 Data required time                                                  3.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.523                          
 Data arrival time                                                   3.864                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.536  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.574
  Launch Clock Delay      :  8.531
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            230.000     230.000 r                        
 V9                                                      0.000     230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254     231.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076     231.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348     231.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103     231.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543     232.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     232.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230     234.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129     234.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555     235.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348     235.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     235.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     235.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836     236.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000     236.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     2.065     238.531         ntclkbufg_0      
 CLMA_186_156/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMA_186_156/Q1                   tco                   0.291     238.822 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.250     239.072         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [6]
 CLMA_186_157/AD                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                 239.072         Logic Levels: 0  
                                                                                   Logic: 0.291ns(53.789%), Route: 0.250ns(46.211%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       230.760     230.760 r                        
 V9                                                      0.000     230.760 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.804         sys_clk          
 IOBS_128_0/DIN                    td                    0.913     231.717 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.717         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048     231.765 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296     232.061         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100     232.161 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446     232.607         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     232.607 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.727     234.334         ntclkbufg_1      
 CLMA_186_157/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.421     234.755                          
 clock uncertainty                                      -0.150     234.605                          

 Setup time                                              0.029     234.634                          

 Data required time                                                234.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                234.634                          
 Data arrival time                                                 239.072                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.438                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.537  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.591
  Launch Clock Delay      :  8.549
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            230.000     230.000 r                        
 V9                                                      0.000     230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254     231.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076     231.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348     231.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103     231.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543     232.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     232.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230     234.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129     234.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555     235.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348     235.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     235.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     235.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836     236.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000     236.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     2.083     238.549         ntclkbufg_0      
 CLMA_194_148/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK

 CLMA_194_148/Q0                   tco                   0.289     238.838 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.250     239.088         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [2]
 CLMS_194_149/CD                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D

 Data arrival time                                                 239.088         Logic Levels: 0  
                                                                                   Logic: 0.289ns(53.618%), Route: 0.250ns(46.382%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       230.760     230.760 r                        
 V9                                                      0.000     230.760 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.804         sys_clk          
 IOBS_128_0/DIN                    td                    0.913     231.717 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.717         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048     231.765 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296     232.061         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100     232.161 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446     232.607         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     232.607 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.744     234.351         ntclkbufg_1      
 CLMS_194_149/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                         0.421     234.772                          
 clock uncertainty                                      -0.150     234.622                          

 Setup time                                              0.029     234.651                          

 Data required time                                                234.651                          
----------------------------------------------------------------------------------------------------
 Data required time                                                234.651                          
 Data arrival time                                                 239.088                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.437                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.537  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.591
  Launch Clock Delay      :  8.549
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            230.000     230.000 r                        
 V9                                                      0.000     230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254     231.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076     231.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348     231.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103     231.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543     232.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     232.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230     234.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129     234.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555     235.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348     235.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     235.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     235.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836     236.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000     236.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     2.083     238.549         ntclkbufg_0      
 CLMA_194_148/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q/CLK

 CLMA_194_148/Q2                   tco                   0.289     238.838 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q/Q
                                   net (fanout=1)        0.119     238.957         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [5]
 CLMS_194_149/M1                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                 238.957         Logic Levels: 0  
                                                                                   Logic: 0.289ns(70.833%), Route: 0.119ns(29.167%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       230.760     230.760 r                        
 V9                                                      0.000     230.760 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.804         sys_clk          
 IOBS_128_0/DIN                    td                    0.913     231.717 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.717         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048     231.765 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296     232.061         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100     232.161 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446     232.607         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     232.607 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.744     234.351         ntclkbufg_1      
 CLMS_194_149/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                         0.421     234.772                          
 clock uncertainty                                      -0.150     234.622                          

 Setup time                                             -0.088     234.534                          

 Data required time                                                234.534                          
----------------------------------------------------------------------------------------------------
 Data required time                                                234.534                          
 Data arrival time                                                 238.957                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.423                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.455
  Launch Clock Delay      :  7.059
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            200.000     200.000 r                        
 V9                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913     200.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048     201.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296     201.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098     201.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446     201.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     201.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873     203.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123     203.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510     204.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249     204.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     204.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     204.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715     205.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000     205.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.744     207.059         ntclkbufg_0      
 CLMA_194_148/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMA_194_148/Q3                   tco                   0.221     207.280 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084     207.364         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [1]
 CLMS_194_149/AD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                 207.364         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 V9                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.036         sys_clk          
 IOBS_128_0/DIN                    td                    1.254     201.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076     201.366 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348     201.714         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107     201.821 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543     202.364         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     202.364 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.083     204.447         ntclkbufg_1      
 CLMS_194_149/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.421     204.026                          
 clock uncertainty                                       0.150     204.176                          

 Hold time                                               0.053     204.229                          

 Data required time                                                204.229                          
----------------------------------------------------------------------------------------------------
 Data required time                                                204.229                          
 Data arrival time                                                 207.364                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.135                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.459
  Launch Clock Delay      :  7.063
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            200.000     200.000 r                        
 V9                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913     200.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048     201.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296     201.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098     201.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446     201.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     201.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873     203.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123     203.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510     204.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249     204.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     204.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     204.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715     205.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000     205.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.748     207.063         ntclkbufg_0      
 CLMA_198_148/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK

 CLMA_198_148/Q2                   tco                   0.224     207.287 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084     207.371         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [0]
 CLMS_198_149/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D

 Data arrival time                                                 207.371         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 V9                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.036         sys_clk          
 IOBS_128_0/DIN                    td                    1.254     201.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076     201.366 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348     201.714         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107     201.821 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543     202.364         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     202.364 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.087     204.451         ntclkbufg_1      
 CLMS_198_149/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.421     204.030                          
 clock uncertainty                                       0.150     204.180                          

 Hold time                                               0.053     204.233                          

 Data required time                                                204.233                          
----------------------------------------------------------------------------------------------------
 Data required time                                                204.233                          
 Data arrival time                                                 207.371                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.138                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.450
  Launch Clock Delay      :  7.054
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            200.000     200.000 r                        
 V9                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913     200.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048     201.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296     201.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098     201.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446     201.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     201.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873     203.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123     203.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510     204.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249     204.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     204.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     204.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715     205.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000     205.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.739     207.054         ntclkbufg_0      
 CLMS_194_153/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMS_194_153/Q2                   tco                   0.224     207.278 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084     207.362         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [4]
 CLMA_194_152/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                 207.362         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 V9                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.036         sys_clk          
 IOBS_128_0/DIN                    td                    1.254     201.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076     201.366 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348     201.714         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107     201.821 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543     202.364         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     202.364 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.078     204.442         ntclkbufg_1      
 CLMA_194_152/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                        -0.421     204.021                          
 clock uncertainty                                       0.150     204.171                          

 Hold time                                               0.053     204.224                          

 Data required time                                                204.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                204.224                          
 Data arrival time                                                 207.362                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.138                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[40]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.099
  Launch Clock Delay      :  8.492
  Clock Pessimism Removal :  1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     2.026       8.492         ntclkbufg_0      
 CLMA_174_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_69/Q0                    tco                   0.289       8.781 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=570)      1.737      10.518         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_214_40/RSCO                  td                    0.147      10.665 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[127]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.665         ntR369           
 CLMA_214_44/RSCO                  td                    0.147      10.812 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[110]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.812         ntR368           
 CLMA_214_48/RSCO                  td                    0.147      10.959 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[127]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      10.959         ntR367           
 CLMA_214_52/RSCO                  td                    0.147      11.106 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[127]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.106         ntR366           
 CLMA_214_56/RSCO                  td                    0.147      11.253 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[109]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.253         ntR365           
 CLMA_214_60/RSCO                  td                    0.147      11.400 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[111]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      11.400         ntR364           
 CLMA_214_68/RSCO                  td                    0.147      11.547 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[78]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.547         ntR363           
 CLMA_214_72/RSCO                  td                    0.147      11.694 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[120]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      11.694         ntR362           
 CLMA_214_76/RSCO                  td                    0.147      11.841 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[94]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.841         ntR361           
 CLMA_214_80/RSCO                  td                    0.147      11.988 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[90]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.988         ntR360           
 CLMA_214_84/RSCO                  td                    0.147      12.135 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[121]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      12.135         ntR359           
 CLMA_214_88/RSCO                  td                    0.147      12.282 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[113]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      12.282         ntR358           
 CLMA_214_92/RSCO                  td                    0.147      12.429 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[75]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      12.429         ntR357           
 CLMA_214_96/RSCO                  td                    0.147      12.576 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[56]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      12.576         ntR356           
 CLMA_214_100/RSCO                 td                    0.147      12.723 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[34]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      12.723         ntR355           
 CLMA_214_104/RSCO                 td                    0.147      12.870 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[35]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      12.870         ntR354           
 CLMA_214_108/RSCO                 td                    0.147      13.017 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[50]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      13.017         ntR353           
 CLMA_214_112/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[40]/opit_0_inv/RS

 Data arrival time                                                  13.017         Logic Levels: 17 
                                                                                   Logic: 2.788ns(61.613%), Route: 1.737ns(38.387%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.784      17.099         ntclkbufg_0      
 CLMA_214_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[40]/opit_0_inv/CLK
 clock pessimism                                         1.378      18.477                          
 clock uncertainty                                      -0.150      18.327                          

 Recovery time                                           0.000      18.327                          

 Data required time                                                 18.327                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.327                          
 Data arrival time                                                  13.017                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.310                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[42]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.099
  Launch Clock Delay      :  8.492
  Clock Pessimism Removal :  1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     2.026       8.492         ntclkbufg_0      
 CLMA_174_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_69/Q0                    tco                   0.289       8.781 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=570)      1.737      10.518         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_214_40/RSCO                  td                    0.147      10.665 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[127]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.665         ntR369           
 CLMA_214_44/RSCO                  td                    0.147      10.812 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[110]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.812         ntR368           
 CLMA_214_48/RSCO                  td                    0.147      10.959 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[127]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      10.959         ntR367           
 CLMA_214_52/RSCO                  td                    0.147      11.106 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[127]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.106         ntR366           
 CLMA_214_56/RSCO                  td                    0.147      11.253 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[109]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.253         ntR365           
 CLMA_214_60/RSCO                  td                    0.147      11.400 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[111]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      11.400         ntR364           
 CLMA_214_68/RSCO                  td                    0.147      11.547 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[78]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.547         ntR363           
 CLMA_214_72/RSCO                  td                    0.147      11.694 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[120]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      11.694         ntR362           
 CLMA_214_76/RSCO                  td                    0.147      11.841 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[94]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.841         ntR361           
 CLMA_214_80/RSCO                  td                    0.147      11.988 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[90]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.988         ntR360           
 CLMA_214_84/RSCO                  td                    0.147      12.135 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[121]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      12.135         ntR359           
 CLMA_214_88/RSCO                  td                    0.147      12.282 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[113]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      12.282         ntR358           
 CLMA_214_92/RSCO                  td                    0.147      12.429 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[75]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      12.429         ntR357           
 CLMA_214_96/RSCO                  td                    0.147      12.576 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[56]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      12.576         ntR356           
 CLMA_214_100/RSCO                 td                    0.147      12.723 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[34]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      12.723         ntR355           
 CLMA_214_104/RSCO                 td                    0.147      12.870 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[35]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      12.870         ntR354           
 CLMA_214_108/RSCO                 td                    0.147      13.017 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[50]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      13.017         ntR353           
 CLMA_214_112/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[42]/opit_0_inv/RS

 Data arrival time                                                  13.017         Logic Levels: 17 
                                                                                   Logic: 2.788ns(61.613%), Route: 1.737ns(38.387%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.784      17.099         ntclkbufg_0      
 CLMA_214_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[42]/opit_0_inv/CLK
 clock pessimism                                         1.378      18.477                          
 clock uncertainty                                      -0.150      18.327                          

 Recovery time                                           0.000      18.327                          

 Data required time                                                 18.327                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.327                          
 Data arrival time                                                  13.017                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.310                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[53]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.099
  Launch Clock Delay      :  8.492
  Clock Pessimism Removal :  1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     2.026       8.492         ntclkbufg_0      
 CLMA_174_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_69/Q0                    tco                   0.289       8.781 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=570)      1.737      10.518         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_214_40/RSCO                  td                    0.147      10.665 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[127]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.665         ntR369           
 CLMA_214_44/RSCO                  td                    0.147      10.812 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[110]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.812         ntR368           
 CLMA_214_48/RSCO                  td                    0.147      10.959 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[127]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      10.959         ntR367           
 CLMA_214_52/RSCO                  td                    0.147      11.106 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[127]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.106         ntR366           
 CLMA_214_56/RSCO                  td                    0.147      11.253 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[109]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.253         ntR365           
 CLMA_214_60/RSCO                  td                    0.147      11.400 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[111]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      11.400         ntR364           
 CLMA_214_68/RSCO                  td                    0.147      11.547 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[78]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.547         ntR363           
 CLMA_214_72/RSCO                  td                    0.147      11.694 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[120]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      11.694         ntR362           
 CLMA_214_76/RSCO                  td                    0.147      11.841 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[94]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.841         ntR361           
 CLMA_214_80/RSCO                  td                    0.147      11.988 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[90]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.988         ntR360           
 CLMA_214_84/RSCO                  td                    0.147      12.135 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[121]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      12.135         ntR359           
 CLMA_214_88/RSCO                  td                    0.147      12.282 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[113]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      12.282         ntR358           
 CLMA_214_92/RSCO                  td                    0.147      12.429 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[75]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      12.429         ntR357           
 CLMA_214_96/RSCO                  td                    0.147      12.576 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[56]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      12.576         ntR356           
 CLMA_214_100/RSCO                 td                    0.147      12.723 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[34]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      12.723         ntR355           
 CLMA_214_104/RSCO                 td                    0.147      12.870 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[35]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      12.870         ntR354           
 CLMA_214_108/RSCO                 td                    0.147      13.017 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[50]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      13.017         ntR353           
 CLMA_214_112/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[53]/opit_0_inv/RS

 Data arrival time                                                  13.017         Logic Levels: 17 
                                                                                   Logic: 2.788ns(61.613%), Route: 1.737ns(38.387%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.784      17.099         ntclkbufg_0      
 CLMA_214_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[53]/opit_0_inv/CLK
 clock pessimism                                         1.378      18.477                          
 clock uncertainty                                      -0.150      18.327                          

 Recovery time                                           0.000      18.327                          

 Data required time                                                 18.327                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.327                          
 Data arrival time                                                  13.017                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.310                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST_TRAINING_N
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.585
  Launch Clock Delay      :  7.136
  Clock Pessimism Removal :  -1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       5.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.821       7.136         ntclkbufg_0      
 CLMS_238_125/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_238_125/Q2                   tco                   0.228       7.364 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.611       7.975         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_242_152/RST_TRAINING_N                                               r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST_TRAINING_N

 Data arrival time                                                   7.975         Logic Levels: 0  
                                                                                   Logic: 0.228ns(27.175%), Route: 0.611ns(72.825%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     2.119       8.585         ntclkbufg_0      
 DQSL_242_152/CLK_REGIONAL                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/CLK_REGIONAL
 clock pessimism                                        -1.151       7.434                          
 clock uncertainty                                       0.000       7.434                          

 Removal time                                           -0.009       7.425                          

 Data required time                                                  7.425                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.425                          
 Data arrival time                                                   7.975                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.550                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.082  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.596
  Launch Clock Delay      :  7.136
  Clock Pessimism Removal :  -1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       5.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.821       7.136         ntclkbufg_0      
 CLMS_238_125/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_238_125/Q2                   tco                   0.228       7.364 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.511       7.875         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_242_100/RST_TRAINING_N                                               r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                   7.875         Logic Levels: 0  
                                                                                   Logic: 0.228ns(30.853%), Route: 0.511ns(69.147%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     2.130       8.596         ntclkbufg_0      
 DQSL_242_100/CLK_REGIONAL                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/CLK_REGIONAL
 clock pessimism                                        -1.378       7.218                          
 clock uncertainty                                       0.000       7.218                          

 Removal time                                           -0.009       7.209                          

 Data required time                                                  7.209                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.209                          
 Data arrival time                                                   7.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.666                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[9]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.138  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.519
  Launch Clock Delay      :  7.003
  Clock Pessimism Removal :  -1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       5.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.688       7.003         ntclkbufg_0      
 CLMA_174_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_69/Q0                    tco                   0.222       7.225 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=570)      0.499       7.724         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_198_69/RSCO                  td                    0.105       7.829 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[105]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.829         ntR555           
 CLMS_198_73/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[9]/opit_0_inv/RS

 Data arrival time                                                   7.829         Logic Levels: 1  
                                                                                   Logic: 0.327ns(39.588%), Route: 0.499ns(60.412%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     2.053       8.519         ntclkbufg_0      
 CLMS_198_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[9]/opit_0_inv/CLK
 clock pessimism                                        -1.378       7.141                          
 clock uncertainty                                       0.000       7.141                          

 Removal time                                            0.000       7.141                          

 Data required time                                                  7.141                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.141                          
 Data arrival time                                                   7.829                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.688                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[7]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.153  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.095
  Launch Clock Delay      :  4.465
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.097       4.465         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_138_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_138_96/Q0                    tco                   0.287       4.752 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=535)     10.219      14.971         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_138_112/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[7]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.971         Logic Levels: 0  
                                                                                   Logic: 0.287ns(2.732%), Route: 10.219ns(97.268%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.780      17.095         ntclkbufg_0      
 CLMA_138_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      17.618                          
 clock uncertainty                                      -0.150      17.468                          

 Recovery time                                          -0.617      16.851                          

 Data required time                                                 16.851                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.851                          
 Data arrival time                                                  14.971                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.880                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_len[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.153  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.095
  Launch Clock Delay      :  4.465
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.097       4.465         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_138_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_138_96/Q0                    tco                   0.287       4.752 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=535)     10.219      14.971         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_138_112/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_len[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.971         Logic Levels: 0  
                                                                                   Logic: 0.287ns(2.732%), Route: 10.219ns(97.268%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.780      17.095         ntclkbufg_0      
 CLMA_138_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_len[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      17.618                          
 clock uncertainty                                      -0.150      17.468                          

 Recovery time                                          -0.617      16.851                          

 Data required time                                                 16.851                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.851                          
 Data arrival time                                                  14.971                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.880                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[32]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.137  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.079
  Launch Clock Delay      :  4.465
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.097       4.465         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_138_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_138_96/Q0                    tco                   0.287       4.752 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=535)      9.920      14.672         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_138_144/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[32]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.672         Logic Levels: 0  
                                                                                   Logic: 0.287ns(2.812%), Route: 9.920ns(97.188%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.764      17.079         ntclkbufg_0      
 CLMA_138_144/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[32]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      17.602                          
 clock uncertainty                                      -0.150      17.452                          

 Recovery time                                          -0.617      16.835                          

 Data required time                                                 16.835                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.835                          
 Data arrival time                                                  14.672                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.163                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_AQ/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.438  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.564
  Launch Clock Delay      :  3.603
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.758       3.603         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_138_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_138_96/Q0                    tco                   0.226       3.829 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=535)      4.702       8.531         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_178_112/RSCO                 td                    0.115       8.646 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.646         ntR158           
 CLMA_178_116/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_AQ/RS

 Data arrival time                                                   8.646         Logic Levels: 1  
                                                                                   Logic: 0.341ns(6.762%), Route: 4.702ns(93.238%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     2.098       8.564         ntclkbufg_0      
 CLMA_178_116/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_AQ/CLK
 clock pessimism                                        -0.523       8.041                          
 clock uncertainty                                       0.150       8.191                          

 Removal time                                            0.000       8.191                          

 Data required time                                                  8.191                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.191                          
 Data arrival time                                                   8.646                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.455                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[4]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.444  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.570
  Launch Clock Delay      :  3.603
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.758       3.603         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_138_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_138_96/Q0                    tco                   0.226       3.829 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=535)      4.702       8.531         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_178_112/RSCO                 td                    0.115       8.646 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.646         ntR158           
 CLMA_178_116/RSCO                 td                    0.115       8.761 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000       8.761         ntR157           
 CLMA_178_120/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[4]/opit_0_inv/RS

 Data arrival time                                                   8.761         Logic Levels: 2  
                                                                                   Logic: 0.456ns(8.841%), Route: 4.702ns(91.159%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     2.104       8.570         ntclkbufg_0      
 CLMA_178_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[4]/opit_0_inv/CLK
 clock pessimism                                        -0.523       8.047                          
 clock uncertainty                                       0.150       8.197                          

 Removal time                                            0.000       8.197                          

 Data required time                                                  8.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.197                          
 Data arrival time                                                   8.761                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.564                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[7]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.444  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.570
  Launch Clock Delay      :  3.603
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.758       3.603         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_138_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_138_96/Q0                    tco                   0.226       3.829 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=535)      4.702       8.531         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_178_112/RSCO                 td                    0.115       8.646 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.646         ntR158           
 CLMA_178_116/RSCO                 td                    0.115       8.761 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000       8.761         ntR157           
 CLMA_178_120/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[7]/opit_0_inv/RS

 Data arrival time                                                   8.761         Logic Levels: 2  
                                                                                   Logic: 0.456ns(8.841%), Route: 4.702ns(91.159%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     2.104       8.570         ntclkbufg_0      
 CLMA_178_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[7]/opit_0_inv/CLK
 clock pessimism                                        -0.523       8.047                          
 clock uncertainty                                       0.150       8.197                          

 Removal time                                            0.000       8.197                          

 Data required time                                                  8.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.197                          
 Data arrival time                                                   8.761                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.564                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.155  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.560
  Launch Clock Delay      :  4.465
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.097       4.465         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_138_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_138_96/Q0                    tco                   0.287       4.752 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=535)      1.495       6.247         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_206_68/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS

 Data arrival time                                                   6.247         Logic Levels: 0  
                                                                                   Logic: 0.287ns(16.105%), Route: 1.495ns(83.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.715      23.560         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_206_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
 clock pessimism                                         0.750      24.310                          
 clock uncertainty                                      -0.150      24.160                          

 Recovery time                                          -0.617      23.543                          

 Data required time                                                 23.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.543                          
 Data arrival time                                                   6.247                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.296                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.178  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.537
  Launch Clock Delay      :  4.465
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.097       4.465         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_138_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_138_96/Q0                    tco                   0.287       4.752 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=535)      1.375       6.127         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_178_68/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.127         Logic Levels: 0  
                                                                                   Logic: 0.287ns(17.268%), Route: 1.375ns(82.732%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.692      23.537         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.750      24.287                          
 clock uncertainty                                      -0.150      24.137                          

 Recovery time                                          -0.617      23.520                          

 Data required time                                                 23.520                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.520                          
 Data arrival time                                                   6.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.393                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.169  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.546
  Launch Clock Delay      :  4.465
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.097       4.465         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_138_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_138_96/Q0                    tco                   0.287       4.752 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=535)      1.212       5.964         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_166_72/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/RS

 Data arrival time                                                   5.964         Logic Levels: 0  
                                                                                   Logic: 0.287ns(19.146%), Route: 1.212ns(80.854%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.701      23.546         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/CLK
 clock pessimism                                         0.750      24.296                          
 clock uncertainty                                      -0.150      24.146                          

 Recovery time                                          -0.617      23.529                          

 Data required time                                                 23.529                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.529                          
 Data arrival time                                                   5.964                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.565                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.120  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.409
  Launch Clock Delay      :  3.539
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.694       3.539         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_174_72/Q1                    tco                   0.224       3.763 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.315       4.078         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMS_178_73/RSCO                  td                    0.105       4.183 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       4.183         ntR639           
 CLMS_178_77/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   4.183         Logic Levels: 1  
                                                                                   Logic: 0.329ns(51.087%), Route: 0.315ns(48.913%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.041       4.409         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_178_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.750       3.659                          
 clock uncertainty                                       0.000       3.659                          

 Removal time                                            0.000       3.659                          

 Data required time                                                  3.659                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.659                          
 Data arrival time                                                   4.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.524                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.120  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.409
  Launch Clock Delay      :  3.539
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.694       3.539         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_174_72/Q1                    tco                   0.224       3.763 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.315       4.078         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMS_178_73/RSCO                  td                    0.105       4.183 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       4.183         ntR639           
 CLMS_178_77/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RS

 Data arrival time                                                   4.183         Logic Levels: 1  
                                                                                   Logic: 0.329ns(51.087%), Route: 0.315ns(48.913%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.041       4.409         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_178_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/CLK
 clock pessimism                                        -0.750       3.659                          
 clock uncertainty                                       0.000       3.659                          

 Removal time                                            0.000       3.659                          

 Data required time                                                  3.659                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.659                          
 Data arrival time                                                   4.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.524                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.120  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.409
  Launch Clock Delay      :  3.539
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.694       3.539         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_174_72/Q1                    tco                   0.224       3.763 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.315       4.078         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMS_178_73/RSCO                  td                    0.105       4.183 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       4.183         ntR639           
 CLMS_178_77/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS

 Data arrival time                                                   4.183         Logic Levels: 1  
                                                                                   Logic: 0.329ns(51.087%), Route: 0.315ns(48.913%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.041       4.409         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_178_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.750       3.659                          
 clock uncertainty                                       0.000       3.659                          

 Removal time                                            0.000       3.659                          

 Data required time                                                  3.659                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.659                          
 Data arrival time                                                   4.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.524                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : ov5640_hdmi|cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.112  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.864
  Launch Clock Delay      :  5.994
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.483       3.914         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.914 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.080       5.994         ntclkbufg_2      
 CLMA_138_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_138_84/Q0                    tco                   0.289       6.283 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.255       6.538         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_138_84/Y3                    td                    0.197       6.735 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=42)       1.948       8.683         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_210_24/RSTA[0]                                                        f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.683         Logic Levels: 1  
                                                                                   Logic: 0.486ns(18.074%), Route: 2.203ns(81.926%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913    1000.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082    1001.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.077    1003.123         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000    1003.123 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.741    1004.864         ntclkbufg_2      
 DRM_210_24/CLKA[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         1.018    1005.882                          
 clock uncertainty                                      -0.050    1005.832                          

 Recovery time                                          -0.115    1005.717                          

 Data required time                                               1005.717                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.717                          
 Data arrival time                                                   8.683                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.034                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : ov5640_hdmi|cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.915
  Launch Clock Delay      :  5.994
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.483       3.914         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.914 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.080       5.994         ntclkbufg_2      
 CLMA_138_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_138_84/Q0                    tco                   0.289       6.283 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.255       6.538         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_138_84/Y3                    td                    0.210       6.748 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=42)       1.498       8.246         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_210_108/RSTA[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.246         Logic Levels: 1  
                                                                                   Logic: 0.499ns(22.158%), Route: 1.753ns(77.842%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913    1000.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082    1001.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.077    1003.123         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000    1003.123 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.792    1004.915         ntclkbufg_2      
 DRM_210_108/CLKA[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         1.018    1005.933                          
 clock uncertainty                                      -0.050    1005.883                          

 Recovery time                                          -0.134    1005.749                          

 Data required time                                               1005.749                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.749                          
 Data arrival time                                                   8.246                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.503                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RS
Path Group  : ov5640_hdmi|cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.116  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.860
  Launch Clock Delay      :  5.994
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.483       3.914         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.914 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.080       5.994         ntclkbufg_2      
 CLMA_138_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_138_84/Q0                    tco                   0.289       6.283 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.255       6.538         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_138_84/Y3                    td                    0.197       6.735 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=42)       0.725       7.460         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_150_89/RS                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.460         Logic Levels: 1  
                                                                                   Logic: 0.486ns(33.151%), Route: 0.980ns(66.849%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913    1000.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082    1001.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.077    1003.123         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000    1003.123 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.737    1004.860         ntclkbufg_2      
 CLMS_150_89/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.018    1005.878                          
 clock uncertainty                                      -0.050    1005.828                          

 Recovery time                                          -0.617    1005.211                          

 Data required time                                               1005.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.211                          
 Data arrival time                                                   7.460                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.751                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : ov5640_hdmi|cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.131  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.013
  Launch Clock Delay      :  4.864
  Clock Pessimism Removal :  -1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.077       3.123         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.123 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.741       4.864         ntclkbufg_2      
 CLMA_138_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_138_84/Q0                    tco                   0.222       5.086 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.189       5.275         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_138_84/Y3                    td                    0.156       5.431 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=42)       0.452       5.883         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_142_88/RSTA[0]                                                        f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.883         Logic Levels: 1  
                                                                                   Logic: 0.378ns(37.095%), Route: 0.641ns(62.905%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.483       3.914         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.914 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.099       6.013         ntclkbufg_2      
 DRM_142_88/CLKA[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.018       4.995                          
 clock uncertainty                                       0.000       4.995                          

 Removal time                                           -0.046       4.949                          

 Data required time                                                  4.949                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.949                          
 Data arrival time                                                   5.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.934                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : ov5640_hdmi|cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.103  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.985
  Launch Clock Delay      :  4.864
  Clock Pessimism Removal :  -1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.077       3.123         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.123 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.741       4.864         ntclkbufg_2      
 CLMA_138_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_138_84/Q0                    tco                   0.222       5.086 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.189       5.275         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_138_84/Y3                    td                    0.156       5.431 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=42)       0.492       5.923         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_142_68/RSTA[0]                                                        f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.923         Logic Levels: 1  
                                                                                   Logic: 0.378ns(35.694%), Route: 0.681ns(64.306%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.483       3.914         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.914 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.071       5.985         ntclkbufg_2      
 DRM_142_68/CLKA[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.018       4.967                          
 clock uncertainty                                       0.000       4.967                          

 Removal time                                           -0.046       4.921                          

 Data required time                                                  4.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.921                          
 Data arrival time                                                   5.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.002                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : ov5640_hdmi|cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.364  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.019
  Launch Clock Delay      :  4.864
  Clock Pessimism Removal :  -0.791

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.077       3.123         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.123 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.741       4.864         ntclkbufg_2      
 CLMA_138_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_138_84/Q0                    tco                   0.222       5.086 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.189       5.275         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_138_84/Y3                    td                    0.162       5.437 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=42)       0.730       6.167         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_142_128/RSTA[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.167         Logic Levels: 1  
                                                                                   Logic: 0.384ns(29.470%), Route: 0.919ns(70.530%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.483       3.914         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.914 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      2.105       6.019         ntclkbufg_2      
 DRM_142_128/CLKA[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.791       5.228                          
 clock uncertainty                                       0.000       5.228                          

 Removal time                                           -0.073       5.155                          

 Data required time                                                  5.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.155                          
 Data arrival time                                                   6.167                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.012                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.581  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.602
  Launch Clock Delay      :  8.604
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            230.000     230.000 r                        
 V9                                                      0.000     230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254     231.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076     231.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348     231.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103     231.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543     232.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     232.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230     234.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129     234.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555     235.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348     235.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     235.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     235.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836     236.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000     236.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     2.138     238.604         ntclkbufg_0      
 CLMA_130_120/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_130_120/Q0                   tco                   0.289     238.893 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.576     239.469         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_122_117/Y0                   td                    0.196     239.665 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=63)       1.810     241.475         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_186_12/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/RS

 Data arrival time                                                 241.475         Logic Levels: 1  
                                                                                   Logic: 0.485ns(16.893%), Route: 2.386ns(83.107%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       230.760     230.760 r                        
 V9                                                      0.000     230.760 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.804         sys_clk          
 IOBS_128_0/DIN                    td                    0.913     231.717 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.717         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048     231.765 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296     232.061         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100     232.161 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446     232.607         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     232.607 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.755     234.362         ntclkbufg_1      
 CLMA_186_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/CLK
 clock pessimism                                         0.421     234.783                          
 clock uncertainty                                      -0.150     234.633                          

 Recovery time                                          -0.617     234.016                          

 Data required time                                                234.016                          
----------------------------------------------------------------------------------------------------
 Data required time                                                234.016                          
 Data arrival time                                                 241.475                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -7.459                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.581  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.602
  Launch Clock Delay      :  8.604
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            230.000     230.000 r                        
 V9                                                      0.000     230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254     231.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076     231.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348     231.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103     231.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543     232.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     232.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230     234.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129     234.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555     235.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348     235.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     235.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     235.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836     236.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000     236.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     2.138     238.604         ntclkbufg_0      
 CLMA_130_120/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_130_120/Q0                   tco                   0.289     238.893 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.576     239.469         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_122_117/Y0                   td                    0.196     239.665 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=63)       1.810     241.475         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_186_12/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/RS

 Data arrival time                                                 241.475         Logic Levels: 1  
                                                                                   Logic: 0.485ns(16.893%), Route: 2.386ns(83.107%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       230.760     230.760 r                        
 V9                                                      0.000     230.760 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.804         sys_clk          
 IOBS_128_0/DIN                    td                    0.913     231.717 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.717         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048     231.765 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296     232.061         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100     232.161 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446     232.607         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     232.607 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.755     234.362         ntclkbufg_1      
 CLMA_186_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
 clock pessimism                                         0.421     234.783                          
 clock uncertainty                                      -0.150     234.633                          

 Recovery time                                          -0.617     234.016                          

 Data required time                                                234.016                          
----------------------------------------------------------------------------------------------------
 Data required time                                                234.016                          
 Data arrival time                                                 241.475                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -7.459                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_video_driver/video_en/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.613  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.570
  Launch Clock Delay      :  8.604
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            230.000     230.000 r                        
 V9                                                      0.000     230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254     231.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076     231.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348     231.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103     231.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543     232.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     232.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230     234.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129     234.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555     235.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348     235.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     235.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     235.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836     236.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000     236.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     2.138     238.604         ntclkbufg_0      
 CLMA_130_120/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_130_120/Q0                   tco                   0.289     238.893 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.576     239.469         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_122_117/Y0                   td                    0.196     239.665 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=63)       1.749     241.414         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_182_33/RS                                                            f       u_hdmi_top/u_video_driver/video_en/opit_0/RS

 Data arrival time                                                 241.414         Logic Levels: 1  
                                                                                   Logic: 0.485ns(17.260%), Route: 2.325ns(82.740%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       230.760     230.760 r                        
 V9                                                      0.000     230.760 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.804         sys_clk          
 IOBS_128_0/DIN                    td                    0.913     231.717 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.717         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048     231.765 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296     232.061         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100     232.161 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446     232.607         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     232.607 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.723     234.330         ntclkbufg_1      
 CLMS_182_33/CLK                                                           r       u_hdmi_top/u_video_driver/video_en/opit_0/CLK
 clock pessimism                                         0.421     234.751                          
 clock uncertainty                                      -0.150     234.601                          

 Recovery time                                          -0.617     233.984                          

 Data required time                                                233.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                                233.984                          
 Data arrival time                                                 241.414                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -7.430                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.458
  Launch Clock Delay      :  7.077
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            200.000     200.000 r                        
 V9                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913     200.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048     201.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296     201.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098     201.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446     201.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     201.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873     203.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123     203.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510     204.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249     204.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     204.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     204.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715     205.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000     205.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.762     207.077         ntclkbufg_0      
 CLMA_146_104/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_146_104/Q0                   tco                   0.226     207.303 r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.454     207.757         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMA_158_105/Y0                   td                    0.162     207.919 r       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=82)       0.921     208.840         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_210_88/RSTB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                 208.840         Logic Levels: 1  
                                                                                   Logic: 0.388ns(22.008%), Route: 1.375ns(77.992%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 V9                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.036         sys_clk          
 IOBS_128_0/DIN                    td                    1.254     201.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076     201.366 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348     201.714         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107     201.821 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543     202.364         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     202.364 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.086     204.450         ntclkbufg_1      
 DRM_210_88/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.421     204.029                          
 clock uncertainty                                       0.150     204.179                          

 Removal time                                           -0.077     204.102                          

 Data required time                                                204.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                                204.102                          
 Data arrival time                                                 208.840                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.738                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.429
  Launch Clock Delay      :  7.077
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            200.000     200.000 r                        
 V9                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913     200.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048     201.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296     201.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098     201.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446     201.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     201.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873     203.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123     203.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510     204.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249     204.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     204.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     204.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715     205.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000     205.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.762     207.077         ntclkbufg_0      
 CLMA_146_104/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_146_104/Q0                   tco                   0.226     207.303 r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.454     207.757         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMA_158_105/Y0                   td                    0.162     207.919 r       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=82)       0.955     208.874         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_210_68/RSTB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                 208.874         Logic Levels: 1  
                                                                                   Logic: 0.388ns(21.592%), Route: 1.409ns(78.408%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 V9                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.036         sys_clk          
 IOBS_128_0/DIN                    td                    1.254     201.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076     201.366 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348     201.714         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107     201.821 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543     202.364         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     202.364 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.057     204.421         ntclkbufg_1      
 DRM_210_68/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.421     204.000                          
 clock uncertainty                                       0.150     204.150                          

 Removal time                                           -0.077     204.073                          

 Data required time                                                204.073                          
----------------------------------------------------------------------------------------------------
 Data required time                                                204.073                          
 Data arrival time                                                 208.874                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.801                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.498
  Launch Clock Delay      :  7.077
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            200.000     200.000 r                        
 V9                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913     200.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048     201.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296     201.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098     201.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446     201.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     201.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873     203.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123     203.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510     204.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249     204.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     204.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     204.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715     205.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000     205.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.762     207.077         ntclkbufg_0      
 CLMA_146_104/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_146_104/Q0                   tco                   0.226     207.303 r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.454     207.757         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMA_158_105/Y0                   td                    0.155     207.912 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=82)       1.102     209.014         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_210_128/RSTB[0]                                                       f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                 209.014         Logic Levels: 1  
                                                                                   Logic: 0.381ns(19.670%), Route: 1.556ns(80.330%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 V9                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.036         sys_clk          
 IOBS_128_0/DIN                    td                    1.254     201.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076     201.366 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348     201.714         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107     201.821 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543     202.364         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     202.364 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.126     204.490         ntclkbufg_1      
 DRM_210_128/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.421     204.069                          
 clock uncertainty                                       0.150     204.219                          

 Removal time                                           -0.022     204.197                          

 Data required time                                                204.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                                204.197                          
 Data arrival time                                                 209.014                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.817                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/cnt[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.569
  Launch Clock Delay      :  4.466
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.094       4.466         ntclkbufg_1      
 CLMA_186_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_186_12/Q0                    tco                   0.287       4.753 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.742       5.495         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_174_28/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_g/cnt[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.495         Logic Levels: 0  
                                                                                   Logic: 0.287ns(27.891%), Route: 0.742ns(72.109%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 V9                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.044      15.428         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      16.341 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.341         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      16.389 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      16.685         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      16.785 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      17.231         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      17.231 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.722      18.953         ntclkbufg_1      
 CLMA_174_28/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      19.705                          
 clock uncertainty                                      -0.150      19.555                          

 Recovery time                                          -0.617      18.938                          

 Data required time                                                 18.938                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.938                          
 Data arrival time                                                   5.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.443                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.124  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.590
  Launch Clock Delay      :  4.466
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.094       4.466         ntclkbufg_1      
 CLMA_186_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_186_12/Q0                    tco                   0.287       4.753 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.742       5.495         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_162_20/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.495         Logic Levels: 0  
                                                                                   Logic: 0.287ns(27.891%), Route: 0.742ns(72.109%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 V9                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.044      15.428         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      16.341 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.341         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      16.389 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      16.685         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      16.785 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      17.231         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      17.231 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.743      18.974         ntclkbufg_1      
 CLMA_162_20/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      19.726                          
 clock uncertainty                                      -0.150      19.576                          

 Recovery time                                          -0.617      18.959                          

 Data required time                                                 18.959                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.959                          
 Data arrival time                                                   5.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.464                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/cnt[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.134  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.580
  Launch Clock Delay      :  4.466
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.094       4.466         ntclkbufg_1      
 CLMA_186_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_186_12/Q0                    tco                   0.287       4.753 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.686       5.439         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_174_20/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_g/cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.439         Logic Levels: 0  
                                                                                   Logic: 0.287ns(29.496%), Route: 0.686ns(70.504%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 V9                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.044      15.428         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      16.341 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.341         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      16.389 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      16.685         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      16.785 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      17.231         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      17.231 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.733      18.964         ntclkbufg_1      
 CLMA_174_20/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      19.716                          
 clock uncertainty                                      -0.150      19.566                          

 Recovery time                                          -0.617      18.949                          

 Data required time                                                 18.949                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.949                          
 Data arrival time                                                   5.439                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.510                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[0]/opit_0_MUX4TO1Q/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.108  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.462
  Launch Clock Delay      :  3.602
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.755       3.602         ntclkbufg_1      
 CLMA_186_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_186_12/Q0                    tco                   0.222       3.824 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.319       4.143         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_182_13/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[0]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   4.143         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.035%), Route: 0.319ns(58.965%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.090       4.462         ntclkbufg_1      
 CLMS_182_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[0]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -0.752       3.710                          
 clock uncertainty                                       0.000       3.710                          

 Removal time                                           -0.220       3.490                          

 Data required time                                                  3.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.490                          
 Data arrival time                                                   4.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.653                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[5]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.108  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.462
  Launch Clock Delay      :  3.602
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.755       3.602         ntclkbufg_1      
 CLMA_186_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_186_12/Q0                    tco                   0.222       3.824 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.319       4.143         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_182_13/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.143         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.035%), Route: 0.319ns(58.965%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.090       4.462         ntclkbufg_1      
 CLMS_182_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.752       3.710                          
 clock uncertainty                                       0.000       3.710                          

 Removal time                                           -0.220       3.490                          

 Data required time                                                  3.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.490                          
 Data arrival time                                                   4.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.653                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[7]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.108  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.462
  Launch Clock Delay      :  3.602
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.755       3.602         ntclkbufg_1      
 CLMA_186_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_186_12/Q0                    tco                   0.222       3.824 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.319       4.143         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_182_13/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.143         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.035%), Route: 0.319ns(58.965%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.090       4.462         ntclkbufg_1      
 CLMS_182_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.752       3.710                          
 clock uncertainty                                       0.000       3.710                          

 Removal time                                           -0.220       3.490                          

 Data required time                                                  3.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.490                          
 Data arrival time                                                   4.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.653                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     2.126       8.592         ntclkbufg_0      
 CLMA_230_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_230_141/Q2                   tco                   0.289       8.881 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=314)      1.148      10.029         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/calib_done
 CLMA_218_200/Y0                   td                    0.294      10.323 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N44/gateop_perm/Z
                                   net (fanout=1)        0.705      11.028         nt_mem_rst_n     
 IOL_243_206/DO                    td                    0.139      11.167 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.167         mem_rst_n_obuf/ntO
 IOBS_244_205/PAD                  td                    3.119      14.286 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.041      14.327         mem_rst_n        
 F14                                                                       f       mem_rst_n (port) 

 Data arrival time                                                  14.327         Logic Levels: 3  
                                                                                   Logic: 3.841ns(66.975%), Route: 1.894ns(33.025%)
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/opit_1_IOL/SYSCLK
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V9                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.367       1.411 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.411         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.075       1.486 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.349       1.835         _N23             
 PLL_122_55/CLK_OUT1               td                    0.100       1.935 f       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.552       2.487         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.487 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.153       4.640         ntclkbufg_3      
 IOL_231_6/CLK_SYS                                                         f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/opit_1_IOL/SYSCLK

 IOL_231_6/DO                      tco                   0.547       5.187 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       5.187         u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/ntO
 IOBD_229_0/PAD                    td                    3.056       8.243 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/opit_0/O
                                   net (fanout=1)        0.056       8.299         tmds_clk_p       
 U16                                                                       f       tmds_clk_p (port)

 Data arrival time                                                   8.299         Logic Levels: 1  
                                                                                   Logic: 3.603ns(98.470%), Route: 0.056ns(1.530%)
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V9                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.367       1.411 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.411         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.075       1.486 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.349       1.835         _N23             
 PLL_122_55/CLK_OUT1               td                    0.100       1.935 f       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.552       2.487         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.487 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.146       4.633         ntclkbufg_3      
 IOL_223_5/CLK_SYS                                                         f       u_hdmi_top/u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_1_IOL/SYSCLK

 IOL_223_5/DO                      tco                   0.547       5.180 f       u_hdmi_top/u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       5.180         u_hdmi_top/u_rgb2dvi_0/serializer_r/gtp_outbuft_n/ntO
 IOBS_220_0/PAD                    td                    3.056       8.236 f       u_hdmi_top/u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_0/O
                                   net (fanout=1)        0.062       8.298         nt_tmds_data_n[2]
 V15                                                                       f       tmds_data_n[2] (port)

 Data arrival time                                                   8.298         Logic Levels: 1  
                                                                                   Logic: 3.603ns(98.308%), Route: 0.062ns(1.692%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[12] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T17                                                     0.000       0.000 f       mem_dq[12] (port)
                                   net (fanout=1)        0.068       0.068         nt_mem_dq[12]    
 IOBS_244_49/DIN                   td                    0.461       0.529 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.529         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/ntI
 IOL_243_50/RX_DATA_DD             td                    0.461       0.990 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.284       1.274         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [4]
 CLMS_238_49/Y3                    td                    0.156       1.430 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_7/gateop_perm/Z
                                   net (fanout=1)        0.187       1.617         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N43850
 CLMS_238_49/A1                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.617         Logic Levels: 3  
                                                                                   Logic: 1.078ns(66.667%), Route: 0.539ns(33.333%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[3] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L18                                                     0.000       0.000 f       mem_dq[3] (port) 
                                   net (fanout=1)        0.057       0.057         nt_mem_dq[3]     
 IOBS_244_92/DIN                   td                    0.461       0.518 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.518         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[3].u_iobuf_dq/ntI
 IOL_243_93/RX_DATA_DD             td                    0.461       0.979 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.389       1.368         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [3]
 CLMS_238_93/Y0                    td                    0.155       1.523 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.344       1.867         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N43754
 CLMS_238_89/A0                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.867         Logic Levels: 3  
                                                                                   Logic: 1.077ns(57.686%), Route: 0.790ns(42.314%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[5] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H18                                                     0.000       0.000 f       mem_dq[5] (port) 
                                   net (fanout=1)        0.053       0.053         nt_mem_dq[5]     
 IOBS_244_112/DIN                  td                    0.461       0.514 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.514         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/ntI
 IOL_243_113/RX_DATA_DD            td                    0.461       0.975 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.422       1.397         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [5]
 CLMA_238_112/Y1                   td                    0.156       1.553 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_7/gateop_perm/Z
                                   net (fanout=1)        0.397       1.950         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N43755
 CLMS_238_89/A2                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.950         Logic Levels: 3  
                                                                                   Logic: 1.078ns(55.282%), Route: 0.872ns(44.718%)
====================================================================================================

{ui_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width  CLMS_166_129/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_166_129/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_166_125/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_242_152/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_56/CLK_IO      u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_178_77/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_178_77/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_178_77/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.021       1.538           1.517           High Pulse Width  IOL_147_5/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 0.021       1.538           1.517           Low Pulse Width   IOL_147_5/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 0.021       1.538           1.517           Low Pulse Width   IOL_147_6/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_p/opit_1_IOL/SYSCLK
====================================================================================================

{ov5640_hdmi|cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width  DRM_142_68/CLKA[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.102     500.000         0.898           Low Pulse Width   DRM_142_68/CLKA[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.102     500.000         0.898           High Pulse Width  DRM_142_108/CLKA[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.794       7.692           0.898           Low Pulse Width   DRM_210_88/CLKB[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 6.794       7.692           0.898           High Pulse Width  DRM_210_88/CLKB[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 6.794       7.692           0.898           Low Pulse Width   DRM_210_148/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[8]/opit_0_inv_L5Q_perm/CE
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.188  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.300
  Launch Clock Delay      :  5.043
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.153       5.043         ntclkbufg_0      
 CLMA_234_136/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1]/opit_0_inv/CLK

 CLMA_234_136/Y2                   tco                   0.283       5.326 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1]/opit_0_inv/Q
                                   net (fanout=11)       0.462       5.788         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r [1]
 CLMA_230_124/Y3                   td                    0.162       5.950 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.147       6.097         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N12459
 CLMA_230_125/Y2                   td                    0.227       6.324 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_11[3]/gateop/F
                                   net (fanout=1)        0.270       6.594         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N12471
 CLMS_222_125/Y2                   td                    0.150       6.744 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_15[3]_5/gateop_perm/Z
                                   net (fanout=1)        0.266       7.010         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N12487
 CLMA_226_124/Y0                   td                    0.233       7.243 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_18[3]/gateop/F
                                   net (fanout=6)        0.262       7.505         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/dbg_upcal [3]
 CLMS_222_121/Y0                   td                    0.150       7.655 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_fsm[3:0]_84/gateop_perm/Z
                                   net (fanout=9)        0.264       7.919         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N38494
 CLMS_222_117/Y3                   td                    0.151       8.070 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548/gateop_perm/Z
                                   net (fanout=93)       0.811       8.881         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548
 CLMA_214_52/CECO                  td                    0.132       9.013 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[127]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.013         ntR678           
 CLMA_214_56/CECO                  td                    0.132       9.145 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[109]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.145         ntR677           
 CLMA_214_60/CECI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[8]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.145         Logic Levels: 8  
                                                                                   Logic: 1.620ns(39.493%), Route: 2.482ns(60.507%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     0.965      14.300         ntclkbufg_0      
 CLMA_214_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.555      14.855                          
 clock uncertainty                                      -0.150      14.705                          

 Setup time                                             -0.576      14.129                          

 Data required time                                                 14.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.129                          
 Data arrival time                                                   9.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.984                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[40]/opit_0_inv_L5Q_perm/CE
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.188  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.300
  Launch Clock Delay      :  5.043
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.153       5.043         ntclkbufg_0      
 CLMA_234_136/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1]/opit_0_inv/CLK

 CLMA_234_136/Y2                   tco                   0.283       5.326 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1]/opit_0_inv/Q
                                   net (fanout=11)       0.462       5.788         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r [1]
 CLMA_230_124/Y3                   td                    0.162       5.950 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.147       6.097         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N12459
 CLMA_230_125/Y2                   td                    0.227       6.324 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_11[3]/gateop/F
                                   net (fanout=1)        0.270       6.594         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N12471
 CLMS_222_125/Y2                   td                    0.150       6.744 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_15[3]_5/gateop_perm/Z
                                   net (fanout=1)        0.266       7.010         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N12487
 CLMA_226_124/Y0                   td                    0.233       7.243 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_18[3]/gateop/F
                                   net (fanout=6)        0.262       7.505         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/dbg_upcal [3]
 CLMS_222_121/Y0                   td                    0.150       7.655 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_fsm[3:0]_84/gateop_perm/Z
                                   net (fanout=9)        0.264       7.919         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N38494
 CLMS_222_117/Y3                   td                    0.151       8.070 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548/gateop_perm/Z
                                   net (fanout=93)       0.811       8.881         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548
 CLMA_214_52/CECO                  td                    0.132       9.013 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[127]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.013         ntR678           
 CLMA_214_56/CECO                  td                    0.132       9.145 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[109]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.145         ntR677           
 CLMA_214_60/CECI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[40]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.145         Logic Levels: 8  
                                                                                   Logic: 1.620ns(39.493%), Route: 2.482ns(60.507%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     0.965      14.300         ntclkbufg_0      
 CLMA_214_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[40]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.555      14.855                          
 clock uncertainty                                      -0.150      14.705                          

 Setup time                                             -0.576      14.129                          

 Data required time                                                 14.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.129                          
 Data arrival time                                                   9.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.984                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[58]/opit_0_inv_L5Q_perm/CE
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.188  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.300
  Launch Clock Delay      :  5.043
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.153       5.043         ntclkbufg_0      
 CLMA_234_136/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1]/opit_0_inv/CLK

 CLMA_234_136/Y2                   tco                   0.283       5.326 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1]/opit_0_inv/Q
                                   net (fanout=11)       0.462       5.788         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r [1]
 CLMA_230_124/Y3                   td                    0.162       5.950 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.147       6.097         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N12459
 CLMA_230_125/Y2                   td                    0.227       6.324 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_11[3]/gateop/F
                                   net (fanout=1)        0.270       6.594         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N12471
 CLMS_222_125/Y2                   td                    0.150       6.744 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_15[3]_5/gateop_perm/Z
                                   net (fanout=1)        0.266       7.010         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N12487
 CLMA_226_124/Y0                   td                    0.233       7.243 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_18[3]/gateop/F
                                   net (fanout=6)        0.262       7.505         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/dbg_upcal [3]
 CLMS_222_121/Y0                   td                    0.150       7.655 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_fsm[3:0]_84/gateop_perm/Z
                                   net (fanout=9)        0.264       7.919         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N38494
 CLMS_222_117/Y3                   td                    0.151       8.070 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548/gateop_perm/Z
                                   net (fanout=93)       0.811       8.881         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548
 CLMA_214_52/CECO                  td                    0.132       9.013 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[127]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.013         ntR678           
 CLMA_214_56/CECO                  td                    0.132       9.145 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[109]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.145         ntR677           
 CLMA_214_60/CECI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[58]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.145         Logic Levels: 8  
                                                                                   Logic: 1.620ns(39.493%), Route: 2.482ns(60.507%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     0.965      14.300         ntclkbufg_0      
 CLMA_214_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[58]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.555      14.855                          
 clock uncertainty                                      -0.150      14.705                          

 Setup time                                             -0.576      14.129                          

 Data required time                                                 14.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.129                          
 Data arrival time                                                   9.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.984                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[14]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_19/ram16x1d/WD
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.009
  Launch Clock Delay      :  4.324
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     0.989       4.324         ntclkbufg_0      
 CLMA_174_132/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[14]/opit_0_inv/CLK

 CLMA_174_132/Y0                   tco                   0.228       4.552 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[14]/opit_0_inv/Q
                                   net (fanout=2)        0.241       4.793         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [14]
 CLMS_182_129/AD                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_19/ram16x1d/WD

 Data arrival time                                                   4.793         Logic Levels: 0  
                                                                                   Logic: 0.228ns(48.614%), Route: 0.241ns(51.386%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.119       5.009         ntclkbufg_0      
 CLMS_182_129/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_19/ram16x1d/WCLK
 clock pessimism                                        -0.619       4.390                          
 clock uncertainty                                       0.000       4.390                          

 Hold time                                               0.293       4.683                          

 Data required time                                                  4.683                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.683                          
 Data arrival time                                                   4.793                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.110                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[13]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_18/ram16x1d/WD
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.992
  Launch Clock Delay      :  4.326
  Clock Pessimism Removal :  -0.659

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     0.991       4.326         ntclkbufg_0      
 CLMA_166_136/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[13]/opit_0_inv/CLK

 CLMA_166_136/Q1                   tco                   0.180       4.506 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[13]/opit_0_inv/Q
                                   net (fanout=2)        0.237       4.743         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [13]
 CLMS_166_145/BD                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_18/ram16x1d/WD

 Data arrival time                                                   4.743         Logic Levels: 0  
                                                                                   Logic: 0.180ns(43.165%), Route: 0.237ns(56.835%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.102       4.992         ntclkbufg_0      
 CLMS_166_145/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_18/ram16x1d/WCLK
 clock pessimism                                        -0.659       4.333                          
 clock uncertainty                                       0.000       4.333                          

 Hold time                                               0.293       4.626                          

 Data required time                                                  4.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.626                          
 Data arrival time                                                   4.743                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.117                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[27]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_32/ram16x1d/WD
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.009
  Launch Clock Delay      :  4.324
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     0.989       4.324         ntclkbufg_0      
 CLMA_174_132/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[27]/opit_0_inv/CLK

 CLMA_174_132/Y2                   tco                   0.228       4.552 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[27]/opit_0_inv/Q
                                   net (fanout=2)        0.248       4.800         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [27]
 CLMS_182_129/CD                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_32/ram16x1d/WD

 Data arrival time                                                   4.800         Logic Levels: 0  
                                                                                   Logic: 0.228ns(47.899%), Route: 0.248ns(52.101%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.119       5.009         ntclkbufg_0      
 CLMS_182_129/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_32/ram16x1d/WCLK
 clock pessimism                                        -0.619       4.390                          
 clock uncertainty                                       0.000       4.390                          

 Hold time                                               0.293       4.683                          

 Data required time                                                  4.683                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.683                          
 Data arrival time                                                   4.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.117                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.871  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.312
  Launch Clock Delay      :  2.713
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       169.224     169.224 r                        
 V9                                                      0.000     169.224 r       sys_clk (port)   
                                   net (fanout=1)        0.044     169.268         sys_clk          
 IOBS_128_0/DIN                    td                    0.968     170.236 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     170.236         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058     170.294 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191     170.485         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083     170.568 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269     170.837         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     170.837 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.100     171.937         ntclkbufg_1      
 CLMA_206_164/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK

 CLMA_206_164/Q3                   tco                   0.220     172.157 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.160     173.317         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [11]
 CLMA_238_228/Y6CD                 td                    0.103     173.420 f       CLKROUTE_19/Z    
                                   net (fanout=1)        0.438     173.858         ntR1182          
 CLMA_230_236/Y6CD                 td                    0.103     173.961 f       CLKROUTE_18/Z    
                                   net (fanout=1)        2.827     176.788         ntR1181          
 CLMA_230_241/Y6AB                 td                    0.101     176.889 f       CLKROUTE_17/Z    
                                   net (fanout=1)        2.603     179.492         ntR1180          
 CLMA_202_165/AD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D

 Data arrival time                                                 179.492         Logic Levels: 3  
                                                                                   Logic: 0.527ns(6.976%), Route: 7.028ns(93.024%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            170.000     170.000 r                        
 V9                                                      0.000     170.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     170.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734     170.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     170.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038     170.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173     170.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084     171.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240     171.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     171.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076     172.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089     172.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274     172.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200     172.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     172.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     172.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383     173.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000     173.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     0.977     174.312         ntclkbufg_0      
 CLMA_202_165/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/CLK
 clock pessimism                                         0.272     174.584                          
 clock uncertainty                                      -0.150     174.434                          

 Setup time                                              0.024     174.458                          

 Data required time                                                174.458                          
----------------------------------------------------------------------------------------------------
 Data required time                                                174.458                          
 Data arrival time                                                 179.492                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.034                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[13]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.870  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.312
  Launch Clock Delay      :  2.714
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       169.224     169.224 r                        
 V9                                                      0.000     169.224 r       sys_clk (port)   
                                   net (fanout=1)        0.044     169.268         sys_clk          
 IOBS_128_0/DIN                    td                    0.968     170.236 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     170.236         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058     170.294 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191     170.485         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083     170.568 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269     170.837         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     170.837 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.101     171.938         ntclkbufg_1      
 CLMA_202_161/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[13]/opit_0_L5Q_perm/CLK

 CLMA_202_161/Q3                   tco                   0.220     172.158 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[13]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.242     174.400         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [13]
 CLMA_134_80/Y6CD                  td                    0.103     174.503 f       CLKROUTE_22/Z    
                                   net (fanout=1)        0.192     174.695         ntR1185          
 CLMS_126_81/Y6CD                  td                    0.103     174.798 f       CLKROUTE_21/Z    
                                   net (fanout=1)        0.710     175.508         ntR1184          
 CLMS_154_81/Y6CD                  td                    0.103     175.611 f       CLKROUTE_20/Z    
                                   net (fanout=1)        3.759     179.370         ntR1183          
 CLMA_202_165/M1                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[13]/opit_0/D

 Data arrival time                                                 179.370         Logic Levels: 3  
                                                                                   Logic: 0.529ns(7.118%), Route: 6.903ns(92.882%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            170.000     170.000 r                        
 V9                                                      0.000     170.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     170.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734     170.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     170.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038     170.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173     170.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084     171.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240     171.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     171.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076     172.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089     172.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274     172.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200     172.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     172.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     172.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383     173.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000     173.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     0.977     174.312         ntclkbufg_0      
 CLMA_202_165/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[13]/opit_0/CLK
 clock pessimism                                         0.272     174.584                          
 clock uncertainty                                      -0.150     174.434                          

 Setup time                                             -0.068     174.366                          

 Data required time                                                174.366                          
----------------------------------------------------------------------------------------------------
 Data required time                                                174.366                          
 Data arrival time                                                 179.370                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.004                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[2]/opit_0_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.867  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.294
  Launch Clock Delay      :  2.699
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       169.224     169.224 r                        
 V9                                                      0.000     169.224 r       sys_clk (port)   
                                   net (fanout=1)        0.044     169.268         sys_clk          
 IOBS_128_0/DIN                    td                    0.968     170.236 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     170.236         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058     170.294 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191     170.485         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083     170.568 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269     170.837         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     170.837 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.086     171.923         ntclkbufg_1      
 CLMA_158_41/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[2]/opit_0_A2Q21/CLK

 CLMA_158_41/Q1                    tco                   0.223     172.146 f       u_hdmi_top/u_video_driver/cnt_v[2]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.257     172.403         u_hdmi_top/u_video_driver/cnt_v [2]
 CLMA_158_44/Y0                    td                    0.380     172.783 f       u_hdmi_top/u_video_driver/N6_mux8_8/gateop_perm/Z
                                   net (fanout=1)        1.476     174.259         u_hdmi_top/u_video_driver/_N42611
 CLMA_78_128/Y6CD                  td                    0.103     174.362 f       CLKROUTE_7/Z     
                                   net (fanout=1)        0.283     174.645         ntR1170          
 CLMA_82_128/Y6CD                  td                    0.103     174.748 f       CLKROUTE_6/Z     
                                   net (fanout=1)        1.301     176.049         ntR1169          
 CLMA_82_108/Y6CD                  td                    0.103     176.152 f       CLKROUTE_5/Z     
                                   net (fanout=1)        3.122     179.274         ntR1168          
 CLMA_158_48/A4                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L4

 Data arrival time                                                 179.274         Logic Levels: 4  
                                                                                   Logic: 0.912ns(12.406%), Route: 6.439ns(87.594%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            170.000     170.000 r                        
 V9                                                      0.000     170.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     170.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734     170.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     170.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038     170.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173     170.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084     171.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240     171.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     171.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076     172.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089     172.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274     172.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200     172.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     172.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     172.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383     173.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000     173.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     0.959     174.294         ntclkbufg_0      
 CLMA_158_48/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272     174.566                          
 clock uncertainty                                      -0.150     174.416                          

 Setup time                                             -0.079     174.337                          

 Data required time                                                174.337                          
----------------------------------------------------------------------------------------------------
 Data required time                                                174.337                          
 Data arrival time                                                 179.274                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.937                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.426  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.996
  Launch Clock Delay      :  2.298
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.991       2.298         ntclkbufg_1      
 CLMS_198_149/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMS_198_149/Q3                   tco                   0.182       2.480 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.475       5.955         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [3]
 CLMS_198_153/M1                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                   5.955         Logic Levels: 0  
                                                                                   Logic: 0.182ns(4.977%), Route: 3.475ns(95.023%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.106       4.996         ntclkbufg_0      
 CLMS_198_153/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                        -0.272       4.724                          
 clock uncertainty                                       0.150       4.874                          

 Hold time                                              -0.011       4.863                          

 Data required time                                                  4.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.863                          
 Data arrival time                                                   5.955                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.092                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[6]/opit_0_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.426  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.968
  Launch Clock Delay      :  2.270
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.963       2.270         ntclkbufg_1      
 CLMA_158_45/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[6]/opit_0_A2Q21/CLK

 CLMA_158_45/Q0                    tco                   0.179       2.449 f       u_hdmi_top/u_video_driver/cnt_v[6]/opit_0_A2Q21/Q0
                                   net (fanout=4)        0.061       2.510         u_hdmi_top/u_video_driver/cnt_v [5]
 CLMA_158_44/Y0                    td                    0.184       2.694 r       u_hdmi_top/u_video_driver/N6_mux8_8/gateop_perm/Z
                                   net (fanout=1)        1.036       3.730         u_hdmi_top/u_video_driver/_N42611
 CLMA_78_128/Y6CD                  td                    0.093       3.823 r       CLKROUTE_7/Z     
                                   net (fanout=1)        0.231       4.054         ntR1170          
 CLMA_82_128/Y6CD                  td                    0.093       4.147 r       CLKROUTE_6/Z     
                                   net (fanout=1)        1.021       5.168         ntR1169          
 CLMA_82_108/Y6CD                  td                    0.093       5.261 r       CLKROUTE_5/Z     
                                   net (fanout=1)        2.345       7.606         ntR1168          
 CLMA_158_48/A4                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.606         Logic Levels: 4  
                                                                                   Logic: 0.642ns(12.031%), Route: 4.694ns(87.969%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.078       4.968         ntclkbufg_0      
 CLMA_158_48/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272       4.696                          
 clock uncertainty                                       0.150       4.846                          

 Hold time                                              -0.039       4.807                          

 Data required time                                                  4.807                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.807                          
 Data arrival time                                                   7.606                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.799                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.431  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.991
  Launch Clock Delay      :  2.288
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.981       2.288         ntclkbufg_1      
 CLMA_202_161/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK

 CLMA_202_161/Q2                   tco                   0.183       2.471 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        5.188       7.659         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [8]
 CLMA_202_160/M0                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D

 Data arrival time                                                   7.659         Logic Levels: 0  
                                                                                   Logic: 0.183ns(3.407%), Route: 5.188ns(96.593%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.101       4.991         ntclkbufg_0      
 CLMA_202_160/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                        -0.272       4.719                          
 clock uncertainty                                       0.150       4.869                          

 Hold time                                              -0.011       4.858                          

 Data required time                                                  4.858                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.858                          
 Data arrival time                                                   7.659                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.801                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.997
  Launch Clock Delay      :  3.523
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.523         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.408       3.931 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       3.931         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   3.931         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.489         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       3.573 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       3.813         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       3.813 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.889         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.978 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.252         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.452 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.497         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.525       6.022                          
 clock uncertainty                                      -0.150       5.872                          

 Setup time                                             -0.105       5.767                          

 Data required time                                                  5.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.767                          
 Data arrival time                                                   3.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.997
  Launch Clock Delay      :  3.523
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.523         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.408       3.931 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       3.931         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   3.931         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.489         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       3.573 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       3.813         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       3.813 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.889         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.978 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.252         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.452 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.497         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.525       6.022                          
 clock uncertainty                                      -0.150       5.872                          

 Setup time                                             -0.105       5.767                          

 Data required time                                                  5.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.767                          
 Data arrival time                                                   3.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.997
  Launch Clock Delay      :  3.523
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.523         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.408       3.931 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       3.931         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   3.931         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.489         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       3.573 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       3.813         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       3.813 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.889         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.978 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.252         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.452 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.497         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.525       6.022                          
 clock uncertainty                                      -0.150       5.872                          

 Setup time                                             -0.105       5.767                          

 Data required time                                                  5.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.767                          
 Data arrival time                                                   3.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.526
  Launch Clock Delay      :  2.989
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.989         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.339       3.328 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       3.328         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   3.328         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.526         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.525       3.001                          
 clock uncertainty                                       0.000       3.001                          

 Hold time                                              -0.053       2.948                          

 Data required time                                                  2.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.948                          
 Data arrival time                                                   3.328                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.526
  Launch Clock Delay      :  2.989
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.989         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.339       3.328 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       3.328         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   3.328         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.526         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.525       3.001                          
 clock uncertainty                                       0.000       3.001                          

 Hold time                                              -0.053       2.948                          

 Data required time                                                  2.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.948                          
 Data arrival time                                                   3.328                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.526
  Launch Clock Delay      :  2.989
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.989         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.339       3.328 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       3.328         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   3.328         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.526         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.525       3.001                          
 clock uncertainty                                       0.000       3.001                          

 Hold time                                              -0.053       2.948                          

 Data required time                                                  2.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.948                          
 Data arrival time                                                   3.328                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.282
  Launch Clock Delay      :  2.708
  Clock Pessimism Removal :  0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.089       2.708         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_88/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK

 CLMA_166_88/Q1                    tco                   0.223       2.931 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.156       3.087         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [17]
 CLMA_166_88/Y2                    td                    0.379       3.466 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_15/gateop_perm/Z
                                   net (fanout=1)        0.476       3.942         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N43802
 CLMA_174_76/Y2                    td                    0.227       4.169 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_18/gateop_perm/Z
                                   net (fanout=2)        0.402       4.571         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N43805
 CLMS_162_85/Y1                    td                    0.244       4.815 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.478       5.293         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_174_76/Y1                    td                    0.244       5.537 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=9)        0.277       5.814         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_166_76/CECO                  td                    0.132       5.946 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.946         ntR688           
 CLMA_166_80/CECO                  td                    0.132       6.078 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.078         ntR687           
 CLMA_166_84/CECO                  td                    0.132       6.210 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       6.210         ntR686           
 CLMA_166_88/CECI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.210         Logic Levels: 7  
                                                                                   Logic: 1.713ns(48.915%), Route: 1.789ns(51.085%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.969      22.282         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_88/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.425      22.707                          
 clock uncertainty                                      -0.150      22.557                          

 Setup time                                             -0.576      21.981                          

 Data required time                                                 21.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.981                          
 Data arrival time                                                   6.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.771                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.282
  Launch Clock Delay      :  2.708
  Clock Pessimism Removal :  0.426

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.089       2.708         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_88/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK

 CLMA_166_88/Q1                    tco                   0.223       2.931 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.156       3.087         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [17]
 CLMA_166_88/Y2                    td                    0.379       3.466 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_15/gateop_perm/Z
                                   net (fanout=1)        0.476       3.942         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N43802
 CLMA_174_76/Y2                    td                    0.227       4.169 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_18/gateop_perm/Z
                                   net (fanout=2)        0.402       4.571         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N43805
 CLMS_162_85/Y1                    td                    0.244       4.815 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.478       5.293         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_174_76/Y1                    td                    0.244       5.537 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=9)        0.277       5.814         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_166_76/CECO                  td                    0.132       5.946 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.946         ntR688           
 CLMA_166_80/CECO                  td                    0.132       6.078 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.078         ntR687           
 CLMA_166_84/CECO                  td                    0.132       6.210 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       6.210         ntR686           
 CLMA_166_88/CECI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.210         Logic Levels: 7  
                                                                                   Logic: 1.713ns(48.915%), Route: 1.789ns(51.085%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.969      22.282         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_88/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.426      22.708                          
 clock uncertainty                                      -0.150      22.558                          

 Setup time                                             -0.576      21.982                          

 Data required time                                                 21.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.982                          
 Data arrival time                                                   6.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.772                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.278
  Launch Clock Delay      :  2.708
  Clock Pessimism Removal :  0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.089       2.708         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_88/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK

 CLMA_166_88/Q1                    tco                   0.223       2.931 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.156       3.087         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [17]
 CLMA_166_88/Y2                    td                    0.379       3.466 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_15/gateop_perm/Z
                                   net (fanout=1)        0.476       3.942         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N43802
 CLMA_174_76/Y2                    td                    0.227       4.169 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_18/gateop_perm/Z
                                   net (fanout=2)        0.402       4.571         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N43805
 CLMS_162_85/Y1                    td                    0.244       4.815 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.478       5.293         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_174_76/Y1                    td                    0.244       5.537 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=9)        0.277       5.814         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_166_76/CECO                  td                    0.132       5.946 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.946         ntR688           
 CLMA_166_80/CECO                  td                    0.132       6.078 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.078         ntR687           
 CLMA_166_84/CECI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.078         Logic Levels: 6  
                                                                                   Logic: 1.581ns(46.914%), Route: 1.789ns(53.086%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.965      22.278         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_84/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.410      22.688                          
 clock uncertainty                                      -0.150      22.538                          

 Setup time                                             -0.576      21.962                          

 Data required time                                                 21.962                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.962                          
 Data arrival time                                                   6.078                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.884                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.691
  Launch Clock Delay      :  2.266
  Clock Pessimism Removal :  -0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.953       2.266         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_178_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/CLK

 CLMS_178_77/Q2                    tco                   0.183       2.449 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/Q
                                   net (fanout=1)        0.063       2.512         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/dll_update_ack_rst_ctrl
 CLMA_178_76/M1                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/D

 Data arrival time                                                   2.512         Logic Levels: 0  
                                                                                   Logic: 0.183ns(74.390%), Route: 0.063ns(25.610%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.072       2.691         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.410       2.281                          
 clock uncertainty                                       0.000       2.281                          

 Hold time                                              -0.011       2.270                          

 Data required time                                                  2.270                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.270                          
 Data arrival time                                                   2.512                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.242                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.690
  Launch Clock Delay      :  2.265
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.952       2.265         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_166_73/Q3                    tco                   0.178       2.443 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.061       2.504         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt [0]
 CLMS_166_73/D4                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.504         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.071       2.690         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.425       2.265                          
 clock uncertainty                                       0.000       2.265                          

 Hold time                                              -0.028       2.237                          

 Data required time                                                  2.237                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.237                          
 Data arrival time                                                   2.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.679
  Launch Clock Delay      :  2.254
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.941       2.254         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_68/Q3                    tco                   0.178       2.432 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.061       2.493         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6]
 CLMA_174_68/D4                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.493         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.060       2.679         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.425       2.254                          
 clock uncertainty                                       0.000       2.254                          

 Hold time                                              -0.028       2.226                          

 Data required time                                                  2.226                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.226                          
 Data arrival time                                                   2.493                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.431  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.265
  Launch Clock Delay      :  5.002
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.112      15.002         ntclkbufg_0      
 CLMA_226_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_226_76/Q3                    tco                   0.220      15.222 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.609      15.831         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMA_174_73/Y2                    td                    0.381      16.212 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.264      16.476         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMA_174_69/Y0                    td                    0.226      16.702 f       _N6129_inv/gateop_perm/Z
                                   net (fanout=8)        0.288      16.990         _N6129           
                                   td                    0.368      17.358 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.358         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4743
 CLMS_166_69/COUT                  td                    0.044      17.402 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.402         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4745
                                   td                    0.044      17.446 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.446         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4747
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  17.446         Logic Levels: 3  
                                                                                   Logic: 1.283ns(52.496%), Route: 1.161ns(47.504%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.952      22.265         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.306      22.571                          
 clock uncertainty                                      -0.150      22.421                          

 Setup time                                             -0.128      22.293                          

 Data required time                                                 22.293                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.293                          
 Data arrival time                                                  17.446                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.847                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.431  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.265
  Launch Clock Delay      :  5.002
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.112      15.002         ntclkbufg_0      
 CLMA_226_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_226_76/Q3                    tco                   0.220      15.222 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.609      15.831         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMA_174_73/Y2                    td                    0.381      16.212 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.264      16.476         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMA_174_69/Y0                    td                    0.226      16.702 f       _N6129_inv/gateop_perm/Z
                                   net (fanout=8)        0.288      16.990         _N6129           
                                   td                    0.368      17.358 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.358         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4743
 CLMS_166_69/COUT                  td                    0.044      17.402 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.402         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4745
 CLMS_166_73/CIN                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  17.402         Logic Levels: 3  
                                                                                   Logic: 1.239ns(51.625%), Route: 1.161ns(48.375%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.952      22.265         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.306      22.571                          
 clock uncertainty                                      -0.150      22.421                          

 Setup time                                             -0.132      22.289                          

 Data required time                                                 22.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.289                          
 Data arrival time                                                  17.402                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.887                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.435  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.261
  Launch Clock Delay      :  5.002
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.112      15.002         ntclkbufg_0      
 CLMA_226_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_226_76/Q3                    tco                   0.220      15.222 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.609      15.831         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMA_174_73/Y2                    td                    0.381      16.212 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.264      16.476         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMA_174_69/Y0                    td                    0.226      16.702 f       _N6129_inv/gateop_perm/Z
                                   net (fanout=8)        0.288      16.990         _N6129           
                                   td                    0.368      17.358 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.358         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4743
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  17.358         Logic Levels: 2  
                                                                                   Logic: 1.195ns(50.722%), Route: 1.161ns(49.278%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.948      22.261         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.306      22.567                          
 clock uncertainty                                      -0.150      22.417                          

 Setup time                                             -0.115      22.302                          

 Data required time                                                 22.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.302                          
 Data arrival time                                                  17.358                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.944                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.945  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.689
  Launch Clock Delay      :  4.328
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     0.993      24.328         ntclkbufg_0      
 CLMA_238_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/CLK

 CLMA_238_68/Q2                    tco                   0.183      24.511 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/Q
                                   net (fanout=1)        0.428      24.939         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/wrlvl_error_tmp [1]
 CLMA_186_69/A4                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  24.939         Logic Levels: 0  
                                                                                   Logic: 0.183ns(29.951%), Route: 0.428ns(70.049%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      21.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      21.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.070      22.689         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306      22.383                          
 clock uncertainty                                       0.150      22.533                          

 Hold time                                              -0.039      22.494                          

 Data required time                                                 22.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.494                          
 Data arrival time                                                  24.939                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.445                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.959  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.687
  Launch Clock Delay      :  4.340
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.005      24.340         ntclkbufg_0      
 CLMS_226_89/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_226_89/Q0                    tco                   0.182      24.522 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.597      25.119         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_178_72/B4                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  25.119         Logic Levels: 0  
                                                                                   Logic: 0.182ns(23.363%), Route: 0.597ns(76.637%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      21.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      21.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.068      22.687         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306      22.381                          
 clock uncertainty                                       0.150      22.531                          

 Hold time                                              -0.038      22.493                          

 Data required time                                                 22.493                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.493                          
 Data arrival time                                                  25.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.626                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.959  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.687
  Launch Clock Delay      :  4.340
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.005      24.340         ntclkbufg_0      
 CLMS_226_89/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_226_89/Q0                    tco                   0.182      24.522 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.600      25.122         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_178_72/D4                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  25.122         Logic Levels: 0  
                                                                                   Logic: 0.182ns(23.274%), Route: 0.600ns(76.726%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      21.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      21.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.068      22.687         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306      22.381                          
 clock uncertainty                                       0.150      22.531                          

 Hold time                                              -0.038      22.493                          

 Data required time                                                 22.493                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.493                          
 Data arrival time                                                  25.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.629                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[4]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.295
  Launch Clock Delay      :  2.724
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.115       2.724         ntclkbufg_3      
 CLMS_182_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMS_182_9/Q2                     tco                   0.223       2.947 f       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=30)       0.693       3.640         u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt [2]
 CLMS_178_9/C2                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[4]/opit_0_L5Q_perm/L2

 Data arrival time                                                   3.640         Logic Levels: 0  
                                                                                   Logic: 0.223ns(24.345%), Route: 0.693ns(75.655%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         3.076       3.076 r                        
 V9                                                      0.000       3.076 r       sys_clk (port)   
                                   net (fanout=1)        0.044       3.120         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.854 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.854         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.892 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       4.065         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074       4.139 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       4.379         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       4.379 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.992       5.371         ntclkbufg_3      
 CLMS_178_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370       5.741                          
 clock uncertainty                                      -0.150       5.591                          

 Setup time                                             -0.305       5.286                          

 Data required time                                                  5.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.286                          
 Data arrival time                                                   3.640                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.646                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_n/opit_1_IOL/D[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.341
  Launch Clock Delay      :  2.744
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.135       2.744         ntclkbufg_3      
 CLMA_206_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/CLK

 CLMA_206_8/Q2                     tco                   0.223       2.967 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.365       3.332         u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift [0]
 CLMA_214_8/Y0                     td                    0.150       3.482 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/N29/gateop_perm/Z
                                   net (fanout=1)        0.383       3.865         u_hdmi_top/u_rgb2dvi_0/serializer_clk/N29
 IOL_231_5/TX_DATA[0]                                                      f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_n/opit_1_IOL/D[0]

 Data arrival time                                                   3.865         Logic Levels: 1  
                                                                                   Logic: 0.373ns(33.274%), Route: 0.748ns(66.726%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         3.076       3.076 r                        
 V9                                                      0.000       3.076 r       sys_clk (port)   
                                   net (fanout=1)        0.044       3.120         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.854 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.854         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.892 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       4.065         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074       4.139 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       4.379         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       4.379 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.038       5.417         ntclkbufg_3      
 IOL_231_5/CLK_SYS                                                         r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_n/opit_1_IOL/SYSCLK
 clock pessimism                                         0.370       5.787                          
 clock uncertainty                                      -0.150       5.637                          

 Setup time                                             -0.107       5.530                          

 Data required time                                                  5.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.530                          
 Data arrival time                                                   3.865                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.665                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[1]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.295
  Launch Clock Delay      :  2.724
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.115       2.724         ntclkbufg_3      
 CLMS_182_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMS_182_9/Q2                     tco                   0.223       2.947 f       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=30)       0.645       3.592         u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt [2]
 CLMA_178_8/A3                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[1]/opit_0_L5Q_perm/L3

 Data arrival time                                                   3.592         Logic Levels: 0  
                                                                                   Logic: 0.223ns(25.691%), Route: 0.645ns(74.309%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         3.076       3.076 r                        
 V9                                                      0.000       3.076 r       sys_clk (port)   
                                   net (fanout=1)        0.044       3.120         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.854 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.854         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.892 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       4.065         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074       4.139 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       4.379         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       4.379 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.992       5.371         ntclkbufg_3      
 CLMA_178_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370       5.741                          
 clock uncertainty                                      -0.150       5.591                          

 Setup time                                             -0.308       5.283                          

 Data required time                                                  5.283                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.283                          
 Data arrival time                                                   3.592                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.691                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[4]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.724
  Launch Clock Delay      :  2.298
  Clock Pessimism Removal :  -0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074       1.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       1.303         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.995       2.298         ntclkbufg_3      
 CLMS_182_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_182_9/Q1                     tco                   0.180       2.478 f       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.070       2.548         u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt [1]
 CLMA_182_8/C4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.548         Logic Levels: 0  
                                                                                   Logic: 0.180ns(72.000%), Route: 0.070ns(28.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.115       2.724         ntclkbufg_3      
 CLMA_182_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.410       2.314                          
 clock uncertainty                                       0.000       2.314                          

 Hold time                                              -0.028       2.286                          

 Data required time                                                  2.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.286                          
 Data arrival time                                                   2.548                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.724
  Launch Clock Delay      :  2.298
  Clock Pessimism Removal :  -0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074       1.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       1.303         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.995       2.298         ntclkbufg_3      
 CLMS_182_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_182_9/Q0                     tco                   0.179       2.477 f       u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.074       2.551         u_hdmi_top/u_rgb2dvi_0/serializer_b/bit_cnt [0]
 CLMA_182_8/B4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.551         Logic Levels: 0  
                                                                                   Logic: 0.179ns(70.751%), Route: 0.074ns(29.249%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.115       2.724         ntclkbufg_3      
 CLMA_182_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.410       2.314                          
 clock uncertainty                                       0.000       2.314                          

 Hold time                                              -0.029       2.285                          

 Data required time                                                  2.285                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.285                          
 Data arrival time                                                   2.551                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.737
  Launch Clock Delay      :  2.311
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074       1.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       1.303         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.008       2.311         ntclkbufg_3      
 CLMA_198_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_198_8/Q0                     tco                   0.179       2.490 f       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=13)       0.062       2.552         u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt [0]
 CLMA_198_8/B4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.552         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.274%), Route: 0.062ns(25.726%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.128       2.737         ntclkbufg_3      
 CLMA_198_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.425       2.312                          
 clock uncertainty                                       0.000       2.312                          

 Hold time                                              -0.029       2.283                          

 Data required time                                                  2.283                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.283                          
 Data arrival time                                                   2.552                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[1]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.167  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.302
  Launch Clock Delay      :  2.741
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        30.768      30.768 r                        
 V9                                                      0.000      30.768 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.812         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      31.780 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.780         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      31.838 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      32.029         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      32.112 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      32.381         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      32.381 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.128      33.509         ntclkbufg_1      
 CLMS_198_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[2]/opit_0_L5Q_perm/CLK

 CLMS_198_9/Q0                     tco                   0.221      33.730 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[2]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.641      34.371         u_hdmi_top/u_rgb2dvi_0/red_10bit [2]
 CLMA_186_9/B2                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[1]/opit_0_L5Q_perm/L2

 Data arrival time                                                  34.371         Logic Levels: 0  
                                                                                   Logic: 0.221ns(25.638%), Route: 0.641ns(74.362%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        33.836      33.836 r                        
 V9                                                      0.000      33.836 r       sys_clk (port)   
                                   net (fanout=1)        0.044      33.880         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      34.614 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      34.614         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      34.652 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      34.825         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074      34.899 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      35.139         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      35.139 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.999      36.138         ntclkbufg_3      
 CLMA_186_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      36.410                          
 clock uncertainty                                      -0.150      36.260                          

 Setup time                                             -0.286      35.974                          

 Data required time                                                 35.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.974                          
 Data arrival time                                                  34.371                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.603                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.150  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.305
  Launch Clock Delay      :  2.727
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        30.768      30.768 r                        
 V9                                                      0.000      30.768 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.812         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      31.780 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.780         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      31.838 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      32.029         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      32.112 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      32.381         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      32.381 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.114      33.495         ntclkbufg_1      
 CLMA_186_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_186_12/Q0                    tco                   0.221      33.716 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.536      34.252         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_158_8/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  34.252         Logic Levels: 0  
                                                                                   Logic: 0.221ns(29.194%), Route: 0.536ns(70.806%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        33.836      33.836 r                        
 V9                                                      0.000      33.836 r       sys_clk (port)   
                                   net (fanout=1)        0.044      33.880         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      34.614 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      34.614         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      34.652 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      34.825         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074      34.899 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      35.139         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      35.139 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.002      36.141         ntclkbufg_3      
 CLMA_158_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      36.413                          
 clock uncertainty                                      -0.150      36.263                          

 Setup time                                             -0.270      35.993                          

 Data required time                                                 35.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.993                          
 Data arrival time                                                  34.252                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.741                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.157  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.298
  Launch Clock Delay      :  2.727
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        30.768      30.768 r                        
 V9                                                      0.000      30.768 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.812         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      31.780 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.780         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      31.838 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      32.029         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      32.112 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      32.381         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      32.381 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.114      33.495         ntclkbufg_1      
 CLMA_186_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_186_12/Q0                    tco                   0.221      33.716 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.507      34.223         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_166_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  34.223         Logic Levels: 0  
                                                                                   Logic: 0.221ns(30.357%), Route: 0.507ns(69.643%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        33.836      33.836 r                        
 V9                                                      0.000      33.836 r       sys_clk (port)   
                                   net (fanout=1)        0.044      33.880         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      34.614 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      34.614         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      34.652 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      34.825         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074      34.899 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      35.139         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      35.139 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.995      36.134         ntclkbufg_3      
 CLMS_166_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      36.406                          
 clock uncertainty                                      -0.150      36.256                          

 Setup time                                             -0.270      35.986                          

 Data required time                                                 35.986                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.986                          
 Data arrival time                                                  34.223                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.763                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.164  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.737
  Launch Clock Delay      :  2.301
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.994       2.301         ntclkbufg_1      
 CLMA_186_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_186_12/Q0                    tco                   0.182       2.483 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.299       2.782         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_198_8/C4                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.782         Logic Levels: 0  
                                                                                   Logic: 0.182ns(37.838%), Route: 0.299ns(62.162%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.128       2.737         ntclkbufg_3      
 CLMA_198_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272       2.465                          
 clock uncertainty                                       0.150       2.615                          

 Hold time                                              -0.040       2.575                          

 Data required time                                                  2.575                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.575                          
 Data arrival time                                                   2.782                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.207                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.151  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.724
  Launch Clock Delay      :  2.301
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.994       2.301         ntclkbufg_1      
 CLMA_186_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_186_12/Q0                    tco                   0.182       2.483 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.203       2.686         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_182_8/RS                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   2.686         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.273%), Route: 0.203ns(52.727%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.115       2.724         ntclkbufg_3      
 CLMA_182_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272       2.452                          
 clock uncertainty                                       0.150       2.602                          

 Hold time                                              -0.146       2.456                          

 Data required time                                                  2.456                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.456                          
 Data arrival time                                                   2.686                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.230                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.151  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.724
  Launch Clock Delay      :  2.301
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.994       2.301         ntclkbufg_1      
 CLMA_186_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_186_12/Q0                    tco                   0.182       2.483 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.203       2.686         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_182_8/RS                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   2.686         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.273%), Route: 0.203ns(52.727%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.115       2.724         ntclkbufg_3      
 CLMA_182_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272       2.452                          
 clock uncertainty                                       0.150       2.602                          

 Hold time                                              -0.146       2.456                          

 Data required time                                                  2.456                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.456                          
 Data arrival time                                                   2.686                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.230                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : ov5640_hdmi|cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.113
  Launch Clock Delay      :  3.646
  Clock Pessimism Removal :  0.495

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.438       2.553         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.553 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.093       3.646         ntclkbufg_2      
 CLMS_134_53/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_134_53/Q0                    tco                   0.221       3.867 f       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.677       4.544         u_ov5640_dri/u_cmos_capture_data/frame_val_flag
                                   td                    0.365       4.909 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.909         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4478
 CLMS_154_85/COUT                  td                    0.044       4.953 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.953         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4480
 CLMS_154_89/Y1                    td                    0.366       5.319 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.356       5.675         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2 [5]
 CLMA_154_84/Y3                    td                    0.151       5.826 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.454       6.280         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [5]
 CLMS_150_85/COUT                  td                    0.387       6.667 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.667         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [6]
                                   td                    0.044       6.711 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.711         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [10]
 CLMS_150_89/Y2                    td                    0.209       6.920 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.187       7.107         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173
 CLMS_150_97/A4                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.107         Logic Levels: 5  
                                                                                   Logic: 1.787ns(51.632%), Route: 1.674ns(48.368%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734    1000.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066    1000.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.271    1002.122         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000    1002.122 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.991    1003.113         ntclkbufg_2      
 CLMS_150_97/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.495    1003.608                          
 clock uncertainty                                      -0.050    1003.558                          

 Setup time                                             -0.093    1003.465                          

 Data required time                                               1003.465                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.465                          
 Data arrival time                                                   7.107                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.358                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L1
Path Group  : ov5640_hdmi|cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.105
  Launch Clock Delay      :  3.646
  Clock Pessimism Removal :  0.495

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.438       2.553         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.553 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.093       3.646         ntclkbufg_2      
 CLMS_134_53/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_134_53/Q0                    tco                   0.221       3.867 f       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.677       4.544         u_ov5640_dri/u_cmos_capture_data/frame_val_flag
                                   td                    0.365       4.909 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.909         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4478
 CLMS_154_85/COUT                  td                    0.044       4.953 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.953         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4480
                                   td                    0.044       4.997 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.997         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4482
 CLMS_154_89/COUT                  td                    0.044       5.041 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.041         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4484
                                   td                    0.044       5.085 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.085         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4486
 CLMS_154_93/Y3                    td                    0.365       5.450 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.350       5.800         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2 [11]
 CLMA_154_92/A1                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.800         Logic Levels: 3  
                                                                                   Logic: 1.127ns(52.321%), Route: 1.027ns(47.679%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734    1000.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066    1000.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.271    1002.122         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000    1002.122 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.983    1003.105         ntclkbufg_2      
 CLMA_154_92/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.495    1003.600                          
 clock uncertainty                                      -0.050    1003.550                          

 Setup time                                             -0.191    1003.359                          

 Data required time                                               1003.359                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.359                          
 Data arrival time                                                   5.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.559                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : ov5640_hdmi|cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.113
  Launch Clock Delay      :  3.646
  Clock Pessimism Removal :  0.495

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.438       2.553         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.553 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.093       3.646         ntclkbufg_2      
 CLMS_134_53/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_134_53/Q0                    tco                   0.221       3.867 f       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.677       4.544         u_ov5640_dri/u_cmos_capture_data/frame_val_flag
                                   td                    0.365       4.909 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.909         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4478
 CLMS_154_85/COUT                  td                    0.044       4.953 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.953         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4480
                                   td                    0.044       4.997 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.997         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4482
 CLMS_154_89/COUT                  td                    0.044       5.041 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.041         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4484
                                   td                    0.044       5.085 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.085         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4486
 CLMS_154_93/COUT                  td                    0.044       5.129 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.129         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4488
 CLMS_154_97/Y1                    td                    0.366       5.495 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[13]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.265       5.760         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2 [13]
 CLMS_150_97/A1                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.760         Logic Levels: 4  
                                                                                   Logic: 1.172ns(55.440%), Route: 0.942ns(44.560%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734    1000.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066    1000.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.271    1002.122         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000    1002.122 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.991    1003.113         ntclkbufg_2      
 CLMS_150_97/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.495    1003.608                          
 clock uncertainty                                      -0.050    1003.558                          

 Setup time                                             -0.191    1003.367                          

 Data required time                                               1003.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.367                          
 Data arrival time                                                   5.760                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.607                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/cam_data_d0[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cmos_data_t[11]/opit_0/D
Path Group  : ov5640_hdmi|cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.656
  Launch Clock Delay      :  3.105
  Clock Pessimism Removal :  -0.535

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.271       2.122         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.122 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.983       3.105         ntclkbufg_2      
 CLMS_138_81/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[3]/opit_0_L5Q_perm/CLK

 CLMS_138_81/Q0                    tco                   0.179       3.284 f       u_ov5640_dri/u_cmos_capture_data/cam_data_d0[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.132       3.416         u_ov5640_dri/u_cmos_capture_data/cam_data_d0 [3]
 CLMA_138_80/CD                                                            f       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[11]/opit_0/D

 Data arrival time                                                   3.416         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.556%), Route: 0.132ns(42.444%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.438       2.553         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.553 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.103       3.656         ntclkbufg_2      
 CLMA_138_80/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[11]/opit_0/CLK
 clock pessimism                                        -0.535       3.121                          
 clock uncertainty                                       0.000       3.121                          

 Hold time                                               0.040       3.161                          

 Data required time                                                  3.161                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.161                          
 Data arrival time                                                   3.416                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : ov5640_hdmi|cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.643
  Launch Clock Delay      :  3.092
  Clock Pessimism Removal :  -0.551

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.271       2.122         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.122 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.970       3.092         ntclkbufg_2      
 CLMA_138_52/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_138_52/Q3                    tco                   0.178       3.270 f       u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.062       3.332         u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt [0]
 CLMA_138_52/D4                                                            f       u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.332         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.167%), Route: 0.062ns(25.833%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.438       2.553         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.553 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.090       3.643         ntclkbufg_2      
 CLMA_138_52/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.551       3.092                          
 clock uncertainty                                       0.000       3.092                          

 Hold time                                              -0.028       3.064                          

 Data required time                                                  3.064                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.064                          
 Data arrival time                                                   3.332                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[2]/opit_0_L5Q_perm/L4
Path Group  : ov5640_hdmi|cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.643
  Launch Clock Delay      :  3.092
  Clock Pessimism Removal :  -0.550

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.271       2.122         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.122 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.970       3.092         ntclkbufg_2      
 CLMA_138_52/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_138_52/Q0                    tco                   0.179       3.271 f       u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.061       3.332         u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt [1]
 CLMA_138_52/B4                                                            f       u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.332         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.438       2.553         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.553 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.090       3.643         ntclkbufg_2      
 CLMA_138_52/CLK                                                           r       u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.550       3.093                          
 clock uncertainty                                       0.000       3.093                          

 Hold time                                              -0.029       3.064                          

 Data required time                                                  3.064                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.064                          
 Data arrival time                                                   3.332                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[2]/opit_0_A2Q21/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.287
  Launch Clock Delay      :  2.699
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.086       2.699         ntclkbufg_1      
 CLMA_158_41/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[2]/opit_0_A2Q21/CLK

 CLMA_158_41/Q1                    tco                   0.223       2.922 f       u_hdmi_top/u_video_driver/cnt_v[2]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.257       3.179         u_hdmi_top/u_video_driver/cnt_v [2]
 CLMA_158_44/Y0                    td                    0.380       3.559 f       u_hdmi_top/u_video_driver/N6_mux8_8/gateop_perm/Z
                                   net (fanout=1)        1.476       5.035         u_hdmi_top/u_video_driver/_N42611
 CLMA_78_128/Y6CD                  td                    0.103       5.138 f       CLKROUTE_7/Z     
                                   net (fanout=1)        0.283       5.421         ntR1170          
 CLMA_82_128/Y6CD                  td                    0.103       5.524 f       CLKROUTE_6/Z     
                                   net (fanout=1)        1.301       6.825         ntR1169          
 CLMA_82_108/Y6CD                  td                    0.103       6.928 f       CLKROUTE_5/Z     
                                   net (fanout=1)        3.122      10.050         ntR1168          
 CLMA_158_48/Y0                    td                    0.150      10.200 f       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.571      10.771         video_vs         
 CLMA_174_17/CD                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/D

 Data arrival time                                                  10.771         Logic Levels: 5  
                                                                                   Logic: 1.062ns(13.157%), Route: 7.010ns(86.843%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 V9                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.044      15.428         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      16.162 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.162         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      16.200 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      16.373         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      16.451 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      16.691         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      16.691 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.980      17.671         ntclkbufg_1      
 CLMA_174_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/CLK
 clock pessimism                                         0.370      18.041                          
 clock uncertainty                                      -0.150      17.891                          

 Setup time                                              0.024      17.915                          

 Data required time                                                 17.915                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.915                          
 Data arrival time                                                  10.771                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.144                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/n1d[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.117  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.280
  Launch Clock Delay      :  2.703
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.090       2.703         ntclkbufg_1      
 DRM_210_192/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_210_192/QB0[1]                tco                   1.780       4.483 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/QB0[1]
                                   net (fanout=3)        1.531       6.014         rd_data[7]       
 CLMA_198_68/Y0                    td                    0.264       6.278 f       u_hdmi_top/u_rgb2dvi_0/encoder_g/N275_sum0/gateop_perm/Z
                                   net (fanout=1)        0.152       6.430         u_hdmi_top/u_rgb2dvi_0/encoder_g/N275 [0]
 CLMA_198_68/Y2                    td                    0.264       6.694 f       u_hdmi_top/u_rgb2dvi_0/encoder_g/N14_1_ac1/gateop_perm/Z
                                   net (fanout=1)        0.548       7.242         u_hdmi_top/u_rgb2dvi_0/encoder_g/_N1309
 CLMA_186_32/B4                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_g/n1d[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.242         Logic Levels: 2  
                                                                                   Logic: 2.308ns(50.848%), Route: 2.231ns(49.152%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 V9                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.044      15.428         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      16.162 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.162         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      16.200 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      16.373         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      16.451 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      16.691         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      16.691 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.973      17.664         ntclkbufg_1      
 CLMA_186_32/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/n1d[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.306      17.970                          
 clock uncertainty                                      -0.150      17.820                          

 Setup time                                             -0.079      17.741                          

 Data required time                                                 17.741                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.741                          
 Data arrival time                                                   7.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.499                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[4]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.306
  Launch Clock Delay      :  2.750
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.137       2.750         ntclkbufg_1      
 CLMA_214_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m[1]/opit_0_L5Q_perm/CLK

 CLMA_214_12/Q0                    tco                   0.221       2.971 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.366       3.337         u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m [1]
 CLMS_206_13/Y1                    td                    0.444       3.781 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.255       4.036         _N11             
 CLMA_202_17/Y2                    td                    0.162       4.198 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N95/gateop_perm/Z
                                   net (fanout=2)        0.149       4.347         u_hdmi_top/u_rgb2dvi_0/encoder_r/decision2
 CLMA_202_17/Y1                    td                    0.151       4.498 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N214_1/gateop_perm/Z
                                   net (fanout=10)       0.264       4.762         u_hdmi_top/u_rgb2dvi_0/encoder_r/N201
 CLMS_206_17/Y1                    td                    0.151       4.913 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.258       5.171         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb11 [1]
                                   td                    0.365       5.536 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_7_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.536         u_hdmi_top/u_rgb2dvi_0/encoder_r/_N5115
 CLMA_206_20/Y3                    td                    0.387       5.923 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_7_3/gateop_A2/Y1
                                   net (fanout=2)        0.160       6.083         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb12 [3]
 CLMA_202_21/COUT                  td                    0.391       6.474 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.474         u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.co [4]
 CLMA_202_25/Y0                    td                    0.206       6.680 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.fsub_5/gateop/Y
                                   net (fanout=1)        0.254       6.934         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb7 [4]
 CLMA_202_20/A4                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.934         Logic Levels: 7  
                                                                                   Logic: 2.478ns(59.226%), Route: 1.706ns(40.774%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 V9                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.044      15.428         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      16.162 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.162         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      16.200 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      16.373         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      16.451 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      16.691         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      16.691 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.999      17.690         ntclkbufg_1      
 CLMA_202_20/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      18.060                          
 clock uncertainty                                      -0.150      17.910                          

 Setup time                                             -0.079      17.831                          

 Data required time                                                 17.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.831                          
 Data arrival time                                                   6.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.897                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_g/din_q[3]/opit_0_inv/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m_reg[5]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.714
  Launch Clock Delay      :  2.288
  Clock Pessimism Removal :  -0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.981       2.288         ntclkbufg_1      
 CLMA_186_24/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/din_q[3]/opit_0_inv/CLK

 CLMA_186_24/Q1                    tco                   0.180       2.468 f       u_hdmi_top/u_rgb2dvi_0/encoder_g/din_q[3]/opit_0_inv/Q
                                   net (fanout=7)        0.063       2.531         u_hdmi_top/u_rgb2dvi_0/encoder_g/din_q [3]
 CLMA_186_25/C4                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m_reg[5]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.531         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.074%), Route: 0.063ns(25.926%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.101       2.714         ntclkbufg_1      
 CLMA_186_25/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/q_m_reg[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.410       2.304                          
 clock uncertainty                                       0.000       2.304                          

 Hold time                                              -0.028       2.276                          

 Data required time                                                  2.276                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.276                          
 Data arrival time                                                   2.531                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADB0[12]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.733
  Launch Clock Delay      :  2.296
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.989       2.296         ntclkbufg_1      
 CLMA_206_156/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21/CLK

 CLMA_206_156/Q3                   tco                   0.182       2.478 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=12)       0.206       2.684         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/rd_addr [11]
 DRM_210_148/ADB0[12]                                                      r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADB0[12]

 Data arrival time                                                   2.684         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.907%), Route: 0.206ns(53.093%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.120       2.733         ntclkbufg_1      
 DRM_210_148/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.370       2.363                          
 clock uncertainty                                       0.000       2.363                          

 Hold time                                               0.061       2.424                          

 Data required time                                                  2.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.424                          
 Data arrival time                                                   2.684                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADB0[10]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.733
  Launch Clock Delay      :  2.296
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.989       2.296         ntclkbufg_1      
 CLMA_206_156/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/CLK

 CLMA_206_156/Q1                   tco                   0.184       2.480 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/Q1
                                   net (fanout=12)       0.208       2.688         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/rd_addr [9]
 DRM_210_148/ADB0[10]                                                      r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADB0[10]

 Data arrival time                                                   2.688         Logic Levels: 0  
                                                                                   Logic: 0.184ns(46.939%), Route: 0.208ns(53.061%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.120       2.733         ntclkbufg_1      
 DRM_210_148/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.370       2.363                          
 clock uncertainty                                       0.000       2.363                          

 Hold time                                               0.061       2.424                          

 Data required time                                                  2.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.424                          
 Data arrival time                                                   2.688                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.264                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.431  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.277
  Launch Clock Delay      :  4.980
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            230.000     230.000 r                        
 V9                                                      0.000     230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968     231.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058     231.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191     231.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089     231.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269     231.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     231.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204     232.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094     232.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292     233.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268     233.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     233.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     233.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413     233.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000     233.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.090     234.980         ntclkbufg_0      
 CLMA_194_164/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK

 CLMA_194_164/Q2                   tco                   0.223     235.203 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.079     235.282         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [10]
 CLMS_194_165/M1                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D

 Data arrival time                                                 235.282         Logic Levels: 0  
                                                                                   Logic: 0.223ns(73.841%), Route: 0.079ns(26.159%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       230.760     230.760 r                        
 V9                                                      0.000     230.760 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.804         sys_clk          
 IOBS_128_0/DIN                    td                    0.734     231.538 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.538         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038     231.576 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173     231.749         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078     231.827 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240     232.067         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     232.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.970     233.037         ntclkbufg_1      
 CLMS_194_165/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.272     233.309                          
 clock uncertainty                                      -0.150     233.159                          

 Setup time                                             -0.068     233.091                          

 Data required time                                                233.091                          
----------------------------------------------------------------------------------------------------
 Data required time                                                233.091                          
 Data arrival time                                                 235.282                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.191                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.430  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.295
  Launch Clock Delay      :  4.997
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            230.000     230.000 r                        
 V9                                                      0.000     230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968     231.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058     231.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191     231.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089     231.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269     231.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     231.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204     232.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094     232.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292     233.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268     233.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     233.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     233.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413     233.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000     233.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.107     234.997         ntclkbufg_0      
 CLMA_194_148/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q/CLK

 CLMA_194_148/Q2                   tco                   0.223     235.220 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q/Q
                                   net (fanout=1)        0.079     235.299         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [5]
 CLMS_194_149/M1                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                 235.299         Logic Levels: 0  
                                                                                   Logic: 0.223ns(73.841%), Route: 0.079ns(26.159%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       230.760     230.760 r                        
 V9                                                      0.000     230.760 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.804         sys_clk          
 IOBS_128_0/DIN                    td                    0.734     231.538 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.538         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038     231.576 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173     231.749         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078     231.827 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240     232.067         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     232.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.988     233.055         ntclkbufg_1      
 CLMS_194_149/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                         0.272     233.327                          
 clock uncertainty                                      -0.150     233.177                          

 Setup time                                             -0.068     233.109                          

 Data required time                                                233.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                233.109                          
 Data arrival time                                                 235.299                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.190                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.430  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.286
  Launch Clock Delay      :  4.988
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            230.000     230.000 r                        
 V9                                                      0.000     230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968     231.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058     231.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191     231.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089     231.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269     231.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     231.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204     232.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094     232.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292     233.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268     233.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     233.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     233.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413     233.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000     233.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.098     234.988         ntclkbufg_0      
 CLMS_194_157/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK

 CLMS_194_157/Q0                   tco                   0.221     235.209 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.081     235.290         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [7]
 CLMA_194_156/M0                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D

 Data arrival time                                                 235.290         Logic Levels: 0  
                                                                                   Logic: 0.221ns(73.179%), Route: 0.081ns(26.821%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       230.760     230.760 r                        
 V9                                                      0.000     230.760 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.804         sys_clk          
 IOBS_128_0/DIN                    td                    0.734     231.538 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.538         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038     231.576 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173     231.749         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078     231.827 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240     232.067         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     232.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.979     233.046         ntclkbufg_1      
 CLMA_194_156/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
 clock pessimism                                         0.272     233.318                          
 clock uncertainty                                      -0.150     233.168                          

 Setup time                                             -0.068     233.100                          

 Data required time                                                233.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                233.100                          
 Data arrival time                                                 235.290                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.190                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.875  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.720
  Launch Clock Delay      :  4.323
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            200.000     200.000 r                        
 V9                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734     200.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038     200.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173     200.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084     201.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240     201.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     201.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076     202.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089     202.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274     202.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200     202.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     202.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     202.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383     203.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000     203.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     0.988     204.323         ntclkbufg_0      
 CLMA_194_148/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMA_194_148/Q3                   tco                   0.178     204.501 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058     204.559         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [1]
 CLMS_194_149/AD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                 204.559         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 V9                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.036         sys_clk          
 IOBS_128_0/DIN                    td                    0.968     201.004 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.004         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058     201.062 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191     201.253         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083     201.336 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269     201.605         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     201.605 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.107     202.712         ntclkbufg_1      
 CLMS_194_149/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.272     202.440                          
 clock uncertainty                                       0.150     202.590                          

 Hold time                                               0.040     202.630                          

 Data required time                                                202.630                          
----------------------------------------------------------------------------------------------------
 Data required time                                                202.630                          
 Data arrival time                                                 204.559                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.929                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.874  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.724
  Launch Clock Delay      :  4.326
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            200.000     200.000 r                        
 V9                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734     200.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038     200.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173     200.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084     201.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240     201.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     201.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076     202.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089     202.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274     202.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200     202.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     202.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     202.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383     203.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000     203.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     0.991     204.326         ntclkbufg_0      
 CLMA_198_148/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK

 CLMA_198_148/Q2                   tco                   0.180     204.506 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058     204.564         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [0]
 CLMS_198_149/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D

 Data arrival time                                                 204.564         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 V9                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.036         sys_clk          
 IOBS_128_0/DIN                    td                    0.968     201.004 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.004         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058     201.062 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191     201.253         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083     201.336 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269     201.605         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     201.605 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.111     202.716         ntclkbufg_1      
 CLMS_198_149/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.272     202.444                          
 clock uncertainty                                       0.150     202.594                          

 Hold time                                               0.040     202.634                          

 Data required time                                                202.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                202.634                          
 Data arrival time                                                 204.564                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.930                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.874  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.716
  Launch Clock Delay      :  4.318
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            200.000     200.000 r                        
 V9                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734     200.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038     200.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173     200.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084     201.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240     201.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     201.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076     202.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089     202.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274     202.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200     202.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     202.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     202.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383     203.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000     203.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     0.983     204.318         ntclkbufg_0      
 CLMS_194_153/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMS_194_153/Q2                   tco                   0.180     204.498 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.060     204.558         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [4]
 CLMA_194_152/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                 204.558         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.000%), Route: 0.060ns(25.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 V9                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.036         sys_clk          
 IOBS_128_0/DIN                    td                    0.968     201.004 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.004         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058     201.062 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191     201.253         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083     201.336 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269     201.605         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     201.605 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.103     202.708         ntclkbufg_1      
 CLMA_194_152/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                        -0.272     202.436                          
 clock uncertainty                                       0.150     202.586                          

 Hold time                                               0.040     202.626                          

 Data required time                                                202.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                202.626                          
 Data arrival time                                                 204.558                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.932                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[40]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.356
  Launch Clock Delay      :  4.950
  Clock Pessimism Removal :  0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.060       4.950         ntclkbufg_0      
 CLMA_174_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_69/Q0                    tco                   0.223       5.173 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=570)      1.071       6.244         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_214_40/RSCO                  td                    0.113       6.357 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[127]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.357         ntR369           
 CLMA_214_44/RSCO                  td                    0.113       6.470 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[110]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.470         ntR368           
 CLMA_214_48/RSCO                  td                    0.113       6.583 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[127]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       6.583         ntR367           
 CLMA_214_52/RSCO                  td                    0.113       6.696 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[127]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.696         ntR366           
 CLMA_214_56/RSCO                  td                    0.113       6.809 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[109]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.809         ntR365           
 CLMA_214_60/RSCO                  td                    0.113       6.922 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[111]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.922         ntR364           
 CLMA_214_68/RSCO                  td                    0.113       7.035 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[78]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.035         ntR363           
 CLMA_214_72/RSCO                  td                    0.113       7.148 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[120]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       7.148         ntR362           
 CLMA_214_76/RSCO                  td                    0.113       7.261 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[94]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.261         ntR361           
 CLMA_214_80/RSCO                  td                    0.113       7.374 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[90]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.374         ntR360           
 CLMA_214_84/RSCO                  td                    0.113       7.487 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[121]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       7.487         ntR359           
 CLMA_214_88/RSCO                  td                    0.113       7.600 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[113]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       7.600         ntR358           
 CLMA_214_92/RSCO                  td                    0.113       7.713 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[75]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       7.713         ntR357           
 CLMA_214_96/RSCO                  td                    0.113       7.826 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[56]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       7.826         ntR356           
 CLMA_214_100/RSCO                 td                    0.113       7.939 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[34]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       7.939         ntR355           
 CLMA_214_104/RSCO                 td                    0.113       8.052 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[35]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.052         ntR354           
 CLMA_214_108/RSCO                 td                    0.113       8.165 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[50]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       8.165         ntR353           
 CLMA_214_112/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[40]/opit_0_inv/RS

 Data arrival time                                                   8.165         Logic Levels: 17 
                                                                                   Logic: 2.144ns(66.687%), Route: 1.071ns(33.313%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.021      14.356         ntclkbufg_0      
 CLMA_214_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[40]/opit_0_inv/CLK
 clock pessimism                                         0.619      14.975                          
 clock uncertainty                                      -0.150      14.825                          

 Recovery time                                           0.000      14.825                          

 Data required time                                                 14.825                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.825                          
 Data arrival time                                                   8.165                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.660                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[42]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.356
  Launch Clock Delay      :  4.950
  Clock Pessimism Removal :  0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.060       4.950         ntclkbufg_0      
 CLMA_174_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_69/Q0                    tco                   0.223       5.173 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=570)      1.071       6.244         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_214_40/RSCO                  td                    0.113       6.357 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[127]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.357         ntR369           
 CLMA_214_44/RSCO                  td                    0.113       6.470 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[110]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.470         ntR368           
 CLMA_214_48/RSCO                  td                    0.113       6.583 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[127]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       6.583         ntR367           
 CLMA_214_52/RSCO                  td                    0.113       6.696 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[127]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.696         ntR366           
 CLMA_214_56/RSCO                  td                    0.113       6.809 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[109]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.809         ntR365           
 CLMA_214_60/RSCO                  td                    0.113       6.922 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[111]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.922         ntR364           
 CLMA_214_68/RSCO                  td                    0.113       7.035 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[78]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.035         ntR363           
 CLMA_214_72/RSCO                  td                    0.113       7.148 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[120]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       7.148         ntR362           
 CLMA_214_76/RSCO                  td                    0.113       7.261 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[94]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.261         ntR361           
 CLMA_214_80/RSCO                  td                    0.113       7.374 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[90]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.374         ntR360           
 CLMA_214_84/RSCO                  td                    0.113       7.487 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[121]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       7.487         ntR359           
 CLMA_214_88/RSCO                  td                    0.113       7.600 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[113]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       7.600         ntR358           
 CLMA_214_92/RSCO                  td                    0.113       7.713 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[75]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       7.713         ntR357           
 CLMA_214_96/RSCO                  td                    0.113       7.826 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[56]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       7.826         ntR356           
 CLMA_214_100/RSCO                 td                    0.113       7.939 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[34]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       7.939         ntR355           
 CLMA_214_104/RSCO                 td                    0.113       8.052 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[35]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.052         ntR354           
 CLMA_214_108/RSCO                 td                    0.113       8.165 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[50]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       8.165         ntR353           
 CLMA_214_112/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[42]/opit_0_inv/RS

 Data arrival time                                                   8.165         Logic Levels: 17 
                                                                                   Logic: 2.144ns(66.687%), Route: 1.071ns(33.313%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.021      14.356         ntclkbufg_0      
 CLMA_214_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[42]/opit_0_inv/CLK
 clock pessimism                                         0.619      14.975                          
 clock uncertainty                                      -0.150      14.825                          

 Recovery time                                           0.000      14.825                          

 Data required time                                                 14.825                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.825                          
 Data arrival time                                                   8.165                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.660                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[53]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.356
  Launch Clock Delay      :  4.950
  Clock Pessimism Removal :  0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.060       4.950         ntclkbufg_0      
 CLMA_174_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_69/Q0                    tco                   0.223       5.173 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=570)      1.071       6.244         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_214_40/RSCO                  td                    0.113       6.357 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[127]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.357         ntR369           
 CLMA_214_44/RSCO                  td                    0.113       6.470 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[110]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.470         ntR368           
 CLMA_214_48/RSCO                  td                    0.113       6.583 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[127]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       6.583         ntR367           
 CLMA_214_52/RSCO                  td                    0.113       6.696 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[127]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.696         ntR366           
 CLMA_214_56/RSCO                  td                    0.113       6.809 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[109]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.809         ntR365           
 CLMA_214_60/RSCO                  td                    0.113       6.922 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[111]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.922         ntR364           
 CLMA_214_68/RSCO                  td                    0.113       7.035 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[78]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.035         ntR363           
 CLMA_214_72/RSCO                  td                    0.113       7.148 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[120]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       7.148         ntR362           
 CLMA_214_76/RSCO                  td                    0.113       7.261 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[94]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.261         ntR361           
 CLMA_214_80/RSCO                  td                    0.113       7.374 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[90]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.374         ntR360           
 CLMA_214_84/RSCO                  td                    0.113       7.487 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[121]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       7.487         ntR359           
 CLMA_214_88/RSCO                  td                    0.113       7.600 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[113]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       7.600         ntR358           
 CLMA_214_92/RSCO                  td                    0.113       7.713 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[75]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       7.713         ntR357           
 CLMA_214_96/RSCO                  td                    0.113       7.826 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[56]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       7.826         ntR356           
 CLMA_214_100/RSCO                 td                    0.113       7.939 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[34]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       7.939         ntR355           
 CLMA_214_104/RSCO                 td                    0.113       8.052 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[35]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.052         ntR354           
 CLMA_214_108/RSCO                 td                    0.113       8.165 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[50]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       8.165         ntR353           
 CLMA_214_112/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[53]/opit_0_inv/RS

 Data arrival time                                                   8.165         Logic Levels: 17 
                                                                                   Logic: 2.144ns(66.687%), Route: 1.071ns(33.313%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.021      14.356         ntclkbufg_0      
 CLMA_214_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[53]/opit_0_inv/CLK
 clock pessimism                                         0.619      14.975                          
 clock uncertainty                                      -0.150      14.825                          

 Recovery time                                           0.000      14.825                          

 Data required time                                                 14.825                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.825                          
 Data arrival time                                                   8.165                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.660                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.041
  Launch Clock Delay      :  4.389
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.054       4.389         ntclkbufg_0      
 CLMS_238_125/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_238_125/Q2                   tco                   0.183       4.572 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.324       4.896         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_242_100/RST_TRAINING_N                                               r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                   4.896         Logic Levels: 0  
                                                                                   Logic: 0.183ns(36.095%), Route: 0.324ns(63.905%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.151       5.041         ntclkbufg_0      
 DQSL_242_100/CLK_REGIONAL                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/CLK_REGIONAL
 clock pessimism                                        -0.619       4.422                          
 clock uncertainty                                       0.000       4.422                          

 Removal time                                           -0.007       4.415                          

 Data required time                                                  4.415                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.415                          
 Data arrival time                                                   4.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.481                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST_TRAINING_N
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.088  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.032
  Launch Clock Delay      :  4.389
  Clock Pessimism Removal :  -0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.054       4.389         ntclkbufg_0      
 CLMS_238_125/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_238_125/Q2                   tco                   0.183       4.572 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.384       4.956         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_242_152/RST_TRAINING_N                                               r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST_TRAINING_N

 Data arrival time                                                   4.956         Logic Levels: 0  
                                                                                   Logic: 0.183ns(32.275%), Route: 0.384ns(67.725%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.142       5.032         ntclkbufg_0      
 DQSL_242_152/CLK_REGIONAL                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/CLK_REGIONAL
 clock pessimism                                        -0.555       4.477                          
 clock uncertainty                                       0.000       4.477                          

 Removal time                                           -0.007       4.470                          

 Data required time                                                  4.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.470                          
 Data arrival time                                                   4.956                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.486                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[9]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.974
  Launch Clock Delay      :  4.276
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     0.941       4.276         ntclkbufg_0      
 CLMA_174_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_69/Q0                    tco                   0.182       4.458 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=570)      0.313       4.771         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_198_69/RSCO                  td                    0.092       4.863 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[105]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.863         ntR555           
 CLMS_198_73/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[9]/opit_0_inv/RS

 Data arrival time                                                   4.863         Logic Levels: 1  
                                                                                   Logic: 0.274ns(46.678%), Route: 0.313ns(53.322%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.084       4.974         ntclkbufg_0      
 CLMS_198_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[9]/opit_0_inv/CLK
 clock pessimism                                        -0.619       4.355                          
 clock uncertainty                                       0.000       4.355                          

 Removal time                                            0.000       4.355                          

 Data required time                                                  4.355                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.355                          
 Data arrival time                                                   4.863                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.508                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[7]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    1.920  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.353
  Launch Clock Delay      :  2.739
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.120       2.739         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_138_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_138_96/Q0                    tco                   0.221       2.960 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=535)      7.033       9.993         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_138_112/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[7]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.993         Logic Levels: 0  
                                                                                   Logic: 0.221ns(3.047%), Route: 7.033ns(96.953%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.018      14.353         ntclkbufg_0      
 CLMA_138_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      14.659                          
 clock uncertainty                                      -0.150      14.509                          

 Recovery time                                          -0.476      14.033                          

 Data required time                                                 14.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.033                          
 Data arrival time                                                   9.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.040                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_len[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    1.920  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.353
  Launch Clock Delay      :  2.739
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.120       2.739         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_138_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_138_96/Q0                    tco                   0.221       2.960 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=535)      7.033       9.993         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_138_112/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_len[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.993         Logic Levels: 0  
                                                                                   Logic: 0.221ns(3.047%), Route: 7.033ns(96.953%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.018      14.353         ntclkbufg_0      
 CLMA_138_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_len[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      14.659                          
 clock uncertainty                                      -0.150      14.509                          

 Recovery time                                          -0.476      14.033                          

 Data required time                                                 14.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.033                          
 Data arrival time                                                   9.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.040                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[32]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    1.907  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.340
  Launch Clock Delay      :  2.739
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.120       2.739         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_138_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_138_96/Q0                    tco                   0.221       2.960 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=535)      6.868       9.828         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_138_144/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[32]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.828         Logic Levels: 0  
                                                                                   Logic: 0.221ns(3.118%), Route: 6.868ns(96.882%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.005      14.340         ntclkbufg_0      
 CLMA_138_144/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[32]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      14.646                          
 clock uncertainty                                      -0.150      14.496                          

 Recovery time                                          -0.476      14.020                          

 Data required time                                                 14.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.020                          
 Data arrival time                                                   9.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.192                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_AQ/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.006
  Launch Clock Delay      :  2.314
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.001       2.314         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_138_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_138_96/Q0                    tco                   0.182       2.496 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=535)      3.015       5.511         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_178_112/RSCO                 td                    0.092       5.603 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       5.603         ntR158           
 CLMA_178_116/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_AQ/RS

 Data arrival time                                                   5.603         Logic Levels: 1  
                                                                                   Logic: 0.274ns(8.331%), Route: 3.015ns(91.669%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.116       5.006         ntclkbufg_0      
 CLMA_178_116/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_AQ/CLK
 clock pessimism                                        -0.306       4.700                          
 clock uncertainty                                       0.150       4.850                          

 Removal time                                            0.000       4.850                          

 Data required time                                                  4.850                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.850                          
 Data arrival time                                                   5.603                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.753                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[4]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.390  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.010
  Launch Clock Delay      :  2.314
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.001       2.314         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_138_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_138_96/Q0                    tco                   0.182       2.496 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=535)      3.015       5.511         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_178_112/RSCO                 td                    0.092       5.603 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       5.603         ntR158           
 CLMA_178_116/RSCO                 td                    0.092       5.695 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000       5.695         ntR157           
 CLMA_178_120/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[4]/opit_0_inv/RS

 Data arrival time                                                   5.695         Logic Levels: 2  
                                                                                   Logic: 0.366ns(10.825%), Route: 3.015ns(89.175%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.120       5.010         ntclkbufg_0      
 CLMA_178_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[4]/opit_0_inv/CLK
 clock pessimism                                        -0.306       4.704                          
 clock uncertainty                                       0.150       4.854                          

 Removal time                                            0.000       4.854                          

 Data required time                                                  4.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.854                          
 Data arrival time                                                   5.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.841                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[7]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.390  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.010
  Launch Clock Delay      :  2.314
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.001       2.314         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_138_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_138_96/Q0                    tco                   0.182       2.496 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=535)      3.015       5.511         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_178_112/RSCO                 td                    0.092       5.603 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       5.603         ntR158           
 CLMA_178_116/RSCO                 td                    0.092       5.695 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000       5.695         ntR157           
 CLMA_178_120/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[7]/opit_0_inv/RS

 Data arrival time                                                   5.695         Logic Levels: 2  
                                                                                   Logic: 0.366ns(10.825%), Route: 3.015ns(89.175%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.120       5.010         ntclkbufg_0      
 CLMA_178_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[7]/opit_0_inv/CLK
 clock pessimism                                        -0.306       4.704                          
 clock uncertainty                                       0.150       4.854                          

 Removal time                                            0.000       4.854                          

 Data required time                                                  4.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.854                          
 Data arrival time                                                   5.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.841                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.089  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.280
  Launch Clock Delay      :  2.739
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.120       2.739         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_138_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_138_96/Q0                    tco                   0.221       2.960 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=535)      1.017       3.977         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_206_68/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS

 Data arrival time                                                   3.977         Logic Levels: 0  
                                                                                   Logic: 0.221ns(17.851%), Route: 1.017ns(82.149%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.967      22.280         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_206_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
 clock pessimism                                         0.370      22.650                          
 clock uncertainty                                      -0.150      22.500                          

 Recovery time                                          -0.476      22.024                          

 Data required time                                                 22.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.024                          
 Data arrival time                                                   3.977                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.047                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.111  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.258
  Launch Clock Delay      :  2.739
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.120       2.739         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_138_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_138_96/Q0                    tco                   0.221       2.960 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=535)      0.969       3.929         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_178_68/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.929         Logic Levels: 0  
                                                                                   Logic: 0.221ns(18.571%), Route: 0.969ns(81.429%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.945      22.258         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.370      22.628                          
 clock uncertainty                                      -0.150      22.478                          

 Recovery time                                          -0.476      22.002                          

 Data required time                                                 22.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.002                          
 Data arrival time                                                   3.929                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.073                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.104  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.265
  Launch Clock Delay      :  2.739
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.120       2.739         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_138_96/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_138_96/Q0                    tco                   0.221       2.960 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=535)      0.840       3.800         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_166_72/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/RS

 Data arrival time                                                   3.800         Logic Levels: 0  
                                                                                   Logic: 0.221ns(20.829%), Route: 0.840ns(79.171%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.952      22.265         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/CLK
 clock pessimism                                         0.370      22.635                          
 clock uncertainty                                      -0.150      22.485                          

 Recovery time                                          -0.476      22.009                          

 Data required time                                                 22.009                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.009                          
 Data arrival time                                                   3.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.209                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.691
  Launch Clock Delay      :  2.259
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.946       2.259         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_174_72/Q1                    tco                   0.184       2.443 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.205       2.648         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMS_178_73/RSCO                  td                    0.092       2.740 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       2.740         ntR639           
 CLMS_178_77/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   2.740         Logic Levels: 1  
                                                                                   Logic: 0.276ns(57.380%), Route: 0.205ns(42.620%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.072       2.691         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_178_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.370       2.321                          
 clock uncertainty                                       0.000       2.321                          

 Removal time                                            0.000       2.321                          

 Data required time                                                  2.321                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.321                          
 Data arrival time                                                   2.740                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.419                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.691
  Launch Clock Delay      :  2.259
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.946       2.259         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_174_72/Q1                    tco                   0.184       2.443 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.205       2.648         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMS_178_73/RSCO                  td                    0.092       2.740 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       2.740         ntR639           
 CLMS_178_77/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RS

 Data arrival time                                                   2.740         Logic Levels: 1  
                                                                                   Logic: 0.276ns(57.380%), Route: 0.205ns(42.620%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.072       2.691         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_178_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/CLK
 clock pessimism                                        -0.370       2.321                          
 clock uncertainty                                       0.000       2.321                          

 Removal time                                            0.000       2.321                          

 Data required time                                                  2.321                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.321                          
 Data arrival time                                                   2.740                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.419                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.691
  Launch Clock Delay      :  2.259
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.946       2.259         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_174_72/Q1                    tco                   0.184       2.443 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.205       2.648         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMS_178_73/RSCO                  td                    0.092       2.740 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       2.740         ntR639           
 CLMS_178_77/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS

 Data arrival time                                                   2.740         Logic Levels: 1  
                                                                                   Logic: 0.276ns(57.380%), Route: 0.205ns(42.620%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.072       2.691         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_178_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.370       2.321                          
 clock uncertainty                                       0.000       2.321                          

 Removal time                                            0.000       2.321                          

 Data required time                                                  2.321                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.321                          
 Data arrival time                                                   2.740                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.419                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : ov5640_hdmi|cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.110
  Launch Clock Delay      :  3.660
  Clock Pessimism Removal :  0.495

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.438       2.553         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.553 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.107       3.660         ntclkbufg_2      
 CLMA_138_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_138_84/Q0                    tco                   0.221       3.881 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.152       4.033         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_138_84/Y3                    td                    0.151       4.184 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=42)       1.321       5.505         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_210_24/RSTA[0]                                                        f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.505         Logic Levels: 1  
                                                                                   Logic: 0.372ns(20.163%), Route: 1.473ns(79.837%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734    1000.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066    1000.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.271    1002.122         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000    1002.122 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.988    1003.110         ntclkbufg_2      
 DRM_210_24/CLKA[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.495    1003.605                          
 clock uncertainty                                      -0.050    1003.555                          

 Recovery time                                          -0.088    1003.467                          

 Data required time                                               1003.467                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.467                          
 Data arrival time                                                   5.505                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.962                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : ov5640_hdmi|cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.149
  Launch Clock Delay      :  3.660
  Clock Pessimism Removal :  0.495

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.438       2.553         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.553 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.107       3.660         ntclkbufg_2      
 CLMA_138_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_138_84/Q0                    tco                   0.221       3.881 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.152       4.033         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_138_84/Y3                    td                    0.151       4.184 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=42)       1.016       5.200         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_210_108/RSTA[0]                                                       f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.200         Logic Levels: 1  
                                                                                   Logic: 0.372ns(24.156%), Route: 1.168ns(75.844%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734    1000.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066    1000.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.271    1002.122         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000    1002.122 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.027    1003.149         ntclkbufg_2      
 DRM_210_108/CLKA[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.495    1003.644                          
 clock uncertainty                                      -0.050    1003.594                          

 Recovery time                                          -0.088    1003.506                          

 Data required time                                               1003.506                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.506                          
 Data arrival time                                                   5.200                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.306                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RS
Path Group  : ov5640_hdmi|cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.104
  Launch Clock Delay      :  3.660
  Clock Pessimism Removal :  0.495

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.438       2.553         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.553 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.107       3.660         ntclkbufg_2      
 CLMA_138_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_138_84/Q0                    tco                   0.221       3.881 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.152       4.033         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_138_84/Y3                    td                    0.151       4.184 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=42)       0.483       4.667         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_150_89/RS                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.667         Logic Levels: 1  
                                                                                   Logic: 0.372ns(36.941%), Route: 0.635ns(63.059%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734    1000.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066    1000.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.271    1002.122         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000    1002.122 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.982    1003.104         ntclkbufg_2      
 CLMS_150_89/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.495    1003.599                          
 clock uncertainty                                      -0.050    1003.549                          

 Recovery time                                          -0.476    1003.073                          

 Data required time                                               1003.073                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.073                          
 Data arrival time                                                   4.667                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.406                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : ov5640_hdmi|cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.675
  Launch Clock Delay      :  3.110
  Clock Pessimism Removal :  -0.495

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.271       2.122         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.122 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.988       3.110         ntclkbufg_2      
 CLMA_138_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_138_84/Q0                    tco                   0.182       3.292 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.127       3.419         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_138_84/Y3                    td                    0.130       3.549 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=42)       0.281       3.830         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_142_88/RSTA[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.830         Logic Levels: 1  
                                                                                   Logic: 0.312ns(43.333%), Route: 0.408ns(56.667%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.438       2.553         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.553 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.122       3.675         ntclkbufg_2      
 DRM_142_88/CLKA[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.495       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Removal time                                           -0.060       3.120                          

 Data required time                                                  3.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.120                          
 Data arrival time                                                   3.830                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.710                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : ov5640_hdmi|cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.653
  Launch Clock Delay      :  3.110
  Clock Pessimism Removal :  -0.495

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.271       2.122         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.122 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.988       3.110         ntclkbufg_2      
 CLMA_138_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_138_84/Q0                    tco                   0.182       3.292 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.127       3.419         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_138_84/Y3                    td                    0.130       3.549 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=42)       0.294       3.843         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_142_68/RSTA[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.843         Logic Levels: 1  
                                                                                   Logic: 0.312ns(42.565%), Route: 0.421ns(57.435%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.438       2.553         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.553 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.100       3.653         ntclkbufg_2      
 DRM_142_68/CLKA[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.495       3.158                          
 clock uncertainty                                       0.000       3.158                          

 Removal time                                           -0.060       3.098                          

 Data required time                                                  3.098                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.098                          
 Data arrival time                                                   3.843                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.745                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS
Path Group  : ov5640_hdmi|cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.651
  Launch Clock Delay      :  3.110
  Clock Pessimism Removal :  -0.495

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.271       2.122         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.122 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      0.988       3.110         ntclkbufg_2      
 CLMA_138_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_138_84/Q0                    tco                   0.182       3.292 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.127       3.419         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_138_84/Y3                    td                    0.130       3.549 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=42)       0.338       3.887         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_154_85/RSCO                  td                    0.085       3.972 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.972         ntR91            
 CLMS_154_89/RSCI                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.972         Logic Levels: 2  
                                                                                   Logic: 0.397ns(46.056%), Route: 0.465ns(53.944%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.438       2.553         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.553 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=100)      1.098       3.651         ntclkbufg_2      
 CLMS_154_89/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.495       3.156                          
 clock uncertainty                                       0.000       3.156                          

 Removal time                                            0.000       3.156                          

 Data required time                                                  3.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.156                          
 Data arrival time                                                   3.972                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.816                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -2.470  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.301
  Launch Clock Delay      :  5.043
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            230.000     230.000 r                        
 V9                                                      0.000     230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968     231.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058     231.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191     231.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089     231.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269     231.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     231.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204     232.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094     232.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292     233.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268     233.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     233.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     233.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413     233.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000     233.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.153     235.043         ntclkbufg_0      
 CLMA_130_120/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_130_120/Q0                   tco                   0.221     235.264 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.365     235.629         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_122_117/Y0                   td                    0.150     235.779 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=63)       1.241     237.020         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_186_12/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/RS

 Data arrival time                                                 237.020         Logic Levels: 1  
                                                                                   Logic: 0.371ns(18.766%), Route: 1.606ns(81.234%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       230.760     230.760 r                        
 V9                                                      0.000     230.760 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.804         sys_clk          
 IOBS_128_0/DIN                    td                    0.734     231.538 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.538         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038     231.576 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173     231.749         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078     231.827 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240     232.067         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     232.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.994     233.061         ntclkbufg_1      
 CLMA_186_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/CLK
 clock pessimism                                         0.272     233.333                          
 clock uncertainty                                      -0.150     233.183                          

 Recovery time                                          -0.476     232.707                          

 Data required time                                                232.707                          
----------------------------------------------------------------------------------------------------
 Data required time                                                232.707                          
 Data arrival time                                                 237.020                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -2.470  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.301
  Launch Clock Delay      :  5.043
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            230.000     230.000 r                        
 V9                                                      0.000     230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968     231.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058     231.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191     231.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089     231.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269     231.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     231.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204     232.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094     232.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292     233.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268     233.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     233.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     233.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413     233.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000     233.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.153     235.043         ntclkbufg_0      
 CLMA_130_120/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_130_120/Q0                   tco                   0.221     235.264 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.365     235.629         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_122_117/Y0                   td                    0.150     235.779 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=63)       1.241     237.020         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_186_12/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/RS

 Data arrival time                                                 237.020         Logic Levels: 1  
                                                                                   Logic: 0.371ns(18.766%), Route: 1.606ns(81.234%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       230.760     230.760 r                        
 V9                                                      0.000     230.760 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.804         sys_clk          
 IOBS_128_0/DIN                    td                    0.734     231.538 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.538         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038     231.576 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173     231.749         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078     231.827 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240     232.067         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     232.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.994     233.061         ntclkbufg_1      
 CLMA_186_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
 clock pessimism                                         0.272     233.333                          
 clock uncertainty                                      -0.150     233.183                          

 Recovery time                                          -0.476     232.707                          

 Data required time                                                232.707                          
----------------------------------------------------------------------------------------------------
 Data required time                                                232.707                          
 Data arrival time                                                 237.020                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_video_driver/video_en/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -2.495  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.276
  Launch Clock Delay      :  5.043
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            230.000     230.000 r                        
 V9                                                      0.000     230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968     231.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058     231.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191     231.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089     231.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269     231.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     231.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204     232.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094     232.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292     233.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268     233.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     233.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     233.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413     233.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000     233.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.153     235.043         ntclkbufg_0      
 CLMA_130_120/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_130_120/Q0                   tco                   0.221     235.264 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.365     235.629         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_122_117/Y0                   td                    0.150     235.779 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=63)       1.184     236.963         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_182_33/RS                                                            f       u_hdmi_top/u_video_driver/video_en/opit_0/RS

 Data arrival time                                                 236.963         Logic Levels: 1  
                                                                                   Logic: 0.371ns(19.323%), Route: 1.549ns(80.677%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       230.760     230.760 r                        
 V9                                                      0.000     230.760 r       sys_clk (port)   
                                   net (fanout=1)        0.044     230.804         sys_clk          
 IOBS_128_0/DIN                    td                    0.734     231.538 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.538         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038     231.576 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173     231.749         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078     231.827 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240     232.067         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     232.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.969     233.036         ntclkbufg_1      
 CLMS_182_33/CLK                                                           r       u_hdmi_top/u_video_driver/video_en/opit_0/CLK
 clock pessimism                                         0.272     233.308                          
 clock uncertainty                                      -0.150     233.158                          

 Recovery time                                          -0.476     232.682                          

 Data required time                                                232.682                          
----------------------------------------------------------------------------------------------------
 Data required time                                                232.682                          
 Data arrival time                                                 236.963                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.281                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.885  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.725
  Launch Clock Delay      :  4.338
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            200.000     200.000 r                        
 V9                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734     200.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038     200.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173     200.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084     201.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240     201.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     201.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076     202.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089     202.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274     202.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200     202.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     202.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     202.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383     203.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000     203.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.003     204.338         ntclkbufg_0      
 CLMA_146_104/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_146_104/Q0                   tco                   0.182     204.520 r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.287     204.807         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMA_158_105/Y0                   td                    0.130     204.937 r       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=82)       0.588     205.525         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_210_88/RSTB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                 205.525         Logic Levels: 1  
                                                                                   Logic: 0.312ns(26.285%), Route: 0.875ns(73.715%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 V9                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.036         sys_clk          
 IOBS_128_0/DIN                    td                    0.968     201.004 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.004         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058     201.062 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191     201.253         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083     201.336 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269     201.605         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     201.605 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.112     202.717         ntclkbufg_1      
 DRM_210_88/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.272     202.445                          
 clock uncertainty                                       0.150     202.595                          

 Removal time                                           -0.063     202.532                          

 Data required time                                                202.532                          
----------------------------------------------------------------------------------------------------
 Data required time                                                202.532                          
 Data arrival time                                                 205.525                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.993                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.907  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.703
  Launch Clock Delay      :  4.338
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            200.000     200.000 r                        
 V9                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734     200.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038     200.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173     200.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084     201.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240     201.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     201.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076     202.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089     202.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274     202.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200     202.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     202.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     202.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383     203.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000     203.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.003     204.338         ntclkbufg_0      
 CLMA_146_104/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_146_104/Q0                   tco                   0.182     204.520 r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.287     204.807         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMA_158_105/Y0                   td                    0.130     204.937 r       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=82)       0.610     205.547         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_210_68/RSTB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                 205.547         Logic Levels: 1  
                                                                                   Logic: 0.312ns(25.806%), Route: 0.897ns(74.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 V9                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.036         sys_clk          
 IOBS_128_0/DIN                    td                    0.968     201.004 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.004         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058     201.062 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191     201.253         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083     201.336 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269     201.605         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     201.605 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.090     202.695         ntclkbufg_1      
 DRM_210_68/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.272     202.423                          
 clock uncertainty                                       0.150     202.573                          

 Removal time                                           -0.063     202.510                          

 Data required time                                                202.510                          
----------------------------------------------------------------------------------------------------
 Data required time                                                202.510                          
 Data arrival time                                                 205.547                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.037                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.855  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.755
  Launch Clock Delay      :  4.338
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                            200.000     200.000 r                        
 V9                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734     200.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038     200.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173     200.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084     201.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240     201.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000     201.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076     202.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089     202.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274     202.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200     202.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     202.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000     202.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383     203.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000     203.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.003     204.338         ntclkbufg_0      
 CLMA_146_104/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_146_104/Q0                   tco                   0.182     204.520 r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.287     204.807         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMA_158_105/Y0                   td                    0.130     204.937 r       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=82)       0.684     205.621         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_210_128/RSTB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                 205.621         Logic Levels: 1  
                                                                                   Logic: 0.312ns(24.318%), Route: 0.971ns(75.682%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 V9                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.044     200.036         sys_clk          
 IOBS_128_0/DIN                    td                    0.968     201.004 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.004         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058     201.062 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191     201.253         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083     201.336 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269     201.605         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000     201.605 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.142     202.747         ntclkbufg_1      
 DRM_210_128/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.272     202.475                          
 clock uncertainty                                       0.150     202.625                          

 Removal time                                           -0.063     202.562                          

 Data required time                                                202.562                          
----------------------------------------------------------------------------------------------------
 Data required time                                                202.562                          
 Data arrival time                                                 205.621                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.059                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/cnt[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.083  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.274
  Launch Clock Delay      :  2.727
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.114       2.727         ntclkbufg_1      
 CLMA_186_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_186_12/Q0                    tco                   0.221       2.948 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.499       3.447         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_174_28/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_g/cnt[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.447         Logic Levels: 0  
                                                                                   Logic: 0.221ns(30.694%), Route: 0.499ns(69.306%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 V9                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.044      15.428         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      16.162 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.162         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      16.200 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      16.373         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      16.451 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      16.691         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      16.691 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.967      17.658         ntclkbufg_1      
 CLMA_174_28/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      18.028                          
 clock uncertainty                                      -0.150      17.878                          

 Recovery time                                          -0.476      17.402                          

 Data required time                                                 17.402                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.402                          
 Data arrival time                                                   3.447                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.955                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.293
  Launch Clock Delay      :  2.727
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.114       2.727         ntclkbufg_1      
 CLMA_186_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_186_12/Q0                    tco                   0.221       2.948 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.508       3.456         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_162_20/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.456         Logic Levels: 0  
                                                                                   Logic: 0.221ns(30.316%), Route: 0.508ns(69.684%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 V9                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.044      15.428         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      16.162 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.162         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      16.200 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      16.373         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      16.451 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      16.691         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      16.691 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.986      17.677         ntclkbufg_1      
 CLMA_162_20/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      18.047                          
 clock uncertainty                                      -0.150      17.897                          

 Recovery time                                          -0.476      17.421                          

 Data required time                                                 17.421                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.421                          
 Data arrival time                                                   3.456                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.965                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/cnt[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.283
  Launch Clock Delay      :  2.727
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.114       2.727         ntclkbufg_1      
 CLMA_186_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_186_12/Q0                    tco                   0.221       2.948 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.461       3.409         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_174_20/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_g/cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.409         Logic Levels: 0  
                                                                                   Logic: 0.221ns(32.405%), Route: 0.461ns(67.595%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 V9                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.044      15.428         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      16.162 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.162         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      16.200 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      16.373         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      16.451 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      16.691         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      16.691 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.976      17.667         ntclkbufg_1      
 CLMA_174_20/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      18.037                          
 clock uncertainty                                      -0.150      17.887                          

 Recovery time                                          -0.476      17.411                          

 Data required time                                                 17.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.411                          
 Data arrival time                                                   3.409                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.002                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[0]/opit_0_MUX4TO1Q/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.724
  Launch Clock Delay      :  2.301
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.994       2.301         ntclkbufg_1      
 CLMA_186_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_186_12/Q0                    tco                   0.182       2.483 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.203       2.686         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_182_13/RS                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[0]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   2.686         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.273%), Route: 0.203ns(52.727%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.111       2.724         ntclkbufg_1      
 CLMS_182_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[0]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -0.370       2.354                          
 clock uncertainty                                       0.000       2.354                          

 Removal time                                           -0.187       2.167                          

 Data required time                                                  2.167                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.167                          
 Data arrival time                                                   2.686                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.519                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[5]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.724
  Launch Clock Delay      :  2.301
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.994       2.301         ntclkbufg_1      
 CLMA_186_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_186_12/Q0                    tco                   0.182       2.483 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.203       2.686         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_182_13/RS                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   2.686         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.273%), Route: 0.203ns(52.727%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.111       2.724         ntclkbufg_1      
 CLMS_182_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.370       2.354                          
 clock uncertainty                                       0.000       2.354                          

 Removal time                                           -0.187       2.167                          

 Data required time                                                  2.167                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.167                          
 Data arrival time                                                   2.686                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.519                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[7]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.724
  Launch Clock Delay      :  2.301
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.994       2.301         ntclkbufg_1      
 CLMA_186_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_186_12/Q0                    tco                   0.182       2.483 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.203       2.686         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_182_13/RS                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                   2.686         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.273%), Route: 0.203ns(52.727%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.111       2.724         ntclkbufg_1      
 CLMS_182_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.370       2.354                          
 clock uncertainty                                       0.000       2.354                          

 Removal time                                           -0.187       2.167                          

 Data required time                                                  2.167                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.167                          
 Data arrival time                                                   2.686                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.519                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3379)     1.146       5.036         ntclkbufg_0      
 CLMA_230_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_230_141/Q2                   tco                   0.223       5.259 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=314)      0.797       6.056         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/calib_done
 CLMA_218_200/Y0                   td                    0.226       6.282 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N44/gateop_perm/Z
                                   net (fanout=1)        0.478       6.760         nt_mem_rst_n     
 IOL_243_206/DO                    td                    0.106       6.866 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.866         mem_rst_n_obuf/ntO
 IOBS_244_205/PAD                  td                    2.406       9.272 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.041       9.313         mem_rst_n        
 F14                                                                       f       mem_rst_n (port) 

 Data arrival time                                                   9.313         Logic Levels: 3  
                                                                                   Logic: 2.961ns(69.231%), Route: 1.316ns(30.769%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/RS
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.284       1.336 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.336         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.097       1.433 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=3)        1.844       3.277         nt_sys_rst_n     
 CLMS_122_89/Y1                    td                    0.151       3.428 f       u_ddr3_ctrl_top/N0/gateop_perm/Z
                                   net (fanout=100)      0.703       4.131         u_ddr3_ctrl_top/N0
 CLMA_158_105/Y0                   td                    0.264       4.395 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=82)       1.190       5.585         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 CLMA_198_148/RSCO                 td                    0.113       5.698 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.698         ntR100           
 CLMA_198_152/RSCO                 td                    0.113       5.811 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.811         ntR99            
 CLMA_198_156/RSCO                 td                    0.113       5.924 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.924         ntR98            
 CLMA_198_160/RSCO                 td                    0.113       6.037 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ/RSOUT
                                   net (fanout=1)        0.000       6.037         ntR97            
 CLMA_198_164/RSCI                                                         f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/RS

 Data arrival time                                                   6.037         Logic Levels: 8  
                                                                                   Logic: 2.248ns(37.237%), Route: 3.789ns(62.763%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.284       1.336 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.336         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.097       1.433 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=3)        1.844       3.277         nt_sys_rst_n     
 CLMS_122_89/Y1                    td                    0.151       3.428 f       u_ddr3_ctrl_top/N0/gateop_perm/Z
                                   net (fanout=100)      0.703       4.131         u_ddr3_ctrl_top/N0
 CLMA_158_105/Y0                   td                    0.264       4.395 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=82)       1.190       5.585         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 CLMA_198_148/RSCO                 td                    0.113       5.698 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.698         ntR100           
 CLMA_198_152/RSCO                 td                    0.113       5.811 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.811         ntR99            
 CLMA_198_156/RSCO                 td                    0.113       5.924 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.924         ntR98            
 CLMA_198_160/RSCI                                                         f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.924         Logic Levels: 7  
                                                                                   Logic: 2.135ns(36.040%), Route: 3.789ns(63.960%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[12] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T17                                                     0.000       0.000 f       mem_dq[12] (port)
                                   net (fanout=1)        0.068       0.068         nt_mem_dq[12]    
 IOBS_244_49/DIN                   td                    0.371       0.439 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.439         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/ntI
 IOL_243_50/RX_DATA_DD             td                    0.371       0.810 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.186       0.996         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [4]
 CLMS_238_49/Y3                    td                    0.130       1.126 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_7/gateop_perm/Z
                                   net (fanout=1)        0.125       1.251         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N43850
 CLMS_238_49/A1                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.251         Logic Levels: 3  
                                                                                   Logic: 0.872ns(69.704%), Route: 0.379ns(30.296%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[3] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L18                                                     0.000       0.000 f       mem_dq[3] (port) 
                                   net (fanout=1)        0.057       0.057         nt_mem_dq[3]     
 IOBS_244_92/DIN                   td                    0.371       0.428 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.428         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[3].u_iobuf_dq/ntI
 IOL_243_93/RX_DATA_DD             td                    0.371       0.799 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.261       1.060         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [3]
 CLMS_238_93/Y0                    td                    0.130       1.190 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.215       1.405         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N43754
 CLMS_238_89/A0                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.405         Logic Levels: 3  
                                                                                   Logic: 0.872ns(62.064%), Route: 0.533ns(37.936%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[5] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H18                                                     0.000       0.000 f       mem_dq[5] (port) 
                                   net (fanout=1)        0.053       0.053         nt_mem_dq[5]     
 IOBS_244_112/DIN                  td                    0.371       0.424 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.424         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/ntI
 IOL_243_113/RX_DATA_DD            td                    0.371       0.795 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.279       1.074         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [5]
 CLMA_238_112/Y1                   td                    0.131       1.205 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_7/gateop_perm/Z
                                   net (fanout=1)        0.252       1.457         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N43755
 CLMS_238_89/A2                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.457         Logic Levels: 3  
                                                                                   Logic: 0.873ns(59.918%), Route: 0.584ns(40.082%)
====================================================================================================

{ui_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           High Pulse Width  CLMS_166_129/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_166_129/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_166_125/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_242_152/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_56/CLK_IO      u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_178_77/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_178_77/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_178_77/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.325       1.538           1.213           High Pulse Width  IOL_147_5/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 0.325       1.538           1.213           Low Pulse Width   IOL_147_5/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 0.325       1.538           1.213           Low Pulse Width   IOL_147_6/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_p/opit_1_IOL/SYSCLK
====================================================================================================

{ov5640_hdmi|cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.282     500.000         0.718           High Pulse Width  DRM_142_68/CLKA[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.282     500.000         0.718           Low Pulse Width   DRM_142_68/CLKA[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.282     500.000         0.718           High Pulse Width  DRM_142_108/CLKA[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.974       7.692           0.718           Low Pulse Width   DRM_210_88/CLKB[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 6.974       7.692           0.718           High Pulse Width  DRM_210_88/CLKB[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 6.974       7.692           0.718           Low Pulse Width   DRM_210_148/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                   
+-----------------------------------------------------------------------------------------------------------+
| Input      | E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/place_route/ov5640_hdmi_pnr.adf       
| Output     | E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/report_timing/ov5640_hdmi_rtp.adf     
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/report_timing/ov5640_hdmi.rtr         
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/ov5640_hdmi/prj/report_timing/rtr.db                  
+-----------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 927 MB
Total CPU time to report_timing completion : 0h:0m:6s
Process Total CPU time to report_timing completion : 0h:0m:7s
Total real time to report_timing completion : 0h:0m:8s
