<dec f='llvm/llvm/include/llvm/MCA/HardwareUnits/LSUnit.h' l='251' type='llvm::mca::LSUnitBase::Status llvm::mca::LSUnitBase::isAvailable(const llvm::mca::InstRef &amp; IR) const'/>
<doc f='llvm/llvm/include/llvm/MCA/HardwareUnits/LSUnit.h' l='246'>/// This method checks the availability of the load/store buffers.
  ///
  /// Returns LSU_AVAILABLE if there are enough load/store queue entries to
  /// accomodate instruction IR. By default, LSU_AVAILABLE is returned if IR is
  /// not a memory operation.</doc>
<ovr f='llvm/llvm/lib/MCA/HardwareUnits/LSUnit.cpp' l='195' c='_ZNK4llvm3mca6LSUnit11isAvailableERKNS0_7InstRefE'/>
<use f='llvm/llvm/lib/MCA/HardwareUnits/Scheduler.cpp' l='55' u='c' c='_ZN4llvm3mca9Scheduler11isAvailableERKNS0_7InstRefE'/>
