Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ise/LedStripe/VHDL/types.vhd" in Library work.
Architecture types of Entity types is up to date.
Compiling vhdl file "/home/ise/LedStripe/VHDL/Prescaler.vhd" in Library work.
Architecture rtl of Entity prescaler is up to date.
Compiling vhdl file "/home/ise/LedStripe/VHDL/LedSequence.vhd" in Library work.
Architecture rtl of Entity ledsequence is up to date.
Compiling vhdl file "/home/ise/LedStripe/VHDL/LedStripe.vhd" in Library work.
Entity <ledstripe> compiled.
Entity <ledstripe> (Architecture <rtl>) compiled.
Compiling vhdl file "/home/ise/LedStripe/VHDL/ModeShift.vhd" in Library work.
Architecture rtl of Entity modeshift is up to date.
Compiling vhdl file "/home/ise/LedStripe/VHDL/top.vhd" in Library work.
Architecture rtl of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <LedStripe> in library <work> (architecture <rtl>) with generics.
	leds_g = 60

Analyzing hierarchy for entity <ModeShift> in library <work> (architecture <rtl>) with generics.
	leds_g = 60

Analyzing hierarchy for entity <LedSequence> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <Prescaler> in library <work> (architecture <rtl>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <rtl>).
Entity <top> analyzed. Unit <top> generated.

Analyzing generic Entity <LedStripe> in library <work> (Architecture <rtl>).
	leds_g = 60
WARNING:Xst:790 - "/home/ise/LedStripe/VHDL/LedStripe.vhd" line 63: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <data_s> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1561 - "/home/ise/LedStripe/VHDL/types.vhd" line 41: Mux is complete : default of case is discarded
Entity <LedStripe> analyzed. Unit <LedStripe> generated.

Analyzing Entity <LedSequence> in library <work> (Architecture <rtl>).
Entity <LedSequence> analyzed. Unit <LedSequence> generated.

Analyzing generic Entity <ModeShift> in library <work> (Architecture <rtl>).
	leds_g = 60
WARNING:Xst:753 - "/home/ise/LedStripe/VHDL/ModeShift.vhd" line 27: Unconnected output port 'en_10_o' of component 'Prescaler'.
Entity <ModeShift> analyzed. Unit <ModeShift> generated.

Analyzing Entity <Prescaler> in library <work> (Architecture <rtl>).
Entity <Prescaler> analyzed. Unit <Prescaler> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <LedSequence>.
    Related source file is "/home/ise/LedStripe/VHDL/LedSequence.vhd".
    Found 13-bit up counter for signal <count_s>.
    Found 1-bit register for signal <data_s>.
    Found 1-bit 4-to-1 multiplexer for signal <data_s$mux0001> created at line 41.
    Found 1-bit register for signal <state_h_s>.
    Found 1-bit 4-to-1 multiplexer for signal <state_h_s$mux0000> created at line 41.
    Found 2-bit register for signal <state_s>.
    Found 2-bit 4-to-1 multiplexer for signal <state_s$mux0000> created at line 41.
    Found 1-bit register for signal <timer_en_s>.
    Found 1-bit 4-to-1 multiplexer for signal <timer_en_s$mux0004> created at line 41.
    Summary:
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <LedSequence> synthesized.


Synthesizing Unit <Prescaler>.
    Related source file is "/home/ise/LedStripe/VHDL/Prescaler.vhd".
    Found 1-bit register for signal <en_10_o>.
    Found 1-bit register for signal <en_1_o>.
    Found 28-bit up counter for signal <count_10_s>.
    Found 28-bit up counter for signal <count_1_s>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <Prescaler> synthesized.


Synthesizing Unit <LedStripe>.
    Related source file is "/home/ise/LedStripe/VHDL/LedStripe.vhd".
    Found 7-bit up counter for signal <count_led_s>.
    Found 6-bit up counter for signal <count_s>.
    Found 1-bit 24-to-1 multiplexer for signal <send_s$mux0000> created at line 63.
    Found 24-bit 60-to-1 multiplexer for signal <send_s$varindex0000> created at line 63.
    Summary:
	inferred   2 Counter(s).
	inferred  25 Multiplexer(s).
Unit <LedStripe> synthesized.


Synthesizing Unit <ModeShift>.
    Related source file is "/home/ise/LedStripe/VHDL/ModeShift.vhd".
    Found 1440-bit register for signal <data_s>.
INFO:Xst:738 - HDL ADVISOR - 1440 flip-flops were inferred for signal <data_s>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1440 D-type flip-flop(s).
Unit <ModeShift> synthesized.


Synthesizing Unit <top>.
    Related source file is "/home/ise/LedStripe/VHDL/top.vhd".
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 5
 13-bit up counter                                     : 1
 28-bit up counter                                     : 2
 6-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 66
 1-bit register                                        : 5
 2-bit register                                        : 1
 24-bit register                                       : 60
# Multiplexers                                         : 6
 1-bit 24-to-1 multiplexer                             : 1
 1-bit 4-to-1 multiplexer                              : 3
 2-bit 4-to-1 multiplexer                              : 1
 24-bit 60-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 5
 13-bit up counter                                     : 1
 28-bit up counter                                     : 2
 6-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 1447
 Flip-Flops                                            : 1447
# Multiplexers                                         : 6
 1-bit 24-to-1 multiplexer                             : 1
 1-bit 4-to-1 multiplexer                              : 3
 2-bit 4-to-1 multiplexer                              : 1
 24-bit 60-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <LedSequence> ...

Optimizing unit <Prescaler> ...

Optimizing unit <LedStripe> ...

Optimizing unit <ModeShift> ...
WARNING:Xst:2677 - Node <inst_ModeShift/inst_Prescaler/en_10_o> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_ModeShift/inst_Prescaler/count_10_s_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_ModeShift/inst_Prescaler/count_10_s_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_ModeShift/inst_Prescaler/count_10_s_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_ModeShift/inst_Prescaler/count_10_s_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_ModeShift/inst_Prescaler/count_10_s_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_ModeShift/inst_Prescaler/count_10_s_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_ModeShift/inst_Prescaler/count_10_s_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_ModeShift/inst_Prescaler/count_10_s_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_ModeShift/inst_Prescaler/count_10_s_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_ModeShift/inst_Prescaler/count_10_s_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_ModeShift/inst_Prescaler/count_10_s_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_ModeShift/inst_Prescaler/count_10_s_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_ModeShift/inst_Prescaler/count_10_s_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_ModeShift/inst_Prescaler/count_10_s_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_ModeShift/inst_Prescaler/count_10_s_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_ModeShift/inst_Prescaler/count_10_s_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_ModeShift/inst_Prescaler/count_10_s_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_ModeShift/inst_Prescaler/count_10_s_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_ModeShift/inst_Prescaler/count_10_s_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_ModeShift/inst_Prescaler/count_10_s_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_ModeShift/inst_Prescaler/count_10_s_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_ModeShift/inst_Prescaler/count_10_s_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_ModeShift/inst_Prescaler/count_10_s_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_ModeShift/inst_Prescaler/count_10_s_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_ModeShift/inst_Prescaler/count_10_s_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_ModeShift/inst_Prescaler/count_10_s_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_ModeShift/inst_Prescaler/count_10_s_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_ModeShift/inst_Prescaler/count_10_s_27> of sequential type is unconnected in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 65.
FlipFlop inst_LedStripe/count_led_s_0 has been replicated 35 time(s)
FlipFlop inst_LedStripe/count_led_s_1 has been replicated 10 time(s)
FlipFlop inst_LedStripe/count_led_s_2 has been replicated 66 time(s)
FlipFlop inst_LedStripe/count_led_s_3 has been replicated 3 time(s)
FlipFlop inst_LedStripe/count_led_s_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1615
 Flip-Flops                                            : 1615

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 2

Cell Usage :
# BELS                             : 1648
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 39
#      LUT2                        : 5
#      LUT3                        : 776
#      LUT3_D                      : 1
#      LUT4                        : 77
#      LUT4_D                      : 1
#      LUT4_L                      : 5
#      MUXCY                       : 46
#      MUXF5                       : 375
#      MUXF6                       : 174
#      MUXF7                       : 75
#      MUXF8                       : 25
#      VCC                         : 1
#      XORCY                       : 41
# FlipFlops/Latches                : 1615
#      FD                          : 5
#      FDE                         : 1440
#      FDR                         : 42
#      FDRE                        : 128
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 1
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                     1305  out of   1920    67%  
 Number of Slice Flip Flops:           1615  out of   3840    42%  
 Number of 4 input LUTs:                910  out of   3840    23%  
 Number of IOs:                           2
 Number of bonded IOBs:                   2  out of    173     1%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_50M_i                          | BUFGP                  | 1615  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.263ns (Maximum Frequency: 88.786MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.241ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50M_i'
  Clock period: 11.263ns (frequency: 88.786MHz)
  Total number of paths / destination ports: 12062 / 3352
-------------------------------------------------------------------------
Delay:               11.263ns (Levels of Logic = 13)
  Source:            inst_ModeShift/data_s_4_15 (FF)
  Destination:       inst_LedStripe/inst_LedSequence/state_s_0 (FF)
  Source Clock:      clk_50M_i rising
  Destination Clock: clk_50M_i rising

  Data Path: inst_ModeShift/data_s_4_15 to inst_LedStripe/inst_LedSequence/state_s_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.720   1.216  inst_ModeShift/data_s_4_15 (inst_ModeShift/data_s_4_15)
     LUT3:I0->O            1   0.551   0.000  inst_LedStripe/Mmux_send_s_mux0000_2443 (inst_LedStripe/Mmux_send_s_mux0000_2443)
     MUXF5:I0->O           1   0.360   0.000  inst_LedStripe/Mmux_send_s_mux0000_22_f5_22 (inst_LedStripe/Mmux_send_s_mux0000_22_f523)
     MUXF6:I0->O           1   0.342   0.000  inst_LedStripe/Mmux_send_s_mux0000_20_f6_10 (inst_LedStripe/Mmux_send_s_mux0000_20_f611)
     MUXF7:I0->O           1   0.342   0.000  inst_LedStripe/Mmux_send_s_mux0000_18_f7_5 (inst_LedStripe/Mmux_send_s_mux0000_18_f76)
     MUXF8:I0->O           2   0.342   0.903  inst_LedStripe/Mmux_send_s_mux0000_16_f8 (inst_LedStripe/Mmux_send_s_mux0000_16_f8)
     LUT4:I3->O            1   0.551   0.996  inst_LedStripe/count_led_s<4>15_SW2 (N135)
     LUT3:I1->O            1   0.551   0.000  inst_LedStripe/Mmux_send_s_mux0000_13 (inst_LedStripe/Mmux_send_s_mux0000_13)
     MUXF5:I0->O           1   0.360   0.000  inst_LedStripe/Mmux_send_s_mux0000_11_f5 (inst_LedStripe/Mmux_send_s_mux0000_11_f5)
     MUXF6:I0->O           1   0.342   0.000  inst_LedStripe/Mmux_send_s_mux0000_9_f6 (inst_LedStripe/Mmux_send_s_mux0000_9_f6)
     MUXF7:I0->O           1   0.342   0.000  inst_LedStripe/Mmux_send_s_mux0000_7_f7 (inst_LedStripe/Mmux_send_s_mux0000_7_f7)
     MUXF8:I0->O           1   0.342   0.827  inst_LedStripe/Mmux_send_s_mux0000_5_f8 (inst_LedStripe/Mmux_send_s_mux0000_5_f8)
     LUT4:I3->O            1   0.551   0.801  inst_LedStripe/send_s<0>1 (inst_LedStripe/send_s<0>)
     MUXF5:S->O            1   0.621   0.000  inst_LedStripe/inst_LedSequence/Mmux_state_s_mux0000_2_f5 (inst_LedStripe/inst_LedSequence/state_s_mux0000<0>)
     FD:D                      0.203          inst_LedStripe/inst_LedSequence/state_s_0
    ----------------------------------------
    Total                     11.263ns (6.520ns logic, 4.743ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_50M_i'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.241ns (Levels of Logic = 1)
  Source:            inst_LedStripe/inst_LedSequence/data_s (FF)
  Destination:       led_o (PAD)
  Source Clock:      clk_50M_i rising

  Data Path: inst_LedStripe/inst_LedSequence/data_s to led_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.720   0.877  inst_LedStripe/inst_LedSequence/data_s (inst_LedStripe/inst_LedSequence/data_s)
     OBUF:I->O                 5.644          led_o_OBUF (led_o)
    ----------------------------------------
    Total                      7.241ns (6.364ns logic, 0.877ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 4.78 secs
 
--> 


Total memory usage is 645328 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   31 (   0 filtered)
Number of infos    :    3 (   0 filtered)

