\hypertarget{struct_m_c___mem_map}{}\section{M\+C\+\_\+\+Mem\+Map Struct Reference}
\label{struct_m_c___mem_map}\index{M\+C\+\_\+\+Mem\+Map@{M\+C\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K20\+D\+Z10.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_m_c___mem_map_afcccae19489d29a8edafec4f949b33d2}{S\+R\+SH}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_m_c___mem_map_a30d9c6061830ab2b5eb71ce3a31e0f33}{S\+R\+SL}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_m_c___mem_map_a757aa627fdb6c7a5b724ddf9ca47afdb}{P\+M\+P\+R\+OT}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_m_c___mem_map_aa56e1e7f2bc106a9fc8fdba356e4e7bf}{P\+M\+C\+T\+RL}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
MC -\/ Peripheral register structure 

Definition at line 7951 of file M\+K20\+D\+Z10.\+h.



\subsection{Member Data Documentation}
\index{M\+C\+\_\+\+Mem\+Map@{M\+C\+\_\+\+Mem\+Map}!P\+M\+C\+T\+RL@{P\+M\+C\+T\+RL}}
\index{P\+M\+C\+T\+RL@{P\+M\+C\+T\+RL}!M\+C\+\_\+\+Mem\+Map@{M\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{P\+M\+C\+T\+RL}{PMCTRL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} M\+C\+\_\+\+Mem\+Map\+::\+P\+M\+C\+T\+RL}\hypertarget{struct_m_c___mem_map_aa56e1e7f2bc106a9fc8fdba356e4e7bf}{}\label{struct_m_c___mem_map_aa56e1e7f2bc106a9fc8fdba356e4e7bf}
Power Mode Control Register, offset\+: 0x3 

Definition at line 7955 of file M\+K20\+D\+Z10.\+h.

\index{M\+C\+\_\+\+Mem\+Map@{M\+C\+\_\+\+Mem\+Map}!P\+M\+P\+R\+OT@{P\+M\+P\+R\+OT}}
\index{P\+M\+P\+R\+OT@{P\+M\+P\+R\+OT}!M\+C\+\_\+\+Mem\+Map@{M\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{P\+M\+P\+R\+OT}{PMPROT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} M\+C\+\_\+\+Mem\+Map\+::\+P\+M\+P\+R\+OT}\hypertarget{struct_m_c___mem_map_a757aa627fdb6c7a5b724ddf9ca47afdb}{}\label{struct_m_c___mem_map_a757aa627fdb6c7a5b724ddf9ca47afdb}
Power Mode Protection Register, offset\+: 0x2 

Definition at line 7954 of file M\+K20\+D\+Z10.\+h.

\index{M\+C\+\_\+\+Mem\+Map@{M\+C\+\_\+\+Mem\+Map}!S\+R\+SH@{S\+R\+SH}}
\index{S\+R\+SH@{S\+R\+SH}!M\+C\+\_\+\+Mem\+Map@{M\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{S\+R\+SH}{SRSH}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} M\+C\+\_\+\+Mem\+Map\+::\+S\+R\+SH}\hypertarget{struct_m_c___mem_map_afcccae19489d29a8edafec4f949b33d2}{}\label{struct_m_c___mem_map_afcccae19489d29a8edafec4f949b33d2}
System Reset Status Register High, offset\+: 0x0 

Definition at line 7952 of file M\+K20\+D\+Z10.\+h.

\index{M\+C\+\_\+\+Mem\+Map@{M\+C\+\_\+\+Mem\+Map}!S\+R\+SL@{S\+R\+SL}}
\index{S\+R\+SL@{S\+R\+SL}!M\+C\+\_\+\+Mem\+Map@{M\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{S\+R\+SL}{SRSL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} M\+C\+\_\+\+Mem\+Map\+::\+S\+R\+SL}\hypertarget{struct_m_c___mem_map_a30d9c6061830ab2b5eb71ce3a31e0f33}{}\label{struct_m_c___mem_map_a30d9c6061830ab2b5eb71ce3a31e0f33}
System Reset Status Register Low, offset\+: 0x1 

Definition at line 7953 of file M\+K20\+D\+Z10.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/k20/cpu/headers/\hyperlink{_m_k20_d_z10_8h}{M\+K20\+D\+Z10.\+h}\end{DoxyCompactItemize}
