Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Mar 20 06:38:18 2024
| Host         : KVL-TUF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   254 |
|    Minimum number of control sets                        |   254 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   710 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   254 |
| >= 0 to < 4        |    17 |
| >= 4 to < 6        |    52 |
| >= 6 to < 8        |    13 |
| >= 8 to < 10       |    19 |
| >= 10 to < 12      |    15 |
| >= 12 to < 14      |     9 |
| >= 14 to < 16      |     4 |
| >= 16              |   125 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             251 |          134 |
| No           | No                    | Yes                    |              98 |           32 |
| No           | Yes                   | No                     |             404 |          185 |
| Yes          | No                    | No                     |            6626 |         2013 |
| Yes          | No                    | Yes                    |             140 |           32 |
| Yes          | Yes                   | No                     |            4867 |         1587 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                                                          Enable Signal                                                                                                                                                         |                                                                                                                                                                 Set/Reset Signal                                                                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/push                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                                                                                                 | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/p_1_in                                                                                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[511]_i_1_n_0                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/pop                                                                                                                                                                                                                                                              | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/push_0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                                                                                                                                                                                | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/reset                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/bgr2gray_16_0_1080_1920_1_2_2_U0/grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U63/cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/full_n_reg                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg_1_sn_1                                                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem1_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__6_n_0                                                                                                                                                                                                                                          | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                 |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.accept_cnt[3]_i_1__0_n_0                                                                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/img_gray_c_U/mOutPtr[3]_i_1__10_n_0                                                                                                                                                                                                                                                              | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.m_valid_i_reg_inv[0]                                                                                                                                               | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                         |                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                                                           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/bgr2gray_16_0_1080_1920_1_2_2_U0/grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U63/cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/full_n_reg                                                                                                | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.last_loop                                                                                                                                                                                                                              | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_id_reg[0][0]                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/cvtcolor_og_0/inst/Block_entry1_proc_U0/ap_sync_reg_channel_write_imgOutput0_rows_channel                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_master_slots[0].w_issuing_cnt_reg[0][0]                                                                                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_1__0_n_0                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_1__0_n_0                                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__0_n_0                                                                                                                                                                                                                                            | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__1_n_0                                                                                                                                                                                                                               | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                                                                                                                                                                                              | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/store_unit/buff_wdata/push                                                                                                                                                                                                                                                         | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/push                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.last_loop                                                                                                                                                                                                                             | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/empty_n_reg[0]                                                                                                                                                                                                                                     | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                                                                                                                                                                    | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem1_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__4_n_0                                                                                                                                                                                                                                            | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__2_n_0                                                                                                                                                                                                                            | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__1_n_0                                                                                                                                                                                                                             | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/E[0]                                                                                                                                                                                                                                               | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__0_n_0                                                                                                                                                                                                                                          | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WLAST_Dummy_reg[0]                                                                                                                                                                                                                    | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                                                                                                                                               | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem1_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__7_n_0                                                                                                                                                                                                                                          | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/m_axi_bready                                                                                                                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/store_unit/buff_wdata/mOutPtr[4]_i_1__3_n_0                                                                                                                                                                                                                                        | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                           |                                                                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                       |                                                                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem1_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__8_n_0                                                                                                                                                                                                                                           | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                     | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/Array2xfMat_512_16_1080_1920_1_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/cols_c_U/E[0]                                                                                                                                                                                                             | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/rows_c_U/E[0]                                                                                                                                                                                                            | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__2_n_0                                                                                                                                                                                                                              | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/Array2xfMat_512_16_1080_1920_1_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/cols_c_U/empty_n_reg_0[0]                                                                                                                                                                                                 | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/Array2xfMat_512_16_1080_1920_1_2_U0/E[0]                                                                                                                                                                                                                                                         | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_15_in                                                                                                                                                                                                                                            | design_1_i/cvtcolor_og_0/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1__0_n_0                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_15_in                                                                                                                                                                                                                                           | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf[11]_i_1_n_0                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/filled_fu_84                                                                                                                 | design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/ap_phi_reg_pp0_iter3_val_1_reg_1660                                                                                          |                                                                                                                                                                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/fifo_burst/E[0]                                                                                                                                                                                                                                                          | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_1[0]                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem1_m_axi_U/load_unit/buff_rdata/push                                                                                                                                                                                                                                                          | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/S_AXI_AREADY_I_reg_0[0]                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               |                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/ap_phi_reg_pp0_iter3_val_1_reg_1660                                                                                          | design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/ap_phi_reg_pp0_iter3_val_1_reg_166[7]_i_1_n_0                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/Array2xfMat_512_16_1080_1920_1_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58/ap_phi_reg_pp0_iter5_localbuffer_1_reg_1650                                                                                             | design_1_i/cvtcolor_og_0/inst/Array2xfMat_512_16_1080_1920_1_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58/ap_phi_reg_pp0_iter5_localbuffer_1_reg_165[15]_i_1_n_0                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/Array2xfMat_512_16_1080_1920_1_2_U0/grp_Axi2Mat_fu_82/Axi2AxiStream_U0/grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_128/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                 |                7 |              9 |         1.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem1_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1__0_n_0                                                                                                                                                                                                                                         | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                7 |             10 |         1.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                      | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                        | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                      | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                        | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                7 |             13 |         1.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/Array2xfMat_512_16_1080_1920_1_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58/ap_phi_reg_pp0_iter5_localbuffer_1_reg_1650                                                                                             |                                                                                                                                                                                                                                                                                                                                                 |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                 |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/bgr2gray_16_0_1080_1920_1_2_2_U0/grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64_ap_start_reg0                                                                                                                                                                                       | design_1_i/cvtcolor_og_0/inst/bgr2gray_16_0_1080_1920_1_2_2_U0/bgr2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/AxiStream2Axi_U0/grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_71/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                            | design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/AxiStream2Axi_U0/grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_71/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                            |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/addrbound_U0/ap_CS_fsm_state3                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/addrbound_U0/Q[0]                                                                                                                                                                                                                         | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/imgOutput0_rows_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/push                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/bgr2gray_16_0_1080_1920_1_2_2_U0/grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                       | design_1_i/cvtcolor_og_0/inst/bgr2gray_16_0_1080_1920_1_2_2_U0/grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                       |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/bgr2gray_16_0_1080_1920_1_2_2_U0/grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64/push                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                 |                7 |             17 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/Array2xfMat_512_16_1080_1920_1_2_U0/grp_Axi2Mat_fu_82/Axi2AxiStream_U0/ap_CS_fsm_state4                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                 |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/Array2xfMat_512_16_1080_1920_1_2_U0/grp_Axi2Mat_fu_82/Axi2AxiStream_U0/grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_128/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                         | design_1_i/cvtcolor_og_0/inst/Array2xfMat_512_16_1080_1920_1_2_U0/grp_Axi2Mat_fu_82/Axi2AxiStream_U0/grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_128/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                         |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                 |                7 |             20 |         2.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               12 |             26 |         2.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               11 |             26 |         2.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                8 |             28 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                7 |             28 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                6 |             28 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                 |                9 |             28 |         3.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/Array2xfMat_512_16_1080_1920_1_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58/rem_fu_94[31]_i_1_n_0                                                                                                                   | design_1_i/cvtcolor_og_0/inst/Array2xfMat_512_16_1080_1920_1_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                           |                8 |             29 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg                                                         |                                                                                                                                                                                                                                                                                                                                                 |               18 |             30 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/S_AXI_AREADY_I_reg_0[0]                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               10 |             30 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_1[0]                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               11 |             30 |         2.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/Array2xfMat_512_16_1080_1920_1_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58/i_fu_98                                                                                                                                 | design_1_i/cvtcolor_og_0/inst/Array2xfMat_512_16_1080_1920_1_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                           |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/control_s_axi_U/int_img_gray[31]_i_1_n_0                                                                                                                                                                                                                                                         | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/control_s_axi_U/int_cols[31]_i_1_n_0                                                                                                                                                                                                                                                             | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/ap_CS_fsm_state2                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/Array2xfMat_512_16_1080_1920_1_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_32s_32_2_1_U32/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/Array2xfMat_512_16_1080_1920_1_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58/i_fu_98                                                                                                                                 | design_1_i/cvtcolor_og_0/inst/Array2xfMat_512_16_1080_1920_1_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58/flow_control_loop_pipe_sequential_init_U/j_fu_102                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/imgOutput0_cols_channel_U/U_cvtcolor_og_fifo_w32_d4_S_ShiftReg/push                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/addrbound_U0/push                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/bgr2gray_16_0_1080_1920_1_2_2_U0/bgr2gray_16_0_1080_1920_1_2_2_U0_p_src_cols_read                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/axibound_U/U_cvtcolor_og_fifo_w16_d2_S_ShiftReg/push                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/control_s_axi_U/int_rows[31]_i_1_n_0                                                                                                                                                                                                                                                             | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/control_s_axi_U/int_img_bgr[31]_i_1_n_0                                                                                                                                                                                                                                                          | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                                                                                            | design_1_i/cvtcolor_og_0/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                                                                                                                                 |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/control_s_axi_U/int_img_bgr[63]_i_1_n_0                                                                                                                                                                                                                                                          | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/control_s_axi_U/int_img_gray[63]_i_1_n_0                                                                                                                                                                                                                                                         | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/last_blk_width_channel_U/empty_n_reg_0[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                                                                                                 |                6 |             34 |         5.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                                                 |               10 |             34 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                              |               14 |             35 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         |                                                                                                                                                                                                                                                                                                                                                 |                6 |             35 |         5.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                             |                                                                                                                                                                                                                                                                                                                                                 |                7 |             35 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |               18 |             35 |         1.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                              |               10 |             36 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |               17 |             36 |         2.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |               12 |             41 |         3.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               21 |             42 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                              |               21 |             43 |         2.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |               14 |             45 |         3.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                 |               14 |             45 |         3.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/Array2xfMat_512_16_1080_1920_1_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58/push                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |               19 |             48 |         2.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/rows_c_U/push                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                 |                6 |             48 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                6 |             48 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/indvar_flatten_fu_96                                                                                                         | design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                |               12 |             48 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |                6 |             48 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                                                               | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |               10 |             53 |         5.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                                                              | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |               11 |             53 |         4.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/img_gray_c_U/U_cvtcolor_og_fifo_w64_d5_S_ShiftReg/push                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                 |                8 |             58 |         7.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/AxiStream2Axi_U0/AxiStream2Axi_U0_dout_read                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                8 |             58 |         7.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_cvtcolor_og_fifo_w64_d4_S_ShiftReg/push                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                 |                8 |             58 |         7.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                8 |             62 |         7.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                                                                                                                                    | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |                8 |             62 |         7.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                 |               25 |             62 |         2.48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/E[0]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                 |               23 |             62 |         2.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg                                                         | design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/tempval_reg_483[127]_i_1_n_0                                                                                                                  |               24 |             64 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/Block_entry1_proc_U0/push                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                 |               22 |             64 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/Array2xfMat_512_16_1080_1920_1_2_U0/push_0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                 |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg                                                         | design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/tempval_reg_483[63]_i_1_n_0                                                                                                                   |               25 |             64 |         2.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg                                                         | design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/tempval_reg_483[191]_i_1_n_0                                                                                                                  |               23 |             64 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg                                                         | design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/tempval_reg_483[255]_i_1_n_0                                                                                                                  |               30 |             64 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg                                                         | design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/tempval_reg_483[383]_i_1_n_0                                                                                                                  |               28 |             64 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg                                                         | design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/tempval_reg_483[319]_i_1_n_0                                                                                                                  |               26 |             64 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg                                                         | design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/tempval_reg_483[511]_i_1_n_0                                                                                                                  |               20 |             64 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg                                                         | design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/tempval_reg_483[447]_i_1_n_0                                                                                                                  |               23 |             64 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[0].S_AXI_RDATA_II_reg0                                                                                                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                                         |               38 |             64 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg0                                                                                                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                                         |               32 |             64 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/control_s_axi_U/ap_sync_reg_Block_entry1_proc_U0_ap_ready_reg                                                                                                                                                                                                                                    | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |               25 |             64 |         2.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[3].S_AXI_RDATA_II_reg0                                                                                                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                                         |               41 |             64 |         1.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg0                                                                                                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                                         |               31 |             64 |         2.06 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[6].S_AXI_RDATA_II_reg0                                                                                                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                                         |               33 |             64 |         1.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[7].S_AXI_RDATA_II_reg0                                                                                                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                                         |               31 |             64 |         2.06 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/Array2xfMat_512_16_1080_1920_1_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/cols_c_U/U_cvtcolor_og_fifo_w32_d3_S_ShiftReg/empty_n_reg                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |                8 |             64 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[5].S_AXI_RDATA_II_reg0                                                                                                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                                         |               36 |             64 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[4].S_AXI_RDATA_II_reg0                                                                                                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                                         |               32 |             64 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/imgInput0_rows_c9_channel_U/U_cvtcolor_og_fifo_w32_d2_S_x_ShiftReg/ap_sync_reg_channel_write_imgInput0_rows_c9_channel_reg                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                 |               23 |             64 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/Array2xfMat_512_16_1080_1920_1_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/ap_CS_fsm_state3                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |               20 |             66 |         3.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/ost_ctrl_valid                                                                                                                                                                                                                                            | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |               18 |             67 |         3.72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/ost_ctrl_valid                                                                                                                                                                                                                                           | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |               17 |             67 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               28 |             68 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               25 |             68 |         2.72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                                                                                                                                                | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |               10 |             74 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                 |               10 |             74 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/imgOutput0_rows_channel_U/xfMat2Array_512_0_1080_1920_1_2_1_U0_dstPtr_read                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                 |               11 |             74 |         6.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                 |               34 |             75 |         2.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/store_unit/fifo_wrsp/next_wreq                                                                                                                                                                                                                                                     | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |               26 |             75 |         2.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/store_unit/E[0]                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |               28 |             75 |         2.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                                                                                 | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |               11 |             76 |         6.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |               11 |             76 |         6.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_15_in                                                                                                                                                                                                                                            | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |               18 |             77 |         4.28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                 |               36 |             77 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_15_in                                                                                                                                                                                                                                           | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |               18 |             77 |         4.28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem1_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                                                                           | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |               25 |             77 |         3.08 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem1_m_axi_U/load_unit/E[0]                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |               30 |             77 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                                                                                                                                                           | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |               31 |             96 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/next_req                                                                                                                                                                                                                                          | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |               30 |             96 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/Array2xfMat_512_16_1080_1920_1_2_U0/grp_Axi2Mat_fu_82/Axi2AxiStream_U0/push_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |               42 |            128 |         3.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/Array2xfMat_512_16_1080_1920_1_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58/ap_block_pp0_stage0_subdone                                                                                                             |                                                                                                                                                                                                                                                                                                                                                 |               70 |            164 |         2.34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |              135 |            252 |         1.87 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |              123 |            292 |         2.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/localbuffer_fu_88                                                                                                            | design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                |              182 |            512 |         2.81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/Array2xfMat_512_16_1080_1920_1_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58/E[0]                                                                                                                                    | design_1_i/cvtcolor_og_0/inst/Array2xfMat_512_16_1080_1920_1_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                           |              194 |            512 |         2.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                 |              157 |            513 |         3.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/AxiStream2Axi_U0/grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_71/flow_control_loop_pipe_sequential_init_U/full_n_reg                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                 |              184 |            513 |         2.79 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                 |              215 |            513 |         2.39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_1[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                 |              151 |            514 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                 |              150 |            514 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                                                                                                                                                   | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                  |               73 |            577 |         7.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                 |               73 |            577 |         7.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/xfMat2Array_512_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/push                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                 |              229 |           1024 |         4.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cvtcolor_og_0/inst/Array2xfMat_512_16_1080_1920_1_2_U0/grp_Axi2Mat_fu_82/Axi2AxiStream_U0/grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_128/push                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                 |              245 |           1024 |         4.18 |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


