# Virtual Memory

## Abstract

æœ¬æ–‡ä¸»è¦è®²è¿°å’Œç†è§£è™šæ‹Ÿå†…å­˜ï¼ˆåæ–‡ç®€ç§° VMï¼Œ VA ç­‰ï¼‰çš„æ¦‚å¿µï¼Œè¡Œæ–‡å¯èƒ½è¾ƒä¸ºè·³è·ƒï¼Œéœ€è¦ç‰¹åˆ«æ³¨æ„ã€‚

## Virtual Memory

### Abstract

> Virtual memory is a technique used by operating systems to enable programs to **use more memory than is physically available** in the system. When a program accesses memory, the address it uses is a virtual address, which is **translated by the hardware into a physical address** that corresponds to a location in physical memory. This translation process can be slow, especially if it has to be performed every time the program accesses memory.

:::details è‡ªå·±çš„ç®€å•ç†è§£ 2023-03-02

1. è™šæ‹Ÿå†…å­˜çš„å­˜åœ¨ä½¿å¾—ç¨‹åºå¯ä»¥ä½¿ç”¨æ¯”å¯ç”¨ç‰©ç†å†…å­˜æ›´å¤šçš„å­˜å‚¨ç©ºé—´ï¼ˆç¨‹åºå‘˜æƒ³è¦æ— é™å¤šçš„å­˜å‚¨ç©ºé—´ï¼‰
2. è™šæ‹Ÿåœ°å€æ˜¯ç”±ç‰©ç†åœ°å€è½¬åŒ–è€Œè¨€çš„
3. è¿™ç§è½¬æ¢è¿‡ç¨‹ä¸€èˆ¬ä¼šæ¯”è¾ƒç¼“æ…¢ï¼ˆå¼•å‡ºåç»­ TLBï¼‰

:::

### Understanding

```mermaid
flowchart LR
	id1(è™šæ‹Ÿå†…å­˜)
	id1-1(ä¸»å­˜å’Œè¾…å­˜ä¹‹é—´çš„ç¼“å­˜)
	id1-2(åœ°å€ç©ºé—´è¶…è¿‡ä¸»å­˜)
	id1-3(è™šæ‹Ÿå­˜å‚¨ä¸­çš„ä¿æŠ¤)
	id1 --> id1-1 & id1-2 & id1-3
	id1-3-1(å¤šä¸ªåº”ç”¨ç¨‹åºè®¿é—®ç‰©ç†åœ°å€)
	id1-3-2(ä¸¤ä¸ªæ´»è·ƒè¿›ç¨‹å…±äº«ä¸»å­˜)
	id1-3 --> id1-3-1 & id1-3-2
```



- è™šæ‹Ÿå†…å­˜å¯ä»¥ç†è§£æˆåœ¨ä¸»å­˜å’Œè¾…å­˜ï¼ˆç£ç›˜ã€ç¡¬ç›˜ï¼‰ä¹‹é—´è¿›è¡Œæ•°æ®ç¼“å­˜ç®¡ç†çš„ä¸€çº§å­˜å‚¨å±‚æ¬¡ã€‚

  > Virtual memory is the name for the level of memory hierarchy that manages **caching** between the **main memory** and **secondary memory**.

  ä»è¿™ä¸ªåŸæ–‡ä¸­æˆ‘ä»¬ç†è§£ï¼Œå…¶æœ¬è´¨è¿˜æ˜¯å¯ä»¥ç†è§£ä¸ºä¸€ä¸ª cache.

- è™šæ‹Ÿå†…å­˜å…è®¸å•ä¸ªç¨‹åºå°†å…¶åœ°å€ç©ºé—´æ‰©å±•åˆ°è¶…å‡ºä¸»å­˜çš„é™åˆ¶ã€‚

  è¿™å¥è¯æˆ‘æ˜¯è¿™ä¹ˆç†è§£çš„ï¼šè™šæ‹Ÿå†…å­˜ä¸€èˆ¬å¯ä»¥è®¾ç½®ä¸ºä¸»å­˜çš„ 1.5 å€å¤§å°ï¼ˆå»ºè®®å€¼ï¼‰ï¼Œä¸»å­˜ä¹Ÿå¯ä»¥ç†è§£ä¸ºè¾…å­˜çš„ cache, æ‰€ä»¥è¯´è™šæ‹Ÿå†…å­˜åœ¨ä¸»å­˜å’Œè¾…å­˜ä¹‹é—´ï¼Œå…¶æœ€å¤§çš„å¤§å°é™åˆ¶åº”è¯¥æ˜¯è¾…å­˜çš„å¤§å°ã€‚

  è™½ç„¶è™šæ‹Ÿå­˜å‚¨æ˜¯ä¸ºäº†å°å®¹é‡çš„å­˜å‚¨çœ‹èµ·æ¥åƒå¤§å®¹é‡çš„å­˜å‚¨ï¼Œä½†æ˜¯ä¸»å­˜å’Œè¾…å­˜ä¹‹é—´çš„æ€§èƒ½å·®å¼‚æ„å‘³ç€ï¼Œå¦‚æœç¨‹åºç»å¸¸è®¿é—®æ¯”å®ƒæ‹¥æœ‰çš„ç‰©ç†å­˜å‚¨æ›´å¤šçš„è™šæ‹Ÿå­˜å‚¨ï¼Œç¨‹åºè¿è¡Œä¼šéå¸¸æ…¢ã€‚è¿™æ ·çš„ç¨‹åºä¼šä¸åœçš„åœ¨ä¸»å­˜å’Œè¾…å­˜ä¹‹é—´äº¤æ¢é¡µé¢ï¼Œè¿™ç§æƒ…å†µç§°ä½œï¼š**thrashing**

- è™šæ‹Ÿå†…å­˜æ”¯æŒä»¥**å—ä¿æŠ¤çš„æ–¹å¼**åœ¨å¤šä¸ªåŒæ—¶æ´»è·ƒçš„è¿›ç¨‹ä¹‹é—´å…±äº«ä¸»å­˜ã€‚

  ä¸ºä»€ä¹ˆè¦ç”¨å—ä¿æŠ¤çš„æ–¹å¼ï¼Œå…¶åŸå› æœ‰ 2 ç‚¹ï¼š

  1. ä¿æŠ¤å¤šä¸ªåº”ç”¨ç¨‹åºä¸ä¼šåŒæ—¶è®¿é—®åˆ°åŒä¸€å—ç‰©ç†åœ°å€ã€‚ï¼ˆå®˜æ–¹è¡Œæ–‡ï¼šå…è®¸å¤šä¸ªè¿›ç¨‹å…±äº«ä¸€ä¸ªä¸»å­˜ï¼›ä¿æŠ¤æœºåˆ¶ç¡®ä¿ï¼šä¸€ä¸ªæ¶æ„è¿›ç¨‹ä¸èƒ½å†™å¦ä¸€ä¸ªç”¨æˆ·è¿›ç¨‹æˆ–è€…æ“ä½œç³»ç»Ÿçš„åœ°å€ç©ºé—´ï¼‰
  2. é˜²æ­¢ä¸€ä¸ªè¿›ç¨‹è¯»å¦ä¸€ä¸ªè¿›ç¨‹çš„æ•°æ®

  ğŸŸ ğŸŸ  è¿™è¾¹è¿˜æ¶‰åŠåˆ°ä¸€ä¸ªé—®é¢˜ï¼Œå°±æ˜¯è¿›ç¨‹åˆ‡æ¢çš„æ—¶å€™ï¼Œé¡µè¡¨æ˜¯æ€ä¹ˆå¤„ç†çš„ï¼Ÿ



## TLB

### What is TLB?

> TLB stands for **Translation Lookaside Buffer**, and it is a **hardware cache** that is used in computer architecture to **speed up virtual memory access.**

> The TLB is a cache that stores recently used virtual-to-physical address translations, making it possible to **quickly retrieve the physical address** for a given virtual address. When a program requests a memory access, the hardware first checks the TLB to see if it contains the translation for the virtual address. If the translation is in the TLB, the hardware can use it to quickly access the corresponding physical address. If the translation is not in the TLB, the hardware has to perform the translation, which takes more time.

:::details å¯¹ä¸Šè¿°æè¿°çš„ç®€å•ç†è§£

1. TLB å­˜å‚¨äº†æœ€è¿‘ä½¿ç”¨è¿‡çš„ *virtual-to-physical* åœ°å€è½¬æ¢ï¼›è¿™ä¹Ÿå°è¯äº†ä¸ºä»€ä¹ˆæœ‰äº›è¯´æ³•ç§° TLB å°±åƒç¼“å­˜ä¸­çš„ä¸€ä¸ªæ¡ç›®ï¼ŒTLB å°±æ˜¯ç¼“å­˜äº†è¿™ä¸€è½¬æ¢ä¿¡æ¯
2. ç¨‹åºè®¿å­˜è¯·æ±‚è¿‡æ¥ä»¥åï¼Œç¡¬ä»¶ä¼šé¦–å…ˆæ£€æŸ¥ TLB, å‘½ä¸­çš„è¯ï¼Œå¾ˆå¿«è¿”å›è™šæ‹Ÿåœ°å€å¯¹åº”çš„ç‰©ç†åœ°å€ï¼›å¦‚æœç¼ºå¤±çš„è¯ï¼Œå°±éœ€è¦èŠ±è´¹è¾ƒå¤šçš„æ—¶é—´è¿›è¡Œåœ°å€è½¬æ¢

:::

ä¹Ÿå¯ä»¥è¿™ä¹ˆç§°å‘¼ï¼š**åŠ å¿«åœ°å€è½¬åŒ–ï¼šTLB**ã€‚TLB çš„ä¸€äº›æè¿°å¯ä»¥å‚è€ƒå¦‚ä¸‹ï¼š

- é¡µè¡¨å­˜å‚¨åœ¨ä¸»å­˜ä¸­ï¼Œæ‰€ä»¥ç¨‹åºçš„æ¯æ¬¡è®¿å­˜è¯·æ±‚è‡³å°‘éœ€è¦ä¸¤æ¬¡è®¿é—®ï¼šæŸ¥é¡µè¡¨è·å¾—ç‰©ç†åœ°å€ã€è·å¾—ç‰©ç†åœ°å€ä¸­çš„æ•°æ®ã€‚

- ç°ä»£å¤„ç†å™¨è®¾è®¡äº†ä¸€ä¸ªç‰¹æ®Šçš„ cache ç”¨äºè¿½è¸ªæœ€è¿‘ä½¿ç”¨è¿‡çš„åœ°å€è½¬åŒ–ï¼ˆåº”ç”¨å±€éƒ¨æ€§åŸç†ï¼‰ï¼Œè¿™ä¸ª cache ç»“æ„ç§°ä¸ºå¿«è¡¨ï¼ˆTLBï¼‰

  ç®€è€Œè¨€ä¹‹ï¼šTLB ä½œä¸ºé¡µè¡¨çš„ cache è€Œå­˜åœ¨ï¼ˆæ³¨æ„é¡µè¡¨æ˜¯åœ¨ä¸»å­˜ä¸­ï¼Œæ–¹ä¾¿ç†è§£ ï¼‰

- TLB çš„ç»“æ„å’ŒåŸç†å¦‚ä¸‹å›¾ï¼š

â€‹	@todo ğŸ’šğŸ’šğŸ’š TLB ç»“æ„å›¾

### TLB Miss

> A TLB miss occurs when the hardware attempts to translate a virtual memory address into a physical memory address and **cannot find the translation in the Translation Lookaside Buffer (TLB)**. When this happens, the hardware has to **perform a full page table walk** to find the translation, which is a more time-consuming process than using the TLB.

TLB å¤±æ•ˆï¼Œé¡¾åæ€ä¹‰å°±æ˜¯ TLB ä¸­æ²¡æœ‰è¡¨é¡¹èƒ½ä¸è™šæ‹Ÿåœ°å€åŒ¹é…ã€‚æŒ‰ç…§ä¸Šé¢çš„è¯´æ³•å°±æ˜¯ï¼ŒTLB å¤±æ•ˆæ˜¯åœ¨ TLB ä¸­æ²¡æœ‰æ‰¾åˆ°åœ°å€è½¬æ¢ã€‚

TLB å¤±æ•ˆè¡¨æ˜ä¸¤ç§å¯èƒ½æ€§ä¹‹ä¸€ï¼š

1. é¡µåœ¨å†…å­˜ä¸­ï¼Œä½†æ˜¯ TLB ä¸­æ²¡æœ‰åˆ›å»º
2. é¡µä¸åœ¨å†…å­˜ä¸­ï¼Œéœ€è¦æŠŠæ§åˆ¶æƒè½¬æ¥ç»™æ“ä½œç³»ç»Ÿå¤„ç†ç¼ºé¡µå¤±æ•ˆ

> TLB misses can happen for several reasons. For example, if a **program accesses memory that has not been recently accessed**, the corresponding translation may have been evicted from the TLB due to space constraints. Similarly, TLB misses can occur when the **operating system swaps pages** in and out of physical memory, or when a program executes a system call that causes a context switch.

TLB å¤±æ•ˆçš„åŸå› å¯èƒ½æ˜¯ï¼š

1. ç¨‹åºè®¿é—®çš„åœ°å€è¿‘æœŸæ²¡æœ‰è¢«è®¿é—®è¿‡ï¼Œç”±äº TLB ç©ºé—´çš„é™åˆ¶ï¼Œè¿™ä¸ª translation å¯èƒ½å°±æ²¡æœ‰è¢«å­˜å‚¨åœ¨ TLB ä¸­ï¼ˆpage åœ¨å†…å­˜ä¸­ï¼‰
2. æ“ä½œç³»ç»Ÿ swap pages(page æ²¡åœ¨å†…å­˜ä¸­)

è¿™ä¸¤è€…å°±å¯ä»¥å¯¹åº”ä¸Šè¿°ä¸¤ç‚¹ TLB å¤±æ•ˆçš„ä¸¤ç§å¯èƒ½ã€‚

:::note å¦‚ä½•å¤„ç†ç¼ºé¡µå¤±æ•ˆæˆ–è€… TLB å¤±æ•ˆï¼Ÿ

æ ¸å¿ƒï¼šé€šè¿‡**ä¾‹å¤–æœºåˆ¶**æ¥ä¸­æ–­æ´»è·ƒè¿›ç¨‹ï¼Œå°†æ§åˆ¶è½¬ç§»åˆ°æ“ä½œç³»ç»Ÿï¼Œç„¶åå†æ¢å¤æ‰§è¡Œè¢«ä¸­æ–­çš„è¿›ç¨‹ã€‚

ä¸¤ä¸ªç‰¹æ®Šçš„æ§åˆ¶å¯„å­˜å™¨ï¼šSEPC å’Œ SCAUSE.

:::

é™¤æ­¤ä¹‹å¤–ï¼Œå¦‚æœæˆ‘ä»¬æ£€æµ‹åˆ°æŸä¸ªç³»ç»Ÿçš„ TLB Miss æ¯”è¾ƒé«˜çš„è¯ï¼Œå¯ä»¥ä½¿ç”¨å¦‚ä¸‹çš„æªæ–½ï¼š

> To mitigate the impact of TLB misses, modern processors often employ techniques such as **multi-level TLBs**, **TLB prefetching**, and **hardware page table walkers**, which can reduce the likelihood and latency of TLB misses. Additionally, operating systems can optimize memory management strategies to minimize the number of TLB misses, such as using **huge pages** or transparent huge pages to reduce the size of page tables and increase TLB hit rates.

1. multi-level TLBs (two-level page table structure in arm)
2. TLB prefetching
3. hardware page table walkers
4. huge pages(reduce page table size, increase TLB hit)

## Page

ğŸ’šğŸ’šğŸ’šğŸ’š @todo è¿™è¾¹é™„ä¸Šå›¾ 5-28

### é¡µé¢å¤§å°çš„æƒè¡¡

é¡µé¢å¤§å°æ˜¯æ¯”è¾ƒå¸¸è§çš„ä½“ç³»ç»“æ„å‚æ•°ã€‚å¦‚æœé€‰æ‹©ä¸€ä¸ªåå¤§çš„é¡µé¢çš„è¯ï¼Œå…¶ä¼˜ç‚¹å¯ä»¥å¦‚ä¸‹æ‰€ç¤ºï¼š

1. é¡µè¡¨çš„å¤§å°ä¸é¡µé¢çš„å¤§å°æˆåæ¯”ï¼›å¢å¤§é¡µé¢çš„å¤§å°å¯ä»¥èŠ‚çœå­˜å‚¨å™¨ï¼›
2. è¾ƒå¤§é¡µé¢å¯ä½¿å¾—ç¼“å­˜æ›´å¤§ï¼›
3. ä¼ é€’è¾ƒå¤§é¡µé¢æ•ˆç‡æ›´é«˜ï¼›
4. TLB çš„æ¡ç›®æ•°é‡æœ‰é™ï¼Œè¾ƒå¤§é¡µé¢æ„å‘³ç€å¯ä»¥é«˜æ•ˆåœ°æ˜ å°„æ›´å¤šå­˜å‚¨å™¨ï¼Œæœ€ç»ˆå¯ä»¥å‡å°‘ TLB ç¼ºå¤±

è¾ƒå°é¡µé¢åˆ™å¯ä»¥èŠ‚çœå†…å­˜ï¼Œé˜²æ­¢å†…éƒ¨ç¢ç‰‡åŒ–ï¼›è¿˜æœ‰ä¸€ä¸ªé—®é¢˜å°±æ˜¯è¾ƒå¤§çš„é¡µé¢å¯èƒ½ä¼šå»¶é•¿è°ƒç”¨ä¸€ä¸ªè¿›ç¨‹çš„æ—¶é—´ï¼Œå› ä¸ºè¿›ç¨‹å¯åŠ¨çš„æ—¶å€™ï¼Œå¾ˆå¤šè¿›ç¨‹å¾ˆå°ã€‚



### Page Fault

- å¦‚æœ virtual page çš„æœ‰æ•ˆä½æ— æ•ˆï¼Œé‚£ä¹ˆå°±å‘ç”Ÿç¼ºé¡µå¤±æ•ˆã€‚

- ç¼ºé¡µå¤±æ•ˆå‘ç”Ÿçš„æ—¶å€™ï¼Œå¦‚æœå†…å­˜ä¸­çš„æ‰€æœ‰é¡µè¡¨éƒ½åœ¨ä½¿ç”¨çš„è¯ï¼Œéœ€è¦é€‰æ‹©ä¸€é¡µè¿›è¡Œæ›¿æ¢ã€‚

- æ›¿æ¢çš„æ—¶å€™ä½¿ç”¨è¿‘ä¼¼ LRU ç®—æ³•ï¼Œå› ä¸ºå®ç°å®Œæ•´çš„ LRU ç®—æ³•ä»£ä»·å¤ªé«˜ã€‚ARM V8 ä½¿ç”¨äº†ä¸€ä¸ª access bit æ¥å®ç°è¿™ä¸ªã€‚

### Virtual page number and Page offset

Virtual Address å¯ä»¥åˆ†ä¸ºä¸¤ä¸ªéƒ¨åˆ†ï¼šVirtual page number å’Œ Page offset, å¯ä»¥ç¿»è¯‘ä¸ºè™šæ‹Ÿé¡µå·å’Œé¡µå†…åç§»é‡ã€‚

#### Virtual Page Number

Virtual Page Number (VPN) æ˜¯ç”¨äºæ ‡è¯†è¦è®¿é—®çš„ page, è¿™ä¸ªå­—æ®µä¼šç”¨äºè™šæ‹Ÿåœ°å€åˆ°ç‰©ç†åœ°å€çš„è½¬æ¢ã€‚

VPN çš„å¤§å°å–å†³äºè™šæ‹Ÿåœ°å€ç©ºé—´çš„å’Œè™šæ‹Ÿå­˜å‚¨ç³»ç»Ÿä½¿ç”¨çš„ page å¤§å°ï¼›ä¸¾ä¾‹è€Œè¨€ï¼Œä¸€ä¸ªç³»ç»Ÿæœ‰ 32-bit è™šæ‹Ÿåœ°å€ï¼Œ4KB page, åˆ™ VPN çš„å¤§å°ä¸º $2^{20}$ bit,  å…¶éœ€è¦åœ¨åœ°å€ç©ºé—´ä¸­è¡¨ç¤º $2^{20}$ ä¸ª page. å¯¹äºä¸ºä»€ä¹ˆéœ€è¦ 20 bit, å…¶è®¡ç®—æ–¹æ³•å°±æ˜¯ $32 - 12 = 20$, å…¶ä¸­ 4KB çš„ page å ç”¨äº† 12 bit çš„æ ‡è¯†ï¼Œå‰©ä¸‹çš„ 20 ä½å°±ç•™ç»™äº† VPN.

â¤ï¸â¤ï¸â¤ï¸ **VPN and TLB**

VPN å’Œ TLB ä¹‹é—´çš„å…³ç³»éœ€è¦åŠ ä»¥ç†è§£ï¼š

> When a program accesses a virtual memory address, the processor extracts the virtual page number from the address and uses it as the index into the TLB cache. 

ä»ä¸Šé¢å¯çŸ¥ï¼šVPN ç”¨äºç´¢å¼• TLB, å³ VPN -> PPN(Physical Page Number).

:::details ä¸ªäººç†è§£ TLB å’Œ VPN

å¯¹äºä¸Šé¢çš„è§£é‡Šï¼Œå¦‚æœæˆ‘ä»¬å‡å®šæœ‰ 20 bit ç”¨äº VPN,  é‚£ä¹ˆ TLB çš„ tag compare address + TLB index (è¿™ä¸¤ä¸ªåˆèµ·æ¥å°±æ˜¯ TLB entry) çš„å¤§å°å°±ä¸º 20 bit.

(not sure) TLB index çš„å¤§å°å–å†³äº TLB çš„æ˜ å°„æ–¹å¼ï¼Œæˆ–è€…è¯´ï¼Œå–å†³äº TLB entires çš„æ•°é‡ (*The TLB contains **entries** that map virtual page numbers to physical page numbers, along with other metadata such as access permissions and cache coherency information.*)ã€‚

å½“ TLB index ç¡®å®šçš„æ—¶å€™ï¼ŒTLB tag compare address çš„ä½æ•°ä¹Ÿå°±ç¡®å®šäº†ã€‚

:::



#### Page Offset

Page Offset ç”¨äºç¡®å®šé¡µè¡¨ä¸­æ•°æ®çš„å…·ä½“ä½ç½®ï¼Œé€šå¸¸è€Œè¨€ï¼Œå…¶æ¯” Virtual page number è¦å°ã€‚ä»¥ä¸€ä¸ª 4KB çš„ page è€Œè¨€ï¼Œå…¶éœ€è¦ 12 bit æ¥æ ‡è¯†åœ¨è¿™ä¸ª 4KB page ä¸­çš„ byte offset.

### é¡µè¡¨çš„æ˜ å°„æ–¹å¼ï¼Ÿ

é¡µè¡¨é€šå¸¸é€‰æ‹©ä½¿ç”¨å…¨ç›¸è”çš„æ–¹å¼ï¼Œå‡ºäºä»¥ä¸‹å‡ ä¸ªåŸå› ï¼ˆé¡µè¡¨ä½¿ç”¨å…¨ç›¸è” + é¢å¤–çš„é¡µè¡¨ï¼‰ï¼š

1. å…¨ç›¸è”å…·æœ‰ä¼˜è¶Šæ€§ï¼Œå› ä¸ºå¤±æ•ˆä»£ä»·æ¯”è¾ƒé«˜
2. å…¨ç›¸è”å…è®¸è½¯ä»¶ä½¿ç”¨è´Ÿè´£çš„æ›¿æ¢ç­–ç•¥ä»¥é™ä½å¤±æ•ˆç‡
3. å…¨ç›¸è”å¾ˆå®¹æ˜“ç´¢å¼•ï¼Œå¹¶ä¸”ä¸éœ€è¦é¢å¤–çš„ç¡¬ä»¶ï¼Œä¹Ÿä¸éœ€è¦è¿›è¡ŒæŸ¥æ‰¾

### TLB å’Œ cache çš„æ˜ å°„æ–¹å¼ï¼Ÿ

é€šå¸¸é€‰ç”¨ç»„ç›¸è¿ï¼Œä¸€äº›ç³»ç»Ÿä½¿ç”¨ç›´æ¥æ˜ å°„ï¼Œçœ‹ä¸­å…¶è®¿é—®æ—¶é—´çŸ­å¹¶ä¸”å®ç°ç®€å•ã€‚



