INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/sim_1/new/sine_wave_gen_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine_wave_gen_test
