// Seed: 2120230992
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input logic id_3,
    output id_4,
    input id_5
);
  assign id_4[1'h0] = {!1, 1, 1};
  type_0 id_6 (
      1,
      id_2,
      1,
      1,
      id_2 < 1
  );
  logic id_7 = 1, id_8;
  logic id_9;
  logic id_10, id_11;
endmodule
