OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 16 thread(s).
detailed_route arguments: -bottom_routing_layer met1 -top_routing_layer met5 -save_guide_updates -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     390
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   jpeg_encoder
Die area:                 ( 0 0 ) ( 1127900 1127900 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     144146
Number of terminals:      47
Number of snets:          2
Number of nets:           63354

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
[INFO DRT-0164] Number of unique instances = 229.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 1771901.
[INFO DRT-0033] mcon shape region query size = 1605015.
[INFO DRT-0033] met1 shape region query size = 617772.
[INFO DRT-0033] via shape region query size = 69290.
[INFO DRT-0033] met2 shape region query size = 41585.
[INFO DRT-0033] via2 shape region query size = 55432.
[INFO DRT-0033] met3 shape region query size = 41610.
[INFO DRT-0033] via3 shape region query size = 55432.
[INFO DRT-0033] met4 shape region query size = 17302.
[INFO DRT-0033] via4 shape region query size = 3362.
[INFO DRT-0033] met5 shape region query size = 3444.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0078]   Complete 840 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 219 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0083]   Complete 20000 groups.
[INFO DRT-0083]   Complete 30000 groups.
[INFO DRT-0084]   Complete 30487 groups.
#scanned instances     = 144146
#unique  instances     = 229
#stdCellGenAp          = 6387
#stdCellValidPlanarAp  = 328
#stdCellValidViaAp     = 5064
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 173421
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:13:43, elapsed time = 00:00:52, memory = 691.74 (MB), peak = 721.70 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.
[INFO DRT-0156] guideIn read 300000 guides.

Number of guides:     372419

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 156 STEP 7200 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 156 STEP 7200 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0027]   Complete 200000 origin guides.
[INFO DRT-0027]   Complete 300000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
  complete 20000 nets.
  complete 30000 nets.
  complete 40000 nets.
  complete 50000 nets.
  complete 60000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0029]   Complete 20000 nets (guide).
[INFO DRT-0029]   Complete 30000 nets (guide).
[INFO DRT-0029]   Complete 40000 nets (guide).
[INFO DRT-0029]   Complete 50000 nets (guide).
[INFO DRT-0029]   Complete 60000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 133035.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 103592.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 50072.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 1278.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 413.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 17.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 183520 vertical wires in 4 frboxes and 104887 horizontal wires in 4 frboxes.
[INFO DRT-0186] Done with 17583 vertical wires in 4 frboxes and 29666 horizontal wires in 4 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:06, memory = 1659.05 (MB), peak = 1660.17 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1659.05 (MB), peak = 1660.17 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:08, memory = 2314.88 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:18, memory = 2879.67 (MB).
    Completing 30% with 4735 violations.
    elapsed time = 00:00:25, memory = 3044.16 (MB).
    Completing 40% with 4735 violations.
    elapsed time = 00:00:37, memory = 3185.81 (MB).
    Completing 50% with 4735 violations.
    elapsed time = 00:00:47, memory = 3499.69 (MB).
    Completing 60% with 9394 violations.
    elapsed time = 00:00:58, memory = 3530.62 (MB).
    Completing 70% with 9394 violations.
    elapsed time = 00:01:12, memory = 3561.30 (MB).
    Completing 80% with 13908 violations.
    elapsed time = 00:01:22, memory = 3626.17 (MB).
    Completing 90% with 13908 violations.
    elapsed time = 00:01:36, memory = 3665.36 (MB).
    Completing 100% with 18610 violations.
    elapsed time = 00:01:48, memory = 3762.04 (MB).
[INFO DRT-0199]   Number of violations = 27868.
Viol/Layer         li1   mcon   met1    via   met2   via2   met3   met4   met5
Cut Spacing          0     85      0      2      0      1      0      0      0
Metal Spacing      226      0   4200      0    349      0      3      4     16
Min Hole             0      0     50      0      0      0      0      0      0
NS Metal             1      0      2      0      0      0      0      0      0
Recheck              4      0   6258      0   2827      0     82     66     21
Short                0      5  12507      1   1121      4     14      0     19
[INFO DRT-0267] cpu time = 00:25:39, elapsed time = 00:01:50, memory = 3936.90 (MB), peak = 3936.90 (MB)
Total wire length = 1491783 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 738402 um.
Total wire length on LAYER met2 = 646073 um.
Total wire length on LAYER met3 = 64935 um.
Total wire length on LAYER met4 = 38737 um.
Total wire length on LAYER met5 = 3634 um.
Total number of vias = 328850.
Up-via summary (total 328850):.

-------------------------
 FR_MASTERSLICE         0
            li1    165679
           met1    160435
           met2      1953
           met3       751
           met4        32
-------------------------
                   328850


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 27868 violations.
    elapsed time = 00:00:07, memory = 3955.20 (MB).
    Completing 20% with 27868 violations.
    elapsed time = 00:00:18, memory = 4007.54 (MB).
    Completing 30% with 22491 violations.
    elapsed time = 00:00:25, memory = 4024.55 (MB).
    Completing 40% with 22491 violations.
    elapsed time = 00:00:36, memory = 4042.86 (MB).
    Completing 50% with 22491 violations.
    elapsed time = 00:00:45, memory = 4100.34 (MB).
    Completing 60% with 17947 violations.
    elapsed time = 00:00:54, memory = 4107.56 (MB).
    Completing 70% with 17947 violations.
    elapsed time = 00:01:06, memory = 4109.88 (MB).
    Completing 80% with 12637 violations.
    elapsed time = 00:01:15, memory = 4122.77 (MB).
    Completing 90% with 12637 violations.
    elapsed time = 00:01:26, memory = 4129.73 (MB).
    Completing 100% with 8444 violations.
    elapsed time = 00:01:36, memory = 4141.79 (MB).
[INFO DRT-0199]   Number of violations = 9258.
Viol/Layer        met1   met2   met3   met4
Metal Spacing     1231    132      3      1
Min Hole             4      0      0      0
Recheck            814      0      0      0
Short             6661    410      2      0
[INFO DRT-0267] cpu time = 00:22:27, elapsed time = 00:01:37, memory = 4150.55 (MB), peak = 4155.77 (MB)
Total wire length = 1480618 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 733261 um.
Total wire length on LAYER met2 = 640412 um.
Total wire length on LAYER met3 = 64866 um.
Total wire length on LAYER met4 = 38509 um.
Total wire length on LAYER met5 = 3567 um.
Total number of vias = 327731.
Up-via summary (total 327731):.

-------------------------
 FR_MASTERSLICE         0
            li1    165612
           met1    159444
           met2      1918
           met3       725
           met4        32
-------------------------
                   327731


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 9258 violations.
    elapsed time = 00:00:06, memory = 4150.55 (MB).
    Completing 20% with 9258 violations.
    elapsed time = 00:00:17, memory = 4151.32 (MB).
    Completing 30% with 8864 violations.
    elapsed time = 00:00:24, memory = 4155.19 (MB).
    Completing 40% with 8864 violations.
    elapsed time = 00:00:35, memory = 4177.10 (MB).
    Completing 50% with 8864 violations.
    elapsed time = 00:00:44, memory = 4189.22 (MB).
    Completing 60% with 8265 violations.
    elapsed time = 00:00:52, memory = 4197.98 (MB).
    Completing 70% with 8265 violations.
    elapsed time = 00:01:03, memory = 4197.98 (MB).
    Completing 80% with 7963 violations.
    elapsed time = 00:01:11, memory = 4220.43 (MB).
    Completing 90% with 7963 violations.
    elapsed time = 00:01:22, memory = 4222.23 (MB).
    Completing 100% with 7623 violations.
    elapsed time = 00:01:31, memory = 4238.48 (MB).
[INFO DRT-0199]   Number of violations = 8399.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          1      0      0      0
Metal Spacing        0   1088    120      2
Min Hole             0      2      0      0
Recheck              0    507      3    266
Short                0   6046    359      5
[INFO DRT-0267] cpu time = 00:21:37, elapsed time = 00:01:33, memory = 4228.82 (MB), peak = 4247.50 (MB)
Total wire length = 1476404 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 731120 um.
Total wire length on LAYER met2 = 638226 um.
Total wire length on LAYER met3 = 65142 um.
Total wire length on LAYER met4 = 38479 um.
Total wire length on LAYER met5 = 3434 um.
Total number of vias = 327315.
Up-via summary (total 327315):.

-------------------------
 FR_MASTERSLICE         0
            li1    165612
           met1    159021
           met2      1930
           met3       722
           met4        30
-------------------------
                   327315


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 8399 violations.
    elapsed time = 00:00:04, memory = 4229.14 (MB).
    Completing 20% with 8399 violations.
    elapsed time = 00:00:11, memory = 4240.74 (MB).
    Completing 30% with 6564 violations.
    elapsed time = 00:00:16, memory = 4301.58 (MB).
    Completing 40% with 6564 violations.
    elapsed time = 00:00:23, memory = 4303.16 (MB).
    Completing 50% with 6564 violations.
    elapsed time = 00:00:29, memory = 4303.16 (MB).
    Completing 60% with 4598 violations.
    elapsed time = 00:00:39, memory = 4306.77 (MB).
    Completing 70% with 4598 violations.
    elapsed time = 00:00:48, memory = 4306.77 (MB).
    Completing 80% with 2477 violations.
    elapsed time = 00:00:58, memory = 4325.34 (MB).
    Completing 90% with 2477 violations.
    elapsed time = 00:01:06, memory = 4325.34 (MB).
    Completing 100% with 507 violations.
    elapsed time = 00:01:15, memory = 4358.48 (MB).
[INFO DRT-0199]   Number of violations = 512.
Viol/Layer        met1   met2   met3
Metal Spacing      146     49      0
Min Hole             2      0      0
Recheck              2      3      0
Short              267     41      2
[INFO DRT-0267] cpu time = 00:15:37, elapsed time = 00:01:16, memory = 4364.40 (MB), peak = 4390.68 (MB)
Total wire length = 1476465 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 716971 um.
Total wire length on LAYER met2 = 640790 um.
Total wire length on LAYER met3 = 76269 um.
Total wire length on LAYER met4 = 39011 um.
Total wire length on LAYER met5 = 3423 um.
Total number of vias = 332488.
Up-via summary (total 332488):.

-------------------------
 FR_MASTERSLICE         0
            li1    165612
           met1    162695
           met2      3364
           met3       787
           met4        30
-------------------------
                   332488


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 512 violations.
    elapsed time = 00:00:00, memory = 4364.40 (MB).
    Completing 20% with 512 violations.
    elapsed time = 00:00:00, memory = 4374.71 (MB).
    Completing 30% with 345 violations.
    elapsed time = 00:00:03, memory = 4374.71 (MB).
    Completing 40% with 345 violations.
    elapsed time = 00:00:03, memory = 4374.71 (MB).
    Completing 50% with 345 violations.
    elapsed time = 00:00:03, memory = 4374.71 (MB).
    Completing 60% with 264 violations.
    elapsed time = 00:00:05, memory = 4374.71 (MB).
    Completing 70% with 264 violations.
    elapsed time = 00:00:05, memory = 4374.71 (MB).
    Completing 80% with 97 violations.
    elapsed time = 00:00:09, memory = 4374.71 (MB).
    Completing 90% with 97 violations.
    elapsed time = 00:00:09, memory = 4374.71 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:11, memory = 4358.36 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer        met1   met2
Metal Spacing        2      0
Short                6      1
[INFO DRT-0267] cpu time = 00:01:08, elapsed time = 00:00:11, memory = 4358.36 (MB), peak = 4390.68 (MB)
Total wire length = 1476357 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 716583 um.
Total wire length on LAYER met2 = 640694 um.
Total wire length on LAYER met3 = 76592 um.
Total wire length on LAYER met4 = 39065 um.
Total wire length on LAYER met5 = 3423 um.
Total number of vias = 332537.
Up-via summary (total 332537):.

-------------------------
 FR_MASTERSLICE         0
            li1    165612
           met1    162708
           met2      3397
           met3       790
           met4        30
-------------------------
                   332537


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 4358.36 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 4358.36 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 4358.36 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 4358.36 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 4358.36 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 4358.36 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 4358.36 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 4358.36 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 4358.36 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 4358.36 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4358.36 (MB), peak = 4390.68 (MB)
Total wire length = 1476343 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 716573 um.
Total wire length on LAYER met2 = 640689 um.
Total wire length on LAYER met3 = 76592 um.
Total wire length on LAYER met4 = 39065 um.
Total wire length on LAYER met5 = 3423 um.
Total number of vias = 332537.
Up-via summary (total 332537):.

-------------------------
 FR_MASTERSLICE         0
            li1    165612
           met1    162708
           met2      3397
           met3       790
           met4        30
-------------------------
                   332537


[INFO DRT-0198] Complete detail routing.
Total wire length = 1476343 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 716573 um.
Total wire length on LAYER met2 = 640689 um.
Total wire length on LAYER met3 = 76592 um.
Total wire length on LAYER met4 = 39065 um.
Total wire length on LAYER met5 = 3423 um.
Total number of vias = 332537.
Up-via summary (total 332537):.

-------------------------
 FR_MASTERSLICE         0
            li1    165612
           met1    162708
           met2      3397
           met3       790
           met4        30
-------------------------
                   332537


[INFO DRT-0267] cpu time = 01:26:32, elapsed time = 00:06:31, memory = 4358.36 (MB), peak = 4390.68 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 7:34.37[h:]min:sec. CPU time: user 6035.12 sys 2.48 (1328%). Peak memory: 4496060KB.
