Analysis & Synthesis report for SoCKit_DDR3_RTL_Test
Wed Apr 13 04:50:58 2016
Quartus Prime Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 11. State Machine - |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 12. State Machine - |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 13. State Machine - |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state
 14. State Machine - |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Registers Packed Into Inferred Megafunctions
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for Top-level Entity: |SoCKit_DDR3_RTL_Test
 23. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_pll0:pll0
 24. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0
 25. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy
 26. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset
 27. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:ureset_afi_clk
 28. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:ureset_ctl_reset_clk
 29. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:ureset_addr_cmd_clk
 30. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:ureset_resync_clk
 31. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:ureset_seq_clk
 32. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:ureset_scc_clk
 33. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:ureset_avl_clk
 34. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:read_capture_reset[0].ureset_read_capture_clk
 35. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:read_capture_reset[1].ureset_read_capture_clk
 36. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 37. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 38. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 39. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 40. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst
 41. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated
 42. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated
 43. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated
 44. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_qfj1:auto_generated
 45. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_demux:cmd_demux
 46. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 47. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 48. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_demux_002:rsp_demux
 49. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 50. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_demux_002:rsp_demux_002
 51. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003
 52. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 53. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 54. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 55. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 56. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 57. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 58. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 59. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 60. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 61. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 62. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 63. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 64. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 65. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|altera_mem_if_oct_cyclonev:oct0
 66. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|altera_mem_if_dll_cyclonev:dll0
 67. Source assignments for sld_signaltap:auto_signaltap_0
 68. Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated
 69. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_pll0:pll0
 70. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0
 71. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy
 72. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset
 73. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:ureset_afi_clk
 74. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:ureset_ctl_reset_clk
 75. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:ureset_addr_cmd_clk
 76. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:ureset_resync_clk
 77. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:ureset_seq_clk
 78. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:ureset_scc_clk
 79. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:ureset_avl_clk
 80. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:read_capture_reset[0].ureset_read_capture_clk
 81. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:read_capture_reset[1].ureset_read_capture_clk
 82. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_ldc:memphy_ldc
 83. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads
 84. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
 85. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[0].acv_ac_ldc
 86. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[1].acv_ac_ldc
 87. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[2].acv_ac_ldc
 88. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[3].acv_ac_ldc
 89. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[4].acv_ac_ldc
 90. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[5].acv_ac_ldc
 91. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[6].acv_ac_ldc
 92. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[7].acv_ac_ldc
 93. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[8].acv_ac_ldc
 94. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[9].acv_ac_ldc
 95. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[10].acv_ac_ldc
 96. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[11].acv_ac_ldc
 97. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[12].acv_ac_ldc
 98. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[13].acv_ac_ldc
 99. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[14].acv_ac_ldc
100. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[15].acv_ac_ldc
101. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[16].acv_ac_ldc
102. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[17].acv_ac_ldc
103. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[18].acv_ac_ldc
104. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[19].acv_ac_ldc
105. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[20].acv_ac_ldc
106. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[21].acv_ac_ldc
107. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[22].acv_ac_ldc
108. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[23].acv_ac_ldc
109. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[24].acv_ac_ldc
110. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_generic_ddio:uaddress_pad
111. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_generic_ddio:ubank_pad
112. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_generic_ddio:ucmd_pad
113. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_generic_ddio:ureset_n_pad
114. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
115. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
116. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
117. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
118. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
119. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst
120. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst
121. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a
122. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram
123. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b
124. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram
125. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst
126. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst
127. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component
128. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper
129. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst
130. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst
131. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component
132. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge
133. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem
134. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram
135. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_avalon_mm_bridge:seq_bridge
136. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator
137. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:seq_bridge_m0_translator
138. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator
139. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator
140. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator
141. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator
142. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator
143. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent
144. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent
145. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_instruction_master_agent
146. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent
147. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor
148. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo
149. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent
150. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor
151. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo
152. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent
153. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor
154. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo
155. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent
156. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor
157. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo
158. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_router:router|fpga_ddr3_s0_mm_interconnect_0_router_default_decode:the_default_decode
159. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_router_001:router_001|fpga_ddr3_s0_mm_interconnect_0_router_001_default_decode:the_default_decode
160. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_router_002:router_002|fpga_ddr3_s0_mm_interconnect_0_router_002_default_decode:the_default_decode
161. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_router_003:router_003|fpga_ddr3_s0_mm_interconnect_0_router_003_default_decode:the_default_decode
162. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_router_004:router_004|fpga_ddr3_s0_mm_interconnect_0_router_004_default_decode:the_default_decode
163. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_router_003:router_005|fpga_ddr3_s0_mm_interconnect_0_router_003_default_decode:the_default_decode
164. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_router_006:router_006|fpga_ddr3_s0_mm_interconnect_0_router_006_default_decode:the_default_decode
165. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter
166. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
167. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
168. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb
169. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
170. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
171. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
172. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
173. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
174. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
175. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
176. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
177. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
178. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster
179. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
180. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
181. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
182. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
183. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
184. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
185. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
186. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
187. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
188. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
189. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
190. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
191. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
192. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
193. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
194. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
195. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
196. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_sc_fifo:fifo
197. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p
198. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b
199. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_packets_to_master:transacto
200. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
201. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_reset_controller:rst_controller
202. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
203. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
204. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
205. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|altera_mem_if_oct_cyclonev:oct0
206. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|altera_mem_if_dll_cyclonev:dll0
207. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dmaster_master_translator
208. Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:s0_seq_debug_translator
209. Parameter Settings for User Entity Instance: Avalon_bus_RW_Test:fpga_ddr3_Verify
210. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
211. Parameter Settings for Inferred Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
212. altsyncram Parameter Settings by Entity Instance
213. Port Connectivity Checks: "Avalon_bus_RW_Test:fpga_ddr3_Verify"
214. Port Connectivity Checks: "fpga_ddr3:fpga_ddr3_inst"
215. SignalTap II Logic Analyzer Settings
216. Post-Synthesis Netlist Statistics for Top Partition
217. Elapsed Time Per Partition
218. Connections to In-System Debugging Instance "auto_signaltap_0"
219. Analysis & Synthesis Messages
220. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Apr 13 04:50:57 2016       ;
; Quartus Prime Version           ; 15.1.2 Build 193 02/01/2016 SJ Lite Edition ;
; Revision Name                   ; SoCKit_DDR3_RTL_Test                        ;
; Top-level Entity Name           ; SoCKit_DDR3_RTL_Test                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2978                                        ;
; Total pins                      ; 218                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 199,936                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 1                                           ;
+---------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                 ;
+---------------------------------------------------------------------------------+----------------------+----------------------+
; Option                                                                          ; Setting              ; Default Value        ;
+---------------------------------------------------------------------------------+----------------------+----------------------+
; Device                                                                          ; 5CSXFC6D6F31C8ES     ;                      ;
; Top-level entity name                                                           ; SoCKit_DDR3_RTL_Test ; SoCKit_DDR3_RTL_Test ;
; Family name                                                                     ; Cyclone V            ; Cyclone IV GX        ;
; Use smart compilation                                                           ; Off                  ; Off                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                   ; On                   ;
; Enable compact report table                                                     ; Off                  ; Off                  ;
; Restructure Multiplexers                                                        ; Auto                 ; Auto                 ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                  ; Off                  ;
; Create Debugging Nodes for IP Cores                                             ; Off                  ; Off                  ;
; Preserve fewer node names                                                       ; On                   ; On                   ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                  ; Off                  ;
; Verilog Version                                                                 ; Verilog_2001         ; Verilog_2001         ;
; VHDL Version                                                                    ; VHDL_1993            ; VHDL_1993            ;
; State Machine Processing                                                        ; Auto                 ; Auto                 ;
; Safe State Machine                                                              ; Off                  ; Off                  ;
; Extract Verilog State Machines                                                  ; On                   ; On                   ;
; Extract VHDL State Machines                                                     ; On                   ; On                   ;
; Ignore Verilog initial constructs                                               ; Off                  ; Off                  ;
; Iteration limit for constant Verilog loops                                      ; 5000                 ; 5000                 ;
; Iteration limit for non-constant Verilog loops                                  ; 250                  ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                   ; On                   ;
; Infer RAMs from Raw Logic                                                       ; On                   ; On                   ;
; Parallel Synthesis                                                              ; On                   ; On                   ;
; DSP Block Balancing                                                             ; Auto                 ; Auto                 ;
; NOT Gate Push-Back                                                              ; On                   ; On                   ;
; Power-Up Don't Care                                                             ; On                   ; On                   ;
; Remove Redundant Logic Cells                                                    ; Off                  ; Off                  ;
; Remove Duplicate Registers                                                      ; On                   ; On                   ;
; Ignore CARRY Buffers                                                            ; Off                  ; Off                  ;
; Ignore CASCADE Buffers                                                          ; Off                  ; Off                  ;
; Ignore GLOBAL Buffers                                                           ; Off                  ; Off                  ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                  ; Off                  ;
; Ignore LCELL Buffers                                                            ; Off                  ; Off                  ;
; Ignore SOFT Buffers                                                             ; On                   ; On                   ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                  ; Off                  ;
; Optimization Technique                                                          ; Balanced             ; Balanced             ;
; Carry Chain Length                                                              ; 70                   ; 70                   ;
; Auto Carry Chains                                                               ; On                   ; On                   ;
; Auto Open-Drain Pins                                                            ; On                   ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                  ; Off                  ;
; Auto ROM Replacement                                                            ; On                   ; On                   ;
; Auto RAM Replacement                                                            ; On                   ; On                   ;
; Auto DSP Block Replacement                                                      ; On                   ; On                   ;
; Auto Shift Register Replacement                                                 ; Auto                 ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                 ; Auto                 ;
; Auto Clock Enable Replacement                                                   ; On                   ; On                   ;
; Strict RAM Replacement                                                          ; Off                  ; Off                  ;
; Allow Synchronous Control Signals                                               ; On                   ; On                   ;
; Force Use of Synchronous Clear Signals                                          ; Off                  ; Off                  ;
; Auto Resource Sharing                                                           ; Off                  ; Off                  ;
; Allow Any RAM Size For Recognition                                              ; Off                  ; Off                  ;
; Allow Any ROM Size For Recognition                                              ; Off                  ; Off                  ;
; Allow Any Shift Register Size For Recognition                                   ; Off                  ; Off                  ;
; Use LogicLock Constraints during Resource Balancing                             ; On                   ; On                   ;
; Ignore translate_off and synthesis_off directives                               ; Off                  ; Off                  ;
; Timing-Driven Synthesis                                                         ; On                   ; On                   ;
; Report Parameter Settings                                                       ; On                   ; On                   ;
; Report Source Assignments                                                       ; On                   ; On                   ;
; Report Connectivity Checks                                                      ; On                   ; On                   ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                  ; Off                  ;
; Synchronization Register Chain Length                                           ; 3                    ; 3                    ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation   ; Normal compilation   ;
; HDL message level                                                               ; Level2               ; Level2               ;
; Suppress Register Optimization Related Messages                                 ; Off                  ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                 ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                 ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                  ; 100                  ;
; Clock MUX Protection                                                            ; On                   ; On                   ;
; Auto Gated Clock Conversion                                                     ; Off                  ; Off                  ;
; Block Design Naming                                                             ; Auto                 ; Auto                 ;
; SDC constraint protection                                                       ; Off                  ; Off                  ;
; Synthesis Effort                                                                ; Auto                 ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                   ; On                   ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                  ; Off                  ;
; Analysis & Synthesis Message Level                                              ; Medium               ; Medium               ;
; Disable Register Merging Across Hierarchies                                     ; Auto                 ; Auto                 ;
; Resource Aware Inference For Block RAM                                          ; On                   ; On                   ;
; Synthesis Seed                                                                  ; 1                    ; 1                    ;
; Automatic Parallel Synthesis                                                    ; On                   ; On                   ;
; Partial Reconfiguration Bitstream ID                                            ; Off                  ; Off                  ;
+---------------------------------------------------------------------------------+----------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.9%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                  ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                       ; Library     ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------+
; FPGA_DDR3/Avalon_bus_RW_Test.v                                                                    ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/Avalon_bus_RW_Test.v                                                                    ;             ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3.v                                                                   ; yes             ; User Wizard-Generated File                   ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3.v                                                                   ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v                                                    ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v                                                    ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_mm_interconnect_1.v                                       ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_mm_interconnect_1.v                                       ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_translator.sv                                   ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_translator.sv                                   ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_master_translator.sv                                  ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_master_translator.sv                                  ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_dll_cyclonev.sv                                       ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_dll_cyclonev.sv                                       ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_oct_cyclonev.sv                                       ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_oct_cyclonev.sv                                       ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_hard_memory_controller_top_cyclonev.sv                ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_hard_memory_controller_top_cyclonev.sv                ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v                                                 ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v                                                 ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_controller.v                                           ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_controller.v                                           ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_synchronizer.v                                         ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_synchronizer.v                                         ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_p2b_adapter.sv                                    ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_p2b_adapter.sv                                    ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_b2p_adapter.sv                                    ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_b2p_adapter.sv                                    ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v                                   ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v                                   ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_packets_to_bytes.v                                 ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_packets_to_bytes.v                                 ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_bytes_to_packets.v                                 ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_bytes_to_packets.v                                 ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_sc_fifo.v                                             ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_sc_fifo.v                                             ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_timing_adt.sv                                     ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_timing_adt.sv                                     ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_jtag_interface.v                                   ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_jtag_interface.v                                   ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v                                          ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v                                          ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_sld_node.v                                              ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_sld_node.v                                              ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v                                             ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v                                             ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_clock_crosser.v                                    ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_clock_crosser.v                                    ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_std_synchronizer_nocut.v                                     ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_std_synchronizer_nocut.v                                     ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_pipeline_base.v                                    ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_pipeline_base.v                                    ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_idle_remover.v                                     ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_idle_remover.v                                     ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_idle_inserter.v                                    ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_idle_inserter.v                                    ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v                                                      ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v                                                      ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_002.sv                        ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_agent.sv                                        ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_agent.sv                                        ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_mux.sv                           ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001.sv                       ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_003.sv                        ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv                                         ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv                                         ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_mux_002.sv                       ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_mux_002.sv                       ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_mux_001.sv                       ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_reg_file.sv                                               ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_reg_file.sv                                               ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003.sv                       ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003.sv                       ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_wrapper.sv                                        ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_wrapper.sv                                        ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_irq_mapper.sv                                          ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_001.sv                        ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter.v                  ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_mm_bridge.v                                           ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_mm_bridge.v                                           ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_demux_001.sv                     ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_traffic_limiter.sv                                    ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_traffic_limiter.sv                                    ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v                     ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v                     ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_006.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_006.sv                        ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router.sv                            ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v                                    ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_004.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_004.sv                        ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v          ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v          ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_demux_002.sv                     ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_demux_002.sv                     ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_mem_no_ifdef_params.sv                      ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_mem_no_ifdef_params.sv                      ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_rst.sv                                      ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_rst.sv                                      ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_mux.sv                           ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_burst_uncompressor.sv                                 ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_burst_uncompressor.sv                                 ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_reg_file.v                                            ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_reg_file.v                                            ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_simple_avalon_mm_bridge.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_simple_avalon_mm_bridge.sv                            ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_master_agent.sv                                       ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_master_agent.sv                                       ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_demux_001.sv                     ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_phase_decode.v                                    ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_phase_decode.v                                    ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_mgr.sv                                                ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_mgr.sv                                                ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_demux.sv                         ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_demux_003.sv                     ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_demux_003.sv                     ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_sequencer_mem.hex                                      ; yes             ; User Hexadecimal (Intel-Format) File         ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_sequencer_mem.hex                                      ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_clock_pair_generator.v                                 ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_clock_pair_generator.v                                 ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_addr_cmd_pads.v                               ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_addr_cmd_pads.v                               ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_memphy.v                                      ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_memphy.v                                      ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_ldc.v                                              ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_ldc.v                                              ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_io_pads.v                                     ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_io_pads.v                                     ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_generic_ddio.v                                         ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_generic_ddio.v                                         ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset.v                                                ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset.v                                                ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset_sync.v                                           ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset_sync.v                                           ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0.sv                                                     ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_altdqdqs.v                                             ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_altdqdqs.v                                             ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                      ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                      ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_pll0.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_pll0.sv                                                   ; fpga_ddr3   ;
; SoCKit_DDR3_RTL_Test.v                                                                            ; yes             ; Auto-Found Verilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v                                                                            ;             ;
; altddio_out.tdf                                                                                   ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altddio_out.tdf                                                       ;             ;
; aglobal151.inc                                                                                    ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc                                                        ;             ;
; stratix_ddio.inc                                                                                  ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ddio.inc                                                      ;             ;
; cyclone_ddio.inc                                                                                  ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/cyclone_ddio.inc                                                      ;             ;
; lpm_mux.inc                                                                                       ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc                                                           ;             ;
; stratix_lcell.inc                                                                                 ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/stratix_lcell.inc                                                     ;             ;
; db/ddio_out_uqe.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/ddio_out_uqe.tdf                                                                               ;             ;
; altsyncram.tdf                                                                                    ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf                                                        ;             ;
; stratix_ram_block.inc                                                                             ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                 ;             ;
; lpm_decode.inc                                                                                    ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc                                                        ;             ;
; a_rdenreg.inc                                                                                     ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                         ;             ;
; altrom.inc                                                                                        ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc                                                            ;             ;
; altram.inc                                                                                        ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc                                                            ;             ;
; altdpram.inc                                                                                      ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc                                                          ;             ;
; db/altsyncram_mri1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/altsyncram_mri1.tdf                                                                            ;             ;
; altdpram.tdf                                                                                      ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.tdf                                                          ;             ;
; memmodes.inc                                                                                      ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/others/maxplus2/memmodes.inc                                                        ;             ;
; a_hdffe.inc                                                                                       ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/a_hdffe.inc                                                           ;             ;
; alt_le_rden_reg.inc                                                                               ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                   ;             ;
; altsyncram.inc                                                                                    ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.inc                                                        ;             ;
; db/dpram_k3s1.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/dpram_k3s1.tdf                                                                                 ;             ;
; db/decode_5la.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/decode_5la.tdf                                                                                 ;             ;
; db/mux_7hb.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/mux_7hb.tdf                                                                                    ;             ;
; db/altsyncram_c9v1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/altsyncram_c9v1.tdf                                                                            ;             ;
; db/altsyncram_qfj1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/altsyncram_qfj1.tdf                                                                            ;             ;
; sld_virtual_jtag_basic.v                                                                          ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                     ; yes             ; Encrypted Megafunction                       ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                         ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                 ; yes             ; Encrypted Megafunction                       ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                     ;             ;
; altera_std_synchronizer.v                                                                         ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                             ;             ;
; sld_signaltap.vhd                                                                                 ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                     ;             ;
; sld_signaltap_impl.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                ;             ;
; sld_ela_control.vhd                                                                               ; yes             ; Encrypted Megafunction                       ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                   ;             ;
; lpm_shiftreg.tdf                                                                                  ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                      ;             ;
; lpm_constant.inc                                                                                  ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/lpm_constant.inc                                                      ;             ;
; dffeea.inc                                                                                        ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/dffeea.inc                                                            ;             ;
; sld_mbpmg.vhd                                                                                     ; yes             ; Encrypted Megafunction                       ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                         ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                      ; yes             ; Encrypted Megafunction                       ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                          ;             ;
; sld_buffer_manager.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                ;             ;
; db/altsyncram_u484.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/altsyncram_u484.tdf                                                                            ;             ;
; lpm_mux.tdf                                                                                       ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                           ;             ;
; muxlut.inc                                                                                        ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/muxlut.inc                                                            ;             ;
; bypassff.inc                                                                                      ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/bypassff.inc                                                          ;             ;
; altshift.inc                                                                                      ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altshift.inc                                                          ;             ;
; db/mux_elc.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/mux_elc.tdf                                                                                    ;             ;
; lpm_decode.tdf                                                                                    ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                        ;             ;
; declut.inc                                                                                        ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/declut.inc                                                            ;             ;
; lpm_compare.inc                                                                                   ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/lpm_compare.inc                                                       ;             ;
; db/decode_vnf.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/decode_vnf.tdf                                                                                 ;             ;
; lpm_counter.tdf                                                                                   ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                       ;             ;
; lpm_add_sub.inc                                                                                   ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                       ;             ;
; cmpconst.inc                                                                                      ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/cmpconst.inc                                                          ;             ;
; lpm_counter.inc                                                                                   ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.inc                                                       ;             ;
; alt_counter_stratix.inc                                                                           ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                               ;             ;
; db/cntr_49i.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/cntr_49i.tdf                                                                                   ;             ;
; db/cmpr_f9c.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/cmpr_f9c.tdf                                                                                   ;             ;
; db/cntr_4vi.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/cntr_4vi.tdf                                                                                   ;             ;
; db/cntr_09i.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/cntr_09i.tdf                                                                                   ;             ;
; db/cmpr_c9c.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/cmpr_c9c.tdf                                                                                   ;             ;
; db/cntr_kri.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/cntr_kri.tdf                                                                                   ;             ;
; db/cmpr_99c.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/cmpr_99c.tdf                                                                                   ;             ;
; sld_rom_sr.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                        ;             ;
; sld_hub.vhd                                                                                       ; yes             ; Encrypted Megafunction                       ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/sld_hub.vhd                                                           ; altera_sld  ;
; db/ip/sld8ca496b4/alt_sld_fab.v                                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/diana/SoCKit_DDR3_RTL_Test/db/ip/sld8ca496b4/alt_sld_fab.v                                                                   ; alt_sld_fab ;
; db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab.v                                            ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/diana/SoCKit_DDR3_RTL_Test/db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab.v                                            ; alt_sld_fab ;
; db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/diana/SoCKit_DDR3_RTL_Test/db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                     ; alt_sld_fab ;
; db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/diana/SoCKit_DDR3_RTL_Test/db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                  ; alt_sld_fab ;
; db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                ; yes             ; Encrypted Auto-Found VHDL File               ; /home/diana/SoCKit_DDR3_RTL_Test/db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                ; alt_sld_fab ;
; db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/diana/SoCKit_DDR3_RTL_Test/db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                  ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                  ; yes             ; Encrypted Megafunction                       ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                      ;             ;
; db/altsyncram_g0n1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/altsyncram_g0n1.tdf                                                                            ;             ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_mm_interconnect_0.v                                       ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_mm_interconnect_0.v                                       ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_c0.v                                                      ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_c0.v                                                      ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_mm_st_converter.v                                      ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_mm_st_converter.v                                      ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_addr_cmd.v                                             ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_addr_cmd.v                                             ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_addr_cmd_wrap.v                                        ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_addr_cmd_wrap.v                                        ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ddr2_odt_gen.v                                         ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ddr2_odt_gen.v                                         ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ddr3_odt_gen.v                                         ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ddr3_odt_gen.v                                         ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_odt_gen.v                                              ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_odt_gen.v                                              ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rdwr_data_tmg.v                                        ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rdwr_data_tmg.v                                        ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_arbiter.v                                              ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_arbiter.v                                              ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_burst_gen.v                                            ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_burst_gen.v                                            ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_cmd_gen.v                                              ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_cmd_gen.v                                              ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_buffer.v                                               ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_buffer.v                                               ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_burst_tracking.v                                       ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_burst_tracking.v                                       ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_dataid_manager.v                                       ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_dataid_manager.v                                       ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_fifo.v                                                 ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_fifo.v                                                 ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_list.v                                                 ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_list.v                                                 ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rdata_path.v                                           ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rdata_path.v                                           ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_wdata_path.v                                           ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_wdata_path.v                                           ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder.v                                          ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_decoder.v                                          ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder.v                                          ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder.v                                          ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v                          ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v                          ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_input_if.v                                             ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_input_if.v                                             ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rank_timer.v                                           ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_rank_timer.v                                           ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_sideband.v                                             ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_sideband.v                                             ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_tbp.v                                                  ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_tbp.v                                                  ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_timing_param.v                                         ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_timing_param.v                                         ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v                                           ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller.v                                           ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v                                    ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_controller_st_top.v                                    ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_if_nextgen_ddr3_controller_core.sv                          ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_if_nextgen_ddr3_controller_core.sv                          ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_mux_005.sv                       ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_mux_005.sv                       ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_jumplogic.v                                              ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_jumplogic.v                                              ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_dm_decoder.v                                             ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_dm_decoder.v                                             ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_inst_ROM_no_ifdef_params.v                               ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_inst_ROM_no_ifdef_params.v                               ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_write_decoder.v                                          ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_write_decoder.v                                          ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_core.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_core.sv                                                  ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_read_datapath.v                                          ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_read_datapath.v                                          ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_data_mgr.sv                                               ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_data_mgr.sv                                               ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ddr3.v                                                   ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ddr3.v                                                   ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_pattern_fifo.v                                           ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_pattern_fifo.v                                           ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_bitcheck.v                                               ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_bitcheck.v                                               ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_phy_mgr.sv                                                ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_phy_mgr.sv                                                ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_lfsr12.v                                                 ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_lfsr12.v                                                 ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_008.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_008.sv                        ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_di_buffer.v                                              ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_di_buffer.v                                              ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_generic.sv                                               ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_generic.sv                                               ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_data_broadcast.v                                         ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_data_broadcast.v                                         ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ac_ROM_no_ifdef_params.v                                 ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_ac_ROM_no_ifdef_params.v                                 ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_demux_005.sv                     ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_demux_005.sv                     ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_datamux.v                                                ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_datamux.v                                                ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_di_buffer_wrap.v                                         ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_di_buffer_wrap.v                                         ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_data_decoder.v                                           ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_data_decoder.v                                           ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_lfsr36.v                                                 ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_lfsr36.v                                                 ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/afi_mux_ddr3_ddrx.v                                                 ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/afi_mux_ddr3_ddrx.v                                                 ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_read_valid_selector.v                                  ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_read_valid_selector.v                                  ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_datapath.v                                    ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_datapath.v                                    ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_memphy.sv                                              ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_memphy.sv                                              ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_new_io_pads.v                                          ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_new_io_pads.v                                          ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_fr_cycle_shifter.v                                     ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_fr_cycle_shifter.v                                     ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_fr_cycle_extender.v                                    ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_fr_cycle_extender.v                                    ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_read_datapath.sv                                       ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_read_datapath.sv                                       ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_write_datapath.v                                       ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_write_datapath.v                                       ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v                                        ; yes             ; User Verilog HDL File                        ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_addr_cmd_pads.v                                        ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/altdq_dqs2_acv_cyclonev.sv                                          ; yes             ; User SystemVerilog HDL File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altdq_dqs2_acv_cyclonev.sv                                          ; fpga_ddr3   ;
; FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_define.iv                                              ; yes             ; Auto-Found Unspecified File                  ; /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/alt_mem_ddrx_define.iv                                              ;             ;
; db/decode_f5f.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/decode_f5f.tdf                                                                                 ;             ;
; db/ddio_out_laf.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/ddio_out_laf.tdf                                                                               ;             ;
; db/ddio_out_29f.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/ddio_out_29f.tdf                                                                               ;             ;
; db/ddio_out_b9f.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/ddio_out_b9f.tdf                                                                               ;             ;
; db/ddio_out_09f.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/ddio_out_09f.tdf                                                                               ;             ;
; db/altsyncram_dgs1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/altsyncram_dgs1.tdf                                                                            ;             ;
; db/decode_8ka.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/decode_8ka.tdf                                                                                 ;             ;
; db/mux_2gb.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/mux_2gb.tdf                                                                                    ;             ;
; db/altsyncram_e9u1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/altsyncram_e9u1.tdf                                                                            ;             ;
; db/decode_5ka.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/decode_5ka.tdf                                                                                 ;             ;
; db/mux_3gb.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/mux_3gb.tdf                                                                                    ;             ;
; db/altsyncram_okr1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/altsyncram_okr1.tdf                                                                            ;             ;
; db/altsyncram_8lr1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/altsyncram_8lr1.tdf                                                                            ;             ;
; db/altsyncram_uej1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/altsyncram_uej1.tdf                                                                            ;             ;
; db/altsyncram_bsr1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/altsyncram_bsr1.tdf                                                                            ;             ;
; db/altsyncram_9pr1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/altsyncram_9pr1.tdf                                                                            ;             ;
; scfifo.tdf                                                                                        ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf                                                            ;             ;
; a_regfifo.inc                                                                                     ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/a_regfifo.inc                                                         ;             ;
; a_dpfifo.inc                                                                                      ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                          ;             ;
; a_i2fifo.inc                                                                                      ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                          ;             ;
; a_fffifo.inc                                                                                      ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.inc                                                          ;             ;
; a_f2fifo.inc                                                                                      ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                          ;             ;
; db/scfifo_6ga1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/scfifo_6ga1.tdf                                                                                ;             ;
; db/a_dpfifo_fr91.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/a_dpfifo_fr91.tdf                                                                              ;             ;
; db/altsyncram_vgn1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/altsyncram_vgn1.tdf                                                                            ;             ;
; db/cmpr_1l8.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/cmpr_1l8.tdf                                                                                   ;             ;
; db/cntr_egb.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/cntr_egb.tdf                                                                                   ;             ;
; db/cntr_rg7.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/cntr_rg7.tdf                                                                                   ;             ;
; db/cntr_fgb.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/cntr_fgb.tdf                                                                                   ;             ;
; db/scfifo_aga1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/scfifo_aga1.tdf                                                                                ;             ;
; db/a_dpfifo_jr91.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/a_dpfifo_jr91.tdf                                                                              ;             ;
; db/altsyncram_7hn1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/altsyncram_7hn1.tdf                                                                            ;             ;
; db/cmpr_3l8.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/cmpr_3l8.tdf                                                                                   ;             ;
; db/cntr_ggb.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/cntr_ggb.tdf                                                                                   ;             ;
; db/cntr_tg7.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/cntr_tg7.tdf                                                                                   ;             ;
; db/cntr_hgb.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/cntr_hgb.tdf                                                                                   ;             ;
; db/scfifo_kea1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/scfifo_kea1.tdf                                                                                ;             ;
; db/a_dpfifo_tp91.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/a_dpfifo_tp91.tdf                                                                              ;             ;
; db/altsyncram_rdn1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/altsyncram_rdn1.tdf                                                                            ;             ;
; db/cmpr_2l8.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/cmpr_2l8.tdf                                                                                   ;             ;
; db/cntr_sg7.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/cntr_sg7.tdf                                                                                   ;             ;
; db/scfifo_2ga1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/scfifo_2ga1.tdf                                                                                ;             ;
; db/a_dpfifo_br91.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/a_dpfifo_br91.tdf                                                                              ;             ;
; db/altsyncram_ngn1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/altsyncram_ngn1.tdf                                                                            ;             ;
; db/altsyncram_t2s1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/altsyncram_t2s1.tdf                                                                            ;             ;
; altshift_taps.tdf                                                                                 ; yes             ; Megafunction                                 ; /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altshift_taps.tdf                                                     ;             ;
; db/shift_taps_pvu.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/shift_taps_pvu.tdf                                                                             ;             ;
; db/altsyncram_tic1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/altsyncram_tic1.tdf                                                                            ;             ;
; db/cntr_ijf.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/cntr_ijf.tdf                                                                                   ;             ;
; db/cmpr_e9c.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/cmpr_e9c.tdf                                                                                   ;             ;
; db/cntr_63h.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/diana/SoCKit_DDR3_RTL_Test/db/cntr_63h.tdf                                                                                   ;             ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                          ;
+---------------------------------------------+----------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                  ;
+---------------------------------------------+----------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1829                                                                                   ;
;                                             ;                                                                                        ;
; Combinational ALUT usage for logic          ; 2295                                                                                   ;
;     -- 7 input functions                    ; 20                                                                                     ;
;     -- 6 input functions                    ; 498                                                                                    ;
;     -- 5 input functions                    ; 434                                                                                    ;
;     -- 4 input functions                    ; 383                                                                                    ;
;     -- <=3 input functions                  ; 960                                                                                    ;
; Memory ALUT usage                           ; 70                                                                                     ;
;     -- 64-address deep                      ; 0                                                                                      ;
;     -- 32-address deep                      ; 70                                                                                     ;
;                                             ;                                                                                        ;
; Dedicated logic registers                   ; 2860                                                                                   ;
;                                             ;                                                                                        ;
; I/O pins                                    ; 218                                                                                    ;
; I/O registers                               ; 118                                                                                    ;
; Total MLAB memory bits                      ; 1728                                                                                   ;
; Total block memory bits                     ; 199936                                                                                 ;
;                                             ;                                                                                        ;
; Total DSP Blocks                            ; 0                                                                                      ;
;                                             ;                                                                                        ;
; Total PLLs                                  ; 7                                                                                      ;
;     -- PLLs                                 ; 7                                                                                      ;
;                                             ;                                                                                        ;
; Total DLLs                                  ; 1                                                                                      ;
; Maximum fan-out node                        ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_pll0:pll0|pll_avl_clk ;
; Maximum fan-out                             ; 1072                                                                                   ;
; Total fan-out                               ; 24270                                                                                  ;
; Average fan-out                             ; 3.80                                                                                   ;
+---------------------------------------------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                          ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                              ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |SoCKit_DDR3_RTL_Test                                                                                                                               ; 2295 (74)         ; 2860 (61)    ; 199936            ; 0          ; 218  ; 0            ; |SoCKit_DDR3_RTL_Test                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |Avalon_bus_RW_Test:fpga_ddr3_Verify|                                                                                                            ; 281 (281)         ; 271 (271)    ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|Avalon_bus_RW_Test:fpga_ddr3_Verify                                                                                                                                                                                                                                                                                                        ; work         ;
;    |fpga_ddr3:fpga_ddr3_inst|                                                                                                                       ; 1531 (0)          ; 1306 (0)     ; 190976            ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst                                                                                                                                                                                                                                                                                                                   ; fpga_ddr3    ;
;       |fpga_ddr3_0002:fpga_ddr3_inst|                                                                                                               ; 1531 (0)          ; 1306 (0)     ; 190976            ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst                                                                                                                                                                                                                                                                                     ; fpga_ddr3    ;
;          |altera_mem_if_dll_cyclonev:dll0|                                                                                                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|altera_mem_if_dll_cyclonev:dll0                                                                                                                                                                                                                                                     ; fpga_ddr3    ;
;          |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                                                                                ; fpga_ddr3    ;
;          |altera_mem_if_oct_cyclonev:oct0|                                                                                                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|altera_mem_if_oct_cyclonev:oct0                                                                                                                                                                                                                                                     ; fpga_ddr3    ;
;          |fpga_ddr3_dmaster:dmaster|                                                                                                                ; 527 (0)           ; 457 (0)      ; 512               ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster                                                                                                                                                                                                                                                           ; fpga_ddr3    ;
;             |altera_avalon_packets_to_master:transacto|                                                                                             ; 183 (0)           ; 139 (0)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                 ; fpga_ddr3    ;
;                |packets_to_master:p2m|                                                                                                              ; 183 (183)         ; 139 (139)    ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                           ; fpga_ddr3    ;
;             |altera_avalon_sc_fifo:fifo|                                                                                                            ; 26 (26)           ; 24 (24)      ; 512               ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                ; fpga_ddr3    ;
;                |altsyncram:mem_rtl_0|                                                                                                               ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                           ; work         ;
;                   |altsyncram_g0n1:auto_generated|                                                                                                  ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                            ; work         ;
;             |altera_avalon_st_bytes_to_packets:b2p|                                                                                                 ; 12 (12)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                     ; fpga_ddr3    ;
;             |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                                      ; 279 (0)           ; 264 (0)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                          ; fpga_ddr3    ;
;                |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                                  ; 276 (0)           ; 264 (0)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                        ; fpga_ddr3    ;
;                   |altera_avalon_st_clock_crosser:sink_crosser|                                                                                     ; 9 (4)             ; 47 (18)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                            ; fpga_ddr3    ;
;                      |altera_avalon_st_pipeline_base:output_stage|                                                                                  ; 5 (5)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                ; fpga_ddr3    ;
;                      |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                         ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                       ; fpga_ddr3    ;
;                      |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                         ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                       ; fpga_ddr3    ;
;                   |altera_jtag_src_crosser:source_crosser|                                                                                          ; 1 (0)             ; 27 (18)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                 ; fpga_ddr3    ;
;                      |altera_jtag_control_signal_crosser:crosser|                                                                                   ; 1 (1)             ; 9 (1)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                      ; fpga_ddr3    ;
;                         |altera_std_synchronizer:synchronizer|                                                                                      ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                 ; work         ;
;                   |altera_jtag_streaming:jtag_streaming|                                                                                            ; 266 (260)         ; 187 (168)    ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                   ; fpga_ddr3    ;
;                      |altera_avalon_st_idle_inserter:idle_inserter|                                                                                 ; 2 (2)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                      ; fpga_ddr3    ;
;                      |altera_avalon_st_idle_remover:idle_remover|                                                                                   ; 4 (4)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                        ; fpga_ddr3    ;
;                      |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                                     ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                          ; work         ;
;                      |altera_std_synchronizer:clock_sensor_synchronizer|                                                                            ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                 ; work         ;
;                      |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                                    ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                         ; work         ;
;                      |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                         ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                              ; work         ;
;                   |altera_std_synchronizer:synchronizer|                                                                                            ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                   ; work         ;
;                |altera_jtag_sld_node:node|                                                                                                          ; 3 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                ; fpga_ddr3    ;
;                   |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                               ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                              ; work         ;
;             |altera_avalon_st_packets_to_bytes:p2b|                                                                                                 ; 27 (27)           ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                     ; fpga_ddr3    ;
;             |altera_reset_controller:rst_controller|                                                                                                ; 0 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_reset_controller:rst_controller                                                                                                                                                                                                                    ; fpga_ddr3    ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                         ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                         ; fpga_ddr3    ;
;          |fpga_ddr3_p0:p0|                                                                                                                          ; 14 (1)            ; 47 (0)       ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0                                                                                                                                                                                                                                                                     ; fpga_ddr3    ;
;             |fpga_ddr3_p0_acv_hard_memphy:umemphy|                                                                                                  ; 13 (12)           ; 47 (12)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy                                                                                                                                                                                                                                ; fpga_ddr3    ;
;                |fpga_ddr3_p0_acv_hard_io_pads:uio_pads|                                                                                             ; 0 (0)             ; 18 (0)       ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads                                                                                                                                                                                         ; fpga_ddr3    ;
;                   |fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                                                                                      ; fpga_ddr3    ;
;                      |altddio_out:clock_gen[0].umem_ck_pad|                                                                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                                                 ; work         ;
;                         |ddio_out_uqe:auto_generated|                                                                                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                                                     ; work         ;
;                      |fpga_ddr3_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[0].acv_ac_ldc                                                                                       ; fpga_ddr3    ;
;                      |fpga_ddr3_p0_acv_ldc:address_gen[10].acv_ac_ldc|                                                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[10].acv_ac_ldc                                                                                      ; fpga_ddr3    ;
;                      |fpga_ddr3_p0_acv_ldc:address_gen[11].acv_ac_ldc|                                                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[11].acv_ac_ldc                                                                                      ; fpga_ddr3    ;
;                      |fpga_ddr3_p0_acv_ldc:address_gen[12].acv_ac_ldc|                                                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[12].acv_ac_ldc                                                                                      ; fpga_ddr3    ;
;                      |fpga_ddr3_p0_acv_ldc:address_gen[13].acv_ac_ldc|                                                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[13].acv_ac_ldc                                                                                      ; fpga_ddr3    ;
;                      |fpga_ddr3_p0_acv_ldc:address_gen[14].acv_ac_ldc|                                                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[14].acv_ac_ldc                                                                                      ; fpga_ddr3    ;
;                      |fpga_ddr3_p0_acv_ldc:address_gen[15].acv_ac_ldc|                                                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[15].acv_ac_ldc                                                                                      ; fpga_ddr3    ;
;                      |fpga_ddr3_p0_acv_ldc:address_gen[16].acv_ac_ldc|                                                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[16].acv_ac_ldc                                                                                      ; fpga_ddr3    ;
;                      |fpga_ddr3_p0_acv_ldc:address_gen[17].acv_ac_ldc|                                                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[17].acv_ac_ldc                                                                                      ; fpga_ddr3    ;
;                      |fpga_ddr3_p0_acv_ldc:address_gen[18].acv_ac_ldc|                                                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[18].acv_ac_ldc                                                                                      ; fpga_ddr3    ;
;                      |fpga_ddr3_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[19].acv_ac_ldc                                                                                      ; fpga_ddr3    ;
;                      |fpga_ddr3_p0_acv_ldc:address_gen[1].acv_ac_ldc|                                                                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[1].acv_ac_ldc                                                                                       ; fpga_ddr3    ;
;                      |fpga_ddr3_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[20].acv_ac_ldc                                                                                      ; fpga_ddr3    ;
;                      |fpga_ddr3_p0_acv_ldc:address_gen[21].acv_ac_ldc|                                                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[21].acv_ac_ldc                                                                                      ; fpga_ddr3    ;
;                      |fpga_ddr3_p0_acv_ldc:address_gen[22].acv_ac_ldc|                                                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[22].acv_ac_ldc                                                                                      ; fpga_ddr3    ;
;                      |fpga_ddr3_p0_acv_ldc:address_gen[23].acv_ac_ldc|                                                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[23].acv_ac_ldc                                                                                      ; fpga_ddr3    ;
;                      |fpga_ddr3_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[24].acv_ac_ldc                                                                                      ; fpga_ddr3    ;
;                      |fpga_ddr3_p0_acv_ldc:address_gen[2].acv_ac_ldc|                                                                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[2].acv_ac_ldc                                                                                       ; fpga_ddr3    ;
;                      |fpga_ddr3_p0_acv_ldc:address_gen[3].acv_ac_ldc|                                                                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[3].acv_ac_ldc                                                                                       ; fpga_ddr3    ;
;                      |fpga_ddr3_p0_acv_ldc:address_gen[4].acv_ac_ldc|                                                                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[4].acv_ac_ldc                                                                                       ; fpga_ddr3    ;
;                      |fpga_ddr3_p0_acv_ldc:address_gen[5].acv_ac_ldc|                                                                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[5].acv_ac_ldc                                                                                       ; fpga_ddr3    ;
;                      |fpga_ddr3_p0_acv_ldc:address_gen[6].acv_ac_ldc|                                                                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[6].acv_ac_ldc                                                                                       ; fpga_ddr3    ;
;                      |fpga_ddr3_p0_acv_ldc:address_gen[7].acv_ac_ldc|                                                                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[7].acv_ac_ldc                                                                                       ; fpga_ddr3    ;
;                      |fpga_ddr3_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[8].acv_ac_ldc                                                                                       ; fpga_ddr3    ;
;                      |fpga_ddr3_p0_acv_ldc:address_gen[9].acv_ac_ldc|                                                                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[9].acv_ac_ldc                                                                                       ; fpga_ddr3    ;
;                      |fpga_ddr3_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                                                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_clock_pair_generator:clock_gen[0].uclk_generator                                                                        ; fpga_ddr3    ;
;                      |fpga_ddr3_p0_generic_ddio:uaddress_pad|                                                                                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_generic_ddio:uaddress_pad                                                                                               ; fpga_ddr3    ;
;                      |fpga_ddr3_p0_generic_ddio:ubank_pad|                                                                                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_generic_ddio:ubank_pad                                                                                                  ; fpga_ddr3    ;
;                      |fpga_ddr3_p0_generic_ddio:ucmd_pad|                                                                                           ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_generic_ddio:ucmd_pad                                                                                                   ; fpga_ddr3    ;
;                      |fpga_ddr3_p0_generic_ddio:ureset_n_pad|                                                                                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_generic_ddio:ureset_n_pad                                                                                               ; fpga_ddr3    ;
;                   |fpga_ddr3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                                                  ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                                                          ; fpga_ddr3    ;
;                      |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                                  ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                              ; fpga_ddr3    ;
;                   |fpga_ddr3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                                                  ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                                                                          ; fpga_ddr3    ;
;                      |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                                  ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                              ; fpga_ddr3    ;
;                |fpga_ddr3_p0_acv_ldc:memphy_ldc|                                                                                                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_ldc:memphy_ldc                                                                                                                                                                                                ; fpga_ddr3    ;
;                |fpga_ddr3_p0_reset:ureset|                                                                                                          ; 1 (1)             ; 17 (0)       ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset                                                                                                                                                                                                      ; fpga_ddr3    ;
;                   |fpga_ddr3_p0_reset_sync:ureset_avl_clk|                                                                                          ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:ureset_avl_clk                                                                                                                                                               ; fpga_ddr3    ;
;                   |fpga_ddr3_p0_reset_sync:ureset_scc_clk|                                                                                          ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:ureset_scc_clk                                                                                                                                                               ; fpga_ddr3    ;
;          |fpga_ddr3_pll0:pll0|                                                                                                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_pll0:pll0                                                                                                                                                                                                                                                                 ; fpga_ddr3    ;
;          |fpga_ddr3_s0:s0|                                                                                                                          ; 990 (0)           ; 802 (0)      ; 190464            ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0                                                                                                                                                                                                                                                                     ; fpga_ddr3    ;
;             |altera_avalon_mm_bridge:seq_bridge|                                                                                                    ; 13 (13)           ; 145 (145)    ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_avalon_mm_bridge:seq_bridge                                                                                                                                                                                                                                  ; fpga_ddr3    ;
;             |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|                                                                                ; 390 (390)         ; 299 (298)    ; 2048              ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst                                                                                                                                                                                                              ; fpga_ddr3    ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a| ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a                                                                           ; fpga_ddr3    ;
;                   |altsyncram:the_altsyncram|                                                                                                       ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram                                                 ; work         ;
;                      |altsyncram_mri1:auto_generated|                                                                                               ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated                  ; work         ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b| ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b                                                                           ; fpga_ddr3    ;
;                   |altsyncram:the_altsyncram|                                                                                                       ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram                                                 ; work         ;
;                      |altsyncram_mri1:auto_generated|                                                                                               ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated                  ; work         ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench|              ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench                                                                                        ; fpga_ddr3    ;
;             |altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|                                                                             ; 1 (1)             ; 0 (0)        ; 188416            ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem                                                                                                                                                                                                           ; fpga_ddr3    ;
;                |altsyncram:the_altsyncram|                                                                                                          ; 0 (0)             ; 0 (0)        ; 188416            ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram                                                                                                                                                                                 ; work         ;
;                   |altsyncram_qfj1:auto_generated|                                                                                                  ; 0 (0)             ; 0 (0)        ; 188416            ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_qfj1:auto_generated                                                                                                                                                  ; work         ;
;             |altera_mem_if_sequencer_rst:sequencer_rst|                                                                                             ; 9 (9)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst                                                                                                                                                                                                                           ; fpga_ddr3    ;
;             |altera_mem_if_simple_avalon_mm_bridge:hphy_bridge|                                                                                     ; 3 (3)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge                                                                                                                                                                                                                   ; fpga_ddr3    ;
;             |fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|                                                                                      ; 260 (0)           ; 110 (0)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                    ; fpga_ddr3    ;
;                |altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|                                                                                ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo                                                                                                                                                                ; fpga_ddr3    ;
;                |altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|                                                                              ; 7 (7)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo                                                                                                                                                              ; fpga_ddr3    ;
;                |altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|                                                                   ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo                                                                                                                                                   ; fpga_ddr3    ;
;                |altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|                                                                    ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo                                                                                                                                                    ; fpga_ddr3    ;
;                |altera_merlin_master_agent:cpu_inst_data_master_agent|                                                                              ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent                                                                                                                                                              ; fpga_ddr3    ;
;                |altera_merlin_master_agent:seq_bridge_m0_agent|                                                                                     ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent                                                                                                                                                                     ; fpga_ddr3    ;
;                |altera_merlin_master_translator:cpu_inst_data_master_translator|                                                                    ; 8 (8)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator                                                                                                                                                    ; fpga_ddr3    ;
;                |altera_merlin_master_translator:cpu_inst_instruction_master_translator|                                                             ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator                                                                                                                                             ; fpga_ddr3    ;
;                |altera_merlin_slave_agent:hphy_bridge_s0_agent|                                                                                     ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent                                                                                                                                                                     ; fpga_ddr3    ;
;                |altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|                                                                        ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent                                                                                                                                                        ; fpga_ddr3    ;
;                |altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|                                                                         ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent                                                                                                                                                         ; fpga_ddr3    ;
;                |altera_merlin_slave_translator:hphy_bridge_s0_translator|                                                                           ; 1 (1)             ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator                                                                                                                                                           ; fpga_ddr3    ;
;                |altera_merlin_slave_translator:sequencer_mem_s1_translator|                                                                         ; 2 (2)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator                                                                                                                                                         ; fpga_ddr3    ;
;                |altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|                                                              ; 1 (1)             ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator                                                                                                                                              ; fpga_ddr3    ;
;                |altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|                                                               ; 4 (4)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator                                                                                                                                               ; fpga_ddr3    ;
;                |altera_merlin_traffic_limiter:seq_bridge_m0_limiter|                                                                                ; 7 (7)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter                                                                                                                                                                ; fpga_ddr3    ;
;                |fpga_ddr3_s0_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                 ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                 ; fpga_ddr3    ;
;                |fpga_ddr3_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                         ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                         ; fpga_ddr3    ;
;                |fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                             ; 70 (59)           ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                             ; fpga_ddr3    ;
;                   |altera_merlin_arbitrator:arb|                                                                                                    ; 11 (9)            ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                ; fpga_ddr3    ;
;                      |altera_merlin_arb_adder:adder|                                                                                                ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                  ; fpga_ddr3    ;
;                |fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                             ; 51 (47)           ; 2 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                             ; fpga_ddr3    ;
;                   |altera_merlin_arbitrator:arb|                                                                                                    ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                ; fpga_ddr3    ;
;                |fpga_ddr3_s0_mm_interconnect_0_router:router|                                                                                       ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_router:router                                                                                                                                                                       ; fpga_ddr3    ;
;                |fpga_ddr3_s0_mm_interconnect_0_router_001:router_001|                                                                               ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_router_001:router_001                                                                                                                                                               ; fpga_ddr3    ;
;                |fpga_ddr3_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                         ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                         ; fpga_ddr3    ;
;                |fpga_ddr3_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                                         ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                         ; fpga_ddr3    ;
;                |fpga_ddr3_s0_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                     ; 25 (25)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                     ; fpga_ddr3    ;
;                |fpga_ddr3_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                             ; 33 (33)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                             ; fpga_ddr3    ;
;             |sequencer_reg_file:sequencer_reg_file_inst|                                                                                            ; 7 (7)             ; 8 (4)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst                                                                                                                                                                                                                          ; fpga_ddr3    ;
;                |altsyncram:altsyncram_component|                                                                                                    ; 0 (0)             ; 4 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component                                                                                                                                                                                          ; work         ;
;                   |altsyncram_c9v1:auto_generated|                                                                                                  ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated                                                                                                                                                           ; work         ;
;             |sequencer_scc_mgr:sequencer_scc_mgr_inst|                                                                                              ; 307 (281)         ; 223 (199)    ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst                                                                                                                                                                                                                            ; fpga_ddr3    ;
;                |sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|                                                                             ; 5 (3)             ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper                                                                                                                                                                     ; fpga_ddr3    ;
;                   |sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst|                                                              ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst                                                                                                  ; fpga_ddr3    ;
;                |sequencer_scc_reg_file:sequencer_scc_reg_file_inst|                                                                                 ; 21 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst                                                                                                                                                                         ; fpga_ddr3    ;
;                   |altdpram:altdpram_component|                                                                                                     ; 21 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component                                                                                                                                             ; work         ;
;                      |dpram_k3s1:auto_generated|                                                                                                    ; 21 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated                                                                                                                   ; work         ;
;                         |decode_5la:wr_decode|                                                                                                      ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode                                                                                              ; work         ;
;                         |mux_7hb:rd_mux|                                                                                                            ; 19 (19)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux                                                                                                    ; work         ;
;    |sld_hub:auto_hub|                                                                                                                               ; 116 (1)           ; 108 (0)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|             ; 115 (0)           ; 108 (0)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                                       ; 115 (0)           ; 108 (0)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                                   ; 115 (1)           ; 108 (6)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                                        ; 114 (0)           ; 102 (0)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                                    ; 114 (77)          ; 102 (74)     ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                                      ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                                    ; 20 (20)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                                 ; 293 (2)           ; 1114 (140)   ; 8960              ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                                       ; 291 (0)           ; 974 (0)      ; 8960              ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                                   ; 291 (67)          ; 974 (354)    ; 8960              ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                                        ; 2 (0)             ; 46 (46)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; work         ;
;                |lpm_decode:wdecoder|                                                                                                                ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; work         ;
;                   |decode_vnf:auto_generated|                                                                                                       ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                                       ; 0 (0)             ; 0 (0)        ; 8960              ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; work         ;
;                |altsyncram_u484:auto_generated|                                                                                                     ; 0 (0)             ; 0 (0)        ; 8960              ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u484:auto_generated                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                                        ; 0 (0)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:status_register|                                                                                                          ; 17 (17)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                               ; 4 (4)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                            ; 58 (58)           ; 44 (44)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; work         ;
;             |sld_ela_control:ela_control|                                                                                                           ; 86 (1)            ; 366 (1)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                            ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                             ; 70 (0)            ; 350 (0)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                                      ; 0 (0)             ; 210 (210)    ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                                  ; 70 (0)            ; 140 (0)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                        ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                                        ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                                        ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                                        ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                                        ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                                        ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                                        ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                                        ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                                        ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                                        ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                                      ; 15 (15)           ; 11 (1)       ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                                         ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                                      ; 37 (10)           ; 119 (0)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                                          ; 9 (0)             ; 7 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; work         ;
;                   |cntr_49i:auto_generated|                                                                                                         ; 9 (9)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_49i:auto_generated                                                             ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                                   ; 7 (0)             ; 7 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                                         ; 7 (7)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                                         ; 6 (0)             ; 4 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; work         ;
;                   |cntr_09i:auto_generated|                                                                                                         ; 6 (6)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                            ; 3 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                                         ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                                   ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                                    ; 1 (1)             ; 70 (70)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                                 ; 1 (1)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                                 ; 20 (20)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_DDR3_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------+
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                           ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                           ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                           ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_qfj1:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; Single Port      ; 5888         ; 32           ; --           ; --           ; 188416 ; fpga_ddr3_s0_sequencer_mem.hex ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                   ; MLAB ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512    ; None                           ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|ALTDPRAM_INSTANCE                                                                                           ; MLAB ; Simple Dual Port ; 64           ; 19           ; 64           ; 19           ; 1216   ; None                           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u484:auto_generated|ALTSYNCRAM                                                                                                                                ; AUTO ; Simple Dual Port ; 128          ; 70           ; 128          ; 70           ; 8960   ; None                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------+--------------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+
; Vendor ; IP Core Name                              ; Version      ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                           ; IP Include File                 ;
+--------+-------------------------------------------+--------------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+
; Altera ; Signal Tap                                ; N/A          ; N/A          ; Licensed     ; |SoCKit_DDR3_RTL_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                 ;
; Altera ; Signal Tap                                ; N/A          ; N/A          ; Licensed     ; |SoCKit_DDR3_RTL_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                 ;
; Altera ; Signal Tap                                ; N/A          ; N/A          ; Licensed     ; |SoCKit_DDR3_RTL_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                 ;
; Altera ; Signal Tap                                ; N/A          ; N/A          ; Licensed     ; |SoCKit_DDR3_RTL_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                 ;
; Altera ; Signal Tap                                ; N/A          ; N/A          ; Licensed     ; |SoCKit_DDR3_RTL_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                 ;
; Altera ; altera_mem_if_ddr3_emif                   ; 15.1         ; N/A          ; N/A          ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst                                                                                                                                                                                                                                            ; FPGA_DDR3/fpga_ddr3/fpga_ddr3.v ;
; Altera ; altera_mem_if_ddr3_hard_memory_controller ; 15.1         ; N/A          ; N/A          ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                         ; FPGA_DDR3/fpga_ddr3/fpga_ddr3.v ;
; Altera ; altera_mem_if_dll                         ; 15.1         ; N/A          ; N/A          ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|altera_mem_if_dll_cyclonev:dll0                                                                                                                                                                              ; FPGA_DDR3/fpga_ddr3/fpga_ddr3.v ;
; Altera ; altera_jtag_avalon_master                 ; 15.1         ; N/A          ; N/A          ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster                                                                                                                                                                                    ; FPGA_DDR3/fpga_ddr3/fpga_ddr3.v ;
; Altera ; altera_avalon_st_bytes_to_packets         ; 100.99.98.97 ; N/A          ; N/A          ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                              ; FPGA_DDR3/fpga_ddr3/fpga_ddr3.v ;
; Altera ; channel_adapter                           ; 15.1         ; N/A          ; N/A          ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|fpga_ddr3_dmaster_b2p_adapter:b2p_adapter                                                                                                                                          ; FPGA_DDR3/fpga_ddr3/fpga_ddr3.v ;
; Altera ; altera_avalon_sc_fifo                     ; 15.1         ; N/A          ; N/A          ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_sc_fifo:fifo                                                                                                                                                         ; FPGA_DDR3/fpga_ddr3/fpga_ddr3.v ;
; Altera ; altera_jtag_dc_streaming                  ; 100.99.98.97 ; N/A          ; N/A          ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                   ; FPGA_DDR3/fpga_ddr3/fpga_ddr3.v ;
; Altera ; altera_avalon_st_packets_to_bytes         ; 100.99.98.97 ; N/A          ; N/A          ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                              ; FPGA_DDR3/fpga_ddr3/fpga_ddr3.v ;
; Altera ; channel_adapter                           ; 15.1         ; N/A          ; N/A          ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|fpga_ddr3_dmaster_p2b_adapter:p2b_adapter                                                                                                                                          ; FPGA_DDR3/fpga_ddr3/fpga_ddr3.v ;
; Altera ; altera_reset_controller                   ; 15.1         ; N/A          ; N/A          ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_reset_controller:rst_controller                                                                                                                                             ; FPGA_DDR3/fpga_ddr3/fpga_ddr3.v ;
; Altera ; timing_adapter                            ; 15.1         ; N/A          ; N/A          ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|fpga_ddr3_dmaster_timing_adt:timing_adt                                                                                                                                            ; FPGA_DDR3/fpga_ddr3/fpga_ddr3.v ;
; Altera ; altera_avalon_packets_to_master           ; 100.99.98.97 ; N/A          ; N/A          ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_packets_to_master:transacto                                                                                                                                          ; FPGA_DDR3/fpga_ddr3/fpga_ddr3.v ;
; Altera ; altera_mm_interconnect                    ; 15.1         ; N/A          ; N/A          ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                ; FPGA_DDR3/fpga_ddr3/fpga_ddr3.v ;
; Altera ; altera_merlin_master_translator           ; 15.1         ; N/A          ; N/A          ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dmaster_master_translator                                                                                                      ; FPGA_DDR3/fpga_ddr3/fpga_ddr3.v ;
; Altera ; altera_merlin_slave_translator            ; 15.1         ; N/A          ; N/A          ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:s0_seq_debug_translator                                                                                                         ; FPGA_DDR3/fpga_ddr3/fpga_ddr3.v ;
; Altera ; altera_mem_if_oct                         ; 15.1         ; N/A          ; N/A          ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|altera_mem_if_oct_cyclonev:oct0                                                                                                                                                                              ; FPGA_DDR3/fpga_ddr3/fpga_ddr3.v ;
; Altera ; altera_mem_if_ddr3_hard_phy_core          ; 15.1         ; N/A          ; N/A          ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0                                                                                                                                                                                              ; FPGA_DDR3/fpga_ddr3/fpga_ddr3.v ;
; Altera ; altera_mem_if_ddr3_pll                    ; 15.1         ; N/A          ; N/A          ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_pll0:pll0                                                                                                                                                                                          ; FPGA_DDR3/fpga_ddr3/fpga_ddr3.v ;
; Altera ; altera_mem_if_ddr3_qseq                   ; 15.1         ; N/A          ; N/A          ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0                                                                                                                                                                                              ; FPGA_DDR3/fpga_ddr3/fpga_ddr3.v ;
; Altera ; altera_merlin_master_translator           ; 15.1         ; N/A          ; N/A          ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator                                                                             ; FPGA_DDR3/fpga_ddr3/fpga_ddr3.v ;
; Altera ; altera_merlin_master_translator           ; 15.1         ; N/A          ; N/A          ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator                                                                      ; FPGA_DDR3/fpga_ddr3/fpga_ddr3.v ;
; Altera ; altera_avalon_sc_fifo                     ; 15.1         ; N/A          ; N/A          ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo                                                                                         ; FPGA_DDR3/fpga_ddr3/fpga_ddr3.v ;
; Altera ; altera_merlin_slave_translator            ; 15.1         ; N/A          ; N/A          ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator                                                                                    ; FPGA_DDR3/fpga_ddr3/fpga_ddr3.v ;
; Altera ; altera_merlin_master_translator           ; 15.1         ; N/A          ; N/A          ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:seq_bridge_m0_translator                                                                                    ; FPGA_DDR3/fpga_ddr3/fpga_ddr3.v ;
; Altera ; altera_avalon_sc_fifo                     ; 15.1         ; N/A          ; N/A          ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo                                                                                       ; FPGA_DDR3/fpga_ddr3/fpga_ddr3.v ;
; Altera ; altera_merlin_slave_translator            ; 15.1         ; N/A          ; N/A          ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator                                                                                  ; FPGA_DDR3/fpga_ddr3/fpga_ddr3.v ;
; Altera ; altera_avalon_sc_fifo                     ; 15.1         ; N/A          ; N/A          ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo                                                                            ; FPGA_DDR3/fpga_ddr3/fpga_ddr3.v ;
; Altera ; altera_merlin_slave_translator            ; 15.1         ; N/A          ; N/A          ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator                                                                       ; FPGA_DDR3/fpga_ddr3/fpga_ddr3.v ;
; Altera ; altera_avalon_sc_fifo                     ; 15.1         ; N/A          ; N/A          ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo                                                                             ; FPGA_DDR3/fpga_ddr3/fpga_ddr3.v ;
; Altera ; altera_merlin_slave_translator            ; 15.1         ; N/A          ; N/A          ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator                                                                        ; FPGA_DDR3/fpga_ddr3/fpga_ddr3.v ;
+--------+-------------------------------------------+--------------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                     ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                                                                           ;
+-------------------------+----------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                                                                              ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                                                                              ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                                                                              ;
+-------------------------+----------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                                                                          ;
+---------------------------+---------------------------+-------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                                                                              ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                                                                              ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                                                                              ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                                                                              ;
+---------------------------+---------------------------+-------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state ;
+--------------+-------------+-------------+-------------+--------------+------------+--------------------------------------------------------------------------+
; Name         ; state.READ4 ; state.READ3 ; state.READ2 ; state.WRITE2 ; state.IDLE ; state.INIT                                                               ;
+--------------+-------------+-------------+-------------+--------------+------------+--------------------------------------------------------------------------+
; state.INIT   ; 0           ; 0           ; 0           ; 0            ; 0          ; 0                                                                        ;
; state.IDLE   ; 0           ; 0           ; 0           ; 0            ; 1          ; 1                                                                        ;
; state.WRITE2 ; 0           ; 0           ; 0           ; 1            ; 0          ; 1                                                                        ;
; state.READ2  ; 0           ; 0           ; 1           ; 0            ; 0          ; 1                                                                        ;
; state.READ3  ; 0           ; 1           ; 0           ; 0            ; 0          ; 1                                                                        ;
; state.READ4  ; 1           ; 0           ; 0           ; 0            ; 0          ; 1                                                                        ;
+--------------+-------------+-------------+-------------+--------------+------------+--------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr ;
+-------------------------------+-------------------------------+-------------------------------+----------------------------------------------------------------------+
; Name                          ; scc_state_curr.STATE_SCC_IDLE ; scc_state_curr.STATE_SCC_DONE ; scc_state_curr.STATE_SCC_LOAD                                        ;
+-------------------------------+-------------------------------+-------------------------------+----------------------------------------------------------------------+
; scc_state_curr.STATE_SCC_IDLE ; 0                             ; 0                             ; 0                                                                    ;
; scc_state_curr.STATE_SCC_LOAD ; 1                             ; 0                             ; 1                                                                    ;
; scc_state_curr.STATE_SCC_DONE ; 1                             ; 1                             ; 0                                                                    ;
+-------------------------------+-------------------------------+-------------------------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                      ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|afi_clk_reg                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|afi_half_clk_reg                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|avl_clk_reg                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|config_clk_reg                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                              ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                              ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                         ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                   ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                               ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                         ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                 ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                    ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                       ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                          ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                 ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                  ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                       ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|rdaddr_reg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|rdaddr_reg[1]                                                                                                                                     ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|rdaddr_reg[2]                                                                                                                                     ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|rdaddr_reg[3]                                                                                                                                     ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                       ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                          ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                       ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                          ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                          ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                          ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                          ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                           ; yes                                                              ; yes                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1  ; yes                                                              ; yes                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                         ; Reason for Removal                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|av_readdata_pre[8..31]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator|av_chipselect_pre                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_burstcount[0]                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_burstcount[0]                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_init_req_r                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_init_req_r2                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_init_req_r3                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[21..24]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[25..29]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[0..31]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ipending_reg[0..31]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_custom                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[0,1]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0..2]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][90]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][89]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][90]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][89]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[1..31]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][90]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][89]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][90]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][89]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                    ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|data_reg[32..127]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                              ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                           ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                              ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                           ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                              ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                           ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                              ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                           ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                              ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                           ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                              ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                           ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                              ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                           ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|last_channel[1]                                                                           ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|last_dest_id[1]                                                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|last_channel[0]                                                                           ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|last_dest_id[0]                                                                        ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][76]                                                                   ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][107]                                                               ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][74]                                                                   ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][89]                                                                ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][75]                                                                   ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][89]                                                                ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][68]                                                                   ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][89]                                                                ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][68]                                                                    ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][75]                                                                 ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][74]                                                                    ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][75]                                                                 ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][76]                                                                              ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][107]                                                                          ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][74]                                                                              ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][75]                                                                           ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][68]                                                                              ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][75]                                                                           ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][74]                                                                                ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][75]                                                                             ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][68]                                                                                ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][75]                                                                             ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[5]                                                                                 ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[0]                                                                              ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[9]                                                                                  ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[14]                                                                              ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[21]                                                                                ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[14]                                                                              ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[8]                                                                                  ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[13]                                                                              ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[20]                                                                                ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[13]                                                                              ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[7]                                                                                  ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[12]                                                                              ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[19]                                                                                ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[12]                                                                              ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[6]                                                                                  ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[11]                                                                              ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[18]                                                                                ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[11]                                                                              ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[5]                                                                                  ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[10]                                                                              ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[17]                                                                                ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[10]                                                                              ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[4]                                                                                 ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[9]                                                                              ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[3]                                                                                 ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[8]                                                                              ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[2]                                                                                 ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[7]                                                                              ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[1]                                                                                 ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[6]                                                                              ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_instruction_master_agent|hold_waitrequest                                                                 ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent|hold_waitrequest                                                                               ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator|waitrequest_reset_override                                                           ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator|waitrequest_reset_override                                                         ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|waitrequest_reset_override                                              ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|waitrequest_reset_override                                               ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][74]                                                                              ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][68]                                                                           ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][75]                                                                              ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][68]                                                                           ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][74]                                                                   ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][68]                                                                ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][75]                                                                   ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][68]                                                                ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][89]                                                                   ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][68]                                                                ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][76]                                                                              ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][107]                                                                          ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][76]                                                                   ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][107]                                                               ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[60]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[127]                                                                                                                                                                                                                 ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[59]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[126]                                                                                                                                                                                                                 ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[58]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[125]                                                                                                                                                                                                                 ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[57]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[124]                                                                                                                                                                                                                 ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[56]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[123]                                                                                                                                                                                                                 ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[55]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[122]                                                                                                                                                                                                                 ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[54]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[121]                                                                                                                                                                                                                 ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[53]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[120]                                                                                                                                                                                                                 ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[52]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[119]                                                                                                                                                                                                                 ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[51]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[118]                                                                                                                                                                                                                 ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[50]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[117]                                                                                                                                                                                                                 ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[49]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[116]                                                                                                                                                                                                                 ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[48]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[115]                                                                                                                                                                                                                 ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[47]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[114]                                                                                                                                                                                                                 ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[46]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[113]                                                                                                                                                                                                                 ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[45]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[112]                                                                                                                                                                                                                 ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[44]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[111]                                                                                                                                                                                                                 ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[43]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[110]                                                                                                                                                                                                                 ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[42]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[109]                                                                                                                                                                                                                 ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[41]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[108]                                                                                                                                                                                                                 ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[40]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[107]                                                                                                                                                                                                                 ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[39]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[106]                                                                                                                                                                                                                 ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[38]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[105]                                                                                                                                                                                                                 ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[37]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[104]                                                                                                                                                                                                                 ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[36]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[103]                                                                                                                                                                                                                 ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[35]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[102]                                                                                                                                                                                                                 ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[34]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[101]                                                                                                                                                                                                                 ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[33]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[100]                                                                                                                                                                                                                 ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[99]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[32]                                                                                                                                                                                                                  ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[98]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[31]                                                                                                                                                                                                                  ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[97]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[30]                                                                                                                                                                                                                  ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[96]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[29]                                                                                                                                                                                                                  ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[95]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[28]                                                                                                                                                                                                                  ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[94]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[27]                                                                                                                                                                                                                  ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[93]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[26]                                                                                                                                                                                                                  ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[92]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[25]                                                                                                                                                                                                                  ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[91]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[24]                                                                                                                                                                                                                  ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[90]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[23]                                                                                                                                                                                                                  ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[89]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[22]                                                                                                                                                                                                                  ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[88]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[21]                                                                                                                                                                                                                  ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[87]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[20]                                                                                                                                                                                                                  ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[86]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[19]                                                                                                                                                                                                                  ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[85]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[18]                                                                                                                                                                                                                  ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[84]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[17]                                                                                                                                                                                                                  ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[83]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[16]                                                                                                                                                                                                                  ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[82]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[15]                                                                                                                                                                                                                  ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[81]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[14]                                                                                                                                                                                                                  ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[80]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[13]                                                                                                                                                                                                                  ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[79]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[12]                                                                                                                                                                                                                  ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[78]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[11]                                                                                                                                                                                                                  ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[77]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[10]                                                                                                                                                                                                                  ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[9]                                                                                                                                                                                                                      ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[76]                                                                                                                                                                                                                  ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[8]                                                                                                                                                                                                                      ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[75]                                                                                                                                                                                                                  ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[7]                                                                                                                                                                                                                      ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[74]                                                                                                                                                                                                                  ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[73]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[6]                                                                                                                                                                                                                   ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[72]                                                                                                                                                                                                                     ; Merged with Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_wdata[5]                                                                                                                                                                                                                   ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][74]                                                                                ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                             ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][75]                                                                                ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                             ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][74]                                                                    ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][68]                                                                 ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][75]                                                                    ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][68]                                                                 ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[0]                                                                                  ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[23]                                                                             ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]    ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1] ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]     ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]  ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]               ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]            ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                 ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]              ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|prev_request[0,1]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|prev_request[0..2]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][89]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][75]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][75]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][75]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][68]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3] ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][68]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][76]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]  ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][68]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]            ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                          ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][76]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]              ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                            ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][76]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][76]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_group[0..5]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][106]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][106]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][106]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][106]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][106]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][106]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][106]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][106]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[7]                                                                                 ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[20]                                                                              ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[11]                                                                                ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[17]                                                                              ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[9]                                                                                 ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[16]                                                                              ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[8]                                                                                 ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[15]                                                                              ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[6]                                                                                 ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[4]                                                                               ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[0]                                                                                 ; Merged with fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[3]                                                                               ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state.INIT                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state.READ4                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~26                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~27                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~28                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~29                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6                ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7                ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~6                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~7                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~8                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~9                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~10                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~11                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~12                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~13                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~14                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~15                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~16                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~17                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~18                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~19                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~20                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~21                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~22                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~23                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~24                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~25                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~26                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~27                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~28                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~29                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~30                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~31                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~32                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~33                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~34                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~35                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~36                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~37                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~6                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~7                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~8                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~9                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~10                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~11                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~12                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~13                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~14                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~15                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~16                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~17                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~18                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~19                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~20                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~21                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~22                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~23                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~24                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~25                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~26                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~27                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~28                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~29                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~30                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~31                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~32                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~33                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~34                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~35                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                    ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|write_count[4]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19..31]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                    ;
; Total Number of Removed Registers = 501                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                        ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                         ; Lost Fanouts              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30],                                                                                           ;
;                                                                                                                                                                                                                                                      ;                           ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29],                                                                                           ;
;                                                                                                                                                                                                                                                      ;                           ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28],                                                                                           ;
;                                                                                                                                                                                                                                                      ;                           ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27],                                                                                           ;
;                                                                                                                                                                                                                                                      ;                           ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26],                                                                                           ;
;                                                                                                                                                                                                                                                      ;                           ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25],                                                                                           ;
;                                                                                                                                                                                                                                                      ;                           ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24],                                                                                           ;
;                                                                                                                                                                                                                                                      ;                           ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23],                                                                                           ;
;                                                                                                                                                                                                                                                      ;                           ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22],                                                                                           ;
;                                                                                                                                                                                                                                                      ;                           ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21],                                                                                           ;
;                                                                                                                                                                                                                                                      ;                           ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20],                                                                                           ;
;                                                                                                                                                                                                                                                      ;                           ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]                                                                                            ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[1]                                                             ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|prev_request[1],                                                         ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][106],                                                   ;
;                                                                                                                                                                                                                                                      ;                           ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][106]                                                    ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[1]                                                             ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|prev_request[1],                                                         ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][106],                                                              ;
;                                                                                                                                                                                                                                                      ;                           ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][106]                                                               ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_init_req_r                                                                                                                       ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_init_req_r2,                                                                                                                        ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_init_req_r3                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][90]                                                   ; Lost Fanouts              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][90],                                                     ;
;                                                                                                                                                                                                                                                      ;                           ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy  ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][90]                                                               ; Lost Fanouts              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][90],                                                                 ;
;                                                                                                                                                                                                                                                      ;                           ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy              ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][89]                                                  ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][68],                                                    ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][75]                                                             ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][68],                                                               ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy            ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_burstcount[0]                                                                                                                       ; Stuck at VCC              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_burstcount[0]                                                                                                                             ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[6]                                                                                                       ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[6]                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[5]                                                                                                       ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[5]                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[4]                                                                                                       ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[4]                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[3]                                                                                                       ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[3]                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[2]                                                                                                       ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[2]                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[1]                                                                                                       ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[1]                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][106]                                                  ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][106]                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[0]                                                             ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|prev_request[0]                                                          ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[2]                                                             ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|prev_request[2]                                                          ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][75]                                                               ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                  ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0]                                                             ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|prev_request[0]                                                          ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][106]                                                              ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][106]                                                                 ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][89]                                                   ; Lost Fanouts              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][89]                                                      ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][76]                                                               ; Lost Fanouts              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][76]                                                                  ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][89]                                                               ; Lost Fanouts              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][89]                                                                  ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10] ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][76]                                                   ; Lost Fanouts              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][76]                                                      ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][75]                                                   ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][68]                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[19]                                                                                                      ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[19]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[31]                                                                                                      ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[31]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[30]                                                                                                      ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[30]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[29]                                                                                                      ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[29]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[28]                                                                                                      ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[28]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[27]                                                                                                      ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[27]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[26]                                                                                                      ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[26]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[25]                                                                                                      ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[25]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[24]                                                                                                      ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[24]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[23]                                                                                                      ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[23]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[22]                                                                                                      ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[22]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[21]                                                                                                      ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[21]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[20]                                                                                                      ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[20]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[7]                                                                                                       ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[7]                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[18]                                                                                                      ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[18]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[17]                                                                                                      ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[17]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[16]                                                                                                      ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[16]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[15]                                                                                                      ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[15]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[14]                                                                                                      ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[14]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[13]                                                                                                      ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[13]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[12]                                                                                                      ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[12]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[11]                                                                                                      ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[11]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[10]                                                                                                      ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[10]                                                                                                     ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[9]                                                                                                       ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[9]                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[8]                                                                                                       ; Stuck at GND              ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[8]                                                                                                      ;
;                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2860  ;
; Number of registers using Synchronous Clear  ; 374   ;
; Number of registers using Synchronous Load   ; 487   ;
; Number of registers using Asynchronous Clear ; 1492  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1262  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                                                     ; 593     ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                                                                                  ; 12      ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                 ; 8       ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|i_read                                                                                                                                                                                            ; 4       ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                 ; 8       ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; 229     ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_dly                                                                                                                                                                                                 ; 1       ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[1]                                                                                                                                                                                            ; 2       ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_avalon_mm_bridge:seq_bridge|use_reg                                                                                                                                                                                                               ; 56      ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                       ; 1       ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[9]                                                                                                                                                                                            ; 2       ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[2]                                                                                                                                                                                            ; 1       ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                         ; 9       ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_waitrequest                                                                                                                                                                                                    ; 14      ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                        ; 2       ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[14]                                                                                                                                                                                          ; 1       ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_early_rst                                                                                                                                                                                                    ; 32      ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_byteenable[0]                                                                                                                                                                                                     ; 2       ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                       ; 1       ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[3]                                                                                                                                                                                            ; 1       ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                         ; 1       ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_byteenable[1]                                                                                                                                                                                                     ; 2       ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_byteenable[2]                                                                                                                                                                                                     ; 2       ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_byteenable[3]                                                                                                                                                                                                     ; 2       ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_byteenable[0]                                                                                                                                                                                                  ; 1       ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[4]                                                                                                                                                                                            ; 1       ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                         ; 1       ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                               ; 2       ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_byteenable[1]                                                                                                                                                                                                  ; 1       ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_byteenable[2]                                                                                                                                                                                                  ; 1       ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_byteenable[3]                                                                                                                                                                                                  ; 1       ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[5]                                                                                                                                                                                            ; 1       ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                    ; 8       ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[6]                                                                                                                                                                                            ; 1       ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[7]                                                                                                                                                                                            ; 1       ;
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[8]                                                                                                                                                                                            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 47                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                          ; Megafunction                                                                                                          ; Type ;
+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------+
; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7] ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_sc_fifo:fifo|mem_rtl_0 ; RAM  ;
+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[5]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr[26]                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_io_cfg_curr[24]                                                                                                                                              ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[3]                                                                                                                                          ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[17]                                                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[5]                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[15]                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[27]                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte0_data[4]                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte1_data[3]                                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[3]                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p[0][25]                                                                                                                                        ;
; 4:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p[0][10]                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_io_ena[1]                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dq_ena[0]                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dm_ena[1]                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[12]                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[17]                                                                                                                                         ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[8]                                                                                                                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[0]                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3] ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]             ;
; 5:1                ; 14 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dq_ena[8]                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_byteenable[3]                                                                                                                                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|av_readdata_pre[5]                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|av_readdata_pre[4]                                                                  ;
; 16:1               ; 26 bits   ; 260 LEs       ; 0 LEs                ; 260 LEs                ; Yes        ; |SoCKit_DDR3_RTL_Test|Avalon_bus_RW_Test:fpga_ddr3_Verify|avl_addr[15]                                                                                                                                                                                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                      ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|out_data[4]                                                                                                                                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18]                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]                                                                                                                     ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]                                                                                                                      ;
; 17:1               ; 4 bits    ; 44 LEs        ; 8 LEs                ; 36 LEs                 ; Yes        ; |SoCKit_DDR3_RTL_Test|Avalon_bus_RW_Test:fpga_ddr3_Verify|write_count[4]                                                                                                                                                                                                                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6]                   ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                 ;
; 15:1               ; 7 bits    ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]                                                                                                                     ;
; 12:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; Yes        ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_shift_cnt_next                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[14]            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[7]             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|read_addr[4]                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftLeft1                                                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftRight0                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftLeft0                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftLeft0                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftLeft0                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[11]           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[8]            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftLeft0                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_router:router|src_channel[1]                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_logic_result[10]                                                                                                                                 ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_rf_wr_data[12]                                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_dst_regnum[0]                                                                                                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftLeft0                                                                                                                                                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_ena_addr_decode[0]                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                              ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Selector1                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                             ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                           ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for Top-level Entity: |SoCKit_DDR3_RTL_Test            ;
+------------------------------+-------+------+-----------------------------+
; Assignment                   ; Value ; From ; To                          ;
+------------------------------+-------+------+-----------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fpga_ddr3_test_pass         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fpga_ddr3_test_pass         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fpga_ddr3_test_complete     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fpga_ddr3_test_complete     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fpga_ddr3_local_init_done   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fpga_ddr3_local_init_done   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fpga_ddr3_local_cal_success ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fpga_ddr3_local_cal_success ;
+------------------------------+-------+------+-----------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_pll0:pll0 ;
+---------------------------------------+--------+------+-------------------------------------------+
; Assignment                            ; Value  ; From ; To                                        ;
+---------------------------------------+--------+------+-------------------------------------------+
; IP_TOOL_NAME                          ; common ; -    ; -                                         ;
; IP_TOOL_VERSION                       ; 15.1   ; -    ; -                                         ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100    ; -    ; -                                         ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF    ; -    ; -                                         ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF    ; -    ; -                                         ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF    ; -    ; -                                         ;
; IGNORE_LCELL_BUFFERS                  ; off    ; -    ; pll_afi_clk                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS          ; off    ; -    ; pll_afi_clk                               ;
+---------------------------------------+--------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0 ;
+---------------------------------------+----------------------------------+------+-------------+
; Assignment                            ; Value                            ; From ; To          ;
+---------------------------------------+----------------------------------+------+-------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -           ;
; IP_TOOL_VERSION                       ; 15.1                             ; -    ; -           ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -           ;
+---------------------------------------+----------------------------------+------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                      ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[0]                                                                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[0]                                                                   ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[0]                                                                   ;
; DONT_MERGE_REGISTER       ; on    ; -    ; afi_clk_reg                                                                             ;
; PRESERVE_REGISTER         ; on    ; -    ; afi_clk_reg                                                                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; afi_clk_reg                                                                             ;
; PRESERVE_REGISTER         ; on    ; -    ; afi_clk_reg                                                                             ;
; DONT_MERGE_REGISTER       ; on    ; -    ; afi_half_clk_reg                                                                        ;
; PRESERVE_REGISTER         ; on    ; -    ; afi_half_clk_reg                                                                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; afi_half_clk_reg                                                                        ;
; PRESERVE_REGISTER         ; on    ; -    ; afi_half_clk_reg                                                                        ;
; DONT_MERGE_REGISTER       ; on    ; -    ; avl_clk_reg                                                                             ;
; PRESERVE_REGISTER         ; on    ; -    ; avl_clk_reg                                                                             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; avl_clk_reg                                                                             ;
; PRESERVE_REGISTER         ; on    ; -    ; avl_clk_reg                                                                             ;
; DONT_MERGE_REGISTER       ; on    ; -    ; config_clk_reg                                                                          ;
; PRESERVE_REGISTER         ; on    ; -    ; config_clk_reg                                                                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; config_clk_reg                                                                          ;
; PRESERVE_REGISTER         ; on    ; -    ; config_clk_reg                                                                          ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[1]                                                                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[1]                                                                   ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[1]                                                                   ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[2]                                                                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[2]                                                                   ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[2]                                                                   ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[3]                                                                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[3]                                                                   ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[3]                                                                   ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[4]                                                                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[4]                                                                   ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[4]                                                                   ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[5]                                                                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[5]                                                                   ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[5]                                                                   ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[6]                                                                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[6]                                                                   ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[6]                                                                   ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[7]                                                                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[7]                                                                   ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[7]                                                                   ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                             ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL                ; OFF   ; -    ; -                                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phy_reset_mem_stable_n                                                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phy_reset_mem_stable_n                                                                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phy_reset_n                                                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phy_reset_n                                                                                                    ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:ureset_afi_clk ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[17]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[17]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[17]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[15]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[15]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[15]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[16]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[16]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[16]                                                                                                                         ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:ureset_ctl_reset_clk ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[15]                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[15]                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[15]                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                               ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:ureset_addr_cmd_clk ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                              ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                              ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                              ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                              ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                              ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                              ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:ureset_resync_clk ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                             ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                             ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                             ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                             ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                             ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                             ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                             ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                             ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                             ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                             ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                            ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                            ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                            ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                            ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                            ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                            ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                            ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                            ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                            ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:ureset_seq_clk ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                         ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:ureset_scc_clk ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                         ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:ureset_avl_clk ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:read_capture_reset[0].ureset_read_capture_clk ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:read_capture_reset[1].ureset_read_capture_clk ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                 ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                             ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                              ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                               ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                               ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                         ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_qfj1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                       ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                    ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                       ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                    ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_demux_002:rsp_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                       ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                    ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_demux_002:rsp_demux_002 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                       ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                    ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                       ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                    ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                                                               ;
+---------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                                                              ;
+---------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                          ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                           ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|altera_mem_if_oct_cyclonev:oct0 ;
+---------------------------------------+-------------------+------+--------------------------------------------+
; Assignment                            ; Value             ; From ; To                                         ;
+---------------------------------------+-------------------+------+--------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                          ;
; IP_TOOL_VERSION                       ; 15.1              ; -    ; -                                          ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                          ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                          ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                          ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                          ;
+---------------------------------------+-------------------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|altera_mem_if_dll_cyclonev:dll0 ;
+---------------------------------------+-------------------+------+--------------------------------------------+
; Assignment                            ; Value             ; From ; To                                         ;
+---------------------------------------+-------------------+------+--------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                          ;
; IP_TOOL_VERSION                       ; 15.1              ; -    ; -                                          ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                          ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                          ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                          ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                          ;
+---------------------------------------+-------------------+------+--------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_pll0:pll0 ;
+--------------------------------------+-----------+----------------------------------------------------------------------+
; Parameter Name                       ; Value     ; Type                                                                 ;
+--------------------------------------+-----------+----------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V ; String                                                               ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0         ; Signed Integer                                                       ;
; REF_CLK_FREQ                         ; 50.0 MHz  ; String                                                               ;
; REF_CLK_PERIOD_PS                    ; 20000     ; Signed Integer                                                       ;
; PLL_AFI_CLK_FREQ_STR                 ; 300.0 MHz ; String                                                               ;
; PLL_MEM_CLK_FREQ_STR                 ; 300.0 MHz ; String                                                               ;
; PLL_WRITE_CLK_FREQ_STR               ; 300.0 MHz ; String                                                               ;
; PLL_ADDR_CMD_CLK_FREQ_STR            ; 300.0 MHz ; String                                                               ;
; PLL_AFI_HALF_CLK_FREQ_STR            ; 150.0 MHz ; String                                                               ;
; PLL_NIOS_CLK_FREQ_STR                ; 60.0 MHz  ; String                                                               ;
; PLL_CONFIG_CLK_FREQ_STR              ; 20.0 MHz  ; String                                                               ;
; PLL_P2C_READ_CLK_FREQ_STR            ;           ; String                                                               ;
; PLL_C2P_WRITE_CLK_FREQ_STR           ;           ; String                                                               ;
; PLL_HR_CLK_FREQ_STR                  ;           ; String                                                               ;
; PLL_DR_CLK_FREQ_STR                  ;           ; String                                                               ;
; PLL_AFI_CLK_FREQ_SIM_STR             ; 3334 ps   ; String                                                               ;
; PLL_MEM_CLK_FREQ_SIM_STR             ; 3334 ps   ; String                                                               ;
; PLL_WRITE_CLK_FREQ_SIM_STR           ; 3334 ps   ; String                                                               ;
; PLL_ADDR_CMD_CLK_FREQ_SIM_STR        ; 3334 ps   ; String                                                               ;
; PLL_AFI_HALF_CLK_FREQ_SIM_STR        ; 6668 ps   ; String                                                               ;
; PLL_NIOS_CLK_FREQ_SIM_STR            ; 16670 ps  ; String                                                               ;
; PLL_CONFIG_CLK_FREQ_SIM_STR          ; 50010 ps  ; String                                                               ;
; PLL_P2C_READ_CLK_FREQ_SIM_STR        ; 0 ps      ; String                                                               ;
; PLL_C2P_WRITE_CLK_FREQ_SIM_STR       ; 0 ps      ; String                                                               ;
; PLL_HR_CLK_FREQ_SIM_STR              ; 0 ps      ; String                                                               ;
; PLL_DR_CLK_FREQ_SIM_STR              ; 0 ps      ; String                                                               ;
; AFI_CLK_PHASE                        ; 0 ps      ; String                                                               ;
; AFI_PHY_CLK_PHASE                    ; 0 ps      ; String                                                               ;
; MEM_CLK_PHASE                        ; 0 ps      ; String                                                               ;
; WRITE_CLK_PHASE                      ; 2500 ps   ; String                                                               ;
; ADDR_CMD_CLK_PHASE                   ; 2500 ps   ; String                                                               ;
; AFI_HALF_CLK_PHASE                   ; 0 ps      ; String                                                               ;
; AVL_CLK_PHASE                        ; 416 ps    ; String                                                               ;
; CONFIG_CLK_PHASE                     ; 0 ps      ; String                                                               ;
; MEM_CLK_PHASE_SIM                    ; 0 ps      ; String                                                               ;
; WRITE_CLK_PHASE_SIM                  ; 2500 ps   ; String                                                               ;
; ADDR_CMD_CLK_PHASE_SIM               ; 2500 ps   ; String                                                               ;
; ABSTRACT_REAL_COMPARE_TEST           ; false     ; String                                                               ;
+--------------------------------------+-----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0 ;
+--------------------------------------+---------------------------+--------------------------------------------------+
; Parameter Name                       ; Value                     ; Type                                             ;
+--------------------------------------+---------------------------+--------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V                 ; String                                           ;
; IS_HHP_HPS                           ; false                     ; String                                           ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                         ; Signed Integer                                   ;
; OCT_TERM_CONTROL_WIDTH               ; 16                        ; Signed Integer                                   ;
; MEM_IF_ADDR_WIDTH                    ; 15                        ; Signed Integer                                   ;
; MEM_IF_BANKADDR_WIDTH                ; 3                         ; Signed Integer                                   ;
; MEM_IF_CK_WIDTH                      ; 1                         ; Signed Integer                                   ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                         ; Signed Integer                                   ;
; MEM_IF_CS_WIDTH                      ; 1                         ; Signed Integer                                   ;
; MEM_IF_DM_WIDTH                      ; 2                         ; Signed Integer                                   ;
; MEM_IF_CONTROL_WIDTH                 ; 1                         ; Signed Integer                                   ;
; MEM_IF_DQ_WIDTH                      ; 16                        ; Signed Integer                                   ;
; MEM_IF_DQS_WIDTH                     ; 2                         ; Signed Integer                                   ;
; MEM_IF_READ_DQS_WIDTH                ; 2                         ; Signed Integer                                   ;
; MEM_IF_WRITE_DQS_WIDTH               ; 2                         ; Signed Integer                                   ;
; MEM_IF_ODT_WIDTH                     ; 1                         ; Signed Integer                                   ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                         ; Signed Integer                                   ;
; SCC_DATA_WIDTH                       ; 1                         ; Signed Integer                                   ;
; READ_VALID_FIFO_SIZE                 ; 16                        ; Signed Integer                                   ;
; READ_FIFO_SIZE                       ; 8                         ; Signed Integer                                   ;
; MR1_ODS                              ; 1                         ; Signed Integer                                   ;
; MR1_RTT                              ; 3                         ; Signed Integer                                   ;
; MR2_RTT_WR                           ; 1                         ; Signed Integer                                   ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                         ; Signed Integer                                   ;
; CALIB_REG_WIDTH                      ; 8                         ; Signed Integer                                   ;
; TB_PROTOCOL                          ; DDR3                      ; String                                           ;
; TB_MEM_CLK_FREQ                      ; 300.0                     ; String                                           ;
; TB_RATE                              ; FULL                      ; String                                           ;
; TB_MEM_DQ_WIDTH                      ; 16                        ; String                                           ;
; TB_MEM_DQS_WIDTH                     ; 2                         ; String                                           ;
; TB_PLL_DLL_MASTER                    ; true                      ; String                                           ;
; FAST_SIM_CALIBRATION                 ; false                     ; String                                           ;
; AC_ROM_INIT_FILE_NAME                ; fpga_ddr3_s0_AC_ROM.hex   ; String                                           ;
; INST_ROM_INIT_FILE_NAME              ; fpga_ddr3_s0_inst_ROM.hex ; String                                           ;
+--------------------------------------+---------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy ;
+---------------------------------+---------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value                     ; Type                                                                                       ;
+---------------------------------+---------------------------+--------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V                 ; String                                                                                     ;
; IS_HHP_HPS                      ; false                     ; String                                                                                     ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16                        ; Signed Integer                                                                             ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16                        ; Signed Integer                                                                             ;
; MEM_ADDRESS_WIDTH               ; 15                        ; Signed Integer                                                                             ;
; MEM_BANK_WIDTH                  ; 3                         ; Signed Integer                                                                             ;
; MEM_IF_CS_WIDTH                 ; 1                         ; Signed Integer                                                                             ;
; MEM_CLK_EN_WIDTH                ; 1                         ; Signed Integer                                                                             ;
; MEM_CK_WIDTH                    ; 1                         ; Signed Integer                                                                             ;
; MEM_ODT_WIDTH                   ; 1                         ; Signed Integer                                                                             ;
; MEM_DQS_WIDTH                   ; 2                         ; Signed Integer                                                                             ;
; MEM_DM_WIDTH                    ; 2                         ; Signed Integer                                                                             ;
; MEM_CONTROL_WIDTH               ; 1                         ; Signed Integer                                                                             ;
; MEM_DQ_WIDTH                    ; 16                        ; Signed Integer                                                                             ;
; MEM_READ_DQS_WIDTH              ; 2                         ; Signed Integer                                                                             ;
; MEM_WRITE_DQS_WIDTH             ; 2                         ; Signed Integer                                                                             ;
; DLL_DELAY_CTRL_WIDTH            ; 7                         ; Signed Integer                                                                             ;
; MR1_ODS                         ; 1                         ; Signed Integer                                                                             ;
; MR1_RTT                         ; 3                         ; Signed Integer                                                                             ;
; MR2_RTT_WR                      ; 1                         ; Signed Integer                                                                             ;
; TB_PROTOCOL                     ; DDR3                      ; String                                                                                     ;
; TB_MEM_CLK_FREQ                 ; 300.0                     ; String                                                                                     ;
; TB_RATE                         ; FULL                      ; String                                                                                     ;
; TB_MEM_DQ_WIDTH                 ; 16                        ; String                                                                                     ;
; TB_MEM_DQS_WIDTH                ; 2                         ; String                                                                                     ;
; TB_PLL_DLL_MASTER               ; true                      ; String                                                                                     ;
; FAST_SIM_MODEL                  ; 0                         ; Signed Integer                                                                             ;
; FAST_SIM_CALIBRATION            ; false                     ; String                                                                                     ;
; CALIB_REG_WIDTH                 ; 8                         ; Signed Integer                                                                             ;
; AC_ROM_INIT_FILE_NAME           ; fpga_ddr3_s0_AC_ROM.hex   ; String                                                                                     ;
; INST_ROM_INIT_FILE_NAME         ; fpga_ddr3_s0_inst_ROM.hex ; String                                                                                     ;
+---------------------------------+---------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; MEM_READ_DQS_WIDTH ; 2     ; Signed Integer                                                                                                                                        ;
; NUM_AFI_RESET      ; 4     ; Signed Integer                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:ureset_afi_clk ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                          ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                ;
; NUM_RESET_OUTPUT  ; 4     ; Signed Integer                                                                                                                                                                                ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:ureset_ctl_reset_clk ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                      ;
; NUM_RESET_OUTPUT  ; 2     ; Signed Integer                                                                                                                                                                                      ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:ureset_addr_cmd_clk ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                               ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                     ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:ureset_resync_clk ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                   ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:ureset_seq_clk ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                          ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:ureset_scc_clk ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                          ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:ureset_avl_clk ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                          ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 2     ; Signed Integer                                                                                                                                                                                ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:read_capture_reset[0].ureset_read_capture_clk ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                         ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                               ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:read_capture_reset[1].ureset_read_capture_clk ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                         ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                               ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                      ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                            ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                            ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                    ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                              ;
+---------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                            ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                    ;
; MEM_ADDRESS_WIDTH               ; 15        ; Signed Integer                                                                                                                                    ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                    ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                    ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                    ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                    ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                    ;
; MEM_DQS_WIDTH                   ; 2         ; Signed Integer                                                                                                                                    ;
; MEM_DM_WIDTH                    ; 2         ; Signed Integer                                                                                                                                    ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                    ;
; MEM_DQ_WIDTH                    ; 16        ; Signed Integer                                                                                                                                    ;
; MEM_READ_DQS_WIDTH              ; 2         ; Signed Integer                                                                                                                                    ;
; MEM_WRITE_DQS_WIDTH             ; 2         ; Signed Integer                                                                                                                                    ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                    ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                    ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                            ;
; IS_HHP_HPS                      ; false     ; String                                                                                                                                            ;
+---------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                           ;
+-----------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                         ;
; MEM_ADDRESS_WIDTH     ; 15        ; Signed Integer                                                                                                                                                                                                 ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                 ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                 ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                 ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                 ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                 ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                 ;
; AFI_ADDRESS_WIDTH     ; 60        ; Signed Integer                                                                                                                                                                                                 ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                 ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                 ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                 ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                 ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                 ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                         ;
; IS_HHP_HPS            ; false     ; String                                                                                                                                                                                                         ;
+-----------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[23].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_acv_ldc:address_gen[24].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_generic_ddio:uaddress_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_generic_ddio:ubank_pad ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_generic_ddio:ucmd_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                  ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                  ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                         ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                         ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                         ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                              ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                          ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                        ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                        ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                        ;
; INPUT_FREQ                       ; 300.0   ; Signed Float                                                                                                                                                                                                                                                  ;
; INPUT_FREQ_PS                    ; 3333 ps ; String                                                                                                                                                                                                                                                        ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                        ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                        ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                        ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                        ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                        ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                        ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                        ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                        ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                        ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                        ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                        ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                        ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                        ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                        ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                        ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                        ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                        ;
; USE_DQS_TRACKING                 ; false   ; String                                                                                                                                                                                                                                                        ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                        ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                        ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                        ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                        ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                        ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                        ;
; HHP_HPS                          ; false   ; String                                                                                                                                                                                                                                                        ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                        ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                        ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                              ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                          ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                        ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                        ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                        ;
; INPUT_FREQ                       ; 300.0   ; Signed Float                                                                                                                                                                                                                                                  ;
; INPUT_FREQ_PS                    ; 3333 ps ; String                                                                                                                                                                                                                                                        ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                        ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                        ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                        ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                        ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                        ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                        ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                        ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                        ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                        ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                        ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                        ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                        ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                        ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                        ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                        ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                        ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                        ;
; USE_DQS_TRACKING                 ; false   ; String                                                                                                                                                                                                                                                        ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                        ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                        ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                        ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                        ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                        ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                        ;
; HHP_HPS                          ; false   ; String                                                                                                                                                                                                                                                        ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                        ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                        ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                               ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DEPTH            ; 10    ; Signed Integer                                                                                                                     ;
; CLKEN_LAGS_RESET ; 0     ; Signed Integer                                                                                                                     ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                           ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY  ; CYCLONEV ; String                                                                                                                                         ;
+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a ;
+------------------------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value                                                      ; Type                                                                                                                                                                                                                    ;
+------------------------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file               ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_rf_ram_a.mif ; String                                                                                                                                                                                                                  ;
; intended_device_family ; CYCLONEV                                                   ; String                                                                                                                                                                                                                  ;
+------------------------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                              ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                                                                              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                              ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                                                                              ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY                      ; CYCLONEV             ; Untyped                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_mri1      ; Untyped                                                                                                                                                                                                                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b ;
+------------------------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value                                                      ; Type                                                                                                                                                                                                                    ;
+------------------------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file               ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_rf_ram_b.mif ; String                                                                                                                                                                                                                  ;
; intended_device_family ; CYCLONEV                                                   ; String                                                                                                                                                                                                                  ;
+------------------------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                              ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                                                                              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                              ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                                                                              ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY                      ; CYCLONEV             ; Untyped                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_mri1      ; Untyped                                                                                                                                                                                                                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst ;
+------------------------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                                                                                     ;
+------------------------+----------+--------------------------------------------------------------------------------------------------------------------------+
; AVL_DATA_WIDTH         ; 32       ; Signed Integer                                                                                                           ;
; AVL_ADDR_WIDTH         ; 13       ; Signed Integer                                                                                                           ;
; MEM_IF_READ_DQS_WIDTH  ; 2        ; Signed Integer                                                                                                           ;
; MEM_IF_WRITE_DQS_WIDTH ; 2        ; Signed Integer                                                                                                           ;
; MEM_IF_DQ_WIDTH        ; 16       ; Signed Integer                                                                                                           ;
; MEM_IF_DM_WIDTH        ; 2        ; Signed Integer                                                                                                           ;
; MEM_NUMBER_OF_RANKS    ; 1        ; Signed Integer                                                                                                           ;
; DLL_DELAY_CHAIN_LENGTH ; 8        ; Signed Integer                                                                                                           ;
; FAMILY                 ; CYCLONEV ; String                                                                                                                   ;
; USE_2X_DLL             ; false    ; String                                                                                                                   ;
; USE_DQS_TRACKING       ; 0        ; Signed Integer                                                                                                           ;
; USE_SHADOW_REGS        ; 0        ; Signed Integer                                                                                                           ;
; DUAL_WRITE_CLOCK       ; 0        ; Signed Integer                                                                                                           ;
; TRK_PARALLEL_SCC_LOAD  ; 0        ; Signed Integer                                                                                                           ;
; SCC_DATA_WIDTH         ; 1        ; Signed Integer                                                                                                           ;
+------------------------+----------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 19    ; Signed Integer                                                                                                                                                                         ;
; DEPTH          ; 6     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                                                                                                                   ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                                                                                                                ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                                                                                                                ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                                                                                                                ;
; WIDTH                               ; 19           ; Signed Integer                                                                                                                                                                         ;
; WIDTHAD                             ; 6            ; Signed Integer                                                                                                                                                                         ;
; NUMWORDS                            ; 64           ; Untyped                                                                                                                                                                                ;
; FILE                                ; UNUSED       ; Untyped                                                                                                                                                                                ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                                                                                                                ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                                                                                                                ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                                                                                                                ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                                                                                                                ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                                                                                                                ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                                                                                                                ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                                                                                                                ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                ;
; OUTDATA_REG                         ; UNREGISTERED ; Untyped                                                                                                                                                                                ;
; OUTDATA_ACLR                        ; OFF          ; Untyped                                                                                                                                                                                ;
; OUTDATA_SCLR                        ; ON           ; Untyped                                                                                                                                                                                ;
; USE_EAB                             ; ON           ; Untyped                                                                                                                                                                                ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                                                                                                                ;
; DEVICE_FAMILY                       ; Cyclone V    ; Untyped                                                                                                                                                                                ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                                                                                                                ;
; INTENDED_DEVICE_FAMILY              ; Stratix IV   ; Untyped                                                                                                                                                                                ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                                                                                                                ;
; RAM_BLOCK_TYPE                      ; MLAB         ; Untyped                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                                                                                                                ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                                                                                                                ;
; WIDTH_BYTEENA                       ; 1            ; Signed Integer                                                                                                                                                                         ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                                                                                                                ;
; CBXI_PARAMETER                      ; dpram_k3s1   ; Untyped                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                                                                                                                                                         ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper ;
+------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                               ;
+------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATAWIDTH              ; 19    ; Signed Integer                                                                                                                                                                     ;
; IO_SDATA_BITS          ; 25    ; Signed Integer                                                                                                                                                                     ;
; DQS_SDATA_BITS         ; 30    ; Signed Integer                                                                                                                                                                     ;
; AVL_DATA_WIDTH         ; 32    ; Signed Integer                                                                                                                                                                     ;
; DLL_DELAY_CHAIN_LENGTH ; 8     ; Signed Integer                                                                                                                                                                     ;
; USE_2X_DLL             ; false ; String                                                                                                                                                                             ;
+------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                                                                                                  ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AVL_DATA_WIDTH         ; 19    ; Signed Integer                                                                                                                                                                                                                                        ;
; DLL_DELAY_CHAIN_LENGTH ; 8     ; Signed Integer                                                                                                                                                                                                                                        ;
; USE_2X_DLL             ; false ; String                                                                                                                                                                                                                                                ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AVL_DATA_WIDTH      ; 32    ; Signed Integer                                                                                                                   ;
; AVL_ADDR_WIDTH      ; 4     ; Signed Integer                                                                                                                   ;
; AVL_NUM_SYMBOLS     ; 4     ; Signed Integer                                                                                                                   ;
; AVL_SYMBOL_WIDTH    ; 8     ; Signed Integer                                                                                                                   ;
; REGISTER_RDATA      ; 0     ; Signed Integer                                                                                                                   ;
; NUM_REGFILE_WORDS   ; 16    ; Signed Integer                                                                                                                   ;
; DEBUG_REG_FILE_WORD ; 2     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                     ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                     ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                     ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                     ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                            ;
; ADDRESS_ACLR_B                     ; CLEAR0               ; Untyped                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; MLAB                 ; Untyped                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_c9v1      ; Untyped                                                                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH                ; 32    ; Signed Integer                                                                                                                    ;
; MASTER_DATA_WIDTH         ; 32    ; Signed Integer                                                                                                                    ;
; SLAVE_DATA_WIDTH          ; 32    ; Signed Integer                                                                                                                    ;
; SYMBOL_WIDTH              ; 8     ; Signed Integer                                                                                                                    ;
; ADDRESS_WIDTH             ; 16    ; Signed Integer                                                                                                                    ;
; BURSTCOUNT_WIDTH          ; 3     ; Signed Integer                                                                                                                    ;
; MASTER_ADDRESS_WIDTH      ; 10    ; Signed Integer                                                                                                                    ;
; SLAVE_ADDRESS_WIDTH       ; 10    ; Signed Integer                                                                                                                    ;
; WORKAROUND_HARD_PHY_ISSUE ; 1     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem ;
+------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value                          ; Type                                                                                                                      ;
+------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; AVL_ADDR_WIDTH   ; 13                             ; Signed Integer                                                                                                            ;
; AVL_DATA_WIDTH   ; 32                             ; Signed Integer                                                                                                            ;
; AVL_SYMBOL_WIDTH ; 8                              ; Signed Integer                                                                                                            ;
; AVL_NUM_SYMBOLS  ; 4                              ; Signed Integer                                                                                                            ;
; MEM_SIZE         ; 23552                          ; Signed Integer                                                                                                            ;
; INIT_FILE        ; fpga_ddr3_s0_sequencer_mem.hex ; String                                                                                                                    ;
; RAM_BLOCK_TYPE   ; AUTO                           ; String                                                                                                                    ;
+------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                                                                                                              ;
+------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                                                                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT                    ; Untyped                                                                                                                           ;
; WIDTH_A                            ; 32                             ; Signed Integer                                                                                                                    ;
; WIDTHAD_A                          ; 13                             ; Signed Integer                                                                                                                    ;
; NUMWORDS_A                         ; 5888                           ; Signed Integer                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                                                                                                           ;
; WIDTH_B                            ; 1                              ; Untyped                                                                                                                           ;
; WIDTHAD_B                          ; 1                              ; Untyped                                                                                                                           ;
; NUMWORDS_B                         ; 1                              ; Untyped                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 4                              ; Signed Integer                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                                                                                                           ;
; BYTE_SIZE                          ; 8                              ; Signed Integer                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                                                                                           ;
; INIT_FILE                          ; fpga_ddr3_s0_sequencer_mem.hex ; Untyped                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 5888                           ; Signed Integer                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone V                      ; Untyped                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_qfj1                ; Untyped                                                                                                                           ;
+------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_avalon_mm_bridge:seq_bridge ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                       ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 32    ; Signed Integer                                                                                                             ;
; SYMBOL_WIDTH      ; 8     ; Signed Integer                                                                                                             ;
; RESPONSE_WIDTH    ; 2     ; Signed Integer                                                                                                             ;
; HDL_ADDR_WIDTH    ; 32    ; Signed Integer                                                                                                             ;
; BURSTCOUNT_WIDTH  ; 1     ; Signed Integer                                                                                                             ;
; PIPELINE_COMMAND  ; 1     ; Signed Integer                                                                                                             ;
; PIPELINE_RESPONSE ; 1     ; Signed Integer                                                                                                             ;
; BYTEEN_WIDTH      ; 4     ; Signed Integer                                                                                                             ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                                                                                                                                                 ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                                                 ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                                                 ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                                                 ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                                                 ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                                                 ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                                                 ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                                 ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                                 ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                                 ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                                 ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                                                                 ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                                                 ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                                 ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                                 ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                                 ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                                 ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                                                 ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:seq_bridge_m0_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                                          ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                                          ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                          ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                                                          ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                  ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                                                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                                                        ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                                        ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                                                                        ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                                                                        ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                       ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                         ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                                   ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                                    ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                                                                         ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                                                                         ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                                                                         ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                                                                         ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                                                                         ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                                                                         ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                                                         ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                                         ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                         ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                                         ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                         ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                         ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                         ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                                                                         ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                         ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                                         ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                                         ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                         ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                         ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                                         ;
; ID                        ; 0     ; Signed Integer                                                                                                                                                                         ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                                                         ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                                         ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                         ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                                         ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                                                                         ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                                                                         ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                                                                  ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                                                                  ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                                                                  ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                                                                  ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                                                                  ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                                                                  ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                                                  ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                                  ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                  ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                                                                  ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                  ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                                  ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                                  ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                  ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                                  ;
; ID                        ; 2     ; Signed Integer                                                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                                  ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                                                                  ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_instruction_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                                                                                ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                                                                                ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                                                                                ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                                                                                ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                                                                                ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                                                                                ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                                                                ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                                                ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                                ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                                                                                ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                                                ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                                                                                ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                                ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                                                ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                                                ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                                ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                                                ;
; ID                        ; 1     ; Signed Integer                                                                                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                                                ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                                                ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                                                ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                                                ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                                                                                ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                                                                                ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                  ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                                                                  ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                  ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                                  ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                  ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                                  ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                                  ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                  ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                  ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                  ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                             ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                    ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                                                                    ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                    ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                                    ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                    ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                                    ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                                    ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                    ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                    ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                               ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                              ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                                                                              ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                              ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                                              ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                              ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                                              ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                                              ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                              ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                              ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                              ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                         ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                               ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                               ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                               ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                               ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                               ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                               ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                                                                               ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                               ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                                               ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                               ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                                               ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                                               ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                               ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                               ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                               ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                          ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_router:router|fpga_ddr3_s0_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                         ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                               ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_router_001:router_001|fpga_ddr3_s0_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_router_002:router_002|fpga_ddr3_s0_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_router_003:router_003|fpga_ddr3_s0_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_router_004:router_004|fpga_ddr3_s0_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_router_003:router_005|fpga_ddr3_s0_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_router_006:router_006|fpga_ddr3_s0_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                       ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                                       ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                                                                       ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                                                                       ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                       ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                                                       ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                       ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                       ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                                                                       ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                                                       ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                                                       ;
; VALID_WIDTH               ; 4     ; Signed Integer                                                                                                                                                                       ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                                                       ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                                                       ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                                                       ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                                      ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                                                                                            ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                                                    ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                                      ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                                                            ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                                                    ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                                                                                         ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                                                 ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                                                         ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                                                                                 ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                                                         ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                                                                       ;
; PLI_PORT       ; 50000 ; Signed Integer                                                                                       ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                  ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                  ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                  ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                  ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                                                                  ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                    ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                                                          ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                                                          ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                                                          ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                          ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                  ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                                                          ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                          ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                  ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                          ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                  ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                  ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                              ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                    ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                   ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                                                         ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                                                         ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                                                         ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                                                         ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                                                                 ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                                                                 ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                 ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                                             ;
; ENCODING       ; 0     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                                             ;
; ENCODING       ; 0     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                    ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                          ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                                                          ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                                                          ;
; FAST_VER              ; 0     ; Signed Integer                                                                                                                          ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                          ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                          ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                                ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                                        ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                                ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                                ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                                ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                                ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                                ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+---------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                        ;
+-----------------------------------------+------------------------------------------------------------------+---------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                              ;
; AVL_ADDR_WIDTH                          ; 27                                                               ; Signed Integer                              ;
; AVL_DATA_WIDTH                          ; 32                                                               ; Signed Integer                              ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                              ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                              ;
; MEM_IF_DQS_WIDTH                        ; 2                                                                ; Signed Integer                              ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                              ;
; AFI_ADDR_WIDTH                          ; 15                                                               ; Signed Integer                              ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                              ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                              ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                              ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                              ;
; AFI_DM_WIDTH                            ; 4                                                                ; Signed Integer                              ;
; AFI_DQ_WIDTH                            ; 32                                                               ; Signed Integer                              ;
; AFI_WRITE_DQS_WIDTH                     ; 2                                                                ; Signed Integer                              ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                              ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                              ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                              ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                              ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                              ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                              ;
; AVL_DATA_WIDTH_PORT_0                   ; 32                                                               ; Signed Integer                              ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                              ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                              ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                              ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                              ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                              ;
; AVL_ADDR_WIDTH_PORT_0                   ; 27                                                               ; Signed Integer                              ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                              ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                              ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                              ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                              ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                              ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 4                                                                ; Signed Integer                              ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                              ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                              ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                              ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                              ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                              ;
; LSB_WFIFO_PORT_0                        ; 0                                                                ; Signed Integer                              ;
; MSB_WFIFO_PORT_0                        ; 0                                                                ; Signed Integer                              ;
; LSB_RFIFO_PORT_0                        ; 0                                                                ; Signed Integer                              ;
; MSB_RFIFO_PORT_0                        ; 0                                                                ; Signed Integer                              ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                              ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                              ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                              ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                              ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                              ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                              ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                              ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                              ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                              ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                              ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                              ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                              ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                              ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                              ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                              ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                              ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                              ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                              ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                              ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                              ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                              ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                      ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                      ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                      ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                      ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                      ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                      ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                      ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                      ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                      ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                      ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                      ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_16                                                        ; String                                      ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                      ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                      ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                      ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                      ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                      ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                      ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                      ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                      ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                      ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                      ;
; ENUM_CMD_PORT_IN_USE_0                  ; TRUE                                                             ; String                                      ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                      ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                      ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                      ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                      ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                      ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                      ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                      ;
; ENUM_CPORT0_TYPE                        ; BI_DIRECTION                                                     ; String                                      ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                      ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                      ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                      ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                      ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                      ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                      ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                      ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                      ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                      ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                      ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                      ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                      ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                      ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                      ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                      ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                      ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                      ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                      ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                      ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                      ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                      ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                      ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                      ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                      ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                      ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                      ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_32_BIT                                                ; String                                      ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                      ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                      ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                      ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                      ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                      ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                      ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                      ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                      ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                      ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                      ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                      ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                      ;
; ENUM_ENABLE_DQS_TRACKING                ; DISABLED                                                         ; String                                      ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                      ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                      ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                      ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                      ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                      ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                      ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                      ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                      ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                      ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                      ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                      ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                      ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                      ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                      ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                      ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                      ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                      ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                      ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                      ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                      ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_2                                                      ; String                                      ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_16                                                 ; String                                      ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                      ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_15                                                    ; String                                      ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_800_5_5_5                                                   ; String                                      ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                      ;
; ENUM_MEM_IF_TCL                         ; TCL_6                                                            ; String                                      ;
; ENUM_MEM_IF_TCWL                        ; TCWL_5                                                           ; String                                      ;
; ENUM_MEM_IF_TFAW                        ; TFAW_16                                                          ; String                                      ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                      ;
; ENUM_MEM_IF_TRAS                        ; TRAS_12                                                          ; String                                      ;
; ENUM_MEM_IF_TRC                         ; TRC_16                                                           ; String                                      ;
; ENUM_MEM_IF_TRCD                        ; TRCD_4                                                           ; String                                      ;
; ENUM_MEM_IF_TRP                         ; TRP_4                                                            ; String                                      ;
; ENUM_MEM_IF_TRRD                        ; TRRD_4                                                           ; String                                      ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                      ;
; ENUM_MEM_IF_TWR                         ; TWR_5                                                            ; String                                      ;
; ENUM_MEM_IF_TWTR                        ; TWTR_4                                                           ; String                                      ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                      ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                      ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                      ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                      ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                      ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                      ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                      ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                      ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                      ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                      ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                      ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                      ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                      ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                      ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                      ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                      ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                      ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                      ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                      ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                      ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                      ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                      ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_32                                                        ; String                                      ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                      ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                      ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                      ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                      ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                      ;
; ENUM_RD_FIFO_IN_USE_0                   ; TRUE                                                             ; String                                      ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                      ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                      ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                      ;
; ENUM_RD_PORT_INFO_0                     ; USE_0                                                            ; String                                      ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                      ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                      ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                      ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                      ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                      ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                      ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                      ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                      ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                      ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                      ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                      ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                      ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                      ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                      ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                      ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                      ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                      ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                      ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                      ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                      ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                      ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                      ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                      ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                      ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                      ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                      ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                      ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                      ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                      ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                      ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                      ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                      ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                      ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                      ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                      ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                      ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                      ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                      ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                      ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                      ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                      ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                      ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                      ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                      ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                      ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                      ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                      ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                      ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                      ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                      ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                      ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                      ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                      ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                      ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                      ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                      ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                      ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                      ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                      ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_32                                                        ; String                                      ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                      ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                      ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                      ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                      ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                      ;
; ENUM_WR_FIFO_IN_USE_0                   ; TRUE                                                             ; String                                      ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                      ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                      ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                      ;
; ENUM_WR_PORT_INFO_0                     ; USE_0                                                            ; String                                      ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                      ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                      ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                      ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                      ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                      ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                      ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                      ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                      ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                              ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                              ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                              ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                              ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                              ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                              ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                              ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                              ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                              ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                              ;
; INTG_MEM_IF_TREFI                       ; 2341                                                             ; Signed Integer                              ;
; INTG_MEM_IF_TRFC                        ; 79                                                               ; Signed Integer                              ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                              ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                              ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                              ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                              ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                              ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                              ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                              ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                              ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                              ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                              ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                              ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                              ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                              ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                              ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                              ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                              ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                             ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                             ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                             ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                             ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                             ;
+-----------------------------------------+------------------------------------------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|altera_mem_if_oct_cyclonev:oct0 ;
+------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                               ;
+------------------------+-------+----------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                     ;
+------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|altera_mem_if_dll_cyclonev:dll0 ;
+----------------------------+---------+----------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                         ;
+----------------------------+---------+----------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                               ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                       ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                               ;
; DLL_INPUT_FREQUENCY_PS_STR ; 3333 ps ; String                                                                                       ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                               ;
+----------------------------+---------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dmaster_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                  ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                        ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                        ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                                        ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                        ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:s0_seq_debug_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 32    ; Signed Integer                                                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 1     ; Signed Integer                                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                  ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Avalon_bus_RW_Test:fpga_ddr3_Verify ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                          ;
; DATA_W         ; 128   ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                            ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                   ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                           ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                               ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                         ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_data_bits                                   ; 70                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_bits                                ; 70                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                       ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                     ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                     ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                    ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                      ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                       ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                    ; String         ;
; sld_inversion_mask_length                       ; 231                                                                                                                                                                                                                                     ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                               ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                       ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                       ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                     ; Untyped        ;
; sld_storage_qualifier_bits                      ; 70                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                       ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                               ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                               ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                               ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                               ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                               ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_g0n1      ; Untyped                                                                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component                                                                                                                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; MLAB                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram                                                                                                                                 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 5888                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Avalon_bus_RW_Test:fpga_ddr3_Verify"                                                                                ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; drv_status_fail ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; c_state         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_ddr3:fpga_ddr3_inst"                                                                                                                                                                                  ;
+----------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                                                                                                                              ;
+----------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_half_clk               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; afi_reset_n                ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; mem_dm                     ; Output ; Warning  ; Output or bidir port (2 bits) is smaller than the port expression (4 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND.                ;
; avl_addr_0                 ; Input  ; Warning  ; Input port expression (26 bits) is smaller than the input port (27 bits) it drives.  Extra input bit(s) "avl_addr_0[26..26]" will be connected to GND.                               ;
; avl_rdata_0                ; Output ; Warning  ; Output or bidir port (32 bits) is smaller than the port expression (128 bits) it drives.  The 96 most-significant bit(s) in the port expression will be connected to GND.            ;
; avl_wdata_0                ; Input  ; Warning  ; Input port expression (128 bits) is wider than the input port (32 bits) it drives.  The 96 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; avl_be_0                   ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (4 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts.   ;
; avl_be_0[3..0]             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                         ;
; avl_size_0[2..1]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                         ;
; avl_size_0[0]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                         ;
; local_cal_fail             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                  ;
; afi_reset_export_n         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; mp_cmd_clk_0_clk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                         ;
; mp_cmd_reset_n_0_reset_n   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                         ;
; mp_rfifo_clk_0_clk         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                         ;
; mp_rfifo_reset_n_0_reset_n ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                         ;
; mp_wfifo_clk_0_clk         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                         ;
; mp_wfifo_reset_n_0_reset_n ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                         ;
; pll_mem_clk                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; pll_write_clk              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; pll_locked                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; pll_write_clk_pre_phy_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; pll_addr_cmd_clk           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; pll_avl_clk                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; pll_config_clk             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; pll_mem_phy_clk            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; afi_phy_clk                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
; pll_avl_phy_clk            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                             ;
+----------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 70                  ; 70               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+------------------------------------+----------------+
; Type                               ; Count          ;
+------------------------------------+----------------+
; arriav_clk_phase_select            ; 36             ;
; arriav_ddio_in                     ; 16             ;
; arriav_ddio_oe                     ; 2              ;
; arriav_ddio_out                    ; 164            ;
; arriav_delay_chain                 ; 62             ;
; arriav_dll                         ; 1              ;
; arriav_dqs_config                  ; 2              ;
; arriav_dqs_delay_chain             ; 2              ;
; arriav_dqs_enable_ctrl             ; 2              ;
; arriav_ff                          ; 1638           ;
;     CLR                            ; 463            ;
;     CLR SCLR                       ; 64             ;
;     CLR SCLR SLD                   ; 16             ;
;     CLR SLD                        ; 98             ;
;     ENA                            ; 287            ;
;     ENA CLR                        ; 278            ;
;     ENA CLR SCLR SLD               ; 37             ;
;     ENA CLR SLD                    ; 102            ;
;     ENA SCLR                       ; 38             ;
;     ENA SLD                        ; 26             ;
;     SCLR                           ; 105            ;
;     SCLR SLD                       ; 14             ;
;     SLD                            ; 1              ;
;     plain                          ; 109            ;
; arriav_io_config                   ; 20             ;
; arriav_io_ibuf                     ; 18             ;
; arriav_io_obuf                     ; 124            ;
; arriav_ir_fifo_userdes             ; 16             ;
; arriav_lcell_comb                  ; 1887           ;
;     arith                          ; 476            ;
;         0 data inputs              ; 3              ;
;         1 data inputs              ; 321            ;
;         2 data inputs              ; 109            ;
;         3 data inputs              ; 40             ;
;         4 data inputs              ; 3              ;
;     extend                         ; 18             ;
;         7 data inputs              ; 18             ;
;     normal                         ; 1393           ;
;         0 data inputs              ; 10             ;
;         1 data inputs              ; 19             ;
;         2 data inputs              ; 119            ;
;         3 data inputs              ; 186            ;
;         4 data inputs              ; 345            ;
;         5 data inputs              ; 314            ;
;         6 data inputs              ; 400            ;
; arriav_leveling_delay_chain        ; 34             ;
; arriav_lfifo                       ; 2              ;
; arriav_mem_phy                     ; 1              ;
; arriav_mlab_cell                   ; 70             ;
; arriav_phy_clkbuf                  ; 29             ;
; arriav_read_fifo_read_clock_select ; 16             ;
; arriav_vfifo                       ; 2              ;
; boundary_port                      ; 316            ;
; cyclonev_hmc                       ; 1              ;
; cyclonev_termination               ; 1              ;
; cyclonev_termination_logic         ; 1              ;
; generic_pll                        ; 7              ;
; stratixv_pseudo_diff_out           ; 3              ;
; stratixv_ram_block                 ; 104            ;
;                                    ;                ;
; Max LUT depth                      ; 11.50          ;
; Average LUT depth                  ; 2.50           ;
+------------------------------------+----------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                      ;
+-------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------+---------+
; Name                                            ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                      ; Details ;
+-------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------+---------+
; Avalon_bus_RW_Test:fpga_ddr3_Verify|c_state[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|c_state[0]                                         ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|c_state[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|c_state[0]                                         ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|c_state[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|c_state[1]                                         ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|c_state[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|c_state[1]                                         ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|c_state[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|c_state[2]                                         ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|c_state[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|c_state[2]                                         ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|c_state[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|c_state[3]                                         ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|c_state[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|c_state[3]                                         ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[0]                                         ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[0]                                         ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[10]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[10]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[11]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[11]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[12]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[12]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[13]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[13]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[14]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[14]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[15]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[15]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[16]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[16]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[17]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[17]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[18]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[18]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[19]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[19]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[1]                                         ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[1]                                         ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[20]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[20]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[21]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[21]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[22]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[22]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[23]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[23]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[24]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[24]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[25]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[25]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[26]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[26]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[27]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[27]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[28]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[28]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[29]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[29]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[2]                                         ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[2]                                         ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[30]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[30]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[31]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[31]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[32] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[32]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[32] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[32]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[33] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[33]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[33] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[33]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[34] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[34]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[34] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[34]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[35] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[35]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[35] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[35]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[36] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[36]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[36] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[36]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[37] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[37]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[37] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[37]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[38] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[38]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[38] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[38]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[39] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[39]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[39] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[39]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[3]                                         ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[3]                                         ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[40] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[40]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[40] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[40]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[41] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[41]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[41] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[41]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[42] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[42]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[42] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[42]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[43] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[43]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[43] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[43]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[44] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[44]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[44] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[44]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[45] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[45]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[45] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[45]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[46] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[46]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[46] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[46]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[47] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[47]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[47] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[47]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[48] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[48]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[48] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[48]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[49] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[49]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[49] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[49]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[4]                                         ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[4]                                         ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[50] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[50]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[50] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[50]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[51] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[51]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[51] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[51]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[52] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[52]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[52] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[52]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[53] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[53]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[53] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[53]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[54] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[54]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[54] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[54]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[55] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[55]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[55] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[55]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[56] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[56]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[56] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[56]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[57] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[57]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[57] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[57]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[58] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[58]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[58] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[58]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[59] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[59]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[59] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[59]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[5]                                         ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[5]                                         ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[60] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[60]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[60] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[60]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[61] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[61]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[61] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[61]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[62] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[62]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[62] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[62]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[63] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[63]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[63] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[63]                                        ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[6]                                         ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[6]                                         ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[7]                                         ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[7]                                         ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[8]                                         ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[8]                                         ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[9]                                         ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Avalon_bus_RW_Test:fpga_ddr3_Verify|clk_cnt[9]                                         ; N/A     ;
; Avalon_bus_RW_Test:fpga_ddr3_Verify|iCLK        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_pll0:pll0|pll_afi_clk ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; fpga_ddr3_local_cal_success                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; fpga_ddr3_local_cal_success                                                            ; N/A     ;
; fpga_ddr3_local_cal_success                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; fpga_ddr3_local_cal_success                                                            ; N/A     ;
; fpga_ddr3_local_init_done                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; fpga_ddr3_local_init_done                                                              ; N/A     ;
; fpga_ddr3_local_init_done                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; fpga_ddr3_local_init_done                                                              ; N/A     ;
+-------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition
    Info: Processing started: Wed Apr 13 04:49:56 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SoCKit_DDR3_RTL_Test -c SoCKit_DDR3_RTL_Test
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/Avalon_bus_RW_Test.v
    Info (12023): Found entity 1: Avalon_bus_RW_Test File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/Avalon_bus_RW_Test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3.v
    Info (12023): Found entity 1: fpga_ddr3 File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v
    Info (12023): Found entity 1: fpga_ddr3_0002 File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_mm_interconnect_1.v
    Info (12023): Found entity 1: fpga_ddr3_mm_interconnect_1 File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v
    Info (12023): Found entity 1: fpga_ddr3_dmaster File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_p2b_adapter.sv
    Info (12023): Found entity 1: fpga_ddr3_dmaster_p2b_adapter File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_b2p_adapter.sv
    Info (12023): Found entity 1: fpga_ddr3_dmaster_b2p_adapter File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_b2p_adapter.sv Line: 55
Info (12021): Found 7 design units, including 7 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_timing_adt.sv
    Info (12023): Found entity 1: fpga_ddr3_dmaster_timing_adt File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 3 design units, including 3 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v
    Info (12023): Found entity 1: fpga_ddr3_s0 File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v Line: 9
Info (12021): Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: fpga_ddr3_s0_mm_interconnect_0_router_002_default_decode File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: fpga_ddr3_s0_mm_interconnect_0_router_002 File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: fpga_ddr3_s0_mm_interconnect_0_cmd_mux File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001 File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: fpga_ddr3_s0_mm_interconnect_0_router_003_default_decode File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: fpga_ddr3_s0_mm_interconnect_0_router_003 File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: fpga_ddr3_s0_mm_interconnect_0_rsp_mux_002 File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: fpga_ddr3_s0_mm_interconnect_0_rsp_mux_001 File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_reg_file.sv
    Info (12023): Found entity 1: sequencer_reg_file File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_reg_file.sv Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_siii_phase_decode.v
    Info (12023): Found entity 1: sequencer_scc_siii_phase_decode File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_siii_phase_decode.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003 File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_wrapper.sv
    Info (12023): Found entity 1: sequencer_scc_acv_wrapper File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_wrapper.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_irq_mapper.sv
    Info (12023): Found entity 1: fpga_ddr3_s0_irq_mapper File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_irq_mapper.sv Line: 31
Info (12021): Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: fpga_ddr3_s0_mm_interconnect_0_router_001_default_decode File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: fpga_ddr3_s0_mm_interconnect_0_router_001 File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_mm_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_bridge File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_mm_bridge.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: fpga_ddr3_s0_mm_interconnect_0_rsp_demux_001 File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_sv_phase_decode.v
    Info (12023): Found entity 1: sequencer_scc_sv_phase_decode File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_sv_phase_decode.v Line: 17
Info (12021): Found 3 design units, including 3 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v
    Info (12023): Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 34
    Info (12023): Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 97
    Info (12023): Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 159
Info (12021): Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: fpga_ddr3_s0_mm_interconnect_0_router_006_default_decode File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: fpga_ddr3_s0_mm_interconnect_0_router_006 File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: fpga_ddr3_s0_mm_interconnect_0_router_default_decode File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: fpga_ddr3_s0_mm_interconnect_0_router File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v
    Info (12023): Found entity 1: fpga_ddr3_s0_mm_interconnect_0 File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v Line: 9
Info (12021): Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: fpga_ddr3_s0_mm_interconnect_0_router_004_default_decode File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: fpga_ddr3_s0_mm_interconnect_0_router_004 File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v
    Info (12023): Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: fpga_ddr3_s0_mm_interconnect_0_cmd_demux_002 File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_mem_no_ifdef_params.sv
    Info (12023): Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_mem_no_ifdef_params.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_rst.sv
    Info (12023): Found entity 1: altera_mem_if_sequencer_rst File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_rst.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: fpga_ddr3_s0_mm_interconnect_0_rsp_mux File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_sv_wrapper.sv
    Info (12023): Found entity 1: sequencer_scc_sv_wrapper File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_sv_wrapper.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_reg_file.v
    Info (12023): Found entity 1: sequencer_scc_reg_file File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_reg_file.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_simple_avalon_mm_bridge.sv
    Info (12023): Found entity 1: altera_mem_if_simple_avalon_mm_bridge File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_simple_avalon_mm_bridge.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: fpga_ddr3_s0_mm_interconnect_0_cmd_demux_001 File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_phase_decode.v
    Info (12023): Found entity 1: sequencer_scc_acv_phase_decode File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_phase_decode.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_mgr.sv
    Info (12023): Found entity 1: sequencer_scc_mgr File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_mgr.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: fpga_ddr3_s0_mm_interconnect_0_cmd_demux File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: fpga_ddr3_s0_mm_interconnect_0_rsp_demux_003 File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_siii_wrapper.sv
    Info (12023): Found entity 1: sequencer_scc_siii_wrapper File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_siii_wrapper.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_clock_pair_generator.v
    Info (12023): Found entity 1: fpga_ddr3_p0_clock_pair_generator File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: fpga_ddr3_p0_acv_hard_addr_cmd_pads File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: fpga_ddr3_p0_acv_hard_memphy File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_ldc.v
    Info (12023): Found entity 1: fpga_ddr3_p0_acv_ldc File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: fpga_ddr3_p0_acv_hard_io_pads File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_generic_ddio.v
    Info (12023): Found entity 1: fpga_ddr3_p0_generic_ddio File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset.v
    Info (12023): Found entity 1: fpga_ddr3_p0_reset File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset_sync.v
    Info (12023): Found entity 1: fpga_ddr3_p0_reset_sync File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_phy_csr.sv
    Info (12023): Found entity 1: fpga_ddr3_p0_phy_csr File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_iss_probe.v
    Info (12023): Found entity 1: fpga_ddr3_p0_iss_probe File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0.sv
    Info (12023): Found entity 1: fpga_ddr3_p0 File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_altdqdqs.v
    Info (12023): Found entity 1: fpga_ddr3_p0_altdqdqs File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_pll0.sv
    Info (12023): Found entity 1: fpga_ddr3_pll0 File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_pll0.sv Line: 23
Warning (10275): Verilog HDL Module Instantiation warning at SoCKit_DDR3_RTL_Test.v(498): ignored dangling comma in List of Port Connections File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 498
Warning (10238): Verilog Module Declaration warning at SoCKit_DDR3_RTL_Test.v(224): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "SoCKit_DDR3_RTL_Test" File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 224
Warning (12125): Using design file SoCKit_DDR3_RTL_Test.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SoCKit_DDR3_RTL_Test File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 44
Info (12127): Elaborating entity "SoCKit_DDR3_RTL_Test" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at SoCKit_DDR3_RTL_Test.v(535): truncated value with size 4 to match size of target (3) File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 535
Warning (10230): Verilog HDL assignment warning at SoCKit_DDR3_RTL_Test.v(540): truncated value with size 32 to match size of target (24) File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 540
Warning (10034): Output port "LED[3]" at SoCKit_DDR3_RTL_Test.v(358) has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 358
Warning (10034): Output port "VGA_B" at SoCKit_DDR3_RTL_Test.v(399) has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 399
Warning (10034): Output port "VGA_G" at SoCKit_DDR3_RTL_Test.v(402) has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 402
Warning (10034): Output port "VGA_R" at SoCKit_DDR3_RTL_Test.v(404) has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 404
Warning (10034): Output port "AUD_DACDAT" at SoCKit_DDR3_RTL_Test.v(234) has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 234
Warning (10034): Output port "AUD_I2C_SCLK" at SoCKit_DDR3_RTL_Test.v(236) has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 236
Warning (10034): Output port "AUD_MUTE" at SoCKit_DDR3_RTL_Test.v(238) has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 238
Warning (10034): Output port "AUD_XCK" at SoCKit_DDR3_RTL_Test.v(239) has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 239
Warning (10034): Output port "HSMC_SCL" at SoCKit_DDR3_RTL_Test.v(346) has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 346
Warning (10034): Output port "TEMP_CS_n" at SoCKit_DDR3_RTL_Test.v(381) has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 381
Warning (10034): Output port "TEMP_DIN" at SoCKit_DDR3_RTL_Test.v(382) has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 382
Warning (10034): Output port "TEMP_SCLK" at SoCKit_DDR3_RTL_Test.v(384) has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 384
Warning (10034): Output port "USB_EMPTY" at SoCKit_DDR3_RTL_Test.v(389) has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 389
Warning (10034): Output port "USB_FULL" at SoCKit_DDR3_RTL_Test.v(390) has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 390
Warning (10034): Output port "VGA_BLANK_n" at SoCKit_DDR3_RTL_Test.v(400) has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 400
Warning (10034): Output port "VGA_CLK" at SoCKit_DDR3_RTL_Test.v(401) has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 401
Warning (10034): Output port "VGA_HS" at SoCKit_DDR3_RTL_Test.v(403) has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 403
Warning (10034): Output port "VGA_SYNC_n" at SoCKit_DDR3_RTL_Test.v(405) has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 405
Warning (10034): Output port "VGA_VS" at SoCKit_DDR3_RTL_Test.v(406) has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 406
Info (12128): Elaborating entity "fpga_ddr3" for hierarchy "fpga_ddr3:fpga_ddr3_inst" File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 465
Info (12128): Elaborating entity "fpga_ddr3_0002" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3.v Line: 116
Info (12128): Elaborating entity "fpga_ddr3_pll0" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_pll0:pll0" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v Line: 162
Info (10648): Verilog HDL Display System Task info at fpga_ddr3_pll0.sv(159): Using Regular pll emif simulation models File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_pll0.sv Line: 159
Info (12128): Elaborating entity "fpga_ddr3_p0" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v Line: 287
Info (10648): Verilog HDL Display System Task info at fpga_ddr3_p0.sv(405): Using Regular core emif simulation models File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0.sv Line: 405
Info (12128): Elaborating entity "fpga_ddr3_p0_acv_hard_memphy" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0.sv Line: 573
Warning (10036): Verilog HDL or VHDL warning at fpga_ddr3_p0_acv_hard_memphy.v(436): object "seq_calib_init_reg" assigned a value but never read File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_memphy.v Line: 436
Warning (10230): Verilog HDL assignment warning at fpga_ddr3_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_memphy.v Line: 557
Info (12128): Elaborating entity "fpga_ddr3_p0_reset" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_memphy.v Line: 487
Info (12128): Elaborating entity "fpga_ddr3_p0_reset_sync" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:ureset_afi_clk" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset.v Line: 87
Info (12128): Elaborating entity "fpga_ddr3_p0_reset_sync" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:ureset_ctl_reset_clk" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset.v Line: 95
Info (12128): Elaborating entity "fpga_ddr3_p0_reset_sync" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:ureset_addr_cmd_clk" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset.v Line: 103
Info (12128): Elaborating entity "fpga_ddr3_p0_reset_sync" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset|fpga_ddr3_p0_reset_sync:ureset_avl_clk" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset.v Line: 137
Info (12128): Elaborating entity "fpga_ddr3_p0_acv_ldc" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_ldc:memphy_ldc" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_memphy.v Line: 554
Info (12128): Elaborating entity "fpga_ddr3_p0_acv_hard_io_pads" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..68]" at fpga_ddr3_p0_acv_hard_io_pads.v(192) has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_io_pads.v Line: 192
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at fpga_ddr3_p0_acv_hard_io_pads.v(192) has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_io_pads.v Line: 192
Info (12128): Elaborating entity "fpga_ddr3_p0_acv_hard_addr_cmd_pads" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_io_pads.v Line: 245
Info (12128): Elaborating entity "fpga_ddr3_p0_generic_ddio" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_generic_ddio:uaddress_pad" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "fpga_ddr3_p0_generic_ddio" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_generic_ddio:ubank_pad" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "fpga_ddr3_p0_generic_ddio" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_generic_ddio:ucmd_pad" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "fpga_ddr3_p0_generic_ddio" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_generic_ddio:ureset_n_pad" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: /home/diana/SoCKit_DDR3_RTL_Test/db/ddio_out_uqe.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "fpga_ddr3_p0_clock_pair_generator" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_ddr3_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "fpga_ddr3_p0_altdqdqs" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_altdqdqs.v Line: 143
Info (12128): Elaborating entity "fpga_ddr3_s0" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v Line: 319
Info (12128): Elaborating entity "altera_mem_if_sequencer_rst" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v Line: 99
Info (12128): Elaborating entity "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v Line: 119
Info (12128): Elaborating entity "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 803
Info (12128): Elaborating entity "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 1266
Info (12128): Elaborating entity "altsyncram" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 68
Info (12130): Elaborated megafunction instantiation "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 68
Info (12133): Instantiated megafunction "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 68
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "intended_device_family" = "CYCLONEV"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mri1.tdf
    Info (12023): Found entity 1: altsyncram_mri1 File: /home/diana/SoCKit_DDR3_RTL_Test/db/altsyncram_mri1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_mri1" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated" File: /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 1288
Info (12128): Elaborating entity "sequencer_scc_mgr" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v Line: 160
Info (12128): Elaborating entity "sequencer_scc_reg_file" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_mgr.sv Line: 581
Info (12128): Elaborating entity "altdpram" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_reg_file.v Line: 59
Info (12130): Elaborated megafunction instantiation "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_reg_file.v Line: 59
Info (12133): Instantiated megafunction "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component" with the following parameter: File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_reg_file.v Line: 59
    Info (12134): Parameter "indata_aclr" = "OFF"
    Info (12134): Parameter "indata_reg" = "INCLOCK"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_type" = "altdpram"
    Info (12134): Parameter "outdata_aclr" = "OFF"
    Info (12134): Parameter "outdata_reg" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "rdaddress_aclr" = "OFF"
    Info (12134): Parameter "rdaddress_reg" = "UNREGISTERED"
    Info (12134): Parameter "rdcontrol_aclr" = "OFF"
    Info (12134): Parameter "rdcontrol_reg" = "UNREGISTERED"
    Info (12134): Parameter "width" = "19"
    Info (12134): Parameter "widthad" = "6"
    Info (12134): Parameter "width_byteena" = "1"
    Info (12134): Parameter "wraddress_aclr" = "OFF"
    Info (12134): Parameter "wraddress_reg" = "INCLOCK"
    Info (12134): Parameter "wrcontrol_aclr" = "OFF"
    Info (12134): Parameter "wrcontrol_reg" = "INCLOCK"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_k3s1.tdf
    Info (12023): Found entity 1: dpram_k3s1 File: /home/diana/SoCKit_DDR3_RTL_Test/db/dpram_k3s1.tdf Line: 30
Info (12128): Elaborating entity "dpram_k3s1" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated" File: /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.tdf Line: 203
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: /home/diana/SoCKit_DDR3_RTL_Test/db/decode_5la.tdf Line: 23
Info (12128): Elaborating entity "decode_5la" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode" File: /home/diana/SoCKit_DDR3_RTL_Test/db/dpram_k3s1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf
    Info (12023): Found entity 1: mux_7hb File: /home/diana/SoCKit_DDR3_RTL_Test/db/mux_7hb.tdf Line: 23
Info (12128): Elaborating entity "mux_7hb" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux" File: /home/diana/SoCKit_DDR3_RTL_Test/db/dpram_k3s1.tdf Line: 41
Info (12128): Elaborating entity "sequencer_scc_acv_wrapper" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_mgr.sv Line: 680
Info (12128): Elaborating entity "sequencer_scc_acv_phase_decode" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_wrapper.sv Line: 79
Info (12128): Elaborating entity "sequencer_reg_file" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v Line: 179
Info (12128): Elaborating entity "altsyncram" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_reg_file.sv Line: 134
Info (12130): Elaborated megafunction instantiation "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_reg_file.sv Line: 134
Info (12133): Instantiated megafunction "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component" with the following parameter: File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_reg_file.sv Line: 134
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Stratix III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c9v1.tdf
    Info (12023): Found entity 1: altsyncram_c9v1 File: /home/diana/SoCKit_DDR3_RTL_Test/db/altsyncram_c9v1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_c9v1" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated" File: /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altera_mem_if_simple_avalon_mm_bridge" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v Line: 215
Info (12128): Elaborating entity "altera_mem_if_sequencer_mem_no_ifdef_params" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v Line: 235
Info (12128): Elaborating entity "altsyncram" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_mem_no_ifdef_params.sv Line: 83
Info (12130): Elaborated megafunction instantiation "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_mem_no_ifdef_params.sv Line: 83
Info (12133): Instantiated megafunction "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram" with the following parameter: File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_mem_no_ifdef_params.sv Line: 83
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "5888"
    Info (12134): Parameter "numwords_a" = "5888"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "init_file" = "fpga_ddr3_s0_sequencer_mem.hex"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qfj1.tdf
    Info (12023): Found entity 1: altsyncram_qfj1 File: /home/diana/SoCKit_DDR3_RTL_Test/db/altsyncram_qfj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qfj1" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_qfj1:auto_generated" File: /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|altera_avalon_mm_bridge:seq_bridge" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v Line: 269
Info (12128): Elaborating entity "fpga_ddr3_s0_mm_interconnect_0" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v Line: 320
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v Line: 479
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:seq_bridge_m0_translator" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v Line: 539
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v Line: 599
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v Line: 663
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v Line: 727
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v Line: 791
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v Line: 855
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v Line: 936
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v Line: 1017
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_instruction_master_agent" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v Line: 1098
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v Line: 1182
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v Line: 1223
Info (12128): Elaborating entity "fpga_ddr3_s0_mm_interconnect_0_router" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_router:router" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v Line: 1614
Info (12128): Elaborating entity "fpga_ddr3_s0_mm_interconnect_0_router_default_decode" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_router:router|fpga_ddr3_s0_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router.sv Line: 182
Info (12128): Elaborating entity "fpga_ddr3_s0_mm_interconnect_0_router_001" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_router_001:router_001" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v Line: 1630
Info (12128): Elaborating entity "fpga_ddr3_s0_mm_interconnect_0_router_001_default_decode" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_router_001:router_001|fpga_ddr3_s0_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "fpga_ddr3_s0_mm_interconnect_0_router_002" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_router_002:router_002" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v Line: 1646
Info (12128): Elaborating entity "fpga_ddr3_s0_mm_interconnect_0_router_002_default_decode" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_router_002:router_002|fpga_ddr3_s0_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_002.sv Line: 174
Info (12128): Elaborating entity "fpga_ddr3_s0_mm_interconnect_0_router_003" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_router_003:router_003" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v Line: 1662
Info (12128): Elaborating entity "fpga_ddr3_s0_mm_interconnect_0_router_003_default_decode" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_router_003:router_003|fpga_ddr3_s0_mm_interconnect_0_router_003_default_decode:the_default_decode" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_003.sv Line: 173
Info (12128): Elaborating entity "fpga_ddr3_s0_mm_interconnect_0_router_004" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_router_004:router_004" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v Line: 1678
Info (12128): Elaborating entity "fpga_ddr3_s0_mm_interconnect_0_router_004_default_decode" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_router_004:router_004|fpga_ddr3_s0_mm_interconnect_0_router_004_default_decode:the_default_decode" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "fpga_ddr3_s0_mm_interconnect_0_router_006" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_router_006:router_006" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v Line: 1710
Info (12128): Elaborating entity "fpga_ddr3_s0_mm_interconnect_0_router_006_default_decode" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_router_006:router_006|fpga_ddr3_s0_mm_interconnect_0_router_006_default_decode:the_default_decode" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_006.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v Line: 1760
Info (12128): Elaborating entity "fpga_ddr3_s0_mm_interconnect_0_cmd_demux" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v Line: 1795
Info (12128): Elaborating entity "fpga_ddr3_s0_mm_interconnect_0_cmd_demux_001" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v Line: 1818
Info (12128): Elaborating entity "fpga_ddr3_s0_mm_interconnect_0_cmd_demux_002" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v Line: 1835
Info (12128): Elaborating entity "fpga_ddr3_s0_mm_interconnect_0_cmd_mux" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v Line: 1852
Info (12128): Elaborating entity "fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v Line: 1881
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001.sv Line: 348
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v Line: 1921
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003.sv Line: 331
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "fpga_ddr3_s0_mm_interconnect_0_rsp_demux_001" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v Line: 1967
Info (12128): Elaborating entity "fpga_ddr3_s0_mm_interconnect_0_rsp_demux_003" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v Line: 2007
Info (12128): Elaborating entity "fpga_ddr3_s0_mm_interconnect_0_rsp_mux" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v Line: 2042
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_mux.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "fpga_ddr3_s0_mm_interconnect_0_rsp_mux_001" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v Line: 2065
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "fpga_ddr3_s0_mm_interconnect_0_rsp_mux_002" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v Line: 2082
Info (12128): Elaborating entity "fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v Line: 2111
Info (12128): Elaborating entity "fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0|fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "fpga_ddr3_s0_irq_mapper" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_s0:s0|fpga_ddr3_s0_irq_mapper:irq_mapper" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v Line: 326
Info (12128): Elaborating entity "fpga_ddr3_dmaster" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v Line: 337
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v Line: 145
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_jtag_interface.v Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_sld_node.v Line: 105
Info (12130): Elaborated megafunction instantiation "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_sld_node.v Line: 105
Info (12133): Instantiated megafunction "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter: File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_sld_node.v Line: 105
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/diana/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_jtag_interface.v Line: 143
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v Line: 197
Info (12130): Elaborated megafunction instantiation "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v Line: 197
Info (12133): Instantiated megafunction "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter: File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v Line: 197
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v Line: 226
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v Line: 231
Info (12130): Elaborated megafunction instantiation "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v Line: 231
Info (12133): Instantiated megafunction "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter: File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v Line: 231
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v Line: 547
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v Line: 564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_clock_crosser.v Line: 112
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v Line: 259
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v Line: 110
Info (12128): Elaborating entity "fpga_ddr3_dmaster_timing_adt" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|fpga_ddr3_dmaster_timing_adt:timing_adt" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at fpga_ddr3_dmaster_timing_adt.sv(82): object "in_ready" assigned a value but never read File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_timing_adt.sv Line: 82
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_sc_fifo:fifo" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v Line: 196
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v Line: 213
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v Line: 230
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_packets_to_master:transacto" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v Line: 257
Info (12128): Elaborating entity "packets_to_master" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "fpga_ddr3_dmaster_b2p_adapter" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|fpga_ddr3_dmaster_b2p_adapter:b2p_adapter" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at fpga_ddr3_dmaster_b2p_adapter.sv(78): object "out_channel" assigned a value but never read File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_b2p_adapter.sv Line: 78
Warning (10230): Verilog HDL assignment warning at fpga_ddr3_dmaster_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1) File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_b2p_adapter.sv Line: 90
Info (12128): Elaborating entity "fpga_ddr3_dmaster_p2b_adapter" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|fpga_ddr3_dmaster_p2b_adapter:p2b_adapter" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v Line: 289
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_reset_controller:rst_controller" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v Line: 352
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v Line: 893
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (32) File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|altera_mem_if_oct_cyclonev:oct0" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v Line: 901
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|altera_mem_if_dll_cyclonev:dll0" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v Line: 913
Info (12128): Elaborating entity "fpga_ddr3_mm_interconnect_1" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_mm_interconnect_1:mm_interconnect_1" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v Line: 936
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dmaster_master_translator" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_mm_interconnect_1.v Line: 102
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:s0_seq_debug_translator" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_mm_interconnect_1.v Line: 166
Info (12128): Elaborating entity "Avalon_bus_RW_Test" for hierarchy "Avalon_bus_RW_Test:fpga_ddr3_Verify" File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 498
Warning (10230): Verilog HDL assignment warning at Avalon_bus_RW_Test.v(72): truncated value with size 70 to match size of target (64) File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/Avalon_bus_RW_Test.v Line: 72
Warning (10230): Verilog HDL assignment warning at Avalon_bus_RW_Test.v(76): truncated value with size 129 to match size of target (128) File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/Avalon_bus_RW_Test.v Line: 76
Warning (10230): Verilog HDL assignment warning at Avalon_bus_RW_Test.v(199): truncated value with size 32 to match size of target (1) File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/Avalon_bus_RW_Test.v Line: 199
Warning (10230): Verilog HDL assignment warning at Avalon_bus_RW_Test.v(200): truncated value with size 32 to match size of target (1) File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/Avalon_bus_RW_Test.v Line: 200
Warning (12010): Port "ir_out" on the entity instantiation of "node" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND. File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_jtag_interface.v Line: 101
Warning (12020): Port "phy_ddio_address" on the entity instantiation of "uaddr_cmd_pads" is connected to a signal of width 64. The formal width of the signal in the module is 60.  The extra bits will be ignored. File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_io_pads.v Line: 245
Warning (12020): Port "phy_ddio_cke" on the entity instantiation of "uaddr_cmd_pads" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_io_pads.v Line: 245
Warning (12020): Port "phy_ddio_cs_n" on the entity instantiation of "uaddr_cmd_pads" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_io_pads.v Line: 245
Warning (12020): Port "phy_ddio_odt" on the entity instantiation of "uaddr_cmd_pads" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_io_pads.v Line: 245
Warning (12010): Port "phy_ddio_dmdout" on the entity instantiation of "uio_pads" is connected to a signal of width 20. The formal width of the signal in the module is 25.  The extra bits will be driven by GND. File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_memphy.v Line: 780
Warning (12010): Port "read_capture_clk" on the entity instantiation of "ureset" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND. File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_memphy.v Line: 487
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "fpga_ddr3_avl_rdata[127]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[126]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[125]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[124]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[123]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[122]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[121]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[120]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[119]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[118]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[117]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[116]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[115]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[114]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[113]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[112]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[111]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[110]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[109]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[108]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[107]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[106]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[105]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[104]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[103]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[102]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[101]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[100]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[99]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[98]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[97]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[96]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[95]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[94]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[93]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[92]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[91]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[90]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[89]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[88]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[87]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[86]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[85]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[84]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[83]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[82]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[81]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[80]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[79]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[78]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[77]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[76]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[75]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[74]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[73]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[72]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[71]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[70]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[69]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[68]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[67]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[66]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[65]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[64]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[63]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[62]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[61]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[60]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[59]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[58]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[57]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[56]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[55]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[54]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[53]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[52]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[51]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[50]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[49]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[48]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[47]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[46]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[45]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[44]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[43]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[42]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[41]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[40]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[39]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[38]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[37]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[36]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[35]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[34]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[33]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
    Warning (12110): Net "fpga_ddr3_avl_rdata[32]" is missing source, defaulting to GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 472
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u484.tdf
    Info (12023): Found entity 1: altsyncram_u484 File: /home/diana/SoCKit_DDR3_RTL_Test/db/altsyncram_u484.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: /home/diana/SoCKit_DDR3_RTL_Test/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: /home/diana/SoCKit_DDR3_RTL_Test/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf
    Info (12023): Found entity 1: cntr_49i File: /home/diana/SoCKit_DDR3_RTL_Test/db/cntr_49i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c File: /home/diana/SoCKit_DDR3_RTL_Test/db/cmpr_f9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: /home/diana/SoCKit_DDR3_RTL_Test/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: /home/diana/SoCKit_DDR3_RTL_Test/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: /home/diana/SoCKit_DDR3_RTL_Test/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: /home/diana/SoCKit_DDR3_RTL_Test/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: /home/diana/SoCKit_DDR3_RTL_Test/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.04.13.04:50:32 Progress: Loading sld8ca496b4/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8ca496b4/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/diana/SoCKit_DDR3_RTL_Test/db/ip/sld8ca496b4/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/diana/SoCKit_DDR3_RTL_Test/db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/diana/SoCKit_DDR3_RTL_Test/db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/diana/SoCKit_DDR3_RTL_Test/db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/diana/SoCKit_DDR3_RTL_Test/db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 129
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/diana/SoCKit_DDR3_RTL_Test/db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/diana/SoCKit_DDR3_RTL_Test/db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_pll0:pll0|afi_phy_clk" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_pll0.sv Line: 202
        Warning (14320): Synthesized away node "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_pll0:pll0|pll_mem_clk" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_pll0.sv Line: 235
        Warning (14320): Synthesized away node "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_pll0:pll0|pll_addr_cmd_clk" File: /home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_pll0.sv Line: 331
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf
    Info (12023): Found entity 1: altsyncram_g0n1 File: /home/diana/SoCKit_DDR3_RTL_Test/db/altsyncram_g0n1.tdf Line: 28
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 232
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 233
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 235
    Warning (13040): bidirectional pin "AUD_I2C_SDAT" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 237
    Warning (13040): bidirectional pin "HSMC_CLKIN_n[1]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 330
    Warning (13040): bidirectional pin "HSMC_CLKIN_n[2]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 330
    Warning (13040): bidirectional pin "HSMC_CLKIN_p[1]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 331
    Warning (13040): bidirectional pin "HSMC_CLKIN_p[2]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 331
    Warning (13040): bidirectional pin "HSMC_CLKOUT_n[1]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 332
    Warning (13040): bidirectional pin "HSMC_CLKOUT_n[2]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 332
    Warning (13040): bidirectional pin "HSMC_CLKOUT_p[1]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 333
    Warning (13040): bidirectional pin "HSMC_CLKOUT_p[2]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 333
    Warning (13040): bidirectional pin "HSMC_CLK_IN0" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 334
    Warning (13040): bidirectional pin "HSMC_CLK_OUT0" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 335
    Warning (13040): bidirectional pin "HSMC_D[0]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 336
    Warning (13040): bidirectional pin "HSMC_D[1]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 336
    Warning (13040): bidirectional pin "HSMC_D[2]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 336
    Warning (13040): bidirectional pin "HSMC_D[3]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 336
    Warning (13040): bidirectional pin "HSMC_RX_n[0]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 344
    Warning (13040): bidirectional pin "HSMC_RX_n[1]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 344
    Warning (13040): bidirectional pin "HSMC_RX_n[2]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 344
    Warning (13040): bidirectional pin "HSMC_RX_n[3]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 344
    Warning (13040): bidirectional pin "HSMC_RX_n[4]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 344
    Warning (13040): bidirectional pin "HSMC_RX_n[5]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 344
    Warning (13040): bidirectional pin "HSMC_RX_n[6]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 344
    Warning (13040): bidirectional pin "HSMC_RX_n[7]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 344
    Warning (13040): bidirectional pin "HSMC_RX_n[8]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 344
    Warning (13040): bidirectional pin "HSMC_RX_n[9]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 344
    Warning (13040): bidirectional pin "HSMC_RX_n[10]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 344
    Warning (13040): bidirectional pin "HSMC_RX_n[11]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 344
    Warning (13040): bidirectional pin "HSMC_RX_n[12]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 344
    Warning (13040): bidirectional pin "HSMC_RX_n[13]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 344
    Warning (13040): bidirectional pin "HSMC_RX_n[14]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 344
    Warning (13040): bidirectional pin "HSMC_RX_n[15]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 344
    Warning (13040): bidirectional pin "HSMC_RX_n[16]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 344
    Warning (13040): bidirectional pin "HSMC_RX_p[0]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 345
    Warning (13040): bidirectional pin "HSMC_RX_p[1]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 345
    Warning (13040): bidirectional pin "HSMC_RX_p[2]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 345
    Warning (13040): bidirectional pin "HSMC_RX_p[3]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 345
    Warning (13040): bidirectional pin "HSMC_RX_p[4]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 345
    Warning (13040): bidirectional pin "HSMC_RX_p[5]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 345
    Warning (13040): bidirectional pin "HSMC_RX_p[6]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 345
    Warning (13040): bidirectional pin "HSMC_RX_p[7]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 345
    Warning (13040): bidirectional pin "HSMC_RX_p[8]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 345
    Warning (13040): bidirectional pin "HSMC_RX_p[9]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 345
    Warning (13040): bidirectional pin "HSMC_RX_p[10]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 345
    Warning (13040): bidirectional pin "HSMC_RX_p[11]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 345
    Warning (13040): bidirectional pin "HSMC_RX_p[12]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 345
    Warning (13040): bidirectional pin "HSMC_RX_p[13]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 345
    Warning (13040): bidirectional pin "HSMC_RX_p[14]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 345
    Warning (13040): bidirectional pin "HSMC_RX_p[15]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 345
    Warning (13040): bidirectional pin "HSMC_RX_p[16]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 345
    Warning (13040): bidirectional pin "HSMC_SDA" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 347
    Warning (13040): bidirectional pin "HSMC_TX_n[0]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 348
    Warning (13040): bidirectional pin "HSMC_TX_n[1]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 348
    Warning (13040): bidirectional pin "HSMC_TX_n[2]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 348
    Warning (13040): bidirectional pin "HSMC_TX_n[3]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 348
    Warning (13040): bidirectional pin "HSMC_TX_n[4]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 348
    Warning (13040): bidirectional pin "HSMC_TX_n[5]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 348
    Warning (13040): bidirectional pin "HSMC_TX_n[6]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 348
    Warning (13040): bidirectional pin "HSMC_TX_n[7]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 348
    Warning (13040): bidirectional pin "HSMC_TX_n[8]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 348
    Warning (13040): bidirectional pin "HSMC_TX_n[9]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 348
    Warning (13040): bidirectional pin "HSMC_TX_n[10]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 348
    Warning (13040): bidirectional pin "HSMC_TX_n[11]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 348
    Warning (13040): bidirectional pin "HSMC_TX_n[12]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 348
    Warning (13040): bidirectional pin "HSMC_TX_n[13]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 348
    Warning (13040): bidirectional pin "HSMC_TX_n[14]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 348
    Warning (13040): bidirectional pin "HSMC_TX_n[15]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 348
    Warning (13040): bidirectional pin "HSMC_TX_n[16]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 348
    Warning (13040): bidirectional pin "HSMC_TX_p[0]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 349
    Warning (13040): bidirectional pin "HSMC_TX_p[1]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 349
    Warning (13040): bidirectional pin "HSMC_TX_p[2]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 349
    Warning (13040): bidirectional pin "HSMC_TX_p[3]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 349
    Warning (13040): bidirectional pin "HSMC_TX_p[4]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 349
    Warning (13040): bidirectional pin "HSMC_TX_p[5]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 349
    Warning (13040): bidirectional pin "HSMC_TX_p[6]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 349
    Warning (13040): bidirectional pin "HSMC_TX_p[7]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 349
    Warning (13040): bidirectional pin "HSMC_TX_p[8]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 349
    Warning (13040): bidirectional pin "HSMC_TX_p[9]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 349
    Warning (13040): bidirectional pin "HSMC_TX_p[10]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 349
    Warning (13040): bidirectional pin "HSMC_TX_p[11]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 349
    Warning (13040): bidirectional pin "HSMC_TX_p[12]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 349
    Warning (13040): bidirectional pin "HSMC_TX_p[13]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 349
    Warning (13040): bidirectional pin "HSMC_TX_p[14]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 349
    Warning (13040): bidirectional pin "HSMC_TX_p[15]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 349
    Warning (13040): bidirectional pin "HSMC_TX_p[16]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 349
    Warning (13040): bidirectional pin "SI5338_SCL" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 374
    Warning (13040): bidirectional pin "SI5338_SDA" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 375
    Warning (13040): bidirectional pin "USB_B2_DATA[0]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 388
    Warning (13040): bidirectional pin "USB_B2_DATA[1]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 388
    Warning (13040): bidirectional pin "USB_B2_DATA[2]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 388
    Warning (13040): bidirectional pin "USB_B2_DATA[3]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 388
    Warning (13040): bidirectional pin "USB_B2_DATA[4]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 388
    Warning (13040): bidirectional pin "USB_B2_DATA[5]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 388
    Warning (13040): bidirectional pin "USB_B2_DATA[6]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 388
    Warning (13040): bidirectional pin "USB_B2_DATA[7]" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 388
    Warning (13040): bidirectional pin "USB_SCL" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 394
    Warning (13040): bidirectional pin "USB_SDA" has no driver File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 395
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 234
    Warning (13410): Pin "AUD_I2C_SCLK" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 236
    Warning (13410): Pin "AUD_MUTE" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 238
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 239
    Warning (13410): Pin "DDR3_DM[2]" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 250
    Warning (13410): Pin "DDR3_DM[3]" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 250
    Warning (13410): Pin "HSMC_SCL" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 346
    Warning (13410): Pin "LED[0]" is stuck at VCC File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 358
    Warning (13410): Pin "LED[3]" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 358
    Warning (13410): Pin "TEMP_CS_n" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 381
    Warning (13410): Pin "TEMP_DIN" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 382
    Warning (13410): Pin "TEMP_SCLK" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 384
    Warning (13410): Pin "USB_EMPTY" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 389
    Warning (13410): Pin "USB_FULL" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 390
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 399
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 399
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 399
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 399
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 399
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 399
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 399
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 399
    Warning (13410): Pin "VGA_BLANK_n" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 400
    Warning (13410): Pin "VGA_CLK" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 401
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 402
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 402
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 402
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 402
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 402
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 402
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 402
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 402
    Warning (13410): Pin "VGA_HS" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 403
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 404
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 404
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 404
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 404
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 404
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 404
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 404
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 404
    Warning (13410): Pin "VGA_SYNC_n" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 405
    Warning (13410): Pin "VGA_VS" is stuck at GND File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 406
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 113 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "fpga_ddr3_local_init_done" File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 418
    Info (17048): Logic cell "fpga_ddr3_local_cal_success" File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 419
Info (144001): Generated suppressed messages file /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 173 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 742 node(s), including 180 DDIO, 7 PLL, 0 transceiver and 75 LCELL
Warning (21074): Design contains 20 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 231
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 352
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 355
    Warning (15610): No output dependent on input pin "KEY[2]" File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 355
    Warning (15610): No output dependent on input pin "KEY[3]" File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 355
    Warning (15610): No output dependent on input pin "OSC_50_B5B" File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 363
    Warning (15610): No output dependent on input pin "OSC_50_B8A" File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 364
    Warning (15610): No output dependent on input pin "PCIE_PERST_n" File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 367
    Warning (15610): No output dependent on input pin "PCIE_WAKE_n" File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 368
    Warning (15610): No output dependent on input pin "RESET_n" File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 371
    Warning (15610): No output dependent on input pin "SW[0]" File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 378
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 378
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 378
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 378
    Warning (15610): No output dependent on input pin "TEMP_DOUT" File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 383
    Warning (15610): No output dependent on input pin "USB_B2_CLK" File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 387
    Warning (15610): No output dependent on input pin "USB_OE_n" File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 391
    Warning (15610): No output dependent on input pin "USB_RD_n" File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 392
    Warning (15610): No output dependent on input pin "USB_RESET_n" File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 393
    Warning (15610): No output dependent on input pin "USB_WR_n" File: /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v Line: 396
Info (21057): Implemented 5006 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 27 input pins
    Info (21059): Implemented 76 output pins
    Info (21060): Implemented 119 bidirectional pins
    Info (21061): Implemented 4119 logic cells
    Info (21064): Implemented 244 RAM segments
    Info (21065): Implemented 7 PLLs
    Info (21066): Implemented 1 delay-locked loops
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 316 warnings
    Info: Peak virtual memory: 1571 megabytes
    Info: Processing ended: Wed Apr 13 04:50:58 2016
    Info: Elapsed time: 00:01:02
    Info: Total CPU time (on all processors): 00:01:46


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.map.smsg.


