static void F_1 ( struct V_1 * V_2 ,\r\nunsigned int V_3 )\r\n{\r\nT_1 V_4 =\r\nV_5 |\r\nF_2 ( V_3 ) ;\r\nT_1 V_6 =\r\nV_7 |\r\nF_3 ( 1 ) |\r\nF_2 ( V_3 ) ;\r\nF_4 ( V_2 -> V_8 , V_9 , V_4 ) ;\r\nF_4 ( V_2 -> V_10 , F_5 ( V_11 ) ,\r\nV_4 ) ;\r\nF_4 ( V_2 -> V_10 , F_5 ( V_12 ) ,\r\nV_6 ) ;\r\nF_4 ( V_2 -> V_10 , F_5 ( V_13 ) ,\r\nV_14 |\r\nV_15 |\r\nV_16 |\r\nV_17 |\r\nV_18 |\r\nV_19 |\r\nF_3 ( V_2 -> V_20 ) |\r\nF_2 ( V_3 ) ) ;\r\nF_4 ( V_2 -> V_10 , F_5 ( V_21 ) ,\r\nV_22 |\r\nV_23 |\r\nV_24 |\r\nV_25 |\r\nV_26 |\r\nV_27 |\r\nV_28 |\r\nF_3 ( V_2 -> V_20 ) |\r\nF_2 ( V_3 ) ) ;\r\nF_4 ( V_2 -> V_8 , V_9 , V_6 |\r\nV_29 ) ;\r\n}\r\nstatic int F_6 ( struct V_1 * V_2 ,\r\nunsigned V_3 , int * V_30 )\r\n{\r\nF_1 ( V_2 , V_3 ) ;\r\nF_4 ( V_2 -> V_10 , V_31 ,\r\nF_7 ( 0 , V_11 ) |\r\nF_7 ( 1 , V_12 ) |\r\nF_7 ( 2 , V_13 ) |\r\nF_7 ( 3 , V_21 ) |\r\nF_7 ( 4 , V_11 ) |\r\nF_7 ( 5 , V_12 ) ) ;\r\nV_2 -> V_32 = V_2 -> V_20 * 2 + 2 ;\r\n* V_30 = 6 ;\r\nreturn 0 ;\r\n}\r\nstatic void F_8 ( struct V_1 * V_2 )\r\n{\r\nF_9 ( V_2 -> V_10 , V_33 , V_34 ,\r\nV_34 ) ;\r\n}\r\nstatic void F_10 ( struct V_1 * V_2 )\r\n{\r\nF_9 ( V_2 -> V_10 , V_33 , V_34 , 0 ) ;\r\n}\r\nstatic void F_11 ( struct V_1 * V_2 )\r\n{\r\nF_9 ( V_2 -> V_10 , V_35 , V_36 ,\r\nV_36 ) ;\r\n}\r\nstatic void F_12 ( struct V_1 * V_2 )\r\n{\r\nF_9 ( V_2 -> V_10 , V_35 , V_36 , 0 ) ;\r\n}\r\nstatic void F_13 ( struct V_1 * V_2 )\r\n{\r\nF_9 ( V_2 -> V_10 , V_33 ,\r\nV_37 ,\r\nV_37 ) ;\r\n}\r\nstatic void F_14 ( struct V_1 * V_2 )\r\n{\r\nF_9 ( V_2 -> V_10 , V_33 ,\r\nV_37 , 0 ) ;\r\n}\r\nstatic void F_15 ( struct V_1 * V_2 )\r\n{\r\nT_1 V_38 ;\r\nF_16 ( V_2 -> V_10 , V_33 , & V_38 ) ;\r\nF_9 ( V_2 -> V_10 , V_33 , V_39 ,\r\nV_39 ) ;\r\nF_9 ( V_2 -> V_10 , V_33 , V_39 , 0 ) ;\r\nF_4 ( V_2 -> V_10 , V_33 , V_38 ) ;\r\n}\r\nstatic void F_17 ( struct V_1 * V_2 )\r\n{\r\nF_14 ( V_2 ) ;\r\nF_4 ( V_2 -> V_8 , V_9 , V_5 ) ;\r\nF_15 ( V_2 ) ;\r\nF_4 ( V_2 -> V_8 , V_9 ,\r\nV_7 | V_29 ) ;\r\nF_9 ( V_2 -> V_10 , V_40 , V_41 ,\r\nV_41 ) ;\r\nF_9 ( V_2 -> V_10 , V_35 , V_42 , 0 ) ;\r\nF_10 ( V_2 ) ;\r\n}\r\nstatic void F_18 ( struct V_1 * V_2 ,\r\nT_1 * V_43 ,\r\nunsigned int V_44 )\r\n{\r\nunsigned int V_45 = 0 ;\r\nunsigned int V_46 = 0 ;\r\nunsigned int V_47 = 0 ;\r\nunsigned int V_48 = 0 ;\r\nunsigned int V_49 ;\r\nfor ( V_49 = 0 ; V_49 < V_44 ; V_49 ++ ) {\r\nunsigned int V_50 = F_19 ( V_43 [ V_49 ] ) ;\r\nunsigned int V_51 = F_20 ( V_43 [ V_49 ] ) ;\r\nswitch ( V_50 ) {\r\ncase 1 :\r\nV_47 = V_51 ;\r\nbreak;\r\ncase 2 :\r\nV_45 = V_51 ;\r\nbreak;\r\ncase 3 :\r\nV_46 = V_51 ;\r\nbreak;\r\ncase 5 :\r\nV_48 = V_51 ;\r\nbreak;\r\ndefault:\r\nF_21 ( V_2 -> V_52 , L_1 ,\r\nV_50 ) ;\r\nreturn;\r\n}\r\n}\r\nif ( V_44 != 0 ) {\r\nif ( V_47 < V_2 -> V_53 &&\r\nV_48 < V_2 -> V_53 ) {\r\nV_45 /= V_2 -> V_20 ;\r\nV_46 /= V_2 -> V_20 ;\r\nF_22 ( V_2 -> V_54 , V_55 , V_45 ) ;\r\nF_22 ( V_2 -> V_54 , V_56 , V_46 ) ;\r\nF_23 ( V_2 -> V_54 , V_57 , 1 ) ;\r\nF_24 ( V_2 -> V_54 ) ;\r\nF_12 ( V_2 ) ;\r\n} else if ( V_47 >= V_2 -> V_53 &&\r\nV_48 >= V_2 -> V_53 ) {\r\nF_23 ( V_2 -> V_54 , V_57 , 0 ) ;\r\nF_24 ( V_2 -> V_54 ) ;\r\nF_17 ( V_2 ) ;\r\n} else {\r\nF_12 ( V_2 ) ;\r\n}\r\n}\r\n}\r\nstatic T_2 F_25 ( int V_58 , void * V_59 )\r\n{\r\nstruct V_1 * V_2 = V_59 ;\r\nT_1 V_43 [ V_60 ] ;\r\nunsigned int V_44 ;\r\nT_1 V_61 ;\r\nunsigned int V_49 ;\r\nF_16 ( V_2 -> V_10 , V_40 , & V_61 ) ;\r\nV_44 = F_26 ( V_61 ) ;\r\nV_44 -= V_44 % V_2 -> V_20 ;\r\nif ( ! V_44 )\r\nreturn V_62 ;\r\nfor ( V_49 = 0 ; V_49 != V_44 ; ++ V_49 )\r\nF_16 ( V_2 -> V_10 , V_63 , & V_43 [ V_49 ] ) ;\r\nF_18 ( V_2 , V_43 , V_44 ) ;\r\nreturn V_62 ;\r\n}\r\nstatic T_2 F_27 ( int V_58 , void * V_59 )\r\n{\r\nstruct V_1 * V_2 = V_59 ;\r\nT_1 V_64 ;\r\nint V_65 = V_62 ;\r\nF_16 ( V_2 -> V_10 , V_40 , & V_64 ) ;\r\nif ( V_64 & ( V_66 | V_67 | V_68 ) )\r\nF_17 ( V_2 ) ;\r\nif ( V_64 & V_41 ) {\r\nF_8 ( V_2 ) ;\r\nF_13 ( V_2 ) ;\r\nF_12 ( V_2 ) ;\r\n}\r\nif ( V_64 & V_69 ) {\r\nF_11 ( V_2 ) ;\r\nV_65 = V_70 ;\r\n}\r\nF_9 ( V_2 -> V_10 , V_40 , V_66 |\r\nV_67 | V_68 |\r\nV_41 ,\r\nV_66 | V_67 |\r\nV_68 | V_41 ) ;\r\nreturn V_65 ;\r\n}\r\nstatic int F_28 ( struct V_1 * V_2 )\r\n{\r\nT_1 V_71 ;\r\nunsigned int V_72 ;\r\nunsigned int V_73 ;\r\nunsigned int V_74 ;\r\nunsigned int V_3 ;\r\nint V_75 ;\r\nint error ;\r\nF_16 ( V_2 -> V_8 , V_76 , & V_71 ) ;\r\nV_72 = F_29 (unsigned int, 4 , MX25_TGCR_GET_ADCCLK(tgcr)) ;\r\nV_73 = V_77 * V_72 * 2 + 2 ;\r\nV_73 /= F_30 ( V_2 -> V_78 ) / 1000 + 1 ;\r\nV_74 = F_31 ( V_2 -> V_79 , V_73 * 8 ) - 1 ;\r\nV_3 = F_31 ( V_2 -> V_80 , V_73 * 8 ) - 1 ;\r\nF_4 ( V_2 -> V_10 , V_33 ,\r\nV_81 | V_39 ) ;\r\nF_9 ( V_2 -> V_10 , V_33 ,\r\nV_81 | V_39 , 0 ) ;\r\nif ( V_74 > 127 )\r\nV_74 = 127 ;\r\nif ( V_3 > 255 )\r\nV_3 = 255 ;\r\nerror = F_6 ( V_2 , V_3 , & V_75 ) ;\r\nif ( error )\r\nreturn error ;\r\nF_9 ( V_2 -> V_10 , V_33 ,\r\nV_82 | V_83 ,\r\nF_32 ( V_75 - 1 ) |\r\nF_33 ( V_2 -> V_32 - 1 ) ) ;\r\nF_9 ( V_2 -> V_8 , V_76 ,\r\nV_84 ,\r\nF_34 ( V_74 ) ) ;\r\nF_9 ( V_2 -> V_8 , V_76 , V_85 ,\r\nV_85 ) ;\r\nF_9 ( V_2 -> V_8 , V_76 , V_86 ,\r\nV_86 ) ;\r\nF_9 ( V_2 -> V_10 , V_33 , V_87 ,\r\nV_88 ) ;\r\nF_9 ( V_2 -> V_10 , V_33 ,\r\nV_89 | V_90 ,\r\nV_89 |\r\nF_35 ( V_91 ) ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_36 ( struct V_92 * V_93 ,\r\nstruct V_1 * V_2 )\r\n{\r\nstruct V_94 * V_95 = V_93 -> V_52 . V_96 ;\r\nT_1 V_97 ;\r\nint error ;\r\nV_2 -> V_53 = 500 ;\r\nV_2 -> V_20 = 3 ;\r\nV_2 -> V_79 = 1000000 ;\r\nV_2 -> V_80 = 250000 ;\r\nerror = F_37 ( V_95 , L_2 , & V_97 ) ;\r\nif ( error ) {\r\nF_38 ( & V_93 -> V_52 , L_3 ) ;\r\nreturn error ;\r\n}\r\nif ( V_97 == 4 ) {\r\nV_2 -> V_98 = V_99 ;\r\n} else {\r\nF_38 ( & V_93 -> V_52 , L_4 , V_97 ) ;\r\nreturn - V_100 ;\r\n}\r\nF_37 ( V_95 , L_5 , & V_2 -> V_53 ) ;\r\nF_37 ( V_95 , L_6 , & V_2 -> V_80 ) ;\r\nF_37 ( V_95 , L_7 , & V_2 -> V_79 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_39 ( struct V_101 * V_54 )\r\n{\r\nstruct V_102 * V_52 = & V_54 -> V_52 ;\r\nstruct V_1 * V_2 = F_40 ( V_52 ) ;\r\nint error ;\r\nerror = F_41 ( V_2 -> V_78 ) ;\r\nif ( error ) {\r\nF_38 ( V_52 , L_8 ) ;\r\nreturn error ;\r\n}\r\nerror = F_28 ( V_2 ) ;\r\nif ( error ) {\r\nF_38 ( V_52 , L_9 ) ;\r\nF_42 ( V_2 -> V_78 ) ;\r\nreturn error ;\r\n}\r\nF_17 ( V_2 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_43 ( struct V_101 * V_54 )\r\n{\r\nstruct V_1 * V_2 = F_44 ( V_54 ) ;\r\nF_14 ( V_2 ) ;\r\nF_8 ( V_2 ) ;\r\nF_11 ( V_2 ) ;\r\nF_42 ( V_2 -> V_78 ) ;\r\n}\r\nstatic int F_45 ( struct V_92 * V_93 )\r\n{\r\nstruct V_102 * V_52 = & V_93 -> V_52 ;\r\nstruct V_101 * V_54 ;\r\nstruct V_1 * V_2 ;\r\nstruct V_103 * V_104 = F_40 ( V_93 -> V_52 . V_105 ) ;\r\nstruct V_106 * V_107 ;\r\nvoid T_3 * V_108 ;\r\nint error ;\r\nV_2 = F_46 ( V_52 , sizeof( * V_2 ) , V_109 ) ;\r\nif ( ! V_2 )\r\nreturn - V_110 ;\r\nV_2 -> V_52 = V_52 ;\r\nV_107 = F_47 ( V_93 , V_111 , 0 ) ;\r\nV_108 = F_48 ( V_52 , V_107 ) ;\r\nif ( F_49 ( V_108 ) )\r\nreturn F_50 ( V_108 ) ;\r\nerror = F_36 ( V_93 , V_2 ) ;\r\nif ( error )\r\nreturn error ;\r\nV_2 -> V_10 = F_51 ( V_52 , V_108 , & V_112 ) ;\r\nif ( F_49 ( V_2 -> V_10 ) ) {\r\nF_38 ( V_52 , L_10 ) ;\r\nreturn F_50 ( V_2 -> V_10 ) ;\r\n}\r\nV_2 -> V_58 = F_52 ( V_93 , 0 ) ;\r\nif ( V_2 -> V_58 <= 0 ) {\r\nF_38 ( V_52 , L_11 ) ;\r\nreturn V_2 -> V_58 ;\r\n}\r\nV_54 = F_53 ( V_52 ) ;\r\nif ( ! V_54 ) {\r\nF_38 ( V_52 , L_12 ) ;\r\nreturn - V_110 ;\r\n}\r\nV_54 -> V_113 = V_114 ;\r\nF_54 ( V_54 , V_115 , V_57 ) ;\r\nF_55 ( V_54 , V_55 , 0 , 0xfff , 0 , 0 ) ;\r\nF_55 ( V_54 , V_56 , 0 , 0xfff , 0 , 0 ) ;\r\nV_54 -> V_116 . V_117 = V_118 ;\r\nV_54 -> V_119 = F_39 ;\r\nV_54 -> V_120 = F_43 ;\r\nV_2 -> V_54 = V_54 ;\r\nF_56 ( V_54 , V_2 ) ;\r\nV_2 -> V_8 = V_104 -> V_10 ;\r\nif ( ! V_2 -> V_8 )\r\nreturn - V_100 ;\r\nV_2 -> V_78 = V_104 -> V_78 ;\r\nif ( ! V_2 -> V_78 )\r\nreturn - V_100 ;\r\nF_57 ( V_93 , V_2 ) ;\r\nerror = F_58 ( V_52 , V_2 -> V_58 , F_27 ,\r\nF_25 , 0 , V_93 -> V_113 ,\r\nV_2 ) ;\r\nif ( error ) {\r\nF_38 ( V_52 , L_13 ) ;\r\nreturn error ;\r\n}\r\nerror = F_59 ( V_54 ) ;\r\nif ( error ) {\r\nF_38 ( V_52 , L_14 ) ;\r\nreturn error ;\r\n}\r\nreturn 0 ;\r\n}
