{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port link0_data_in -pg 1 -y 590 -defaultsOSRD
preplace port DDR -pg 1 -y 760 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 780 -defaultsOSRD
preplace portBus link0_data_out -pg 1 -y 400 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 5 -y 830 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 2 -y 730 -defaultsOSRD
preplace inst axi_dma_1 -pg 1 -lvl 3 -y 120 -defaultsOSRD
preplace inst axi_dma_2 -pg 1 -lvl 3 -y 340 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 6 -y 550 -defaultsOSRD
preplace inst axi_dma_3 -pg 1 -lvl 3 -y 1020 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 6 -y 1010 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -y 710 -defaultsOSRD
preplace inst total_link_ctrl_0 -pg 1 -lvl 4 -y 610 -defaultsOSRD
preplace inst link_err -pg 1 -lvl 3 -y 740 -defaultsOSRD
preplace inst link7 -pg 1 -lvl 3 -y 580 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 7 -y 840 -defaultsOSRD
preplace netloc smartconnect_0_M02_AXI 1 2 1 690
preplace netloc smartconnect_0_M01_AXI 1 2 1 670
preplace netloc processing_system7_0_DDR 1 7 1 NJ
preplace netloc link0_link_err 1 3 1 1120
preplace netloc link0_data_out_1 1 3 1 1100
preplace netloc axi_dma_1_M_AXI_S2MM 1 3 3 NJ 80 NJ 80 2090
preplace netloc axi_dma_3_s2mm_introut 1 3 3 N 1080 NJ 1080 NJ
preplace netloc axi_dma_2_s2mm_introut 1 3 3 1120 440 NJ 440 1970J
preplace netloc link0_channel 1 3 1 1110
preplace netloc processing_system7_0_FCLK_RESET0_N1 1 0 8 30 610 NJ 610 720 660 1090J 760 1560J 690 2000J 710 2380J 690 2860
preplace netloc total_link_ctrl_0_m00_axis 1 4 1 1580
preplace netloc link0_data_out1 1 3 5 1120J 450 NJ 450 2000J 400 NJ 400 NJ
preplace netloc total_link_ctrl_0_m03_axis 1 2 3 730 870 NJ 870 1530
preplace netloc axi_dma_1_M_AXIS_MM2S 1 3 1 1150
preplace netloc smartconnect_0_M03_AXI 1 2 1 670
preplace netloc axi_dma_1_M_AXI_MM2S 1 3 3 NJ 60 NJ 60 2100
preplace netloc processing_system7_0_M_AXI_GP0 1 1 7 380 830 NJ 830 NJ 830 1610J 700 NJ 700 NJ 700 2850
preplace netloc smartconnect_0_M04_AXI 1 2 1 720
preplace netloc axi_smc_M00_AXI 1 6 1 2390
preplace netloc axi_dma_1_s2mm_introut 1 3 3 1160 270 NJ 270 2010J
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 5 370 840 680 860 1130 810 1590 670 2090
preplace netloc total_link_ctrl_0_m02_axis 1 2 3 730 470 NJ 470 1510
preplace netloc axi_dma_3_M_AXI_S2MM 1 3 3 1170J 790 1550J 660 2050
preplace netloc axi_dma_2_M_AXI_S2MM 1 3 3 NJ 300 NJ 300 2070
preplace netloc smartconnect_0_M00_AXI 1 2 3 700 840 NJ 840 1600J
preplace netloc axi_dma_0_s2mm_introut 1 5 1 1980
preplace netloc axi_dma_0_M_AXI_MM2S 1 5 1 2030
preplace netloc xlconcat_0_dout 1 6 1 2390
preplace netloc axi_dma_3_mm2s_introut 1 3 3 N 1060 NJ 1060 NJ
preplace netloc axi_dma_3_M_AXIS_MM2S 1 3 1 1140
preplace netloc axi_dma_3_M_AXI_MM2S 1 3 3 1150J 780 1540J 650 2020
preplace netloc processing_system7_0_FIXED_IO 1 7 1 NJ
preplace netloc axi_dma_2_mm2s_introut 1 3 3 1140 430 NJ 430 1990J
preplace netloc axi_dma_0_mm2s_introut 1 5 1 2000
preplace netloc data_in_1 1 0 3 NJ 590 NJ 590 NJ
preplace netloc axi_dma_0_M_AXI_S2MM 1 5 1 2060
preplace netloc total_link_ctrl_0_link_err 1 3 2 1080J 770 1510
preplace netloc axi_dma_2_M_AXI_MM2S 1 3 3 NJ 280 NJ 280 2080
preplace netloc total_link_ctrl_0_link7 1 2 3 730 820 NJ 820 1520
preplace netloc processing_system7_0_FCLK_CLK0 1 0 8 20 600 370 600 710 850 1160 850 1620 680 2100 840 2380 980 2850
preplace netloc total_link_ctrl_0_m01_axis 1 2 3 720 460 NJ 460 1520
preplace netloc axi_dma_2_M_AXIS_MM2S 1 3 1 1130
preplace netloc axi_dma_0_M_AXIS_MM2S 1 3 3 1170 750 1570J 710 1960
preplace netloc axi_dma_1_mm2s_introut 1 3 3 1170 260 NJ 260 2040J
levelinfo -pg 1 0 200 530 910 1360 1790 2240 2620 2880 -top 0 -bot 1140
"
}
{
   "da_axi4_cnt":"18",
   "da_ps7_cnt":"1"
}
