# TCL File Generated by Component Editor 24.1
# Wed Apr 09 17:41:57 SGT 2025
# DO NOT MODIFY


# 
# hyperram_controller "Hyper RAM Controller" v0.3
#  2025.04.09.17:41:57
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module hyperram_controller
# 
set_module_property DESCRIPTION ""
set_module_property NAME hyperram_controller
set_module_property VERSION 0.3
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME "Hyper RAM Controller"
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL hyperram_controller_top
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file addr_decode.sv SYSTEM_VERILOG PATH hyperram_controller_ip/src/addr_decode.sv
add_fileset_file comp_stm.sv SYSTEM_VERILOG PATH hyperram_controller_ip/src/comp_stm.sv
add_fileset_file hyperram_controller.sv SYSTEM_VERILOG PATH hyperram_controller_ip/src/hyperram_controller.sv
add_fileset_file iobuf.sv SYSTEM_VERILOG PATH hyperram_controller_ip/src/iobuf.sv
add_fileset_file ck.v VERILOG PATH hyperram_controller_ip/ip/ck/ck.v
add_fileset_file dq.v VERILOG PATH hyperram_controller_ip/ip/dq/dq.v
add_fileset_file pll2.v VERILOG PATH hyperram_controller_ip/ip/pll2/pll2.v
add_fileset_file hyperram_controller_top.sv SYSTEM_VERILOG PATH hyperram_controller_ip/src/hyperram_controller_top.sv TOP_LEVEL_FILE
add_fileset_file top.out.sdc SDC PATH hyperram_controller_ip/src/top.out.sdc IS_CONFIGURATION_PACKAGE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point csr
# 
add_interface csr avalon end
set_interface_property csr addressUnits WORDS
set_interface_property csr associatedClock coreclk
set_interface_property csr associatedReset reset_controller
set_interface_property csr bitsPerSymbol 8
set_interface_property csr burstOnBurstBoundariesOnly false
set_interface_property csr burstcountUnits WORDS
set_interface_property csr explicitAddressSpan 0
set_interface_property csr holdTime 0
set_interface_property csr linewrapBursts false
set_interface_property csr maximumPendingReadTransactions 4
set_interface_property csr maximumPendingWriteTransactions 0
set_interface_property csr readLatency 0
set_interface_property csr readWaitTime 1
set_interface_property csr setupTime 0
set_interface_property csr timingUnits Cycles
set_interface_property csr writeWaitTime 0
set_interface_property csr ENABLED true
set_interface_property csr EXPORT_OF ""
set_interface_property csr PORT_NAME_MAP ""
set_interface_property csr CMSIS_SVD_VARIABLES ""
set_interface_property csr SVD_ADDRESS_GROUP ""

add_interface_port csr csr_address address Input 10
add_interface_port csr csr_read read Input 1
add_interface_port csr csr_write write Input 1
add_interface_port csr csr_readdata readdata Output 32
add_interface_port csr csr_readdatavalid readdatavalid Output 1
add_interface_port csr csr_writedata writedata Input 32
set_interface_assignment csr embeddedsw.configuration.isFlash 0
set_interface_assignment csr embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment csr embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment csr embeddedsw.configuration.isPrintableDevice 0


# 
# connection point s0
# 
add_interface s0 avalon end
set_interface_property s0 addressUnits WORDS
set_interface_property s0 associatedClock coreclk
set_interface_property s0 associatedReset reset_controller
set_interface_property s0 bitsPerSymbol 8
set_interface_property s0 burstOnBurstBoundariesOnly false
set_interface_property s0 burstcountUnits WORDS
set_interface_property s0 explicitAddressSpan 0
set_interface_property s0 holdTime 0
set_interface_property s0 isMemoryDevice true
set_interface_property s0 linewrapBursts false
set_interface_property s0 maximumPendingReadTransactions 4
set_interface_property s0 maximumPendingWriteTransactions 0
set_interface_property s0 readLatency 0
set_interface_property s0 readWaitTime 1
set_interface_property s0 setupTime 0
set_interface_property s0 timingUnits Cycles
set_interface_property s0 writeWaitTime 0
set_interface_property s0 ENABLED true
set_interface_property s0 EXPORT_OF ""
set_interface_property s0 PORT_NAME_MAP ""
set_interface_property s0 CMSIS_SVD_VARIABLES ""
set_interface_property s0 SVD_ADDRESS_GROUP ""

add_interface_port s0 s0_address address Input 22
add_interface_port s0 s0_read read Input 1
add_interface_port s0 s0_write write Input 1
add_interface_port s0 s0_readdata readdata Output 32
add_interface_port s0 s0_readdatavalid readdatavalid Output 1
add_interface_port s0 s0_writedata writedata Input 32
set_interface_assignment s0 embeddedsw.configuration.isFlash 0
set_interface_assignment s0 embeddedsw.configuration.isMemoryDevice 1
set_interface_assignment s0 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment s0 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point refclk
# 
add_interface refclk clock end
set_interface_property refclk clockRate 50000000
set_interface_property refclk ENABLED true
set_interface_property refclk EXPORT_OF ""
set_interface_property refclk PORT_NAME_MAP ""
set_interface_property refclk CMSIS_SVD_VARIABLES ""
set_interface_property refclk SVD_ADDRESS_GROUP ""

add_interface_port refclk refclk clk Input 1


# 
# connection point coreclk
# 
add_interface coreclk clock start
set_interface_property coreclk associatedDirectClock ""
set_interface_property coreclk clockRate 50000000
set_interface_property coreclk clockRateKnown false
set_interface_property coreclk ENABLED true
set_interface_property coreclk EXPORT_OF ""
set_interface_property coreclk PORT_NAME_MAP ""
set_interface_property coreclk CMSIS_SVD_VARIABLES ""
set_interface_property coreclk SVD_ADDRESS_GROUP ""

add_interface_port coreclk coreclk clk Output 1


# 
# connection point reset_controller
# 
add_interface reset_controller reset end
set_interface_property reset_controller associatedClock ""
set_interface_property reset_controller synchronousEdges NONE
set_interface_property reset_controller ENABLED true
set_interface_property reset_controller EXPORT_OF ""
set_interface_property reset_controller PORT_NAME_MAP ""
set_interface_property reset_controller CMSIS_SVD_VARIABLES ""
set_interface_property reset_controller SVD_ADDRESS_GROUP ""

add_interface_port reset_controller rst reset Input 1


# 
# connection point hyperram_io
# 
add_interface hyperram_io conduit end
set_interface_property hyperram_io associatedClock ""
set_interface_property hyperram_io associatedReset ""
set_interface_property hyperram_io ENABLED true
set_interface_property hyperram_io EXPORT_OF ""
set_interface_property hyperram_io PORT_NAME_MAP ""
set_interface_property hyperram_io CMSIS_SVD_VARIABLES ""
set_interface_property hyperram_io SVD_ADDRESS_GROUP ""

add_interface_port hyperram_io dq dq Bidir 8
add_interface_port hyperram_io rwds rwds Bidir 1
add_interface_port hyperram_io ckout ckout Output 1
add_interface_port hyperram_io ckoutn ckoutn Output 1
add_interface_port hyperram_io csn csn Output 1
add_interface_port hyperram_io rstn rstn Output 1


# 
# connection point corerst
# 
add_interface corerst reset start
set_interface_property corerst associatedClock ""
set_interface_property corerst associatedDirectReset ""
set_interface_property corerst associatedResetSinks ""
set_interface_property corerst synchronousEdges NONE
set_interface_property corerst ENABLED true
set_interface_property corerst EXPORT_OF ""
set_interface_property corerst PORT_NAME_MAP ""
set_interface_property corerst CMSIS_SVD_VARIABLES ""
set_interface_property corerst SVD_ADDRESS_GROUP ""

add_interface_port corerst corerst reset Output 1


# 
# connection point reset_memrst
# 
add_interface reset_memrst reset end
set_interface_property reset_memrst associatedClock ""
set_interface_property reset_memrst synchronousEdges NONE
set_interface_property reset_memrst ENABLED true
set_interface_property reset_memrst EXPORT_OF ""
set_interface_property reset_memrst PORT_NAME_MAP ""
set_interface_property reset_memrst CMSIS_SVD_VARIABLES ""
set_interface_property reset_memrst SVD_ADDRESS_GROUP ""

add_interface_port reset_memrst memrst reset Input 1

