{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492146065056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492146065056 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 14 01:01:04 2017 " "Processing started: Fri Apr 14 01:01:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492146065056 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1492146065056 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_drc --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1492146065056 ""}
{ "Info" "ISTA_SDC_FOUND" "Project.sdc " "Reading SDC File: 'Project.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1492146065716 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|plloc_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 36 -duty_cycle 50.00 -name \{myPll\|plloc_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|plloc_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{myPll\|plloc_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 36 -duty_cycle 50.00 -name \{myPll\|plloc_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|plloc_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492146065723 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|plloc_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{myPll\|plloc_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|plloc_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{myPll\|plloc_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{myPll\|plloc_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|plloc_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492146065723 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1492146065723 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1492146065723 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|plloc_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|plloc_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1492146065735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|plloc_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: myPll\|plloc_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1492146065735 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|plloc_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|plloc_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1492146065735 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1492146065735 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1492146065748 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 123 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 123 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Plloc:myPll\|Plloc_0002:plloc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Plloc:myPll\|Plloc_0002:plloc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "d:/altera/14.0/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 5928 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066158 ""} { "Info" "IDRC_NODES_INFO" " imem~136 " "Node  \"imem~136\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 3769 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066158 ""} { "Info" "IDRC_NODES_INFO" " PC\[6\]~DUPLICATE " "Node  \"PC\[6\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 146 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 7667 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066158 ""} { "Info" "IDRC_NODES_INFO" " dojump " "Node  \"dojump\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1323 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066158 ""} { "Info" "IDRC_NODES_INFO" " mispred " "Node  \"mispred\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 136 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1326 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066158 ""} { "Info" "IDRC_NODES_INFO" " imem~47 " "Node  \"imem~47\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2485 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066158 ""} { "Info" "IDRC_NODES_INFO" " Selector52~17 " "Node  \"Selector52~17\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1976 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066158 ""} { "Info" "IDRC_NODES_INFO" " imem~7 " "Node  \"imem~7\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2409 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066158 ""} { "Info" "IDRC_NODES_INFO" " PC\[4\] " "Node  \"PC\[4\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 146 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 941 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066158 ""} { "Info" "IDRC_NODES_INFO" " Decoder3~2 " "Node  \"Decoder3~2\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 456 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 3301 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066158 ""} { "Info" "IDRC_NODES_INFO" " PC\[9\]~DUPLICATE " "Node  \"PC\[9\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 146 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 7666 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066158 ""} { "Info" "IDRC_NODES_INFO" " PC\[5\] " "Node  \"PC\[5\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 146 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 940 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066158 ""} { "Info" "IDRC_NODES_INFO" " PC\[5\]~DUPLICATE " "Node  \"PC\[5\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 146 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 7671 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066158 ""} { "Info" "IDRC_NODES_INFO" " PC\[2\]~DUPLICATE " "Node  \"PC\[2\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 146 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 7668 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066158 ""} { "Info" "IDRC_NODES_INFO" " dobranch~0 " "Node  \"dobranch~0\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 133 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2478 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066158 ""} { "Info" "IDRC_NODES_INFO" " PC\[3\]~DUPLICATE " "Node  \"PC\[3\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 146 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 7670 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066158 ""} { "Info" "IDRC_NODES_INFO" " PC\[7\] " "Node  \"PC\[7\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 146 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 938 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066158 ""} { "Info" "IDRC_NODES_INFO" " Decoder3~16 " "Node  \"Decoder3~16\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 456 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 3315 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066158 ""} { "Info" "IDRC_NODES_INFO" " PC\[4\]~DUPLICATE " "Node  \"PC\[4\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 146 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 7669 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066158 ""} { "Info" "IDRC_NODES_INFO" " PC\[3\] " "Node  \"PC\[3\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 146 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 942 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066158 ""} { "Info" "IDRC_NODES_INFO" " imem~16 " "Node  \"imem~16\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2419 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066158 ""} { "Info" "IDRC_NODES_INFO" " imem~13 " "Node  \"imem~13\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2416 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066158 ""} { "Info" "IDRC_NODES_INFO" " WideNor0 " "Node  \"WideNor0\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 417 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1458 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066158 ""} { "Info" "IDRC_NODES_INFO" " Decoder3~13 " "Node  \"Decoder3~13\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 456 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 3312 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066158 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:dmem_rtl_0\|altsyncram_jlm1:auto_generated\|decode_5la:decode2\|eq_node\[0\] " "Node  \"altsyncram:dmem_rtl_0\|altsyncram_jlm1:auto_generated\|decode_5la:decode2\|eq_node\[0\]\"" {  } { { "db/decode_5la.tdf" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/db/decode_5la.tdf" 30 9 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1566 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066158 ""} { "Info" "IDRC_NODES_INFO" " aluimm_D~3 " "Node  \"aluimm_D~3\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 206 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2521 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066158 ""} { "Info" "IDRC_NODES_INFO" " stall~0 " "Node  \"stall~0\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2508 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066158 ""} { "Info" "IDRC_NODES_INFO" " imem~64 " "Node  \"imem~64\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2504 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066158 ""} { "Info" "IDRC_NODES_INFO" " imem~65 " "Node  \"imem~65\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2506 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066158 ""} { "Info" "IDRC_NODES_INFO" " imem~19 " "Node  \"imem~19\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2422 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066158 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1492146066158 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1492146066158 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Plloc:myPll\|Plloc_0002:plloc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Plloc:myPll\|Plloc_0002:plloc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "d:/altera/14.0/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 5928 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066161 ""} { "Info" "IDRC_NODES_INFO" " alufunc_A\[0\] " "Node  \"alufunc_A\[0\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 308 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1099 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066161 ""} { "Info" "IDRC_NODES_INFO" " imem~7 " "Node  \"imem~7\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2409 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066161 ""} { "Info" "IDRC_NODES_INFO" " imem~19 " "Node  \"imem~19\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2422 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066161 ""} { "Info" "IDRC_NODES_INFO" " imem~136 " "Node  \"imem~136\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 3769 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066161 ""} { "Info" "IDRC_NODES_INFO" " imem~16 " "Node  \"imem~16\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2419 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066161 ""} { "Info" "IDRC_NODES_INFO" " imem~65 " "Node  \"imem~65\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2506 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066161 ""} { "Info" "IDRC_NODES_INFO" " imem~13 " "Node  \"imem~13\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2416 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066161 ""} { "Info" "IDRC_NODES_INFO" " imem~64 " "Node  \"imem~64\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2504 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066161 ""} { "Info" "IDRC_NODES_INFO" " imem~47 " "Node  \"imem~47\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2485 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066161 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[4\] " "Node  \"memaddr_M\[4\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 366 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1195 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066161 ""} { "Info" "IDRC_NODES_INFO" " PC\[2\]~DUPLICATE " "Node  \"PC\[2\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 146 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 7668 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066161 ""} { "Info" "IDRC_NODES_INFO" " Selector40~3 " "Node  \"Selector40~3\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2373 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066161 ""} { "Info" "IDRC_NODES_INFO" " Selector44~4 " "Node  \"Selector44~4\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2249 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066161 ""} { "Info" "IDRC_NODES_INFO" " Selector45~5 " "Node  \"Selector45~5\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2386 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066161 ""} { "Info" "IDRC_NODES_INFO" " Selector39~3 " "Node  \"Selector39~3\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2360 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066161 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[2\] " "Node  \"memaddr_M\[2\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 366 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1197 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066161 ""} { "Info" "IDRC_NODES_INFO" " Selector43~7 " "Node  \"Selector43~7\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2234 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066161 ""} { "Info" "IDRC_NODES_INFO" " Selector38~9 " "Node  \"Selector38~9\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2191 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066161 ""} { "Info" "IDRC_NODES_INFO" " Selector47~5 " "Node  \"Selector47~5\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1790 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066161 ""} { "Info" "IDRC_NODES_INFO" " Selector49~4 " "Node  \"Selector49~4\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1844 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066161 ""} { "Info" "IDRC_NODES_INFO" " Selector46~7 " "Node  \"Selector46~7\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1820 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066161 ""} { "Info" "IDRC_NODES_INFO" " Selector41~5 " "Node  \"Selector41~5\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2204 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066161 ""} { "Info" "IDRC_NODES_INFO" " Selector50~6 " "Node  \"Selector50~6\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1864 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066161 ""} { "Info" "IDRC_NODES_INFO" " alufunc_A\[3\] " "Node  \"alufunc_A\[3\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 308 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1096 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066161 ""} { "Info" "IDRC_NODES_INFO" " Selector42~3 " "Node  \"Selector42~3\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2218 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066161 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[3\] " "Node  \"memaddr_M\[3\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 366 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1196 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066161 ""} { "Info" "IDRC_NODES_INFO" " Selector48~5 " "Node  \"Selector48~5\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 328 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2401 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066161 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[12\] " "Node  \"memaddr_M\[12\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 366 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1187 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066161 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[11\] " "Node  \"memaddr_M\[11\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 366 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1188 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492146066161 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1492146066161 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1492146066161 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "173 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 173 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1492146066162 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "585 " "Peak virtual memory: 585 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492146066222 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 14 01:01:06 2017 " "Processing ended: Fri Apr 14 01:01:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492146066222 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492146066222 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492146066222 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1492146066222 ""}
