{
  "board": {
    "3dviewports": [],
    "design_settings": {
      "defaults": {
        "apply_defaults_to_fp_fields": false,
        "apply_defaults_to_fp_shapes": false,
        "apply_defaults_to_fp_text": false,
        "board_outline_line_width": 0.1,
        "copper_line_width": 0.2,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.05,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.1,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.15,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.0,
          "height": 0.5,
          "width": 0.9
        },
        "silk_line_width": 0.15,
        "silk_text_italic": false,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.15,
        "silk_text_upright": false,
        "zones": {
          "min_clearance": 0.2
        }
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.0,
          "via_gap": 0.0,
          "width": 0.0
        }
      ],
      "drc_exclusions": [],
      "meta": {
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "connection_width": "warning",
        "copper_edge_clearance": "error",
        "copper_sliver": "warning",
        "courtyards_overlap": "error",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "footprint": "error",
        "footprint_symbol_mismatch": "warning",
        "footprint_type_mismatch": "warning",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "holes_co_located": "warning",
        "invalid_outline": "error",
        "isolated_copper": "warning",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "lib_footprint_issues": "warning",
        "lib_footprint_mismatch": "warning",
        "malformed_courtyard": "error",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "warning",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_edge_clearance": "warning",
        "silk_over_copper": "warning",
        "silk_overlap": "warning",
        "skew_out_of_range": "error",
        "solder_mask_bridge": "error",
        "starved_thermal": "error",
        "text_height": "warning",
        "text_thickness": "warning",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "zones_intersect": "error"
      },
      "rules": {
        "max_error": 0.005,
        "min_clearance": 0.09,
        "min_connection": 0.0,
        "min_copper_edge_clearance": 0.2,
        "min_hole_clearance": 0.127,
        "min_hole_to_hole": 0.254,
        "min_microvia_diameter": 0.2,
        "min_microvia_drill": 0.1,
        "min_resolved_spokes": 2,
        "min_silk_clearance": 0.0,
        "min_text_height": 1.0,
        "min_text_thickness": 0.15,
        "min_through_hole_diameter": 0.2,
        "min_track_width": 0.09,
        "min_via_annular_width": 0.1,
        "min_via_diameter": 0.2,
        "solder_mask_clearance": 0.0,
        "solder_mask_min_width": 0.0,
        "solder_mask_to_copper_clearance": 0.0,
        "use_height_for_length_calcs": true
      },
      "teardrop_options": [
        {
          "td_onpadsmd": true,
          "td_onroundshapesonly": false,
          "td_ontrackend": false,
          "td_onviapad": true
        }
      ],
      "teardrop_parameters": [
        {
          "td_allow_use_two_tracks": true,
          "td_curve_segcount": 5,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_on_pad_in_zone": false,
          "td_target_name": "td_round_shape",
          "td_width_to_size_filter_ratio": 0.9
        },
        {
          "td_allow_use_two_tracks": true,
          "td_curve_segcount": 5,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_on_pad_in_zone": false,
          "td_target_name": "td_rect_shape",
          "td_width_to_size_filter_ratio": 0.9
        },
        {
          "td_allow_use_two_tracks": true,
          "td_curve_segcount": 5,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_on_pad_in_zone": false,
          "td_target_name": "td_track_end",
          "td_width_to_size_filter_ratio": 0.9
        }
      ],
      "track_widths": [
        0.0,
        0.1,
        0.127,
        0.1524,
        0.2,
        0.3,
        0.4,
        0.5,
        0.6,
        0.8,
        1.0
      ],
      "tuning_pattern_settings": {
        "diff_pair_defaults": {
          "corner_radius_percentage": 80,
          "corner_style": 1,
          "max_amplitude": 1.0,
          "min_amplitude": 0.2,
          "single_sided": false,
          "spacing": 1.0
        },
        "diff_pair_skew_defaults": {
          "corner_radius_percentage": 80,
          "corner_style": 1,
          "max_amplitude": 1.0,
          "min_amplitude": 0.2,
          "single_sided": false,
          "spacing": 0.6
        },
        "single_track_defaults": {
          "corner_radius_percentage": 80,
          "corner_style": 1,
          "max_amplitude": 1.0,
          "min_amplitude": 0.2,
          "single_sided": false,
          "spacing": 0.6
        }
      },
      "via_dimensions": [
        {
          "diameter": 0.0,
          "drill": 0.0
        },
        {
          "diameter": 0.4,
          "drill": 0.2
        },
        {
          "diameter": 0.45,
          "drill": 0.2
        },
        {
          "diameter": 0.5,
          "drill": 0.3
        },
        {
          "diameter": 0.6,
          "drill": 0.3
        }
      ],
      "zones_allow_external_fillets": true
    },
    "ipc2581": {
      "dist": "",
      "distpn": "",
      "internal_id": "",
      "mfg": "",
      "mpn": ""
    },
    "layer_presets": [],
    "viewports": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "squishy-main-panel.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.25,
        "diff_pair_gap": 0.18,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1717,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "90Ω",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1717,
        "via_diameter": 0.4,
        "via_drill": 0.2,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Analog",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(247, 231, 64)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.25,
        "diff_pair_gap": 0.18,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1717,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_0-90Ω",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1717,
        "via_diameter": 0.4,
        "via_drill": 0.2,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_0-Analog",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(247, 231, 64)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_0-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.127,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_0-HyperRAM",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(0, 153, 77)",
        "track_width": 0.25,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_0-LVDS_CLK",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(145, 76, 235)",
        "track_width": 0.25,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.25,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_0-SCSI",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(38, 163, 217)",
        "track_width": 0.17,
        "via_diameter": 0.4,
        "via_drill": 0.2,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_0-SDCARD",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(255, 109, 127)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_0-ULPI",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(241, 153, 75)",
        "track_width": 0.25,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.25,
        "diff_pair_gap": 0.18,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1717,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_1-90Ω",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1717,
        "via_diameter": 0.4,
        "via_drill": 0.2,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_1-Analog",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(247, 231, 64)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_1-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.127,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_1-HyperRAM",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(0, 153, 77)",
        "track_width": 0.25,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_1-LVDS_CLK",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(145, 76, 235)",
        "track_width": 0.25,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.25,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_1-SCSI",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(38, 163, 217)",
        "track_width": 0.17,
        "via_diameter": 0.4,
        "via_drill": 0.2,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_1-SDCARD",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(255, 109, 127)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_1-ULPI",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(241, 153, 75)",
        "track_width": 0.25,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.25,
        "diff_pair_gap": 0.18,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1717,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_2-90Ω",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1717,
        "via_diameter": 0.4,
        "via_drill": 0.2,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_2-Analog",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(247, 231, 64)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_2-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.127,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_2-HyperRAM",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(0, 153, 77)",
        "track_width": 0.25,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_2-LVDS_CLK",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(145, 76, 235)",
        "track_width": 0.25,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.25,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_2-SCSI",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(38, 163, 217)",
        "track_width": 0.17,
        "via_diameter": 0.4,
        "via_drill": 0.2,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_2-SDCARD",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(255, 109, 127)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_2-ULPI",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(241, 153, 75)",
        "track_width": 0.25,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.127,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "HyperRAM",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(0, 153, 77)",
        "track_width": 0.25,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "LVDS_CLK",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(145, 76, 235)",
        "track_width": 0.25,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.25,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "SCSI",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(38, 163, 217)",
        "track_width": 0.17,
        "via_diameter": 0.4,
        "via_drill": 0.2,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "SDCARD",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(255, 109, 127)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "ULPI",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(241, 153, 75)",
        "track_width": 0.25,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      }
    ],
    "meta": {
      "version": 3
    },
    "net_colors": null,
    "netclass_assignments": null,
    "netclass_patterns": [
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1I-VCCTX0-PadT7)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J4-Pin_7-Pad7)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/~{SU_RST}"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1H-PB15B{slash}DOUT{slash}~{CSO}-PadR3)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1F-PL59D-PadP5)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1I-~{TX0}-PadW5)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-+1V2A"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1A-NC-PadK16)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J7-Pin_91-Pad91)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/PHY.ID_SCL"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1C-PT78A-PadB17)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1J-RX0-PadY14)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U15B-RFU-PadA2)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J7-Pin_24-Pad24)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1E-PR38A-PadL16)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U14B-RFU-PadA5)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1B-PT38B-PadC11)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U5-~{LnA}-Pad15)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(Q1-G)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1C-PT58A-PadD14)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1G-PL20D-PadF5)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1G-PL26A-PadC1)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J7-Pin_79-Pad79)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(R46-Pad2)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U3B-RFU-PadC5)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/~{FPGA_INIT}"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1I-~{REFCLK}-PadY12)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/SU_SWCLK"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U5-SBU1-Pad13)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J7-Pin_74-Pad74)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U21-NC-Pad1)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1E-PR41A-PadN16)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U9-CPEN-Pad7)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(Q4-G)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(X1-NC-Pad2)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1E-PR65D-PadT18)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/~{PHY_PWR_EN}"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-+5V"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U5-SBU2-Pad14)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1F-PL38B-PadJ5)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/ADC_CH"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(U21-FB)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-VDC"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA_CFG0"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J7-Pin_69-Pad69)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1F-PL59C-PadN4)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U9-ID-Pad1)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U14B-RFU-PadC5)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1G-PL14B-PadB4)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D13-A)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(F2-Pad1)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1J-~{TX0}-PadW14)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(U16-BIAS)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J8-Pin_7-Pad7)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J7-Pin_85-Pad85)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/~{DFU_TRIG}"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(Q7A-G)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(U13-FB)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/SU_CLK"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J7-Pin_18-Pad18)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(U17-BIAS)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U15B-RFU-PadC5)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(U13-VCC)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1G-PL17B-PadD5)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA_TDI"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J7-Pin_73-Pad73)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J4-Pin_8-Pad8)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J7-Pin_93-Pad93)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/UBIT_CS"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1E-PR35C-PadL19)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(U13-UVLO{slash}EN{slash}SYNC)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(U23-PG)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U3B-RFU-PadB5)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(U13-COMP)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1E-PR38C-PadL18)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1G-PL29A-PadH4)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1E-PR44C-PadR16)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D9-K)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J7-Pin_82-Pad82)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1C-PT47B-PadE12)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1H-PB4A{slash}D7{slash}IO7-PadR1)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J7-Pin_92-Pad92)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1D-PR11C-PadE16)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1G-PL26C-PadD2)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/~{FPGA_HOLD}"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1B-PT9A-PadE7)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U2B-RFU-PadC2)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J7-Pin_76-Pad76)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(X2-OUT)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(R46-Pad4)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(R14-Pad2)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1B-PT20B-PadE9)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/ADC_CLK"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(Q8-D)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1F-PL38D-PadK3)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/SU_ATTN"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(Q9-D)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1C-PT85B-PadB20)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/Power & Mechanical/PSU_EN"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D5-A)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(U13-RT)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(U23-FB)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1B-PT20A-PadD9)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1B-PT6B-PadD6)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/ADC_DAT"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1G-PL23D-PadC2)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(X4-OUT)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/~{FPGA_CS}"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(C26-Pad1)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1E-PR53A-PadT16)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/~{BITRAM_CS}"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/PHY.TERMPW_EN"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1B-PT29B-PadE10)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1F-PL41A-PadK2)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J7-Pin_80-Pad80)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U14B-RFU-PadA2)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1D-PR17D-PadH16)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J3-SBU1-PadA8)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1C-PT80A-PadA17)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1B-PT13A-PadE8)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1C-PT76A-PadC16)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J7-Pin_97-Pad97)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U2B-RFU-PadA2)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1B-PT29A-PadD10)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1F-PL59B-PadN5)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1B-PT27A-PadC9)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1H-PB6A{slash}D5{slash}MISO2{slash}IO5-PadU1)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U5-~{LnD}-Pad23)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J7-Pin_25-Pad25)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U5-LnD-Pad24)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1C-PT47A-PadD12)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA_COPI"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U15B-RFU-PadB5)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA_LED4"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1C-PT44B-PadC12)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(U20-BIAS)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA_CIPO"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1E-PR68C-PadU16)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1B-PT11A-PadC6)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/Power & Mechanical/SEPIC_SW"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1A-RESERVED-PadW10)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1E-PR68B-PadU17)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1E-PR44D-PadR17)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1G-PL32A-PadG3)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/PWR_PHY_5v0"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/PHY.~{PHY_PRSNT}"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D9-A)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U5-~{LnC}-Pad20)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1G-PL23B-PadB1)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/SU_LED_R"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(U23-SW)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1B-PT13B-PadD8)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/Power & Mechanical/SEPIC_GOOD"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J7-Pin_75-Pad75)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1G-PL17D-PadD3)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1C-PT42A-PadD11)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/SU_LED_G"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(Q1-S)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA_TDO"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D10-K)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(J6-SHIELD)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1A-NC-PadK17)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J7-Pin_87-Pad87)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D16-A)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U5-CSBU1-Pad11)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1C-PT42B-PadE11)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J7-Pin_88-Pad88)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1F-PL41B-PadJ1)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1C-PT58B-PadE14)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1B-PT9B-PadD7)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U3B-RFU-PadA5)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U15B-RFU-PadA5)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/PWR_PHY_3v3"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U2B-RFU-PadB5)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA_LED1"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1B-PT31B-PadC10)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1C-PT78B-PadC17)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(U4-~{MR})"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-VCC"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1F-PL59A-PadM4)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1I-VCCRX1-PadT9)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D7-A)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J7-Pin_27-Pad27)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/Power & Mechanical/PHY_5v0_SW"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1E-PR68A-PadU18)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1I-TX0-PadW4)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1C-PT53A-PadD13)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(C89-Pad1)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA_TMS"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1J-~{RX0}-PadY15)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1C-PT51B-PadC13)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(Q6-G)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1H-PB4B{slash}D6{slash}IO6-PadT1)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1E-PR41D-PadP17)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1I-VCCTX1-PadT10)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1E-PR38B-PadL17)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(Q9-G)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA_CFG1"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1I-TX1-PadW8)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(X3-NC-Pad2)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FLASH_COPI"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1G-PL20B-PadE3)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(Q6-D)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D12-K)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J7-Pin_12-Pad12)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U18-RFU-Pad3)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1D-PR20B-PadH17)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-+1V2"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1B-PT11B-PadC7)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(Q5-G)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D4-A)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U5-LnA-Pad16)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1C-PT71B-PadE15)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(Q10A-G)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(F1-Pad1)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1G-PL11A-PadA4)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U3B-RFU-PadC2)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1C-PT85A-PadA19)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1C-PT71A-PadD15)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1D-PR11D-PadF16)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1H-PB18A{slash}~{WRITE}-PadT3)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1B-PT6A-PadE6)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(U13-SS)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J3-SBU2-PadB8)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(U9-RBIAS)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA_LED3"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1F-PL41D-PadK1)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D6-A)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1C-PT76B-PadD16)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U14B-RFU-PadC2)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(Q3-G)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1G-PL20A-PadF4)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J7-Pin_81-Pad81)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/~{FLASH_CS}"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D11-A)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1G-PL29D-PadH3)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U5-LnB-Pad19)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J7-Pin_20-Pad20)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U14B-RFU-PadB5)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-+1V8"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(R46-Pad8)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1C-PT69B-PadC15)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1E-PR68D-PadT17)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D12-A)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U5-AMSEL-Pad8)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J7-Pin_98-Pad98)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/~{FPGA_PROG}"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA_DONE"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA_TCK"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA_LED2"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1I-RX0-PadY5)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1A-RESERVED-PadW11)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1I-VCCRX0-PadT8)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U5-CSBU2-Pad12)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1G-PL32B-PadF3)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FLASH_CLK"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(R46-Pad7)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D10-A)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(Q2-G)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1E-PR44B-PadP16)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/DFU"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/Power & Mechanical/PHY_3v3_SW"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1I-RX1-PadY7)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1I-REFCLK-PadY11)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D8-A)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1I-~{RX1}-PadY8)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1B-PT18A-PadA7)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/PHY.ID_SDA"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1C-PT56B-PadC14)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1F-PL68B-PadP2)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/SU_SWDIO"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1G-PL29C-PadH5)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-VBUS"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FLASH_CIPO"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/~{TRIGGER}"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1J-TX0-PadW13)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J7-Pin_28-Pad28)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA_CCLK"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-GND"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J7-Pin_26-Pad26)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1G-PL11D-PadC5)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/Power & Mechanical/ADC_REF"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J4-Pin_6-Pad6)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J7-Pin_94-Pad94)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1G-PL29B-PadG5)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D2-A)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U5-LnC-Pad21)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1G-PL17A-PadE4)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J7-Pin_86-Pad86)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D3-A)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA_LED5"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U3B-RFU-PadA2)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(U21-LX)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(Q8-G)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPGA_CFG2"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D11-K)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/Power & Mechanical/SEPIC_OUT"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1F-PL68A-PadP1)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1F-PL62A-PadN3)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1E-PR35A-PadL20)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1C-PT56A-PadA14)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-+2V5"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-+3V3"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U2B-RFU-PadC5)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U15B-RFU-PadC2)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1F-PL38C-PadJ3)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U5-~{LnB}-Pad18)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(Q10B-G)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1C-PT53B-PadE13)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J7-Pin_23-Pad23)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U18-RFU-Pad7)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D15-A)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1G-PL17C-PadC3)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(J7-Pin_14-Pad14)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1I-~{RX0}-PadY6)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1F-PL38A-PadJ4)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U2B-RFU-PadA5)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(R14-Pad1)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1D-PR20D-PadJ16)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1I-~{TX1}-PadW9)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FBIT_CS"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1G-PL20C-PadE5)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1D-PR17C-PadG16)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1G-PL14A-PadC4)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-unconnected-(U1B-PT15A-PadC8)"
      },
      {
        "netclass": "Board_0-90Ω",
        "pattern": "Board_0-/USB Frontend/RX*"
      },
      {
        "netclass": "Board_0-90Ω",
        "pattern": "Board_0-/USB Frontend/TX*"
      },
      {
        "netclass": "Board_0-90Ω",
        "pattern": "Board_0-/USB Frontend/SS*"
      },
      {
        "netclass": "Board_0-90Ω",
        "pattern": "Board_0-/USB Frontend/D*"
      },
      {
        "netclass": "Board_0-HyperRAM",
        "pattern": "Board_0-/RAM.*"
      },
      {
        "netclass": "Board_0-SCSI",
        "pattern": "Board_0-/PHY.DB*"
      },
      {
        "netclass": "Board_0-ULPI",
        "pattern": "Board_0-/USB Frontend/PHY_BUS.*"
      },
      {
        "netclass": "Board_0-LVDS_CLK",
        "pattern": "Board_0-/SYSCLK*"
      },
      {
        "netclass": "Board_0-LVDS_CLK",
        "pattern": "Board_0-/*/REFCLK*"
      },
      {
        "netclass": "Board_0-SDCARD",
        "pattern": "Board_0-/SDCARD.*"
      },
      {
        "netclass": "Board_0-Analog",
        "pattern": "Board_0-/*/PHY_*_SENSE"
      },
      {
        "netclass": "Board_0-SCSI",
        "pattern": "Board_0-/PHY.DP*"
      },
      {
        "netclass": "Board_0-SCSI",
        "pattern": "Board_0-/PHY.(REQ|ATN|BSY|ACK|MSG|SEL|RST|I{slash}O|C{slash}D)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(J7-Pin_73-Pad73)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1G-PL29C-PadH5)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/~{FLASH_CS}"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U5-CSBU2-Pad12)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(J7-Pin_12-Pad12)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/Power & Mechanical/SEPIC_SW"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(U23-SW)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1C-PT44B-PadC12)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(J7-Pin_20-Pad20)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1I-REFCLK-PadY11)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1I-VCCRX1-PadT9)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/FPGA_CIPO"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U21-NC-Pad1)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(J7-Pin_74-Pad74)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/SU_CLK"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1C-PT80A-PadA17)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1B-PT31B-PadC10)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(J7-Pin_92-Pad92)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1B-PT11A-PadC6)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D9-K)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U15B-RFU-PadA5)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/FPGA_TDO"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1A-RESERVED-PadW11)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1C-PT76A-PadC16)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-+1V2"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U14B-RFU-PadC2)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/PHY.ID_SCL"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U3B-RFU-PadC2)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/PHY.~{PHY_PRSNT}"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1I-RX1-PadY7)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1G-PL23B-PadB1)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1F-PL38A-PadJ4)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1E-PR68D-PadT17)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1H-PB18A{slash}~{WRITE}-PadT3)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(J7-Pin_28-Pad28)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(Q2-G)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1G-PL17D-PadD3)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-+2V5"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1G-PL20C-PadE5)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(J7-Pin_23-Pad23)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(R46-Pad7)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1A-NC-PadK17)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U18-RFU-Pad7)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1C-PT76B-PadD16)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/PWR_PHY_3v3"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(J7-Pin_80-Pad80)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1I-VCCRX0-PadT8)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-VBUS"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1D-PR17D-PadH16)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1J-~{TX0}-PadW14)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D4-A)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/FPGA_TDI"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(U20-BIAS)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U5-SBU2-Pad14)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(J7-Pin_69-Pad69)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(U13-COMP)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1I-~{TX0}-PadW5)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1C-PT78B-PadC17)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(Q4-G)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/~{FPGA_PROG}"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/SU_SWDIO"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U15B-RFU-PadB5)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1G-PL20D-PadF5)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1H-PB4B{slash}D6{slash}IO6-PadT1)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U14B-RFU-PadA5)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1F-PL59C-PadN4)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1C-PT69B-PadC15)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(Q1-S)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1I-VCCTX1-PadT10)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/SU_LED_G"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1C-PT71B-PadE15)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1G-PL11A-PadA4)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U15B-RFU-PadC5)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1C-PT53B-PadE13)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(R46-Pad2)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1F-PL68B-PadP2)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1F-PL59B-PadN5)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U3B-RFU-PadA2)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/~{FPGA_HOLD}"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1C-PT78A-PadB17)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U5-LnB-Pad19)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(J8-Pin_7-Pad7)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1C-PT58A-PadD14)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(J7-Pin_97-Pad97)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1G-PL26A-PadC1)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U5-AMSEL-Pad8)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(C26-Pad1)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(J7-Pin_87-Pad87)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/SU_ATTN"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1C-PT71A-PadD15)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/PHY.TERMPW_EN"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D11-K)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1B-PT6B-PadD6)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1J-~{RX0}-PadY15)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D12-K)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1F-PL41B-PadJ1)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1G-PL29B-PadG5)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1D-PR11D-PadF16)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/FPGA_LED1"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(R14-Pad1)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1G-PL29A-PadH4)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1F-PL38B-PadJ5)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1D-PR11C-PadE16)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U3B-RFU-PadA5)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1F-PL59D-PadP5)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(J7-Pin_85-Pad85)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(X4-OUT)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1F-PL38C-PadJ3)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U14B-RFU-PadC5)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1E-PR35A-PadL20)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U9-CPEN-Pad7)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1F-PL68A-PadP1)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/ADC_CLK"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/FPGA_LED5"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-VCC"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1E-PR38A-PadL16)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U15B-RFU-PadA2)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(R46-Pad8)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/FBIT_CS"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1F-PL62A-PadN3)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D9-A)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1C-PT47A-PadD12)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(Q7A-G)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(U13-RT)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1I-~{RX1}-PadY8)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/FLASH_CLK"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U15B-RFU-PadC2)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1C-PT51B-PadC13)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U5-LnD-Pad24)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1B-PT20B-PadE9)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1C-PT85B-PadB20)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D3-A)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U3B-RFU-PadB5)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1G-PL11D-PadC5)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(U16-BIAS)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1C-PT42B-PadE11)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1F-PL41D-PadK1)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D10-K)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-GND"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U3B-RFU-PadC5)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(Q5-G)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/~{FPGA_INIT}"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(Q9-G)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U5-~{LnC}-Pad20)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/FLASH_CIPO"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/FPGA_TCK"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1J-TX0-PadW13)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(U9-RBIAS)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1E-PR41D-PadP17)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1F-PL59A-PadM4)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/~{BITRAM_CS}"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1B-PT20A-PadD9)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1I-VCCTX0-PadT7)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/FPGA_CFG2"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1G-PL32A-PadG3)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/~{FPGA_CS}"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U14B-RFU-PadB5)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D16-A)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(U13-UVLO{slash}EN{slash}SYNC)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D10-A)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(Q6-G)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(J7-Pin_75-Pad75)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(J7-Pin_76-Pad76)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1B-PT15A-PadC8)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/~{DFU_TRIG}"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1J-RX0-PadY14)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(U4-~{MR})"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1B-PT27A-PadC9)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U5-~{LnB}-Pad18)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-+1V8"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(X1-NC-Pad2)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/FPGA_LED2"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/PHY.ID_SDA"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1C-PT85A-PadA19)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1G-PL17C-PadC3)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-+1V2A"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/DFU"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1F-PL41A-PadK2)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1H-PB4A{slash}D7{slash}IO7-PadR1)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1C-PT56A-PadA14)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(R14-Pad2)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1A-NC-PadK16)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1E-PR44C-PadR16)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1E-PR68C-PadU16)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(F1-Pad1)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(F2-Pad1)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1E-PR44D-PadR17)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1C-PT53A-PadD13)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1I-RX0-PadY5)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D12-A)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1C-PT58B-PadE14)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(X2-OUT)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1D-PR20B-PadH17)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1I-~{REFCLK}-PadY12)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/FPGA_CFG1"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(J7-Pin_81-Pad81)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(J7-Pin_88-Pad88)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(J7-Pin_26-Pad26)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/UBIT_CS"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(Q6-D)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/FPGA_LED3"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1B-PT29B-PadE10)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/SU_LED_R"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/Power & Mechanical/SEPIC_OUT"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1G-PL26C-PadD2)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(J7-Pin_14-Pad14)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U5-~{LnA}-Pad15)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1E-PR35C-PadL19)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U5-CSBU1-Pad11)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D8-A)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(U13-VCC)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1G-PL17B-PadD5)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(J7-Pin_79-Pad79)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1B-PT38B-PadC11)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/FPGA_LED4"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U2B-RFU-PadB5)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1B-PT13B-PadD8)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1G-PL14B-PadB4)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1I-TX0-PadW4)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(J7-Pin_94-Pad94)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/FPGA_CCLK"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1G-PL32B-PadF3)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(J7-Pin_25-Pad25)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/PWR_PHY_5v0"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1E-PR38C-PadL18)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1C-PT42A-PadD11)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1F-PL38D-PadK3)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1G-PL29D-PadH3)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1B-PT9B-PadD7)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1B-PT6A-PadE6)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-+3V3"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(J7-Pin_27-Pad27)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(J4-Pin_7-Pad7)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D7-A)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1G-PL23D-PadC2)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1B-PT18A-PadA7)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(U17-BIAS)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(Q10B-G)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D2-A)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(U23-PG)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(R46-Pad4)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1C-PT47B-PadE12)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/SU_SWCLK"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D15-A)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/~{SU_RST}"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1B-PT11B-PadC7)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1A-RESERVED-PadW10)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/~{TRIGGER}"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/ADC_DAT"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(Q10A-G)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(J7-Pin_82-Pad82)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(J3-SBU1-PadA8)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1B-PT13A-PadE8)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1G-PL14A-PadC4)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(U13-SS)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(X3-NC-Pad2)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(J7-Pin_93-Pad93)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/Power & Mechanical/PHY_5v0_SW"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-+5V"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D5-A)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/Power & Mechanical/PHY_3v3_SW"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U2B-RFU-PadC2)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/FPGA_COPI"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1E-PR53A-PadT16)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1D-PR20D-PadJ16)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1E-PR38B-PadL17)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/~{PHY_PWR_EN}"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(J7-Pin_24-Pad24)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(U21-FB)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(J3-SBU2-PadB8)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U14B-RFU-PadA2)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D6-A)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U2B-RFU-PadC5)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/FPGA_TMS"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1B-PT9A-PadE7)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1I-TX1-PadW8)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(Q1-G)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1C-PT56B-PadC14)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(Q8-G)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/Power & Mechanical/SEPIC_GOOD"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(Q9-D)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U5-LnC-Pad21)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1E-PR41A-PadN16)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U5-~{LnD}-Pad23)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(J4-Pin_6-Pad6)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/ADC_CH"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D13-A)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(Q8-D)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/FLASH_COPI"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U5-SBU1-Pad13)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(J7-Pin_98-Pad98)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U2B-RFU-PadA2)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1D-PR17C-PadG16)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U9-ID-Pad1)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/FPGA_DONE"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(U13-FB)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U5-LnA-Pad16)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(J6-SHIELD)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(J7-Pin_86-Pad86)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(U21-LX)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(Q3-G)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U18-RFU-Pad3)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(J7-Pin_91-Pad91)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1E-PR65D-PadT18)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(U23-FB)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1G-PL20B-PadE3)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1E-PR68A-PadU18)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1G-PL20A-PadF4)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/Power & Mechanical/ADC_REF"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1E-PR68B-PadU17)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1G-PL17A-PadE4)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/FPGA_CFG0"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(J7-Pin_18-Pad18)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1H-PB15B{slash}DOUT{slash}~{CSO}-PadR3)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-VDC"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1H-PB6A{slash}D5{slash}MISO2{slash}IO5-PadU1)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U2B-RFU-PadA5)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1I-~{RX0}-PadY6)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(J4-Pin_8-Pad8)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D11-A)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(C89-Pad1)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1B-PT29A-PadD10)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/Power & Mechanical/PSU_EN"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1I-~{TX1}-PadW9)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-unconnected-(U1E-PR44B-PadP16)"
      },
      {
        "netclass": "Board_1-90Ω",
        "pattern": "Board_1-/USB Frontend/RX*"
      },
      {
        "netclass": "Board_1-90Ω",
        "pattern": "Board_1-/USB Frontend/TX*"
      },
      {
        "netclass": "Board_1-90Ω",
        "pattern": "Board_1-/USB Frontend/SS*"
      },
      {
        "netclass": "Board_1-90Ω",
        "pattern": "Board_1-/USB Frontend/D*"
      },
      {
        "netclass": "Board_1-HyperRAM",
        "pattern": "Board_1-/RAM.*"
      },
      {
        "netclass": "Board_1-SCSI",
        "pattern": "Board_1-/PHY.DB*"
      },
      {
        "netclass": "Board_1-ULPI",
        "pattern": "Board_1-/USB Frontend/PHY_BUS.*"
      },
      {
        "netclass": "Board_1-LVDS_CLK",
        "pattern": "Board_1-/SYSCLK*"
      },
      {
        "netclass": "Board_1-LVDS_CLK",
        "pattern": "Board_1-/*/REFCLK*"
      },
      {
        "netclass": "Board_1-SDCARD",
        "pattern": "Board_1-/SDCARD.*"
      },
      {
        "netclass": "Board_1-Analog",
        "pattern": "Board_1-/*/PHY_*_SENSE"
      },
      {
        "netclass": "Board_1-SCSI",
        "pattern": "Board_1-/PHY.DP*"
      },
      {
        "netclass": "Board_1-SCSI",
        "pattern": "Board_1-/PHY.(REQ|ATN|BSY|ACK|MSG|SEL|RST|I{slash}O|C{slash}D)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(R46-Pad8)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1F-PL68B-PadP2)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1G-PL20B-PadE3)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1E-PR38B-PadL17)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U2B-RFU-PadC5)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/FPGA_CIPO"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(J7-Pin_18-Pad18)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1E-PR44B-PadP16)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/~{FPGA_CS}"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1G-PL11A-PadA4)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/FPGA_CFG2"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/FLASH_CLK"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/PHY.ID_SCL"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(J7-Pin_73-Pad73)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1C-PT78A-PadB17)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D16-A)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-+2V5"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U5-CSBU1-Pad11)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-VBUS"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U2B-RFU-PadC2)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(U13-COMP)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1H-PB6A{slash}D5{slash}MISO2{slash}IO5-PadU1)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U5-~{LnB}-Pad18)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1C-PT71B-PadE15)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(Q5-G)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(U23-SW)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(U13-UVLO{slash}EN{slash}SYNC)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1C-PT58A-PadD14)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1C-PT76B-PadD16)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/ADC_CLK"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1G-PL17D-PadD3)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1A-NC-PadK16)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1E-PR44D-PadR17)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U18-RFU-Pad7)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1J-~{TX0}-PadW14)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U3B-RFU-PadB5)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-+1V8"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/~{TRIGGER}"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(J3-SBU2-PadB8)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1G-PL32A-PadG3)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U5-LnB-Pad19)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/FPGA_CCLK"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1H-PB4A{slash}D7{slash}IO7-PadR1)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/FPGA_TDO"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(J7-Pin_92-Pad92)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D10-A)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1C-PT56B-PadC14)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1G-PL17B-PadD5)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(U21-LX)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-+1V2"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U5-SBU2-Pad14)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(J7-Pin_97-Pad97)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/FPGA_TMS"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/FPGA_DONE"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(Q7A-G)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(Q1-S)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(F1-Pad1)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/SU_LED_G"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1B-PT27A-PadC9)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1G-PL26C-PadD2)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U9-ID-Pad1)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1G-PL29C-PadH5)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/PHY.ID_SDA"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1F-PL41B-PadJ1)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U15B-RFU-PadB5)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1B-PT11A-PadC6)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1E-PR35A-PadL20)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/~{BITRAM_CS}"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/~{FLASH_CS}"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/ADC_DAT"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(C26-Pad1)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U14B-RFU-PadC5)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1D-PR11C-PadE16)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(J4-Pin_7-Pad7)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/PHY.TERMPW_EN"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1I-VCCTX1-PadT10)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D9-A)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/FLASH_CIPO"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/Power & Mechanical/SEPIC_GOOD"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(R46-Pad4)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1I-~{TX0}-PadW5)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D2-A)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(U13-SS)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U5-AMSEL-Pad8)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1D-PR20B-PadH17)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U14B-RFU-PadB5)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/~{DFU_TRIG}"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U18-RFU-Pad3)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/ADC_CH"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D5-A)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(J7-Pin_75-Pad75)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1I-~{TX1}-PadW9)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-+5V"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/DFU"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1H-PB18A{slash}~{WRITE}-PadT3)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1I-TX1-PadW8)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(U23-FB)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U3B-RFU-PadA5)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(Q10B-G)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(J7-Pin_12-Pad12)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/SU_SWCLK"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U15B-RFU-PadA5)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1C-PT47B-PadE12)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/FLASH_COPI"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1F-PL41A-PadK2)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(J4-Pin_6-Pad6)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(J7-Pin_76-Pad76)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U5-~{LnA}-Pad15)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/Power & Mechanical/ADC_REF"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/~{FPGA_PROG}"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1C-PT85A-PadA19)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D11-A)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(U13-FB)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1A-NC-PadK17)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U21-NC-Pad1)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(J7-Pin_25-Pad25)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(Q8-G)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D4-A)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1C-PT76A-PadC16)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1B-PT13B-PadD8)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1C-PT71A-PadD15)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1C-PT47A-PadD12)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1C-PT85B-PadB20)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(J7-Pin_93-Pad93)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/FPGA_TDI"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1B-PT38B-PadC11)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U3B-RFU-PadA2)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1B-PT6B-PadD6)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(J7-Pin_88-Pad88)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1C-PT42B-PadE11)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U5-~{LnC}-Pad20)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1E-PR68D-PadT17)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D7-A)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1F-PL38A-PadJ4)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(J7-Pin_20-Pad20)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1B-PT9B-PadD7)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1G-PL32B-PadF3)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(Q3-G)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/~{FPGA_INIT}"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(C89-Pad1)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(U23-PG)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1I-RX0-PadY5)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1I-REFCLK-PadY11)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U14B-RFU-PadC2)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(X1-NC-Pad2)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1C-PT69B-PadC15)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/FPGA_LED3"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1G-PL14A-PadC4)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1F-PL59C-PadN4)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1D-PR17C-PadG16)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1C-PT53A-PadD13)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1E-PR68A-PadU18)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1F-PL59B-PadN5)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-+3V3"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1F-PL38D-PadK3)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1G-PL29D-PadH3)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1E-PR41D-PadP17)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1J-TX0-PadW13)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(Q2-G)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(U16-BIAS)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1B-PT20A-PadD9)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(J7-Pin_79-Pad79)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/Power & Mechanical/SEPIC_SW"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(U17-BIAS)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1F-PL68A-PadP1)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/FBIT_CS"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U14B-RFU-PadA2)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U14B-RFU-PadA5)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D8-A)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(U13-VCC)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/~{FPGA_HOLD}"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(U13-RT)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1I-VCCTX0-PadT7)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(Q6-G)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1C-PT58B-PadE14)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D3-A)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U5-SBU1-Pad13)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1G-PL17A-PadE4)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(U20-BIAS)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1G-PL29B-PadG5)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/FPGA_LED5"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1B-PT9A-PadE7)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/PHY.~{PHY_PRSNT}"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1G-PL23B-PadB1)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(U9-RBIAS)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(J7-Pin_91-Pad91)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1J-~{RX0}-PadY15)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1G-PL20D-PadF5)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/~{SU_RST}"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-VCC"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1E-PR38A-PadL16)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U15B-RFU-PadC2)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1C-PT53B-PadE13)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1E-PR41A-PadN16)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1I-VCCRX1-PadT9)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D6-A)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(J4-Pin_8-Pad8)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1B-PT6A-PadE6)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1B-PT13A-PadE8)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(J7-Pin_81-Pad81)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/SU_SWDIO"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(Q4-G)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(J6-SHIELD)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1E-PR38C-PadL18)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(J7-Pin_14-Pad14)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(J7-Pin_26-Pad26)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1F-PL62A-PadN3)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/FPGA_LED2"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(J7-Pin_74-Pad74)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/Power & Mechanical/PSU_EN"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/FPGA_LED1"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D12-K)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D15-A)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/UBIT_CS"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(J7-Pin_82-Pad82)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(R14-Pad1)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D10-K)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D9-K)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1B-PT15A-PadC8)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(U21-FB)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/SU_CLK"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1E-PR68C-PadU16)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U5-LnC-Pad21)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(U4-~{MR})"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1C-PT44B-PadC12)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1B-PT18A-PadA7)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(J7-Pin_98-Pad98)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(J3-SBU1-PadA8)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U5-CSBU2-Pad12)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1G-PL29A-PadH4)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(J7-Pin_23-Pad23)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1G-PL20A-PadF4)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/PWR_PHY_3v3"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(Q6-D)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U2B-RFU-PadA5)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U2B-RFU-PadB5)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1C-PT51B-PadC13)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(J7-Pin_69-Pad69)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1F-PL59A-PadM4)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1F-PL38C-PadJ3)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(J7-Pin_27-Pad27)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1B-PT29B-PadE10)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1D-PR20D-PadJ16)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(R46-Pad7)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1H-PB4B{slash}D6{slash}IO6-PadT1)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(X3-NC-Pad2)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(J7-Pin_24-Pad24)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1I-TX0-PadW4)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U5-~{LnD}-Pad23)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(F2-Pad1)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1A-RESERVED-PadW10)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1C-PT78B-PadC17)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1C-PT56A-PadA14)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1F-PL38B-PadJ5)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/FPGA_CFG0"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/SU_ATTN"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(J8-Pin_7-Pad7)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1G-PL17C-PadC3)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1G-PL14B-PadB4)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(Q9-D)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(J7-Pin_80-Pad80)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-VDC"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1E-PR65D-PadT18)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(J7-Pin_87-Pad87)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1C-PT42A-PadD11)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1G-PL20C-PadE5)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/~{PHY_PWR_EN}"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U5-LnD-Pad24)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1G-PL11D-PadC5)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(Q1-G)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1I-~{RX1}-PadY8)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(X2-OUT)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1I-VCCRX0-PadT8)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1B-PT29A-PadD10)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(J7-Pin_86-Pad86)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/Power & Mechanical/PHY_5v0_SW"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-GND"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1I-~{REFCLK}-PadY12)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1G-PL23D-PadC2)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U3B-RFU-PadC2)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/Power & Mechanical/PHY_3v3_SW"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1A-RESERVED-PadW11)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(Q8-D)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(R14-Pad2)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-+1V2A"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1E-PR68B-PadU17)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/FPGA_LED4"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1I-~{RX0}-PadY6)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1B-PT11B-PadC7)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1G-PL26A-PadC1)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1E-PR53A-PadT16)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U2B-RFU-PadA2)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1J-RX0-PadY14)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1E-PR44C-PadR16)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/PWR_PHY_5v0"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1D-PR11D-PadF16)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D11-K)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(Q9-G)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1E-PR35C-PadL19)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D13-A)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(Q10A-G)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U15B-RFU-PadA2)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/SU_LED_R"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(X4-OUT)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U9-CPEN-Pad7)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1F-PL41D-PadK1)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1I-RX1-PadY7)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/FPGA_CFG1"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(J7-Pin_94-Pad94)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/FPGA_COPI"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U5-LnA-Pad16)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1B-PT20B-PadE9)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1H-PB15B{slash}DOUT{slash}~{CSO}-PadR3)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1F-PL59D-PadP5)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(J7-Pin_28-Pad28)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/FPGA_TCK"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/Power & Mechanical/SEPIC_OUT"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D12-A)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(R46-Pad2)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(J7-Pin_85-Pad85)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1B-PT31B-PadC10)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1C-PT80A-PadA17)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U1D-PR17D-PadH16)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U15B-RFU-PadC5)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-unconnected-(U3B-RFU-PadC5)"
      },
      {
        "netclass": "Board_2-90Ω",
        "pattern": "Board_2-/USB Frontend/RX*"
      },
      {
        "netclass": "Board_2-90Ω",
        "pattern": "Board_2-/USB Frontend/TX*"
      },
      {
        "netclass": "Board_2-90Ω",
        "pattern": "Board_2-/USB Frontend/SS*"
      },
      {
        "netclass": "Board_2-90Ω",
        "pattern": "Board_2-/USB Frontend/D*"
      },
      {
        "netclass": "Board_2-HyperRAM",
        "pattern": "Board_2-/RAM.*"
      },
      {
        "netclass": "Board_2-SCSI",
        "pattern": "Board_2-/PHY.DB*"
      },
      {
        "netclass": "Board_2-ULPI",
        "pattern": "Board_2-/USB Frontend/PHY_BUS.*"
      },
      {
        "netclass": "Board_2-LVDS_CLK",
        "pattern": "Board_2-/SYSCLK*"
      },
      {
        "netclass": "Board_2-LVDS_CLK",
        "pattern": "Board_2-/*/REFCLK*"
      },
      {
        "netclass": "Board_2-SDCARD",
        "pattern": "Board_2-/SDCARD.*"
      },
      {
        "netclass": "Board_2-Analog",
        "pattern": "Board_2-/*/PHY_*_SENSE"
      },
      {
        "netclass": "Board_2-SCSI",
        "pattern": "Board_2-/PHY.DP*"
      },
      {
        "netclass": "Board_2-SCSI",
        "pattern": "Board_2-/PHY.(REQ|ATN|BSY|ACK|MSG|SEL|RST|I{slash}O|C{slash}D)"
      }
    ]
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "plot": "",
      "pos_files": "",
      "specctra_dsn": "",
      "step": "",
      "svg": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "legacy_lib_dir": "",
    "legacy_lib_list": []
  },
  "sheets": [],
  "text_variables": {}
}
