#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Aug 17 22:36:35 2019
# Process ID: 7712
# Current directory: C:/csproject2019_group10/thinpad_top-rev.3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7132 C:\csproject2019_group10\thinpad_top-rev.3\thinpad_top.xpr
# Log file: C:/csproject2019_group10/thinpad_top-rev.3/vivado.log
# Journal file: C:/csproject2019_group10/thinpad_top-rev.3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/yilin/Desktop/csproject2019_group10/thinpad_top-rev.3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 641.992 ; gain = 83.488
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/28F640P30.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/28F640P30.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
set_property top thinpad_min_sopc_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top thinpad_min_sopc [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'thinpad_min_sopc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj thinpad_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/isnt_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/thinpad_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_min_sopc_tb
ERROR: [VRFC 10-3805] use of undefined macro 'RstEnable' [C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/tb.sv:36]
ERROR: [VRFC 10-1412] syntax error near ; [C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/tb.sv:36]
ERROR: [VRFC 10-3805] use of undefined macro 'RstDisable' [C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/tb.sv:37]
ERROR: [VRFC 10-1412] syntax error near ; [C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/tb.sv:37]
ERROR: [VRFC 10-2865] module 'thinpad_min_sopc_tb' ignored due to previous errors [C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/tb.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'thinpad_min_sopc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj thinpad_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/isnt_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/thinpad_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_min_sopc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot thinpad_min_sopc_tb_behav xil_defaultlib.thinpad_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.thinpad_min_sopc
Compiling module xil_defaultlib.thinpad_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot thinpad_min_sopc_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim/xsim.dir/thinpad_min_sopc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim/xsim.dir/thinpad_min_sopc_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Aug 17 22:41:22 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 82.879 ; gain = 1.508
INFO: [Common 17-206] Exiting Webtalk at Sat Aug 17 22:41:22 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 717.629 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "thinpad_min_sopc_tb_behav -key {Behavioral:sim_1:Functional:thinpad_min_sopc_tb} -tclbatch {thinpad_min_sopc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source thinpad_min_sopc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File inst_rom.data referenced on C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/isnt_rom.v at line 36 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'thinpad_min_sopc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 742.281 ; gain = 24.652
run 10 us
run 20 us
run 20 us
run 20 us
run 100 us
run 100 us
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 788.250 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'thinpad_min_sopc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj thinpad_min_sopc_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot thinpad_min_sopc_tb_behav xil_defaultlib.thinpad_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File inst_rom.data referenced on C:/csproject2019_group10/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/isnt_rom.v at line 36 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 792.215 ; gain = 3.965
run 1 s
run 1000 ns
