

================================================================
== Vivado HLS Report for 'LFSR'
================================================================
* Date:           Fri Dec 24 03:52:50 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        PRNumGen.prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.677|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     72|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     15|
|Register         |        -|      -|      33|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      33|     87|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |tmp1_fu_302_p2   |    xor   |      0|  0|   2|           1|           1|
    |tmp2_fu_308_p2   |    xor   |      0|  0|   2|           1|           1|
    |xor_1_fu_216_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_2_fu_254_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_3_fu_278_p2  |    xor   |      0|  0|   2|           2|           2|
    |xor_s_fu_314_p2  |    xor   |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|  72|          69|          69|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------+----+-----------+-----+-----------+
    | Name | LUT| Input Size| Bits| Total Bits|
    +------+----+-----------+-----+-----------+
    |rnum  |  15|          3|   32|         96|
    +------+----+-----------+-----+-----------+
    |Total |  15|          3|   32|         96|
    +------+----+-----------+-----+-----------+

    * Register: 
    +-----------+----+----+-----+-----------+
    |    Name   | FF | LUT| Bits| Const Bits|
    +-----------+----+----+-----+-----------+
    |ap_CS_fsm  |   1|   0|    1|          0|
    |rnum       |  32|   0|   32|          0|
    +-----------+----+----+-----+-----------+
    |Total      |  33|   0|   33|          0|
    +-----------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |     LFSR     | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |     LFSR     | return value |
|ap_start      |  in |    1| ap_ctrl_hs |     LFSR     | return value |
|ap_done       | out |    1| ap_ctrl_hs |     LFSR     | return value |
|ap_idle       | out |    1| ap_ctrl_hs |     LFSR     | return value |
|ap_ready      | out |    1| ap_ctrl_hs |     LFSR     | return value |
|rstn          |  in |    1|   ap_none  |     rstn     |    scalar    |
|w_en          |  in |    1|   ap_none  |     w_en     |    scalar    |
|d_in          |  in |   32|   ap_none  |     d_in     |    scalar    |
|d_out         | out |   32|   ap_vld   |     d_out    |    pointer   |
|d_out_ap_vld  | out |    1|   ap_vld   |     d_out    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

