# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../ahb_lite.srcs/sources_1/imports/sim" --include "../../../../ahb_lite.srcs/sim_1/imports/sim" \
"../../../../ahb_lite.srcs/sources_1/imports/design/ahb_decoder_s3.v" \
"../../../../ahb_lite.srcs/sources_1/imports/design/ahb_default_slave.v" \
"../../../../ahb_lite.srcs/sources_1/imports/design/ahb_lite_s3.v" \
"../../../../ahb_lite.srcs/sources_1/imports/design/ahb_s2m_s3.v" \
"../../../../ahb_lite.srcs/sources_1/imports/sim/bfm_ahb.v" \
"../../../../ahb_lite.srcs/sources_1/imports/design/mem_ahb.v" \
"../../../../ahb_lite.srcs/sim_1/imports/sim/top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
