Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "F:/Workspace/ASM/Hard/ZPC/t_PC_isim_beh.exe" -prj "F:/Workspace/ASM/Hard/ZPC/t_PC_beh.prj" "work.t_PC" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "F:/Workspace/ASM/Hard/ZPC/ipcore_dir/CM.v" into library work
Analyzing Verilog file "F:/Workspace/ASM/Hard/ZPC/ipcore_dir/VM.v" into library work
Analyzing Verilog file "F:/Workspace/ASM/Hard/ZPC/../VGA/char.v" into library work
Analyzing Verilog file "F:/Workspace/ASM/Hard/ZPC/ipcore_dir/BB.v" into library work
Analyzing Verilog file "F:/Workspace/ASM/Hard/ZPC/async.v" into library work
Analyzing Verilog file "F:/Workspace/ASM/Hard/ZPC/../TTY/VGA.v" into library work
Analyzing Verilog file "F:/Workspace/ASM/Hard/ZPC/../TTY/KB.v" into library work
Analyzing Verilog file "F:/Workspace/ASM/Hard/ZPC/../CPU/Ctrl.v" into library work
Analyzing Verilog file "F:/Workspace/ASM/Hard/ZPC/../TTY/tty.v" into library work
WARNING:HDLCompiler:327 - "F:/Workspace/ASM/Hard/ZPC/../TTY/tty.v" Line 47: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "F:/Workspace/ASM/Hard/ZPC/../Mem/Mem16.v" into library work
Analyzing Verilog file "F:/Workspace/ASM/Hard/ZPC/../CPU/CPU.v" into library work
WARNING:HDLCompiler:327 - "F:/Workspace/ASM/Hard/ZPC/../CPU/CPU.v" Line 102: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "F:/Workspace/ASM/Hard/ZPC/../CPU/CPU.v" Line 283: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "F:/Workspace/ASM/Hard/ZPC/PC.v" into library work
Analyzing Verilog file "F:/Workspace/ASM/Hard/ZPC/t_PC.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1330 - "F:/Workspace/ASM/Hard/ZPC/async.v" Line 131: Function log2 has no return value assignment
WARNING:HDLCompiler:1016 - "F:/Workspace/ASM/Hard/ZPC/t_PC.v" Line 45: Port ps2_clk is not connected to this instance
WARNING:HDLCompiler:1016 - "F:/Workspace/ASM/Hard/ZPC/PC.v" Line 64: Port rst is not connected to this instance
WARNING:HDLCompiler:327 - "F:/Workspace/ASM/Hard/ZPC/../CPU/CPU.v" Line 102: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "F:/Workspace/ASM/Hard/ZPC/../CPU/CPU.v" Line 283: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:189 - "F:/Workspace/ASM/Hard/ZPC/PC.v" Line 67: Size mismatch in connection of port <Memread>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:/Workspace/ASM/Hard/ZPC/PC.v" Line 68: Size mismatch in connection of port <Memwrite>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:/Workspace/ASM/Hard/ZPC/PC.v" Line 70: Size mismatch in connection of port <Addrin>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:327 - "F:/Workspace/ASM/Hard/ZPC/../TTY/tty.v" Line 47: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:1016 - "F:/Workspace/ASM/Hard/ZPC/../TTY/tty.v" Line 63: Port reset is not connected to this instance
WARNING:HDLCompiler:1016 - "F:/Workspace/ASM/Hard/ZPC/../TTY/tty.v" Line 77: Port RxD_idle is not connected to this instance
WARNING:HDLCompiler:189 - "F:/Workspace/ASM/Hard/ZPC/../TTY/tty.v" Line 57: Size mismatch in connection of port <BUS>. Formal port size is 32-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "F:/Workspace/ASM/Hard/ZPC/../TTY/VGA.v" Line 74: Size mismatch in connection of port <wea>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:/Workspace/ASM/Hard/ZPC/../TTY/VGA.v" Line 75: Size mismatch in connection of port <addra>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:/Workspace/ASM/Hard/ZPC/../TTY/VGA.v" Line 76: Size mismatch in connection of port <dina>. Formal port size is 8-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:/Workspace/ASM/Hard/ZPC/../TTY/VGA.v" Line 85: Size mismatch in connection of port <wea>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:/Workspace/ASM/Hard/ZPC/../TTY/VGA.v" Line 86: Size mismatch in connection of port <addra>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:/Workspace/ASM/Hard/ZPC/../TTY/VGA.v" Line 87: Size mismatch in connection of port <dina>. Formal port size is 8-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module Rshifter
Compiling module Lshifter
Compiling module Ctrl
Compiling module CPU
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module BB
Compiling module Mem16
Compiling module clock_divider
Compiling module clock_manager
Compiling module vga_controller_640_60
Compiling module layer_compositor
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module VM
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module CM
Compiling module char
Compiling module VGA
Compiling module ps2_keyboard_interface
Compiling module BaudTickGen(ClkFrequency=5000000...
Compiling module async_transmitter_default
Compiling module BaudTickGen(ClkFrequency=5000000...
WARNING:HDLCompiler:1330 - "F:/Workspace/ASM/Hard/ZPC/async.v" Line 131: Function log2 has no return value assignment
Compiling module async_receiver_default
Compiling module tty
Compiling module PC
Compiling module t_PC
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 21 sub-compilation(s) to finish...
Compiled 35 Verilog Units
Built simulation executable F:/Workspace/ASM/Hard/ZPC/t_PC_isim_beh.exe
Fuse Memory Usage: 36320 KB
Fuse CPU Usage: 811 ms
