/*
 * stm32f411.h
 *
 *  Created on: Apr 10, 2024
 *      Author: MrIro
 */


#ifndef INC_STM32F411XX_H_
#define INC_STM32F411XX_H_

/*
 * Base addresses of Flash, ROM and SRAM memories
 */

#define FLASH_BASEADDR				0x08000000U
#define SRAM_BASEADDR				0x20000000U
#define ROM_BASEADDR	 			0x1FFF0000U

/*
 * Base addresses of AHBx Bus Peripheral
 */

#define PERIPH_BASE					0x40000000U
#define APB1PERIPH_BASE				PERIPH_BASE
#define APB2PERIPH_BASE				0x40010000U
#define AHB1PERIPH_BASE				0x40020000U
#define AHB2PERIPH_BASE				0x50000000U

/*
 * AHB1 peripheral base addresses
 */

#define GPIOA_BASEADDR			(AHB1PERIPH_BASE + 0x0000)
#define GPIOB_BASEADDR			(AHB1PERIPH_BASE + 0x0400)
#define GPIOC_BASEADDR			(AHB1PERIPH_BASE + 0x0800)
#define GPIOD_BASEADDR			(AHB1PERIPH_BASE + 0x0C00)
#define GPIOE_BASEADDR			(AHB1PERIPH_BASE + 0x1000)
#define GPIOH_BASEADDR			(AHB1PERIPH_BASE + 0x1C00)






#endif /* INC_STM32F411XX_H_ */
