;buildInfoPackage: chisel3, version: 3.1.6, scalaVersion: 2.11.12, sbtVersion: 1.1.1, builtAtString: 2018-12-21 23:42:51.273, builtAtMillis: 1545435771273
circuit Top : 
  module CtlPath : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip dcpath : {halt : UInt<1>}, imem : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}, dmem : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}, flip dat : {dec_inst : UInt<32>, exe_br_eq : UInt<1>, exe_br_lt : UInt<1>, exe_br_ltu : UInt<1>, exe_br_type : UInt<4>, mem_ctrl_dmem_val : UInt<1>, csr_eret : UInt<1>}, ctl : {dec_stall : UInt<1>, full_stall : UInt<1>, exe_pc_sel : UInt<2>, br_type : UInt<4>, if_kill : UInt<1>, dec_kill : UInt<1>, op1_sel : UInt<2>, op2_sel : UInt<3>, alu_fun : UInt<4>, wb_sel : UInt<2>, rf_wen : UInt<1>, mem_val : UInt<1>, mem_fcn : UInt<2>, mem_typ : UInt<3>, csr_cmd : UInt<3>, fencei : UInt<1>, pipeline_kill : UInt<1>, mem_exception : UInt<1>}}
    
    io.ctl.mem_exception is invalid @[Cpath.scala 57:6]
    io.ctl.pipeline_kill is invalid @[Cpath.scala 57:6]
    io.ctl.fencei is invalid @[Cpath.scala 57:6]
    io.ctl.csr_cmd is invalid @[Cpath.scala 57:6]
    io.ctl.mem_typ is invalid @[Cpath.scala 57:6]
    io.ctl.mem_fcn is invalid @[Cpath.scala 57:6]
    io.ctl.mem_val is invalid @[Cpath.scala 57:6]
    io.ctl.rf_wen is invalid @[Cpath.scala 57:6]
    io.ctl.wb_sel is invalid @[Cpath.scala 57:6]
    io.ctl.alu_fun is invalid @[Cpath.scala 57:6]
    io.ctl.op2_sel is invalid @[Cpath.scala 57:6]
    io.ctl.op1_sel is invalid @[Cpath.scala 57:6]
    io.ctl.dec_kill is invalid @[Cpath.scala 57:6]
    io.ctl.if_kill is invalid @[Cpath.scala 57:6]
    io.ctl.br_type is invalid @[Cpath.scala 57:6]
    io.ctl.exe_pc_sel is invalid @[Cpath.scala 57:6]
    io.ctl.full_stall is invalid @[Cpath.scala 57:6]
    io.ctl.dec_stall is invalid @[Cpath.scala 57:6]
    io.dat.csr_eret is invalid @[Cpath.scala 57:6]
    io.dat.mem_ctrl_dmem_val is invalid @[Cpath.scala 57:6]
    io.dat.exe_br_type is invalid @[Cpath.scala 57:6]
    io.dat.exe_br_ltu is invalid @[Cpath.scala 57:6]
    io.dat.exe_br_lt is invalid @[Cpath.scala 57:6]
    io.dat.exe_br_eq is invalid @[Cpath.scala 57:6]
    io.dat.dec_inst is invalid @[Cpath.scala 57:6]
    io.dmem.resp.bits.data is invalid @[Cpath.scala 57:6]
    io.dmem.resp.valid is invalid @[Cpath.scala 57:6]
    io.dmem.req.bits.typ is invalid @[Cpath.scala 57:6]
    io.dmem.req.bits.fcn is invalid @[Cpath.scala 57:6]
    io.dmem.req.bits.data is invalid @[Cpath.scala 57:6]
    io.dmem.req.bits.addr is invalid @[Cpath.scala 57:6]
    io.dmem.req.valid is invalid @[Cpath.scala 57:6]
    io.dmem.req.ready is invalid @[Cpath.scala 57:6]
    io.imem.resp.bits.data is invalid @[Cpath.scala 57:6]
    io.imem.resp.valid is invalid @[Cpath.scala 57:6]
    io.imem.req.bits.typ is invalid @[Cpath.scala 57:6]
    io.imem.req.bits.fcn is invalid @[Cpath.scala 57:6]
    io.imem.req.bits.data is invalid @[Cpath.scala 57:6]
    io.imem.req.bits.addr is invalid @[Cpath.scala 57:6]
    io.imem.req.valid is invalid @[Cpath.scala 57:6]
    io.imem.req.ready is invalid @[Cpath.scala 57:6]
    io.dcpath.halt is invalid @[Cpath.scala 57:6]
    node _T_232 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_233 = eq(UInt<14>("h02003"), _T_232) @[Lookup.scala 9:38]
    node _T_236 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_237 = eq(UInt<2>("h03"), _T_236) @[Lookup.scala 9:38]
    node _T_240 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_241 = eq(UInt<15>("h04003"), _T_240) @[Lookup.scala 9:38]
    node _T_244 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_245 = eq(UInt<13>("h01003"), _T_244) @[Lookup.scala 9:38]
    node _T_248 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_249 = eq(UInt<15>("h05003"), _T_248) @[Lookup.scala 9:38]
    node _T_252 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_253 = eq(UInt<14>("h02023"), _T_252) @[Lookup.scala 9:38]
    node _T_256 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_257 = eq(UInt<6>("h023"), _T_256) @[Lookup.scala 9:38]
    node _T_260 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_261 = eq(UInt<13>("h01023"), _T_260) @[Lookup.scala 9:38]
    node _T_264 = and(io.dat.dec_inst, UInt<7>("h07f")) @[Lookup.scala 9:38]
    node _T_265 = eq(UInt<5>("h017"), _T_264) @[Lookup.scala 9:38]
    node _T_268 = and(io.dat.dec_inst, UInt<7>("h07f")) @[Lookup.scala 9:38]
    node _T_269 = eq(UInt<6>("h037"), _T_268) @[Lookup.scala 9:38]
    node _T_272 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_273 = eq(UInt<5>("h013"), _T_272) @[Lookup.scala 9:38]
    node _T_276 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_277 = eq(UInt<15>("h07013"), _T_276) @[Lookup.scala 9:38]
    node _T_280 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_281 = eq(UInt<15>("h06013"), _T_280) @[Lookup.scala 9:38]
    node _T_284 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_285 = eq(UInt<15>("h04013"), _T_284) @[Lookup.scala 9:38]
    node _T_288 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_289 = eq(UInt<14>("h02013"), _T_288) @[Lookup.scala 9:38]
    node _T_292 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_293 = eq(UInt<14>("h03013"), _T_292) @[Lookup.scala 9:38]
    node _T_296 = and(io.dat.dec_inst, UInt<32>("h0fc00707f")) @[Lookup.scala 9:38]
    node _T_297 = eq(UInt<13>("h01013"), _T_296) @[Lookup.scala 9:38]
    node _T_300 = and(io.dat.dec_inst, UInt<32>("h0fc00707f")) @[Lookup.scala 9:38]
    node _T_301 = eq(UInt<31>("h040005013"), _T_300) @[Lookup.scala 9:38]
    node _T_304 = and(io.dat.dec_inst, UInt<32>("h0fc00707f")) @[Lookup.scala 9:38]
    node _T_305 = eq(UInt<15>("h05013"), _T_304) @[Lookup.scala 9:38]
    node _T_308 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 9:38]
    node _T_309 = eq(UInt<13>("h01033"), _T_308) @[Lookup.scala 9:38]
    node _T_312 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 9:38]
    node _T_313 = eq(UInt<6>("h033"), _T_312) @[Lookup.scala 9:38]
    node _T_316 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 9:38]
    node _T_317 = eq(UInt<31>("h040000033"), _T_316) @[Lookup.scala 9:38]
    node _T_320 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 9:38]
    node _T_321 = eq(UInt<14>("h02033"), _T_320) @[Lookup.scala 9:38]
    node _T_324 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 9:38]
    node _T_325 = eq(UInt<14>("h03033"), _T_324) @[Lookup.scala 9:38]
    node _T_328 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 9:38]
    node _T_329 = eq(UInt<15>("h07033"), _T_328) @[Lookup.scala 9:38]
    node _T_332 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 9:38]
    node _T_333 = eq(UInt<15>("h06033"), _T_332) @[Lookup.scala 9:38]
    node _T_336 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 9:38]
    node _T_337 = eq(UInt<15>("h04033"), _T_336) @[Lookup.scala 9:38]
    node _T_340 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 9:38]
    node _T_341 = eq(UInt<31>("h040005033"), _T_340) @[Lookup.scala 9:38]
    node _T_344 = and(io.dat.dec_inst, UInt<32>("h0fe00707f")) @[Lookup.scala 9:38]
    node _T_345 = eq(UInt<15>("h05033"), _T_344) @[Lookup.scala 9:38]
    node _T_348 = and(io.dat.dec_inst, UInt<7>("h07f")) @[Lookup.scala 9:38]
    node _T_349 = eq(UInt<7>("h06f"), _T_348) @[Lookup.scala 9:38]
    node _T_352 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_353 = eq(UInt<7>("h067"), _T_352) @[Lookup.scala 9:38]
    node _T_356 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_357 = eq(UInt<7>("h063"), _T_356) @[Lookup.scala 9:38]
    node _T_360 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_361 = eq(UInt<13>("h01063"), _T_360) @[Lookup.scala 9:38]
    node _T_364 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_365 = eq(UInt<15>("h05063"), _T_364) @[Lookup.scala 9:38]
    node _T_368 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_369 = eq(UInt<15>("h07063"), _T_368) @[Lookup.scala 9:38]
    node _T_372 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_373 = eq(UInt<15>("h04063"), _T_372) @[Lookup.scala 9:38]
    node _T_376 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_377 = eq(UInt<15>("h06063"), _T_376) @[Lookup.scala 9:38]
    node _T_380 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_381 = eq(UInt<15>("h05073"), _T_380) @[Lookup.scala 9:38]
    node _T_384 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_385 = eq(UInt<15>("h06073"), _T_384) @[Lookup.scala 9:38]
    node _T_388 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_389 = eq(UInt<13>("h01073"), _T_388) @[Lookup.scala 9:38]
    node _T_392 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_393 = eq(UInt<14>("h02073"), _T_392) @[Lookup.scala 9:38]
    node _T_396 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_397 = eq(UInt<14>("h03073"), _T_396) @[Lookup.scala 9:38]
    node _T_400 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_401 = eq(UInt<15>("h07073"), _T_400) @[Lookup.scala 9:38]
    node _T_404 = and(io.dat.dec_inst, UInt<32>("h0ffffffff")) @[Lookup.scala 9:38]
    node _T_405 = eq(UInt<7>("h073"), _T_404) @[Lookup.scala 9:38]
    node _T_408 = and(io.dat.dec_inst, UInt<32>("h0ffffffff")) @[Lookup.scala 9:38]
    node _T_409 = eq(UInt<30>("h030200073"), _T_408) @[Lookup.scala 9:38]
    node _T_412 = and(io.dat.dec_inst, UInt<32>("h0ffffffff")) @[Lookup.scala 9:38]
    node _T_413 = eq(UInt<31>("h07b200073"), _T_412) @[Lookup.scala 9:38]
    node _T_416 = and(io.dat.dec_inst, UInt<32>("h0ffffffff")) @[Lookup.scala 9:38]
    node _T_417 = eq(UInt<21>("h0100073"), _T_416) @[Lookup.scala 9:38]
    node _T_420 = and(io.dat.dec_inst, UInt<32>("h0ffffffff")) @[Lookup.scala 9:38]
    node _T_421 = eq(UInt<29>("h010500073"), _T_420) @[Lookup.scala 9:38]
    node _T_424 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_425 = eq(UInt<13>("h0100f"), _T_424) @[Lookup.scala 9:38]
    node _T_428 = and(io.dat.dec_inst, UInt<15>("h0707f")) @[Lookup.scala 9:38]
    node _T_429 = eq(UInt<4>("h0f"), _T_428) @[Lookup.scala 9:38]
    node _T_430 = mux(_T_429, UInt<1>("h01"), UInt<1>("h00")) @[Lookup.scala 11:37]
    node _T_431 = mux(_T_425, UInt<1>("h01"), _T_430) @[Lookup.scala 11:37]
    node _T_432 = mux(_T_421, UInt<1>("h01"), _T_431) @[Lookup.scala 11:37]
    node _T_433 = mux(_T_417, UInt<1>("h01"), _T_432) @[Lookup.scala 11:37]
    node _T_434 = mux(_T_413, UInt<1>("h01"), _T_433) @[Lookup.scala 11:37]
    node _T_435 = mux(_T_409, UInt<1>("h01"), _T_434) @[Lookup.scala 11:37]
    node _T_436 = mux(_T_405, UInt<1>("h01"), _T_435) @[Lookup.scala 11:37]
    node _T_437 = mux(_T_401, UInt<1>("h01"), _T_436) @[Lookup.scala 11:37]
    node _T_438 = mux(_T_397, UInt<1>("h01"), _T_437) @[Lookup.scala 11:37]
    node _T_439 = mux(_T_393, UInt<1>("h01"), _T_438) @[Lookup.scala 11:37]
    node _T_440 = mux(_T_389, UInt<1>("h01"), _T_439) @[Lookup.scala 11:37]
    node _T_441 = mux(_T_385, UInt<1>("h01"), _T_440) @[Lookup.scala 11:37]
    node _T_442 = mux(_T_381, UInt<1>("h01"), _T_441) @[Lookup.scala 11:37]
    node _T_443 = mux(_T_377, UInt<1>("h01"), _T_442) @[Lookup.scala 11:37]
    node _T_444 = mux(_T_373, UInt<1>("h01"), _T_443) @[Lookup.scala 11:37]
    node _T_445 = mux(_T_369, UInt<1>("h01"), _T_444) @[Lookup.scala 11:37]
    node _T_446 = mux(_T_365, UInt<1>("h01"), _T_445) @[Lookup.scala 11:37]
    node _T_447 = mux(_T_361, UInt<1>("h01"), _T_446) @[Lookup.scala 11:37]
    node _T_448 = mux(_T_357, UInt<1>("h01"), _T_447) @[Lookup.scala 11:37]
    node _T_449 = mux(_T_353, UInt<1>("h01"), _T_448) @[Lookup.scala 11:37]
    node _T_450 = mux(_T_349, UInt<1>("h01"), _T_449) @[Lookup.scala 11:37]
    node _T_451 = mux(_T_345, UInt<1>("h01"), _T_450) @[Lookup.scala 11:37]
    node _T_452 = mux(_T_341, UInt<1>("h01"), _T_451) @[Lookup.scala 11:37]
    node _T_453 = mux(_T_337, UInt<1>("h01"), _T_452) @[Lookup.scala 11:37]
    node _T_454 = mux(_T_333, UInt<1>("h01"), _T_453) @[Lookup.scala 11:37]
    node _T_455 = mux(_T_329, UInt<1>("h01"), _T_454) @[Lookup.scala 11:37]
    node _T_456 = mux(_T_325, UInt<1>("h01"), _T_455) @[Lookup.scala 11:37]
    node _T_457 = mux(_T_321, UInt<1>("h01"), _T_456) @[Lookup.scala 11:37]
    node _T_458 = mux(_T_317, UInt<1>("h01"), _T_457) @[Lookup.scala 11:37]
    node _T_459 = mux(_T_313, UInt<1>("h01"), _T_458) @[Lookup.scala 11:37]
    node _T_460 = mux(_T_309, UInt<1>("h01"), _T_459) @[Lookup.scala 11:37]
    node _T_461 = mux(_T_305, UInt<1>("h01"), _T_460) @[Lookup.scala 11:37]
    node _T_462 = mux(_T_301, UInt<1>("h01"), _T_461) @[Lookup.scala 11:37]
    node _T_463 = mux(_T_297, UInt<1>("h01"), _T_462) @[Lookup.scala 11:37]
    node _T_464 = mux(_T_293, UInt<1>("h01"), _T_463) @[Lookup.scala 11:37]
    node _T_465 = mux(_T_289, UInt<1>("h01"), _T_464) @[Lookup.scala 11:37]
    node _T_466 = mux(_T_285, UInt<1>("h01"), _T_465) @[Lookup.scala 11:37]
    node _T_467 = mux(_T_281, UInt<1>("h01"), _T_466) @[Lookup.scala 11:37]
    node _T_468 = mux(_T_277, UInt<1>("h01"), _T_467) @[Lookup.scala 11:37]
    node _T_469 = mux(_T_273, UInt<1>("h01"), _T_468) @[Lookup.scala 11:37]
    node _T_470 = mux(_T_269, UInt<1>("h01"), _T_469) @[Lookup.scala 11:37]
    node _T_471 = mux(_T_265, UInt<1>("h01"), _T_470) @[Lookup.scala 11:37]
    node _T_472 = mux(_T_261, UInt<1>("h01"), _T_471) @[Lookup.scala 11:37]
    node _T_473 = mux(_T_257, UInt<1>("h01"), _T_472) @[Lookup.scala 11:37]
    node _T_474 = mux(_T_253, UInt<1>("h01"), _T_473) @[Lookup.scala 11:37]
    node _T_475 = mux(_T_249, UInt<1>("h01"), _T_474) @[Lookup.scala 11:37]
    node _T_476 = mux(_T_245, UInt<1>("h01"), _T_475) @[Lookup.scala 11:37]
    node _T_477 = mux(_T_241, UInt<1>("h01"), _T_476) @[Lookup.scala 11:37]
    node _T_478 = mux(_T_237, UInt<1>("h01"), _T_477) @[Lookup.scala 11:37]
    node cs_val_inst = mux(_T_233, UInt<1>("h01"), _T_478) @[Lookup.scala 11:37]
    node _T_479 = mux(_T_429, UInt<4>("h00"), UInt<4>("h00")) @[Lookup.scala 11:37]
    node _T_480 = mux(_T_425, UInt<4>("h00"), _T_479) @[Lookup.scala 11:37]
    node _T_481 = mux(_T_421, UInt<4>("h00"), _T_480) @[Lookup.scala 11:37]
    node _T_482 = mux(_T_417, UInt<4>("h00"), _T_481) @[Lookup.scala 11:37]
    node _T_483 = mux(_T_413, UInt<4>("h00"), _T_482) @[Lookup.scala 11:37]
    node _T_484 = mux(_T_409, UInt<4>("h00"), _T_483) @[Lookup.scala 11:37]
    node _T_485 = mux(_T_405, UInt<4>("h00"), _T_484) @[Lookup.scala 11:37]
    node _T_486 = mux(_T_401, UInt<4>("h00"), _T_485) @[Lookup.scala 11:37]
    node _T_487 = mux(_T_397, UInt<4>("h00"), _T_486) @[Lookup.scala 11:37]
    node _T_488 = mux(_T_393, UInt<4>("h00"), _T_487) @[Lookup.scala 11:37]
    node _T_489 = mux(_T_389, UInt<4>("h00"), _T_488) @[Lookup.scala 11:37]
    node _T_490 = mux(_T_385, UInt<4>("h00"), _T_489) @[Lookup.scala 11:37]
    node _T_491 = mux(_T_381, UInt<4>("h00"), _T_490) @[Lookup.scala 11:37]
    node _T_492 = mux(_T_377, UInt<4>("h06"), _T_491) @[Lookup.scala 11:37]
    node _T_493 = mux(_T_373, UInt<4>("h05"), _T_492) @[Lookup.scala 11:37]
    node _T_494 = mux(_T_369, UInt<4>("h04"), _T_493) @[Lookup.scala 11:37]
    node _T_495 = mux(_T_365, UInt<4>("h03"), _T_494) @[Lookup.scala 11:37]
    node _T_496 = mux(_T_361, UInt<4>("h01"), _T_495) @[Lookup.scala 11:37]
    node _T_497 = mux(_T_357, UInt<4>("h02"), _T_496) @[Lookup.scala 11:37]
    node _T_498 = mux(_T_353, UInt<4>("h08"), _T_497) @[Lookup.scala 11:37]
    node _T_499 = mux(_T_349, UInt<4>("h07"), _T_498) @[Lookup.scala 11:37]
    node _T_500 = mux(_T_345, UInt<4>("h00"), _T_499) @[Lookup.scala 11:37]
    node _T_501 = mux(_T_341, UInt<4>("h00"), _T_500) @[Lookup.scala 11:37]
    node _T_502 = mux(_T_337, UInt<4>("h00"), _T_501) @[Lookup.scala 11:37]
    node _T_503 = mux(_T_333, UInt<4>("h00"), _T_502) @[Lookup.scala 11:37]
    node _T_504 = mux(_T_329, UInt<4>("h00"), _T_503) @[Lookup.scala 11:37]
    node _T_505 = mux(_T_325, UInt<4>("h00"), _T_504) @[Lookup.scala 11:37]
    node _T_506 = mux(_T_321, UInt<4>("h00"), _T_505) @[Lookup.scala 11:37]
    node _T_507 = mux(_T_317, UInt<4>("h00"), _T_506) @[Lookup.scala 11:37]
    node _T_508 = mux(_T_313, UInt<4>("h00"), _T_507) @[Lookup.scala 11:37]
    node _T_509 = mux(_T_309, UInt<4>("h00"), _T_508) @[Lookup.scala 11:37]
    node _T_510 = mux(_T_305, UInt<4>("h00"), _T_509) @[Lookup.scala 11:37]
    node _T_511 = mux(_T_301, UInt<4>("h00"), _T_510) @[Lookup.scala 11:37]
    node _T_512 = mux(_T_297, UInt<4>("h00"), _T_511) @[Lookup.scala 11:37]
    node _T_513 = mux(_T_293, UInt<4>("h00"), _T_512) @[Lookup.scala 11:37]
    node _T_514 = mux(_T_289, UInt<4>("h00"), _T_513) @[Lookup.scala 11:37]
    node _T_515 = mux(_T_285, UInt<4>("h00"), _T_514) @[Lookup.scala 11:37]
    node _T_516 = mux(_T_281, UInt<4>("h00"), _T_515) @[Lookup.scala 11:37]
    node _T_517 = mux(_T_277, UInt<4>("h00"), _T_516) @[Lookup.scala 11:37]
    node _T_518 = mux(_T_273, UInt<4>("h00"), _T_517) @[Lookup.scala 11:37]
    node _T_519 = mux(_T_269, UInt<4>("h00"), _T_518) @[Lookup.scala 11:37]
    node _T_520 = mux(_T_265, UInt<4>("h00"), _T_519) @[Lookup.scala 11:37]
    node _T_521 = mux(_T_261, UInt<4>("h00"), _T_520) @[Lookup.scala 11:37]
    node _T_522 = mux(_T_257, UInt<4>("h00"), _T_521) @[Lookup.scala 11:37]
    node _T_523 = mux(_T_253, UInt<4>("h00"), _T_522) @[Lookup.scala 11:37]
    node _T_524 = mux(_T_249, UInt<4>("h00"), _T_523) @[Lookup.scala 11:37]
    node _T_525 = mux(_T_245, UInt<4>("h00"), _T_524) @[Lookup.scala 11:37]
    node _T_526 = mux(_T_241, UInt<4>("h00"), _T_525) @[Lookup.scala 11:37]
    node _T_527 = mux(_T_237, UInt<4>("h00"), _T_526) @[Lookup.scala 11:37]
    node cs_br_type = mux(_T_233, UInt<4>("h00"), _T_527) @[Lookup.scala 11:37]
    node _T_528 = mux(_T_429, UInt<2>("h00"), UInt<2>("h00")) @[Lookup.scala 11:37]
    node _T_529 = mux(_T_425, UInt<2>("h00"), _T_528) @[Lookup.scala 11:37]
    node _T_530 = mux(_T_421, UInt<2>("h00"), _T_529) @[Lookup.scala 11:37]
    node _T_531 = mux(_T_417, UInt<2>("h00"), _T_530) @[Lookup.scala 11:37]
    node _T_532 = mux(_T_413, UInt<2>("h00"), _T_531) @[Lookup.scala 11:37]
    node _T_533 = mux(_T_409, UInt<2>("h00"), _T_532) @[Lookup.scala 11:37]
    node _T_534 = mux(_T_405, UInt<2>("h00"), _T_533) @[Lookup.scala 11:37]
    node _T_535 = mux(_T_401, UInt<2>("h02"), _T_534) @[Lookup.scala 11:37]
    node _T_536 = mux(_T_397, UInt<2>("h00"), _T_535) @[Lookup.scala 11:37]
    node _T_537 = mux(_T_393, UInt<2>("h00"), _T_536) @[Lookup.scala 11:37]
    node _T_538 = mux(_T_389, UInt<2>("h00"), _T_537) @[Lookup.scala 11:37]
    node _T_539 = mux(_T_385, UInt<2>("h02"), _T_538) @[Lookup.scala 11:37]
    node _T_540 = mux(_T_381, UInt<2>("h02"), _T_539) @[Lookup.scala 11:37]
    node _T_541 = mux(_T_377, UInt<2>("h00"), _T_540) @[Lookup.scala 11:37]
    node _T_542 = mux(_T_373, UInt<2>("h00"), _T_541) @[Lookup.scala 11:37]
    node _T_543 = mux(_T_369, UInt<2>("h00"), _T_542) @[Lookup.scala 11:37]
    node _T_544 = mux(_T_365, UInt<2>("h00"), _T_543) @[Lookup.scala 11:37]
    node _T_545 = mux(_T_361, UInt<2>("h00"), _T_544) @[Lookup.scala 11:37]
    node _T_546 = mux(_T_357, UInt<2>("h00"), _T_545) @[Lookup.scala 11:37]
    node _T_547 = mux(_T_353, UInt<2>("h00"), _T_546) @[Lookup.scala 11:37]
    node _T_548 = mux(_T_349, UInt<2>("h00"), _T_547) @[Lookup.scala 11:37]
    node _T_549 = mux(_T_345, UInt<2>("h00"), _T_548) @[Lookup.scala 11:37]
    node _T_550 = mux(_T_341, UInt<2>("h00"), _T_549) @[Lookup.scala 11:37]
    node _T_551 = mux(_T_337, UInt<2>("h00"), _T_550) @[Lookup.scala 11:37]
    node _T_552 = mux(_T_333, UInt<2>("h00"), _T_551) @[Lookup.scala 11:37]
    node _T_553 = mux(_T_329, UInt<2>("h00"), _T_552) @[Lookup.scala 11:37]
    node _T_554 = mux(_T_325, UInt<2>("h00"), _T_553) @[Lookup.scala 11:37]
    node _T_555 = mux(_T_321, UInt<2>("h00"), _T_554) @[Lookup.scala 11:37]
    node _T_556 = mux(_T_317, UInt<2>("h00"), _T_555) @[Lookup.scala 11:37]
    node _T_557 = mux(_T_313, UInt<2>("h00"), _T_556) @[Lookup.scala 11:37]
    node _T_558 = mux(_T_309, UInt<2>("h00"), _T_557) @[Lookup.scala 11:37]
    node _T_559 = mux(_T_305, UInt<2>("h00"), _T_558) @[Lookup.scala 11:37]
    node _T_560 = mux(_T_301, UInt<2>("h00"), _T_559) @[Lookup.scala 11:37]
    node _T_561 = mux(_T_297, UInt<2>("h00"), _T_560) @[Lookup.scala 11:37]
    node _T_562 = mux(_T_293, UInt<2>("h00"), _T_561) @[Lookup.scala 11:37]
    node _T_563 = mux(_T_289, UInt<2>("h00"), _T_562) @[Lookup.scala 11:37]
    node _T_564 = mux(_T_285, UInt<2>("h00"), _T_563) @[Lookup.scala 11:37]
    node _T_565 = mux(_T_281, UInt<2>("h00"), _T_564) @[Lookup.scala 11:37]
    node _T_566 = mux(_T_277, UInt<2>("h00"), _T_565) @[Lookup.scala 11:37]
    node _T_567 = mux(_T_273, UInt<2>("h00"), _T_566) @[Lookup.scala 11:37]
    node _T_568 = mux(_T_269, UInt<2>("h00"), _T_567) @[Lookup.scala 11:37]
    node _T_569 = mux(_T_265, UInt<2>("h01"), _T_568) @[Lookup.scala 11:37]
    node _T_570 = mux(_T_261, UInt<2>("h00"), _T_569) @[Lookup.scala 11:37]
    node _T_571 = mux(_T_257, UInt<2>("h00"), _T_570) @[Lookup.scala 11:37]
    node _T_572 = mux(_T_253, UInt<2>("h00"), _T_571) @[Lookup.scala 11:37]
    node _T_573 = mux(_T_249, UInt<2>("h00"), _T_572) @[Lookup.scala 11:37]
    node _T_574 = mux(_T_245, UInt<2>("h00"), _T_573) @[Lookup.scala 11:37]
    node _T_575 = mux(_T_241, UInt<2>("h00"), _T_574) @[Lookup.scala 11:37]
    node _T_576 = mux(_T_237, UInt<2>("h00"), _T_575) @[Lookup.scala 11:37]
    node cs_op1_sel = mux(_T_233, UInt<2>("h00"), _T_576) @[Lookup.scala 11:37]
    node _T_577 = mux(_T_429, UInt<3>("h00"), UInt<3>("h00")) @[Lookup.scala 11:37]
    node _T_578 = mux(_T_425, UInt<3>("h00"), _T_577) @[Lookup.scala 11:37]
    node _T_579 = mux(_T_421, UInt<3>("h00"), _T_578) @[Lookup.scala 11:37]
    node _T_580 = mux(_T_417, UInt<3>("h00"), _T_579) @[Lookup.scala 11:37]
    node _T_581 = mux(_T_413, UInt<3>("h00"), _T_580) @[Lookup.scala 11:37]
    node _T_582 = mux(_T_409, UInt<3>("h00"), _T_581) @[Lookup.scala 11:37]
    node _T_583 = mux(_T_405, UInt<3>("h00"), _T_582) @[Lookup.scala 11:37]
    node _T_584 = mux(_T_401, UInt<3>("h00"), _T_583) @[Lookup.scala 11:37]
    node _T_585 = mux(_T_397, UInt<3>("h00"), _T_584) @[Lookup.scala 11:37]
    node _T_586 = mux(_T_393, UInt<3>("h00"), _T_585) @[Lookup.scala 11:37]
    node _T_587 = mux(_T_389, UInt<3>("h00"), _T_586) @[Lookup.scala 11:37]
    node _T_588 = mux(_T_385, UInt<3>("h00"), _T_587) @[Lookup.scala 11:37]
    node _T_589 = mux(_T_381, UInt<3>("h00"), _T_588) @[Lookup.scala 11:37]
    node _T_590 = mux(_T_377, UInt<3>("h03"), _T_589) @[Lookup.scala 11:37]
    node _T_591 = mux(_T_373, UInt<3>("h03"), _T_590) @[Lookup.scala 11:37]
    node _T_592 = mux(_T_369, UInt<3>("h03"), _T_591) @[Lookup.scala 11:37]
    node _T_593 = mux(_T_365, UInt<3>("h03"), _T_592) @[Lookup.scala 11:37]
    node _T_594 = mux(_T_361, UInt<3>("h03"), _T_593) @[Lookup.scala 11:37]
    node _T_595 = mux(_T_357, UInt<3>("h03"), _T_594) @[Lookup.scala 11:37]
    node _T_596 = mux(_T_353, UInt<3>("h01"), _T_595) @[Lookup.scala 11:37]
    node _T_597 = mux(_T_349, UInt<3>("h05"), _T_596) @[Lookup.scala 11:37]
    node _T_598 = mux(_T_345, UInt<3>("h00"), _T_597) @[Lookup.scala 11:37]
    node _T_599 = mux(_T_341, UInt<3>("h00"), _T_598) @[Lookup.scala 11:37]
    node _T_600 = mux(_T_337, UInt<3>("h00"), _T_599) @[Lookup.scala 11:37]
    node _T_601 = mux(_T_333, UInt<3>("h00"), _T_600) @[Lookup.scala 11:37]
    node _T_602 = mux(_T_329, UInt<3>("h00"), _T_601) @[Lookup.scala 11:37]
    node _T_603 = mux(_T_325, UInt<3>("h00"), _T_602) @[Lookup.scala 11:37]
    node _T_604 = mux(_T_321, UInt<3>("h00"), _T_603) @[Lookup.scala 11:37]
    node _T_605 = mux(_T_317, UInt<3>("h00"), _T_604) @[Lookup.scala 11:37]
    node _T_606 = mux(_T_313, UInt<3>("h00"), _T_605) @[Lookup.scala 11:37]
    node _T_607 = mux(_T_309, UInt<3>("h00"), _T_606) @[Lookup.scala 11:37]
    node _T_608 = mux(_T_305, UInt<3>("h01"), _T_607) @[Lookup.scala 11:37]
    node _T_609 = mux(_T_301, UInt<3>("h01"), _T_608) @[Lookup.scala 11:37]
    node _T_610 = mux(_T_297, UInt<3>("h01"), _T_609) @[Lookup.scala 11:37]
    node _T_611 = mux(_T_293, UInt<3>("h01"), _T_610) @[Lookup.scala 11:37]
    node _T_612 = mux(_T_289, UInt<3>("h01"), _T_611) @[Lookup.scala 11:37]
    node _T_613 = mux(_T_285, UInt<3>("h01"), _T_612) @[Lookup.scala 11:37]
    node _T_614 = mux(_T_281, UInt<3>("h01"), _T_613) @[Lookup.scala 11:37]
    node _T_615 = mux(_T_277, UInt<3>("h01"), _T_614) @[Lookup.scala 11:37]
    node _T_616 = mux(_T_273, UInt<3>("h01"), _T_615) @[Lookup.scala 11:37]
    node _T_617 = mux(_T_269, UInt<3>("h04"), _T_616) @[Lookup.scala 11:37]
    node _T_618 = mux(_T_265, UInt<3>("h04"), _T_617) @[Lookup.scala 11:37]
    node _T_619 = mux(_T_261, UInt<3>("h02"), _T_618) @[Lookup.scala 11:37]
    node _T_620 = mux(_T_257, UInt<3>("h02"), _T_619) @[Lookup.scala 11:37]
    node _T_621 = mux(_T_253, UInt<3>("h02"), _T_620) @[Lookup.scala 11:37]
    node _T_622 = mux(_T_249, UInt<3>("h01"), _T_621) @[Lookup.scala 11:37]
    node _T_623 = mux(_T_245, UInt<3>("h01"), _T_622) @[Lookup.scala 11:37]
    node _T_624 = mux(_T_241, UInt<3>("h01"), _T_623) @[Lookup.scala 11:37]
    node _T_625 = mux(_T_237, UInt<3>("h01"), _T_624) @[Lookup.scala 11:37]
    node cs_op2_sel = mux(_T_233, UInt<3>("h01"), _T_625) @[Lookup.scala 11:37]
    node _T_626 = mux(_T_429, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 11:37]
    node _T_627 = mux(_T_425, UInt<1>("h00"), _T_626) @[Lookup.scala 11:37]
    node _T_628 = mux(_T_421, UInt<1>("h00"), _T_627) @[Lookup.scala 11:37]
    node _T_629 = mux(_T_417, UInt<1>("h00"), _T_628) @[Lookup.scala 11:37]
    node _T_630 = mux(_T_413, UInt<1>("h00"), _T_629) @[Lookup.scala 11:37]
    node _T_631 = mux(_T_409, UInt<1>("h00"), _T_630) @[Lookup.scala 11:37]
    node _T_632 = mux(_T_405, UInt<1>("h00"), _T_631) @[Lookup.scala 11:37]
    node _T_633 = mux(_T_401, UInt<1>("h01"), _T_632) @[Lookup.scala 11:37]
    node _T_634 = mux(_T_397, UInt<1>("h01"), _T_633) @[Lookup.scala 11:37]
    node _T_635 = mux(_T_393, UInt<1>("h01"), _T_634) @[Lookup.scala 11:37]
    node _T_636 = mux(_T_389, UInt<1>("h01"), _T_635) @[Lookup.scala 11:37]
    node _T_637 = mux(_T_385, UInt<1>("h01"), _T_636) @[Lookup.scala 11:37]
    node _T_638 = mux(_T_381, UInt<1>("h01"), _T_637) @[Lookup.scala 11:37]
    node _T_639 = mux(_T_377, UInt<1>("h01"), _T_638) @[Lookup.scala 11:37]
    node _T_640 = mux(_T_373, UInt<1>("h01"), _T_639) @[Lookup.scala 11:37]
    node _T_641 = mux(_T_369, UInt<1>("h01"), _T_640) @[Lookup.scala 11:37]
    node _T_642 = mux(_T_365, UInt<1>("h01"), _T_641) @[Lookup.scala 11:37]
    node _T_643 = mux(_T_361, UInt<1>("h01"), _T_642) @[Lookup.scala 11:37]
    node _T_644 = mux(_T_357, UInt<1>("h01"), _T_643) @[Lookup.scala 11:37]
    node _T_645 = mux(_T_353, UInt<1>("h01"), _T_644) @[Lookup.scala 11:37]
    node _T_646 = mux(_T_349, UInt<1>("h00"), _T_645) @[Lookup.scala 11:37]
    node _T_647 = mux(_T_345, UInt<1>("h01"), _T_646) @[Lookup.scala 11:37]
    node _T_648 = mux(_T_341, UInt<1>("h01"), _T_647) @[Lookup.scala 11:37]
    node _T_649 = mux(_T_337, UInt<1>("h01"), _T_648) @[Lookup.scala 11:37]
    node _T_650 = mux(_T_333, UInt<1>("h01"), _T_649) @[Lookup.scala 11:37]
    node _T_651 = mux(_T_329, UInt<1>("h01"), _T_650) @[Lookup.scala 11:37]
    node _T_652 = mux(_T_325, UInt<1>("h01"), _T_651) @[Lookup.scala 11:37]
    node _T_653 = mux(_T_321, UInt<1>("h01"), _T_652) @[Lookup.scala 11:37]
    node _T_654 = mux(_T_317, UInt<1>("h01"), _T_653) @[Lookup.scala 11:37]
    node _T_655 = mux(_T_313, UInt<1>("h01"), _T_654) @[Lookup.scala 11:37]
    node _T_656 = mux(_T_309, UInt<1>("h01"), _T_655) @[Lookup.scala 11:37]
    node _T_657 = mux(_T_305, UInt<1>("h01"), _T_656) @[Lookup.scala 11:37]
    node _T_658 = mux(_T_301, UInt<1>("h01"), _T_657) @[Lookup.scala 11:37]
    node _T_659 = mux(_T_297, UInt<1>("h01"), _T_658) @[Lookup.scala 11:37]
    node _T_660 = mux(_T_293, UInt<1>("h01"), _T_659) @[Lookup.scala 11:37]
    node _T_661 = mux(_T_289, UInt<1>("h01"), _T_660) @[Lookup.scala 11:37]
    node _T_662 = mux(_T_285, UInt<1>("h01"), _T_661) @[Lookup.scala 11:37]
    node _T_663 = mux(_T_281, UInt<1>("h01"), _T_662) @[Lookup.scala 11:37]
    node _T_664 = mux(_T_277, UInt<1>("h01"), _T_663) @[Lookup.scala 11:37]
    node _T_665 = mux(_T_273, UInt<1>("h01"), _T_664) @[Lookup.scala 11:37]
    node _T_666 = mux(_T_269, UInt<1>("h00"), _T_665) @[Lookup.scala 11:37]
    node _T_667 = mux(_T_265, UInt<1>("h00"), _T_666) @[Lookup.scala 11:37]
    node _T_668 = mux(_T_261, UInt<1>("h01"), _T_667) @[Lookup.scala 11:37]
    node _T_669 = mux(_T_257, UInt<1>("h01"), _T_668) @[Lookup.scala 11:37]
    node _T_670 = mux(_T_253, UInt<1>("h01"), _T_669) @[Lookup.scala 11:37]
    node _T_671 = mux(_T_249, UInt<1>("h01"), _T_670) @[Lookup.scala 11:37]
    node _T_672 = mux(_T_245, UInt<1>("h01"), _T_671) @[Lookup.scala 11:37]
    node _T_673 = mux(_T_241, UInt<1>("h01"), _T_672) @[Lookup.scala 11:37]
    node _T_674 = mux(_T_237, UInt<1>("h01"), _T_673) @[Lookup.scala 11:37]
    node cs_rs1_oen = mux(_T_233, UInt<1>("h01"), _T_674) @[Lookup.scala 11:37]
    node _T_675 = mux(_T_429, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 11:37]
    node _T_676 = mux(_T_425, UInt<1>("h00"), _T_675) @[Lookup.scala 11:37]
    node _T_677 = mux(_T_421, UInt<1>("h00"), _T_676) @[Lookup.scala 11:37]
    node _T_678 = mux(_T_417, UInt<1>("h00"), _T_677) @[Lookup.scala 11:37]
    node _T_679 = mux(_T_413, UInt<1>("h00"), _T_678) @[Lookup.scala 11:37]
    node _T_680 = mux(_T_409, UInt<1>("h00"), _T_679) @[Lookup.scala 11:37]
    node _T_681 = mux(_T_405, UInt<1>("h00"), _T_680) @[Lookup.scala 11:37]
    node _T_682 = mux(_T_401, UInt<1>("h01"), _T_681) @[Lookup.scala 11:37]
    node _T_683 = mux(_T_397, UInt<1>("h01"), _T_682) @[Lookup.scala 11:37]
    node _T_684 = mux(_T_393, UInt<1>("h01"), _T_683) @[Lookup.scala 11:37]
    node _T_685 = mux(_T_389, UInt<1>("h01"), _T_684) @[Lookup.scala 11:37]
    node _T_686 = mux(_T_385, UInt<1>("h01"), _T_685) @[Lookup.scala 11:37]
    node _T_687 = mux(_T_381, UInt<1>("h01"), _T_686) @[Lookup.scala 11:37]
    node _T_688 = mux(_T_377, UInt<1>("h01"), _T_687) @[Lookup.scala 11:37]
    node _T_689 = mux(_T_373, UInt<1>("h01"), _T_688) @[Lookup.scala 11:37]
    node _T_690 = mux(_T_369, UInt<1>("h01"), _T_689) @[Lookup.scala 11:37]
    node _T_691 = mux(_T_365, UInt<1>("h01"), _T_690) @[Lookup.scala 11:37]
    node _T_692 = mux(_T_361, UInt<1>("h01"), _T_691) @[Lookup.scala 11:37]
    node _T_693 = mux(_T_357, UInt<1>("h01"), _T_692) @[Lookup.scala 11:37]
    node _T_694 = mux(_T_353, UInt<1>("h00"), _T_693) @[Lookup.scala 11:37]
    node _T_695 = mux(_T_349, UInt<1>("h00"), _T_694) @[Lookup.scala 11:37]
    node _T_696 = mux(_T_345, UInt<1>("h01"), _T_695) @[Lookup.scala 11:37]
    node _T_697 = mux(_T_341, UInt<1>("h01"), _T_696) @[Lookup.scala 11:37]
    node _T_698 = mux(_T_337, UInt<1>("h01"), _T_697) @[Lookup.scala 11:37]
    node _T_699 = mux(_T_333, UInt<1>("h01"), _T_698) @[Lookup.scala 11:37]
    node _T_700 = mux(_T_329, UInt<1>("h01"), _T_699) @[Lookup.scala 11:37]
    node _T_701 = mux(_T_325, UInt<1>("h01"), _T_700) @[Lookup.scala 11:37]
    node _T_702 = mux(_T_321, UInt<1>("h01"), _T_701) @[Lookup.scala 11:37]
    node _T_703 = mux(_T_317, UInt<1>("h01"), _T_702) @[Lookup.scala 11:37]
    node _T_704 = mux(_T_313, UInt<1>("h01"), _T_703) @[Lookup.scala 11:37]
    node _T_705 = mux(_T_309, UInt<1>("h01"), _T_704) @[Lookup.scala 11:37]
    node _T_706 = mux(_T_305, UInt<1>("h00"), _T_705) @[Lookup.scala 11:37]
    node _T_707 = mux(_T_301, UInt<1>("h00"), _T_706) @[Lookup.scala 11:37]
    node _T_708 = mux(_T_297, UInt<1>("h00"), _T_707) @[Lookup.scala 11:37]
    node _T_709 = mux(_T_293, UInt<1>("h00"), _T_708) @[Lookup.scala 11:37]
    node _T_710 = mux(_T_289, UInt<1>("h00"), _T_709) @[Lookup.scala 11:37]
    node _T_711 = mux(_T_285, UInt<1>("h00"), _T_710) @[Lookup.scala 11:37]
    node _T_712 = mux(_T_281, UInt<1>("h00"), _T_711) @[Lookup.scala 11:37]
    node _T_713 = mux(_T_277, UInt<1>("h00"), _T_712) @[Lookup.scala 11:37]
    node _T_714 = mux(_T_273, UInt<1>("h00"), _T_713) @[Lookup.scala 11:37]
    node _T_715 = mux(_T_269, UInt<1>("h00"), _T_714) @[Lookup.scala 11:37]
    node _T_716 = mux(_T_265, UInt<1>("h00"), _T_715) @[Lookup.scala 11:37]
    node _T_717 = mux(_T_261, UInt<1>("h01"), _T_716) @[Lookup.scala 11:37]
    node _T_718 = mux(_T_257, UInt<1>("h01"), _T_717) @[Lookup.scala 11:37]
    node _T_719 = mux(_T_253, UInt<1>("h01"), _T_718) @[Lookup.scala 11:37]
    node _T_720 = mux(_T_249, UInt<1>("h00"), _T_719) @[Lookup.scala 11:37]
    node _T_721 = mux(_T_245, UInt<1>("h00"), _T_720) @[Lookup.scala 11:37]
    node _T_722 = mux(_T_241, UInt<1>("h00"), _T_721) @[Lookup.scala 11:37]
    node _T_723 = mux(_T_237, UInt<1>("h00"), _T_722) @[Lookup.scala 11:37]
    node cs_rs2_oen = mux(_T_233, UInt<1>("h00"), _T_723) @[Lookup.scala 11:37]
    node _T_724 = mux(_T_429, UInt<4>("h00"), UInt<4>("h00")) @[Lookup.scala 11:37]
    node _T_725 = mux(_T_425, UInt<4>("h00"), _T_724) @[Lookup.scala 11:37]
    node _T_726 = mux(_T_421, UInt<4>("h00"), _T_725) @[Lookup.scala 11:37]
    node _T_727 = mux(_T_417, UInt<4>("h00"), _T_726) @[Lookup.scala 11:37]
    node _T_728 = mux(_T_413, UInt<4>("h00"), _T_727) @[Lookup.scala 11:37]
    node _T_729 = mux(_T_409, UInt<4>("h00"), _T_728) @[Lookup.scala 11:37]
    node _T_730 = mux(_T_405, UInt<4>("h00"), _T_729) @[Lookup.scala 11:37]
    node _T_731 = mux(_T_401, UInt<4>("h0a"), _T_730) @[Lookup.scala 11:37]
    node _T_732 = mux(_T_397, UInt<4>("h0a"), _T_731) @[Lookup.scala 11:37]
    node _T_733 = mux(_T_393, UInt<4>("h0a"), _T_732) @[Lookup.scala 11:37]
    node _T_734 = mux(_T_389, UInt<4>("h0a"), _T_733) @[Lookup.scala 11:37]
    node _T_735 = mux(_T_385, UInt<4>("h0a"), _T_734) @[Lookup.scala 11:37]
    node _T_736 = mux(_T_381, UInt<4>("h0a"), _T_735) @[Lookup.scala 11:37]
    node _T_737 = mux(_T_377, UInt<4>("h00"), _T_736) @[Lookup.scala 11:37]
    node _T_738 = mux(_T_373, UInt<4>("h00"), _T_737) @[Lookup.scala 11:37]
    node _T_739 = mux(_T_369, UInt<4>("h00"), _T_738) @[Lookup.scala 11:37]
    node _T_740 = mux(_T_365, UInt<4>("h00"), _T_739) @[Lookup.scala 11:37]
    node _T_741 = mux(_T_361, UInt<4>("h00"), _T_740) @[Lookup.scala 11:37]
    node _T_742 = mux(_T_357, UInt<4>("h00"), _T_741) @[Lookup.scala 11:37]
    node _T_743 = mux(_T_353, UInt<4>("h00"), _T_742) @[Lookup.scala 11:37]
    node _T_744 = mux(_T_349, UInt<4>("h00"), _T_743) @[Lookup.scala 11:37]
    node _T_745 = mux(_T_345, UInt<4>("h03"), _T_744) @[Lookup.scala 11:37]
    node _T_746 = mux(_T_341, UInt<4>("h04"), _T_745) @[Lookup.scala 11:37]
    node _T_747 = mux(_T_337, UInt<4>("h07"), _T_746) @[Lookup.scala 11:37]
    node _T_748 = mux(_T_333, UInt<4>("h06"), _T_747) @[Lookup.scala 11:37]
    node _T_749 = mux(_T_329, UInt<4>("h05"), _T_748) @[Lookup.scala 11:37]
    node _T_750 = mux(_T_325, UInt<4>("h09"), _T_749) @[Lookup.scala 11:37]
    node _T_751 = mux(_T_321, UInt<4>("h08"), _T_750) @[Lookup.scala 11:37]
    node _T_752 = mux(_T_317, UInt<4>("h01"), _T_751) @[Lookup.scala 11:37]
    node _T_753 = mux(_T_313, UInt<4>("h00"), _T_752) @[Lookup.scala 11:37]
    node _T_754 = mux(_T_309, UInt<4>("h02"), _T_753) @[Lookup.scala 11:37]
    node _T_755 = mux(_T_305, UInt<4>("h03"), _T_754) @[Lookup.scala 11:37]
    node _T_756 = mux(_T_301, UInt<4>("h04"), _T_755) @[Lookup.scala 11:37]
    node _T_757 = mux(_T_297, UInt<4>("h02"), _T_756) @[Lookup.scala 11:37]
    node _T_758 = mux(_T_293, UInt<4>("h09"), _T_757) @[Lookup.scala 11:37]
    node _T_759 = mux(_T_289, UInt<4>("h08"), _T_758) @[Lookup.scala 11:37]
    node _T_760 = mux(_T_285, UInt<4>("h07"), _T_759) @[Lookup.scala 11:37]
    node _T_761 = mux(_T_281, UInt<4>("h06"), _T_760) @[Lookup.scala 11:37]
    node _T_762 = mux(_T_277, UInt<4>("h05"), _T_761) @[Lookup.scala 11:37]
    node _T_763 = mux(_T_273, UInt<4>("h00"), _T_762) @[Lookup.scala 11:37]
    node _T_764 = mux(_T_269, UInt<4>("h0b"), _T_763) @[Lookup.scala 11:37]
    node _T_765 = mux(_T_265, UInt<4>("h00"), _T_764) @[Lookup.scala 11:37]
    node _T_766 = mux(_T_261, UInt<4>("h00"), _T_765) @[Lookup.scala 11:37]
    node _T_767 = mux(_T_257, UInt<4>("h00"), _T_766) @[Lookup.scala 11:37]
    node _T_768 = mux(_T_253, UInt<4>("h00"), _T_767) @[Lookup.scala 11:37]
    node _T_769 = mux(_T_249, UInt<4>("h00"), _T_768) @[Lookup.scala 11:37]
    node _T_770 = mux(_T_245, UInt<4>("h00"), _T_769) @[Lookup.scala 11:37]
    node _T_771 = mux(_T_241, UInt<4>("h00"), _T_770) @[Lookup.scala 11:37]
    node _T_772 = mux(_T_237, UInt<4>("h00"), _T_771) @[Lookup.scala 11:37]
    node cs0_0 = mux(_T_233, UInt<4>("h00"), _T_772) @[Lookup.scala 11:37]
    node _T_773 = mux(_T_429, UInt<2>("h00"), UInt<2>("h00")) @[Lookup.scala 11:37]
    node _T_774 = mux(_T_425, UInt<2>("h00"), _T_773) @[Lookup.scala 11:37]
    node _T_775 = mux(_T_421, UInt<2>("h00"), _T_774) @[Lookup.scala 11:37]
    node _T_776 = mux(_T_417, UInt<2>("h00"), _T_775) @[Lookup.scala 11:37]
    node _T_777 = mux(_T_413, UInt<2>("h00"), _T_776) @[Lookup.scala 11:37]
    node _T_778 = mux(_T_409, UInt<2>("h00"), _T_777) @[Lookup.scala 11:37]
    node _T_779 = mux(_T_405, UInt<2>("h00"), _T_778) @[Lookup.scala 11:37]
    node _T_780 = mux(_T_401, UInt<2>("h03"), _T_779) @[Lookup.scala 11:37]
    node _T_781 = mux(_T_397, UInt<2>("h03"), _T_780) @[Lookup.scala 11:37]
    node _T_782 = mux(_T_393, UInt<2>("h03"), _T_781) @[Lookup.scala 11:37]
    node _T_783 = mux(_T_389, UInt<2>("h03"), _T_782) @[Lookup.scala 11:37]
    node _T_784 = mux(_T_385, UInt<2>("h03"), _T_783) @[Lookup.scala 11:37]
    node _T_785 = mux(_T_381, UInt<2>("h03"), _T_784) @[Lookup.scala 11:37]
    node _T_786 = mux(_T_377, UInt<2>("h00"), _T_785) @[Lookup.scala 11:37]
    node _T_787 = mux(_T_373, UInt<2>("h00"), _T_786) @[Lookup.scala 11:37]
    node _T_788 = mux(_T_369, UInt<2>("h00"), _T_787) @[Lookup.scala 11:37]
    node _T_789 = mux(_T_365, UInt<2>("h00"), _T_788) @[Lookup.scala 11:37]
    node _T_790 = mux(_T_361, UInt<2>("h00"), _T_789) @[Lookup.scala 11:37]
    node _T_791 = mux(_T_357, UInt<2>("h00"), _T_790) @[Lookup.scala 11:37]
    node _T_792 = mux(_T_353, UInt<2>("h02"), _T_791) @[Lookup.scala 11:37]
    node _T_793 = mux(_T_349, UInt<2>("h02"), _T_792) @[Lookup.scala 11:37]
    node _T_794 = mux(_T_345, UInt<2>("h00"), _T_793) @[Lookup.scala 11:37]
    node _T_795 = mux(_T_341, UInt<2>("h00"), _T_794) @[Lookup.scala 11:37]
    node _T_796 = mux(_T_337, UInt<2>("h00"), _T_795) @[Lookup.scala 11:37]
    node _T_797 = mux(_T_333, UInt<2>("h00"), _T_796) @[Lookup.scala 11:37]
    node _T_798 = mux(_T_329, UInt<2>("h00"), _T_797) @[Lookup.scala 11:37]
    node _T_799 = mux(_T_325, UInt<2>("h00"), _T_798) @[Lookup.scala 11:37]
    node _T_800 = mux(_T_321, UInt<2>("h00"), _T_799) @[Lookup.scala 11:37]
    node _T_801 = mux(_T_317, UInt<2>("h00"), _T_800) @[Lookup.scala 11:37]
    node _T_802 = mux(_T_313, UInt<2>("h00"), _T_801) @[Lookup.scala 11:37]
    node _T_803 = mux(_T_309, UInt<2>("h00"), _T_802) @[Lookup.scala 11:37]
    node _T_804 = mux(_T_305, UInt<2>("h00"), _T_803) @[Lookup.scala 11:37]
    node _T_805 = mux(_T_301, UInt<2>("h00"), _T_804) @[Lookup.scala 11:37]
    node _T_806 = mux(_T_297, UInt<2>("h00"), _T_805) @[Lookup.scala 11:37]
    node _T_807 = mux(_T_293, UInt<2>("h00"), _T_806) @[Lookup.scala 11:37]
    node _T_808 = mux(_T_289, UInt<2>("h00"), _T_807) @[Lookup.scala 11:37]
    node _T_809 = mux(_T_285, UInt<2>("h00"), _T_808) @[Lookup.scala 11:37]
    node _T_810 = mux(_T_281, UInt<2>("h00"), _T_809) @[Lookup.scala 11:37]
    node _T_811 = mux(_T_277, UInt<2>("h00"), _T_810) @[Lookup.scala 11:37]
    node _T_812 = mux(_T_273, UInt<2>("h00"), _T_811) @[Lookup.scala 11:37]
    node _T_813 = mux(_T_269, UInt<2>("h00"), _T_812) @[Lookup.scala 11:37]
    node _T_814 = mux(_T_265, UInt<2>("h00"), _T_813) @[Lookup.scala 11:37]
    node _T_815 = mux(_T_261, UInt<2>("h00"), _T_814) @[Lookup.scala 11:37]
    node _T_816 = mux(_T_257, UInt<2>("h00"), _T_815) @[Lookup.scala 11:37]
    node _T_817 = mux(_T_253, UInt<2>("h00"), _T_816) @[Lookup.scala 11:37]
    node _T_818 = mux(_T_249, UInt<2>("h01"), _T_817) @[Lookup.scala 11:37]
    node _T_819 = mux(_T_245, UInt<2>("h01"), _T_818) @[Lookup.scala 11:37]
    node _T_820 = mux(_T_241, UInt<2>("h01"), _T_819) @[Lookup.scala 11:37]
    node _T_821 = mux(_T_237, UInt<2>("h01"), _T_820) @[Lookup.scala 11:37]
    node cs0_1 = mux(_T_233, UInt<2>("h01"), _T_821) @[Lookup.scala 11:37]
    node _T_822 = mux(_T_429, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 11:37]
    node _T_823 = mux(_T_425, UInt<1>("h00"), _T_822) @[Lookup.scala 11:37]
    node _T_824 = mux(_T_421, UInt<1>("h00"), _T_823) @[Lookup.scala 11:37]
    node _T_825 = mux(_T_417, UInt<1>("h00"), _T_824) @[Lookup.scala 11:37]
    node _T_826 = mux(_T_413, UInt<1>("h00"), _T_825) @[Lookup.scala 11:37]
    node _T_827 = mux(_T_409, UInt<1>("h00"), _T_826) @[Lookup.scala 11:37]
    node _T_828 = mux(_T_405, UInt<1>("h00"), _T_827) @[Lookup.scala 11:37]
    node _T_829 = mux(_T_401, UInt<1>("h01"), _T_828) @[Lookup.scala 11:37]
    node _T_830 = mux(_T_397, UInt<1>("h01"), _T_829) @[Lookup.scala 11:37]
    node _T_831 = mux(_T_393, UInt<1>("h01"), _T_830) @[Lookup.scala 11:37]
    node _T_832 = mux(_T_389, UInt<1>("h01"), _T_831) @[Lookup.scala 11:37]
    node _T_833 = mux(_T_385, UInt<1>("h01"), _T_832) @[Lookup.scala 11:37]
    node _T_834 = mux(_T_381, UInt<1>("h01"), _T_833) @[Lookup.scala 11:37]
    node _T_835 = mux(_T_377, UInt<1>("h00"), _T_834) @[Lookup.scala 11:37]
    node _T_836 = mux(_T_373, UInt<1>("h00"), _T_835) @[Lookup.scala 11:37]
    node _T_837 = mux(_T_369, UInt<1>("h00"), _T_836) @[Lookup.scala 11:37]
    node _T_838 = mux(_T_365, UInt<1>("h00"), _T_837) @[Lookup.scala 11:37]
    node _T_839 = mux(_T_361, UInt<1>("h00"), _T_838) @[Lookup.scala 11:37]
    node _T_840 = mux(_T_357, UInt<1>("h00"), _T_839) @[Lookup.scala 11:37]
    node _T_841 = mux(_T_353, UInt<1>("h01"), _T_840) @[Lookup.scala 11:37]
    node _T_842 = mux(_T_349, UInt<1>("h01"), _T_841) @[Lookup.scala 11:37]
    node _T_843 = mux(_T_345, UInt<1>("h01"), _T_842) @[Lookup.scala 11:37]
    node _T_844 = mux(_T_341, UInt<1>("h01"), _T_843) @[Lookup.scala 11:37]
    node _T_845 = mux(_T_337, UInt<1>("h01"), _T_844) @[Lookup.scala 11:37]
    node _T_846 = mux(_T_333, UInt<1>("h01"), _T_845) @[Lookup.scala 11:37]
    node _T_847 = mux(_T_329, UInt<1>("h01"), _T_846) @[Lookup.scala 11:37]
    node _T_848 = mux(_T_325, UInt<1>("h01"), _T_847) @[Lookup.scala 11:37]
    node _T_849 = mux(_T_321, UInt<1>("h01"), _T_848) @[Lookup.scala 11:37]
    node _T_850 = mux(_T_317, UInt<1>("h01"), _T_849) @[Lookup.scala 11:37]
    node _T_851 = mux(_T_313, UInt<1>("h01"), _T_850) @[Lookup.scala 11:37]
    node _T_852 = mux(_T_309, UInt<1>("h01"), _T_851) @[Lookup.scala 11:37]
    node _T_853 = mux(_T_305, UInt<1>("h01"), _T_852) @[Lookup.scala 11:37]
    node _T_854 = mux(_T_301, UInt<1>("h01"), _T_853) @[Lookup.scala 11:37]
    node _T_855 = mux(_T_297, UInt<1>("h01"), _T_854) @[Lookup.scala 11:37]
    node _T_856 = mux(_T_293, UInt<1>("h01"), _T_855) @[Lookup.scala 11:37]
    node _T_857 = mux(_T_289, UInt<1>("h01"), _T_856) @[Lookup.scala 11:37]
    node _T_858 = mux(_T_285, UInt<1>("h01"), _T_857) @[Lookup.scala 11:37]
    node _T_859 = mux(_T_281, UInt<1>("h01"), _T_858) @[Lookup.scala 11:37]
    node _T_860 = mux(_T_277, UInt<1>("h01"), _T_859) @[Lookup.scala 11:37]
    node _T_861 = mux(_T_273, UInt<1>("h01"), _T_860) @[Lookup.scala 11:37]
    node _T_862 = mux(_T_269, UInt<1>("h01"), _T_861) @[Lookup.scala 11:37]
    node _T_863 = mux(_T_265, UInt<1>("h01"), _T_862) @[Lookup.scala 11:37]
    node _T_864 = mux(_T_261, UInt<1>("h00"), _T_863) @[Lookup.scala 11:37]
    node _T_865 = mux(_T_257, UInt<1>("h00"), _T_864) @[Lookup.scala 11:37]
    node _T_866 = mux(_T_253, UInt<1>("h00"), _T_865) @[Lookup.scala 11:37]
    node _T_867 = mux(_T_249, UInt<1>("h01"), _T_866) @[Lookup.scala 11:37]
    node _T_868 = mux(_T_245, UInt<1>("h01"), _T_867) @[Lookup.scala 11:37]
    node _T_869 = mux(_T_241, UInt<1>("h01"), _T_868) @[Lookup.scala 11:37]
    node _T_870 = mux(_T_237, UInt<1>("h01"), _T_869) @[Lookup.scala 11:37]
    node cs0_2 = mux(_T_233, UInt<1>("h01"), _T_870) @[Lookup.scala 11:37]
    node _T_871 = mux(_T_429, UInt<1>("h01"), UInt<1>("h00")) @[Lookup.scala 11:37]
    node _T_872 = mux(_T_425, UInt<1>("h00"), _T_871) @[Lookup.scala 11:37]
    node _T_873 = mux(_T_421, UInt<1>("h00"), _T_872) @[Lookup.scala 11:37]
    node _T_874 = mux(_T_417, UInt<1>("h00"), _T_873) @[Lookup.scala 11:37]
    node _T_875 = mux(_T_413, UInt<1>("h00"), _T_874) @[Lookup.scala 11:37]
    node _T_876 = mux(_T_409, UInt<1>("h00"), _T_875) @[Lookup.scala 11:37]
    node _T_877 = mux(_T_405, UInt<1>("h00"), _T_876) @[Lookup.scala 11:37]
    node _T_878 = mux(_T_401, UInt<1>("h00"), _T_877) @[Lookup.scala 11:37]
    node _T_879 = mux(_T_397, UInt<1>("h00"), _T_878) @[Lookup.scala 11:37]
    node _T_880 = mux(_T_393, UInt<1>("h00"), _T_879) @[Lookup.scala 11:37]
    node _T_881 = mux(_T_389, UInt<1>("h00"), _T_880) @[Lookup.scala 11:37]
    node _T_882 = mux(_T_385, UInt<1>("h00"), _T_881) @[Lookup.scala 11:37]
    node _T_883 = mux(_T_381, UInt<1>("h00"), _T_882) @[Lookup.scala 11:37]
    node _T_884 = mux(_T_377, UInt<1>("h00"), _T_883) @[Lookup.scala 11:37]
    node _T_885 = mux(_T_373, UInt<1>("h00"), _T_884) @[Lookup.scala 11:37]
    node _T_886 = mux(_T_369, UInt<1>("h00"), _T_885) @[Lookup.scala 11:37]
    node _T_887 = mux(_T_365, UInt<1>("h00"), _T_886) @[Lookup.scala 11:37]
    node _T_888 = mux(_T_361, UInt<1>("h00"), _T_887) @[Lookup.scala 11:37]
    node _T_889 = mux(_T_357, UInt<1>("h00"), _T_888) @[Lookup.scala 11:37]
    node _T_890 = mux(_T_353, UInt<1>("h00"), _T_889) @[Lookup.scala 11:37]
    node _T_891 = mux(_T_349, UInt<1>("h00"), _T_890) @[Lookup.scala 11:37]
    node _T_892 = mux(_T_345, UInt<1>("h00"), _T_891) @[Lookup.scala 11:37]
    node _T_893 = mux(_T_341, UInt<1>("h00"), _T_892) @[Lookup.scala 11:37]
    node _T_894 = mux(_T_337, UInt<1>("h00"), _T_893) @[Lookup.scala 11:37]
    node _T_895 = mux(_T_333, UInt<1>("h00"), _T_894) @[Lookup.scala 11:37]
    node _T_896 = mux(_T_329, UInt<1>("h00"), _T_895) @[Lookup.scala 11:37]
    node _T_897 = mux(_T_325, UInt<1>("h00"), _T_896) @[Lookup.scala 11:37]
    node _T_898 = mux(_T_321, UInt<1>("h00"), _T_897) @[Lookup.scala 11:37]
    node _T_899 = mux(_T_317, UInt<1>("h00"), _T_898) @[Lookup.scala 11:37]
    node _T_900 = mux(_T_313, UInt<1>("h00"), _T_899) @[Lookup.scala 11:37]
    node _T_901 = mux(_T_309, UInt<1>("h00"), _T_900) @[Lookup.scala 11:37]
    node _T_902 = mux(_T_305, UInt<1>("h00"), _T_901) @[Lookup.scala 11:37]
    node _T_903 = mux(_T_301, UInt<1>("h00"), _T_902) @[Lookup.scala 11:37]
    node _T_904 = mux(_T_297, UInt<1>("h00"), _T_903) @[Lookup.scala 11:37]
    node _T_905 = mux(_T_293, UInt<1>("h00"), _T_904) @[Lookup.scala 11:37]
    node _T_906 = mux(_T_289, UInt<1>("h00"), _T_905) @[Lookup.scala 11:37]
    node _T_907 = mux(_T_285, UInt<1>("h00"), _T_906) @[Lookup.scala 11:37]
    node _T_908 = mux(_T_281, UInt<1>("h00"), _T_907) @[Lookup.scala 11:37]
    node _T_909 = mux(_T_277, UInt<1>("h00"), _T_908) @[Lookup.scala 11:37]
    node _T_910 = mux(_T_273, UInt<1>("h00"), _T_909) @[Lookup.scala 11:37]
    node _T_911 = mux(_T_269, UInt<1>("h00"), _T_910) @[Lookup.scala 11:37]
    node _T_912 = mux(_T_265, UInt<1>("h00"), _T_911) @[Lookup.scala 11:37]
    node _T_913 = mux(_T_261, UInt<1>("h01"), _T_912) @[Lookup.scala 11:37]
    node _T_914 = mux(_T_257, UInt<1>("h01"), _T_913) @[Lookup.scala 11:37]
    node _T_915 = mux(_T_253, UInt<1>("h01"), _T_914) @[Lookup.scala 11:37]
    node _T_916 = mux(_T_249, UInt<1>("h01"), _T_915) @[Lookup.scala 11:37]
    node _T_917 = mux(_T_245, UInt<1>("h01"), _T_916) @[Lookup.scala 11:37]
    node _T_918 = mux(_T_241, UInt<1>("h01"), _T_917) @[Lookup.scala 11:37]
    node _T_919 = mux(_T_237, UInt<1>("h01"), _T_918) @[Lookup.scala 11:37]
    node cs0_3 = mux(_T_233, UInt<1>("h01"), _T_919) @[Lookup.scala 11:37]
    node _T_920 = mux(_T_429, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 11:37]
    node _T_921 = mux(_T_425, UInt<1>("h00"), _T_920) @[Lookup.scala 11:37]
    node _T_922 = mux(_T_421, UInt<1>("h00"), _T_921) @[Lookup.scala 11:37]
    node _T_923 = mux(_T_417, UInt<1>("h00"), _T_922) @[Lookup.scala 11:37]
    node _T_924 = mux(_T_413, UInt<1>("h00"), _T_923) @[Lookup.scala 11:37]
    node _T_925 = mux(_T_409, UInt<1>("h00"), _T_924) @[Lookup.scala 11:37]
    node _T_926 = mux(_T_405, UInt<1>("h00"), _T_925) @[Lookup.scala 11:37]
    node _T_927 = mux(_T_401, UInt<1>("h00"), _T_926) @[Lookup.scala 11:37]
    node _T_928 = mux(_T_397, UInt<1>("h00"), _T_927) @[Lookup.scala 11:37]
    node _T_929 = mux(_T_393, UInt<1>("h00"), _T_928) @[Lookup.scala 11:37]
    node _T_930 = mux(_T_389, UInt<1>("h00"), _T_929) @[Lookup.scala 11:37]
    node _T_931 = mux(_T_385, UInt<1>("h00"), _T_930) @[Lookup.scala 11:37]
    node _T_932 = mux(_T_381, UInt<1>("h00"), _T_931) @[Lookup.scala 11:37]
    node _T_933 = mux(_T_377, UInt<1>("h00"), _T_932) @[Lookup.scala 11:37]
    node _T_934 = mux(_T_373, UInt<1>("h00"), _T_933) @[Lookup.scala 11:37]
    node _T_935 = mux(_T_369, UInt<1>("h00"), _T_934) @[Lookup.scala 11:37]
    node _T_936 = mux(_T_365, UInt<1>("h00"), _T_935) @[Lookup.scala 11:37]
    node _T_937 = mux(_T_361, UInt<1>("h00"), _T_936) @[Lookup.scala 11:37]
    node _T_938 = mux(_T_357, UInt<1>("h00"), _T_937) @[Lookup.scala 11:37]
    node _T_939 = mux(_T_353, UInt<1>("h00"), _T_938) @[Lookup.scala 11:37]
    node _T_940 = mux(_T_349, UInt<1>("h00"), _T_939) @[Lookup.scala 11:37]
    node _T_941 = mux(_T_345, UInt<1>("h00"), _T_940) @[Lookup.scala 11:37]
    node _T_942 = mux(_T_341, UInt<1>("h00"), _T_941) @[Lookup.scala 11:37]
    node _T_943 = mux(_T_337, UInt<1>("h00"), _T_942) @[Lookup.scala 11:37]
    node _T_944 = mux(_T_333, UInt<1>("h00"), _T_943) @[Lookup.scala 11:37]
    node _T_945 = mux(_T_329, UInt<1>("h00"), _T_944) @[Lookup.scala 11:37]
    node _T_946 = mux(_T_325, UInt<1>("h00"), _T_945) @[Lookup.scala 11:37]
    node _T_947 = mux(_T_321, UInt<1>("h00"), _T_946) @[Lookup.scala 11:37]
    node _T_948 = mux(_T_317, UInt<1>("h00"), _T_947) @[Lookup.scala 11:37]
    node _T_949 = mux(_T_313, UInt<1>("h00"), _T_948) @[Lookup.scala 11:37]
    node _T_950 = mux(_T_309, UInt<1>("h00"), _T_949) @[Lookup.scala 11:37]
    node _T_951 = mux(_T_305, UInt<1>("h00"), _T_950) @[Lookup.scala 11:37]
    node _T_952 = mux(_T_301, UInt<1>("h00"), _T_951) @[Lookup.scala 11:37]
    node _T_953 = mux(_T_297, UInt<1>("h00"), _T_952) @[Lookup.scala 11:37]
    node _T_954 = mux(_T_293, UInt<1>("h00"), _T_953) @[Lookup.scala 11:37]
    node _T_955 = mux(_T_289, UInt<1>("h00"), _T_954) @[Lookup.scala 11:37]
    node _T_956 = mux(_T_285, UInt<1>("h00"), _T_955) @[Lookup.scala 11:37]
    node _T_957 = mux(_T_281, UInt<1>("h00"), _T_956) @[Lookup.scala 11:37]
    node _T_958 = mux(_T_277, UInt<1>("h00"), _T_957) @[Lookup.scala 11:37]
    node _T_959 = mux(_T_273, UInt<1>("h00"), _T_958) @[Lookup.scala 11:37]
    node _T_960 = mux(_T_269, UInt<1>("h00"), _T_959) @[Lookup.scala 11:37]
    node _T_961 = mux(_T_265, UInt<1>("h00"), _T_960) @[Lookup.scala 11:37]
    node _T_962 = mux(_T_261, UInt<1>("h01"), _T_961) @[Lookup.scala 11:37]
    node _T_963 = mux(_T_257, UInt<1>("h01"), _T_962) @[Lookup.scala 11:37]
    node _T_964 = mux(_T_253, UInt<1>("h01"), _T_963) @[Lookup.scala 11:37]
    node _T_965 = mux(_T_249, UInt<1>("h00"), _T_964) @[Lookup.scala 11:37]
    node _T_966 = mux(_T_245, UInt<1>("h00"), _T_965) @[Lookup.scala 11:37]
    node _T_967 = mux(_T_241, UInt<1>("h00"), _T_966) @[Lookup.scala 11:37]
    node _T_968 = mux(_T_237, UInt<1>("h00"), _T_967) @[Lookup.scala 11:37]
    node cs0_4 = mux(_T_233, UInt<1>("h00"), _T_968) @[Lookup.scala 11:37]
    node _T_969 = mux(_T_429, UInt<3>("h00"), UInt<3>("h00")) @[Lookup.scala 11:37]
    node _T_970 = mux(_T_425, UInt<3>("h00"), _T_969) @[Lookup.scala 11:37]
    node _T_971 = mux(_T_421, UInt<3>("h00"), _T_970) @[Lookup.scala 11:37]
    node _T_972 = mux(_T_417, UInt<3>("h00"), _T_971) @[Lookup.scala 11:37]
    node _T_973 = mux(_T_413, UInt<3>("h00"), _T_972) @[Lookup.scala 11:37]
    node _T_974 = mux(_T_409, UInt<3>("h00"), _T_973) @[Lookup.scala 11:37]
    node _T_975 = mux(_T_405, UInt<3>("h00"), _T_974) @[Lookup.scala 11:37]
    node _T_976 = mux(_T_401, UInt<3>("h00"), _T_975) @[Lookup.scala 11:37]
    node _T_977 = mux(_T_397, UInt<3>("h00"), _T_976) @[Lookup.scala 11:37]
    node _T_978 = mux(_T_393, UInt<3>("h00"), _T_977) @[Lookup.scala 11:37]
    node _T_979 = mux(_T_389, UInt<3>("h00"), _T_978) @[Lookup.scala 11:37]
    node _T_980 = mux(_T_385, UInt<3>("h00"), _T_979) @[Lookup.scala 11:37]
    node _T_981 = mux(_T_381, UInt<3>("h00"), _T_980) @[Lookup.scala 11:37]
    node _T_982 = mux(_T_377, UInt<3>("h00"), _T_981) @[Lookup.scala 11:37]
    node _T_983 = mux(_T_373, UInt<3>("h00"), _T_982) @[Lookup.scala 11:37]
    node _T_984 = mux(_T_369, UInt<3>("h00"), _T_983) @[Lookup.scala 11:37]
    node _T_985 = mux(_T_365, UInt<3>("h00"), _T_984) @[Lookup.scala 11:37]
    node _T_986 = mux(_T_361, UInt<3>("h00"), _T_985) @[Lookup.scala 11:37]
    node _T_987 = mux(_T_357, UInt<3>("h00"), _T_986) @[Lookup.scala 11:37]
    node _T_988 = mux(_T_353, UInt<3>("h00"), _T_987) @[Lookup.scala 11:37]
    node _T_989 = mux(_T_349, UInt<3>("h00"), _T_988) @[Lookup.scala 11:37]
    node _T_990 = mux(_T_345, UInt<3>("h00"), _T_989) @[Lookup.scala 11:37]
    node _T_991 = mux(_T_341, UInt<3>("h00"), _T_990) @[Lookup.scala 11:37]
    node _T_992 = mux(_T_337, UInt<3>("h00"), _T_991) @[Lookup.scala 11:37]
    node _T_993 = mux(_T_333, UInt<3>("h00"), _T_992) @[Lookup.scala 11:37]
    node _T_994 = mux(_T_329, UInt<3>("h00"), _T_993) @[Lookup.scala 11:37]
    node _T_995 = mux(_T_325, UInt<3>("h00"), _T_994) @[Lookup.scala 11:37]
    node _T_996 = mux(_T_321, UInt<3>("h00"), _T_995) @[Lookup.scala 11:37]
    node _T_997 = mux(_T_317, UInt<3>("h00"), _T_996) @[Lookup.scala 11:37]
    node _T_998 = mux(_T_313, UInt<3>("h00"), _T_997) @[Lookup.scala 11:37]
    node _T_999 = mux(_T_309, UInt<3>("h00"), _T_998) @[Lookup.scala 11:37]
    node _T_1000 = mux(_T_305, UInt<3>("h00"), _T_999) @[Lookup.scala 11:37]
    node _T_1001 = mux(_T_301, UInt<3>("h00"), _T_1000) @[Lookup.scala 11:37]
    node _T_1002 = mux(_T_297, UInt<3>("h00"), _T_1001) @[Lookup.scala 11:37]
    node _T_1003 = mux(_T_293, UInt<3>("h00"), _T_1002) @[Lookup.scala 11:37]
    node _T_1004 = mux(_T_289, UInt<3>("h00"), _T_1003) @[Lookup.scala 11:37]
    node _T_1005 = mux(_T_285, UInt<3>("h00"), _T_1004) @[Lookup.scala 11:37]
    node _T_1006 = mux(_T_281, UInt<3>("h00"), _T_1005) @[Lookup.scala 11:37]
    node _T_1007 = mux(_T_277, UInt<3>("h00"), _T_1006) @[Lookup.scala 11:37]
    node _T_1008 = mux(_T_273, UInt<3>("h00"), _T_1007) @[Lookup.scala 11:37]
    node _T_1009 = mux(_T_269, UInt<3>("h00"), _T_1008) @[Lookup.scala 11:37]
    node _T_1010 = mux(_T_265, UInt<3>("h00"), _T_1009) @[Lookup.scala 11:37]
    node _T_1011 = mux(_T_261, UInt<3>("h02"), _T_1010) @[Lookup.scala 11:37]
    node _T_1012 = mux(_T_257, UInt<3>("h01"), _T_1011) @[Lookup.scala 11:37]
    node _T_1013 = mux(_T_253, UInt<3>("h03"), _T_1012) @[Lookup.scala 11:37]
    node _T_1014 = mux(_T_249, UInt<3>("h06"), _T_1013) @[Lookup.scala 11:37]
    node _T_1015 = mux(_T_245, UInt<3>("h02"), _T_1014) @[Lookup.scala 11:37]
    node _T_1016 = mux(_T_241, UInt<3>("h05"), _T_1015) @[Lookup.scala 11:37]
    node _T_1017 = mux(_T_237, UInt<3>("h01"), _T_1016) @[Lookup.scala 11:37]
    node cs0_5 = mux(_T_233, UInt<3>("h03"), _T_1017) @[Lookup.scala 11:37]
    node _T_1018 = mux(_T_429, UInt<3>("h00"), UInt<3>("h00")) @[Lookup.scala 11:37]
    node _T_1019 = mux(_T_425, UInt<3>("h00"), _T_1018) @[Lookup.scala 11:37]
    node _T_1020 = mux(_T_421, UInt<3>("h00"), _T_1019) @[Lookup.scala 11:37]
    node _T_1021 = mux(_T_417, UInt<3>("h04"), _T_1020) @[Lookup.scala 11:37]
    node _T_1022 = mux(_T_413, UInt<3>("h04"), _T_1021) @[Lookup.scala 11:37]
    node _T_1023 = mux(_T_409, UInt<3>("h04"), _T_1022) @[Lookup.scala 11:37]
    node _T_1024 = mux(_T_405, UInt<3>("h04"), _T_1023) @[Lookup.scala 11:37]
    node _T_1025 = mux(_T_401, UInt<3>("h03"), _T_1024) @[Lookup.scala 11:37]
    node _T_1026 = mux(_T_397, UInt<3>("h03"), _T_1025) @[Lookup.scala 11:37]
    node _T_1027 = mux(_T_393, UInt<3>("h02"), _T_1026) @[Lookup.scala 11:37]
    node _T_1028 = mux(_T_389, UInt<3>("h01"), _T_1027) @[Lookup.scala 11:37]
    node _T_1029 = mux(_T_385, UInt<3>("h02"), _T_1028) @[Lookup.scala 11:37]
    node _T_1030 = mux(_T_381, UInt<3>("h01"), _T_1029) @[Lookup.scala 11:37]
    node _T_1031 = mux(_T_377, UInt<3>("h00"), _T_1030) @[Lookup.scala 11:37]
    node _T_1032 = mux(_T_373, UInt<3>("h00"), _T_1031) @[Lookup.scala 11:37]
    node _T_1033 = mux(_T_369, UInt<3>("h00"), _T_1032) @[Lookup.scala 11:37]
    node _T_1034 = mux(_T_365, UInt<3>("h00"), _T_1033) @[Lookup.scala 11:37]
    node _T_1035 = mux(_T_361, UInt<3>("h00"), _T_1034) @[Lookup.scala 11:37]
    node _T_1036 = mux(_T_357, UInt<3>("h00"), _T_1035) @[Lookup.scala 11:37]
    node _T_1037 = mux(_T_353, UInt<3>("h00"), _T_1036) @[Lookup.scala 11:37]
    node _T_1038 = mux(_T_349, UInt<3>("h00"), _T_1037) @[Lookup.scala 11:37]
    node _T_1039 = mux(_T_345, UInt<3>("h00"), _T_1038) @[Lookup.scala 11:37]
    node _T_1040 = mux(_T_341, UInt<3>("h00"), _T_1039) @[Lookup.scala 11:37]
    node _T_1041 = mux(_T_337, UInt<3>("h00"), _T_1040) @[Lookup.scala 11:37]
    node _T_1042 = mux(_T_333, UInt<3>("h00"), _T_1041) @[Lookup.scala 11:37]
    node _T_1043 = mux(_T_329, UInt<3>("h00"), _T_1042) @[Lookup.scala 11:37]
    node _T_1044 = mux(_T_325, UInt<3>("h00"), _T_1043) @[Lookup.scala 11:37]
    node _T_1045 = mux(_T_321, UInt<3>("h00"), _T_1044) @[Lookup.scala 11:37]
    node _T_1046 = mux(_T_317, UInt<3>("h00"), _T_1045) @[Lookup.scala 11:37]
    node _T_1047 = mux(_T_313, UInt<3>("h00"), _T_1046) @[Lookup.scala 11:37]
    node _T_1048 = mux(_T_309, UInt<3>("h00"), _T_1047) @[Lookup.scala 11:37]
    node _T_1049 = mux(_T_305, UInt<3>("h00"), _T_1048) @[Lookup.scala 11:37]
    node _T_1050 = mux(_T_301, UInt<3>("h00"), _T_1049) @[Lookup.scala 11:37]
    node _T_1051 = mux(_T_297, UInt<3>("h00"), _T_1050) @[Lookup.scala 11:37]
    node _T_1052 = mux(_T_293, UInt<3>("h00"), _T_1051) @[Lookup.scala 11:37]
    node _T_1053 = mux(_T_289, UInt<3>("h00"), _T_1052) @[Lookup.scala 11:37]
    node _T_1054 = mux(_T_285, UInt<3>("h00"), _T_1053) @[Lookup.scala 11:37]
    node _T_1055 = mux(_T_281, UInt<3>("h00"), _T_1054) @[Lookup.scala 11:37]
    node _T_1056 = mux(_T_277, UInt<3>("h00"), _T_1055) @[Lookup.scala 11:37]
    node _T_1057 = mux(_T_273, UInt<3>("h00"), _T_1056) @[Lookup.scala 11:37]
    node _T_1058 = mux(_T_269, UInt<3>("h00"), _T_1057) @[Lookup.scala 11:37]
    node _T_1059 = mux(_T_265, UInt<3>("h00"), _T_1058) @[Lookup.scala 11:37]
    node _T_1060 = mux(_T_261, UInt<3>("h00"), _T_1059) @[Lookup.scala 11:37]
    node _T_1061 = mux(_T_257, UInt<3>("h00"), _T_1060) @[Lookup.scala 11:37]
    node _T_1062 = mux(_T_253, UInt<3>("h00"), _T_1061) @[Lookup.scala 11:37]
    node _T_1063 = mux(_T_249, UInt<3>("h00"), _T_1062) @[Lookup.scala 11:37]
    node _T_1064 = mux(_T_245, UInt<3>("h00"), _T_1063) @[Lookup.scala 11:37]
    node _T_1065 = mux(_T_241, UInt<3>("h00"), _T_1064) @[Lookup.scala 11:37]
    node _T_1066 = mux(_T_237, UInt<3>("h00"), _T_1065) @[Lookup.scala 11:37]
    node cs0_6 = mux(_T_233, UInt<3>("h00"), _T_1066) @[Lookup.scala 11:37]
    node _T_1067 = mux(_T_429, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 11:37]
    node _T_1068 = mux(_T_425, UInt<1>("h01"), _T_1067) @[Lookup.scala 11:37]
    node _T_1069 = mux(_T_421, UInt<1>("h00"), _T_1068) @[Lookup.scala 11:37]
    node _T_1070 = mux(_T_417, UInt<1>("h00"), _T_1069) @[Lookup.scala 11:37]
    node _T_1071 = mux(_T_413, UInt<1>("h00"), _T_1070) @[Lookup.scala 11:37]
    node _T_1072 = mux(_T_409, UInt<1>("h00"), _T_1071) @[Lookup.scala 11:37]
    node _T_1073 = mux(_T_405, UInt<1>("h00"), _T_1072) @[Lookup.scala 11:37]
    node _T_1074 = mux(_T_401, UInt<1>("h00"), _T_1073) @[Lookup.scala 11:37]
    node _T_1075 = mux(_T_397, UInt<1>("h00"), _T_1074) @[Lookup.scala 11:37]
    node _T_1076 = mux(_T_393, UInt<1>("h00"), _T_1075) @[Lookup.scala 11:37]
    node _T_1077 = mux(_T_389, UInt<1>("h00"), _T_1076) @[Lookup.scala 11:37]
    node _T_1078 = mux(_T_385, UInt<1>("h00"), _T_1077) @[Lookup.scala 11:37]
    node _T_1079 = mux(_T_381, UInt<1>("h00"), _T_1078) @[Lookup.scala 11:37]
    node _T_1080 = mux(_T_377, UInt<1>("h00"), _T_1079) @[Lookup.scala 11:37]
    node _T_1081 = mux(_T_373, UInt<1>("h00"), _T_1080) @[Lookup.scala 11:37]
    node _T_1082 = mux(_T_369, UInt<1>("h00"), _T_1081) @[Lookup.scala 11:37]
    node _T_1083 = mux(_T_365, UInt<1>("h00"), _T_1082) @[Lookup.scala 11:37]
    node _T_1084 = mux(_T_361, UInt<1>("h00"), _T_1083) @[Lookup.scala 11:37]
    node _T_1085 = mux(_T_357, UInt<1>("h00"), _T_1084) @[Lookup.scala 11:37]
    node _T_1086 = mux(_T_353, UInt<1>("h00"), _T_1085) @[Lookup.scala 11:37]
    node _T_1087 = mux(_T_349, UInt<1>("h00"), _T_1086) @[Lookup.scala 11:37]
    node _T_1088 = mux(_T_345, UInt<1>("h00"), _T_1087) @[Lookup.scala 11:37]
    node _T_1089 = mux(_T_341, UInt<1>("h00"), _T_1088) @[Lookup.scala 11:37]
    node _T_1090 = mux(_T_337, UInt<1>("h00"), _T_1089) @[Lookup.scala 11:37]
    node _T_1091 = mux(_T_333, UInt<1>("h00"), _T_1090) @[Lookup.scala 11:37]
    node _T_1092 = mux(_T_329, UInt<1>("h00"), _T_1091) @[Lookup.scala 11:37]
    node _T_1093 = mux(_T_325, UInt<1>("h00"), _T_1092) @[Lookup.scala 11:37]
    node _T_1094 = mux(_T_321, UInt<1>("h00"), _T_1093) @[Lookup.scala 11:37]
    node _T_1095 = mux(_T_317, UInt<1>("h00"), _T_1094) @[Lookup.scala 11:37]
    node _T_1096 = mux(_T_313, UInt<1>("h00"), _T_1095) @[Lookup.scala 11:37]
    node _T_1097 = mux(_T_309, UInt<1>("h00"), _T_1096) @[Lookup.scala 11:37]
    node _T_1098 = mux(_T_305, UInt<1>("h00"), _T_1097) @[Lookup.scala 11:37]
    node _T_1099 = mux(_T_301, UInt<1>("h00"), _T_1098) @[Lookup.scala 11:37]
    node _T_1100 = mux(_T_297, UInt<1>("h00"), _T_1099) @[Lookup.scala 11:37]
    node _T_1101 = mux(_T_293, UInt<1>("h00"), _T_1100) @[Lookup.scala 11:37]
    node _T_1102 = mux(_T_289, UInt<1>("h00"), _T_1101) @[Lookup.scala 11:37]
    node _T_1103 = mux(_T_285, UInt<1>("h00"), _T_1102) @[Lookup.scala 11:37]
    node _T_1104 = mux(_T_281, UInt<1>("h00"), _T_1103) @[Lookup.scala 11:37]
    node _T_1105 = mux(_T_277, UInt<1>("h00"), _T_1104) @[Lookup.scala 11:37]
    node _T_1106 = mux(_T_273, UInt<1>("h00"), _T_1105) @[Lookup.scala 11:37]
    node _T_1107 = mux(_T_269, UInt<1>("h00"), _T_1106) @[Lookup.scala 11:37]
    node _T_1108 = mux(_T_265, UInt<1>("h00"), _T_1107) @[Lookup.scala 11:37]
    node _T_1109 = mux(_T_261, UInt<1>("h00"), _T_1108) @[Lookup.scala 11:37]
    node _T_1110 = mux(_T_257, UInt<1>("h00"), _T_1109) @[Lookup.scala 11:37]
    node _T_1111 = mux(_T_253, UInt<1>("h00"), _T_1110) @[Lookup.scala 11:37]
    node _T_1112 = mux(_T_249, UInt<1>("h00"), _T_1111) @[Lookup.scala 11:37]
    node _T_1113 = mux(_T_245, UInt<1>("h00"), _T_1112) @[Lookup.scala 11:37]
    node _T_1114 = mux(_T_241, UInt<1>("h00"), _T_1113) @[Lookup.scala 11:37]
    node _T_1115 = mux(_T_237, UInt<1>("h00"), _T_1114) @[Lookup.scala 11:37]
    node cs0_7 = mux(_T_233, UInt<1>("h00"), _T_1115) @[Lookup.scala 11:37]
    node _T_1116 = eq(io.dat.exe_br_type, UInt<4>("h00")) @[Cpath.scala 132:49]
    node _T_1117 = eq(io.dat.exe_br_type, UInt<4>("h01")) @[Cpath.scala 133:49]
    node _T_1119 = eq(io.dat.exe_br_eq, UInt<1>("h00")) @[Cpath.scala 133:65]
    node _T_1120 = mux(_T_1119, UInt<2>("h01"), UInt<2>("h00")) @[Cpath.scala 133:64]
    node _T_1121 = eq(io.dat.exe_br_type, UInt<4>("h02")) @[Cpath.scala 134:49]
    node _T_1122 = mux(io.dat.exe_br_eq, UInt<2>("h01"), UInt<2>("h00")) @[Cpath.scala 134:64]
    node _T_1123 = eq(io.dat.exe_br_type, UInt<4>("h03")) @[Cpath.scala 135:49]
    node _T_1125 = eq(io.dat.exe_br_lt, UInt<1>("h00")) @[Cpath.scala 135:65]
    node _T_1126 = mux(_T_1125, UInt<2>("h01"), UInt<2>("h00")) @[Cpath.scala 135:64]
    node _T_1127 = eq(io.dat.exe_br_type, UInt<4>("h04")) @[Cpath.scala 136:49]
    node _T_1129 = eq(io.dat.exe_br_ltu, UInt<1>("h00")) @[Cpath.scala 136:65]
    node _T_1130 = mux(_T_1129, UInt<2>("h01"), UInt<2>("h00")) @[Cpath.scala 136:64]
    node _T_1131 = eq(io.dat.exe_br_type, UInt<4>("h05")) @[Cpath.scala 137:49]
    node _T_1132 = mux(io.dat.exe_br_lt, UInt<2>("h01"), UInt<2>("h00")) @[Cpath.scala 137:64]
    node _T_1133 = eq(io.dat.exe_br_type, UInt<4>("h06")) @[Cpath.scala 138:49]
    node _T_1134 = mux(io.dat.exe_br_ltu, UInt<2>("h01"), UInt<2>("h00")) @[Cpath.scala 138:64]
    node _T_1135 = eq(io.dat.exe_br_type, UInt<4>("h07")) @[Cpath.scala 139:49]
    node _T_1136 = eq(io.dat.exe_br_type, UInt<4>("h08")) @[Cpath.scala 140:49]
    node _T_1137 = mux(_T_1136, UInt<2>("h02"), UInt<2>("h00")) @[Cpath.scala 140:29]
    node _T_1138 = mux(_T_1135, UInt<2>("h01"), _T_1137) @[Cpath.scala 139:29]
    node _T_1139 = mux(_T_1133, _T_1134, _T_1138) @[Cpath.scala 138:29]
    node _T_1140 = mux(_T_1131, _T_1132, _T_1139) @[Cpath.scala 137:29]
    node _T_1141 = mux(_T_1127, _T_1130, _T_1140) @[Cpath.scala 136:29]
    node _T_1142 = mux(_T_1123, _T_1126, _T_1141) @[Cpath.scala 135:29]
    node _T_1143 = mux(_T_1121, _T_1122, _T_1142) @[Cpath.scala 134:29]
    node _T_1144 = mux(_T_1117, _T_1120, _T_1143) @[Cpath.scala 133:29]
    node _T_1145 = mux(_T_1116, UInt<2>("h00"), _T_1144) @[Cpath.scala 132:29]
    node ctrl_exe_pc_sel = mux(io.ctl.pipeline_kill, UInt<2>("h03"), _T_1145) @[Cpath.scala 131:29]
    node _T_1146 = neq(ctrl_exe_pc_sel, UInt<2>("h00")) @[Cpath.scala 144:35]
    node _T_1148 = eq(io.imem.resp.valid, UInt<1>("h00")) @[Cpath.scala 144:48]
    node _T_1149 = or(_T_1146, _T_1148) @[Cpath.scala 144:45]
    node _T_1150 = or(_T_1149, cs0_7) @[Cpath.scala 144:68]
    reg _T_1152 : UInt<1>, clock @[Cpath.scala 144:91]
    _T_1152 <= cs0_7 @[Cpath.scala 144:91]
    node ifkill = or(_T_1150, _T_1152) @[Cpath.scala 144:81]
    node deckill = neq(ctrl_exe_pc_sel, UInt<2>("h00")) @[Cpath.scala 145:35]
    node _T_1153 = or(io.dat.csr_eret, io.ctl.mem_exception) @[Cpath.scala 149:45]
    io.ctl.pipeline_kill <= _T_1153 @[Cpath.scala 149:25]
    node _T_1155 = eq(cs_val_inst, UInt<1>("h00")) @[Cpath.scala 151:25]
    node dec_exception = and(_T_1155, io.imem.resp.valid) @[Cpath.scala 151:38]
    wire stall : UInt<1> @[Cpath.scala 154:22]
    node dec_rs1_addr = bits(io.dat.dec_inst, 19, 15) @[Cpath.scala 156:38]
    node dec_rs2_addr = bits(io.dat.dec_inst, 24, 20) @[Cpath.scala 157:38]
    node dec_wbaddr = bits(io.dat.dec_inst, 11, 7) @[Cpath.scala 158:38]
    node dec_rs1_oen = mux(deckill, UInt<1>("h00"), cs_rs1_oen) @[Cpath.scala 159:26]
    node dec_rs2_oen = mux(deckill, UInt<1>("h00"), cs_rs2_oen) @[Cpath.scala 160:26]
    reg exe_reg_wbaddr : UInt, clock @[Cpath.scala 162:33]
    reg mem_reg_wbaddr : UInt, clock @[Cpath.scala 163:33]
    reg wb_reg_wbaddr : UInt, clock @[Cpath.scala 164:33]
    reg exe_reg_ctrl_rf_wen : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Cpath.scala 165:37]
    reg mem_reg_ctrl_rf_wen : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Cpath.scala 166:37]
    reg wb_reg_ctrl_rf_wen : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Cpath.scala 167:37]
    reg exe_reg_exception : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Cpath.scala 168:37]
    reg exe_reg_is_csr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Cpath.scala 170:32]
    wire full_stall : UInt<1> @[Cpath.scala 173:25]
    node _T_1174 = eq(stall, UInt<1>("h00")) @[Cpath.scala 174:10]
    node _T_1176 = eq(full_stall, UInt<1>("h00")) @[Cpath.scala 174:20]
    node _T_1177 = and(_T_1174, _T_1176) @[Cpath.scala 174:17]
    when _T_1177 : @[Cpath.scala 175:4]
      when deckill : @[Cpath.scala 177:7]
        exe_reg_wbaddr <= UInt<1>("h00") @[Cpath.scala 178:30]
        exe_reg_ctrl_rf_wen <= UInt<1>("h00") @[Cpath.scala 179:30]
        exe_reg_is_csr <= UInt<1>("h00") @[Cpath.scala 180:30]
        exe_reg_exception <= UInt<1>("h00") @[Cpath.scala 181:30]
        skip @[Cpath.scala 177:7]
      else : @[Cpath.scala 184:7]
        exe_reg_wbaddr <= dec_wbaddr @[Cpath.scala 185:30]
        exe_reg_ctrl_rf_wen <= cs0_2 @[Cpath.scala 186:30]
        node _T_1182 = neq(cs0_6, UInt<3>("h00")) @[Cpath.scala 187:44]
        node _T_1183 = neq(cs0_6, UInt<3>("h04")) @[Cpath.scala 187:68]
        node _T_1184 = and(_T_1182, _T_1183) @[Cpath.scala 187:54]
        exe_reg_is_csr <= _T_1184 @[Cpath.scala 187:30]
        exe_reg_exception <= dec_exception @[Cpath.scala 188:30]
        skip @[Cpath.scala 184:7]
      skip @[Cpath.scala 175:4]
    else : @[Cpath.scala 192:4]
      node _T_1186 = eq(full_stall, UInt<1>("h00")) @[Cpath.scala 191:24]
      node _T_1187 = and(stall, _T_1186) @[Cpath.scala 191:21]
      when _T_1187 : @[Cpath.scala 192:4]
        exe_reg_wbaddr <= UInt<1>("h00") @[Cpath.scala 194:27]
        exe_reg_ctrl_rf_wen <= UInt<1>("h00") @[Cpath.scala 195:27]
        exe_reg_is_csr <= UInt<1>("h00") @[Cpath.scala 196:27]
        exe_reg_exception <= UInt<1>("h00") @[Cpath.scala 197:27]
        skip @[Cpath.scala 192:4]
    mem_reg_wbaddr <= exe_reg_wbaddr @[Cpath.scala 200:24]
    wb_reg_wbaddr <= mem_reg_wbaddr @[Cpath.scala 201:24]
    mem_reg_ctrl_rf_wen <= exe_reg_ctrl_rf_wen @[Cpath.scala 202:24]
    wb_reg_ctrl_rf_wen <= mem_reg_ctrl_rf_wen @[Cpath.scala 203:24]
    reg exe_inst_is_load : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Cpath.scala 205:34]
    node _T_1195 = eq(full_stall, UInt<1>("h00")) @[Cpath.scala 207:10]
    when _T_1195 : @[Cpath.scala 208:4]
      node _T_1196 = eq(cs0_4, UInt<1>("h00")) @[Cpath.scala 209:52]
      node _T_1197 = and(cs0_3, _T_1196) @[Cpath.scala 209:37]
      exe_inst_is_load <= _T_1197 @[Cpath.scala 209:24]
      skip @[Cpath.scala 208:4]
    node _T_1198 = eq(exe_reg_wbaddr, dec_rs1_addr) @[Cpath.scala 217:53]
    node _T_1199 = and(exe_inst_is_load, _T_1198) @[Cpath.scala 217:34]
    node _T_1201 = neq(exe_reg_wbaddr, UInt<1>("h00")) @[Cpath.scala 217:90]
    node _T_1202 = and(_T_1199, _T_1201) @[Cpath.scala 217:71]
    node _T_1203 = and(_T_1202, dec_rs1_oen) @[Cpath.scala 217:99]
    node _T_1204 = eq(exe_reg_wbaddr, dec_rs2_addr) @[Cpath.scala 218:53]
    node _T_1205 = and(exe_inst_is_load, _T_1204) @[Cpath.scala 218:34]
    node _T_1207 = neq(exe_reg_wbaddr, UInt<1>("h00")) @[Cpath.scala 218:90]
    node _T_1208 = and(_T_1205, _T_1207) @[Cpath.scala 218:71]
    node _T_1209 = and(_T_1208, dec_rs2_oen) @[Cpath.scala 218:99]
    node _T_1210 = or(_T_1203, _T_1209) @[Cpath.scala 217:115]
    node _T_1211 = or(_T_1210, exe_reg_is_csr) @[Cpath.scala 218:115]
    stall <= _T_1211 @[Cpath.scala 217:11]
    node _T_1213 = eq(io.imem.resp.valid, UInt<1>("h00")) @[Cpath.scala 225:18]
    node _T_1214 = and(io.dat.mem_ctrl_dmem_val, io.dmem.resp.valid) @[Cpath.scala 225:53]
    node _T_1216 = eq(io.dat.mem_ctrl_dmem_val, UInt<1>("h00")) @[Cpath.scala 225:79]
    node _T_1217 = or(_T_1214, _T_1216) @[Cpath.scala 225:76]
    node _T_1219 = eq(_T_1217, UInt<1>("h00")) @[Cpath.scala 225:41]
    node _T_1220 = or(_T_1213, _T_1219) @[Cpath.scala 225:38]
    full_stall <= _T_1220 @[Cpath.scala 225:15]
    io.ctl.dec_stall <= stall @[Cpath.scala 228:22]
    io.ctl.full_stall <= full_stall @[Cpath.scala 229:22]
    io.ctl.exe_pc_sel <= ctrl_exe_pc_sel @[Cpath.scala 230:22]
    io.ctl.br_type <= cs_br_type @[Cpath.scala 231:22]
    io.ctl.if_kill <= ifkill @[Cpath.scala 232:22]
    io.ctl.dec_kill <= deckill @[Cpath.scala 233:22]
    io.ctl.op1_sel <= cs_op1_sel @[Cpath.scala 234:22]
    io.ctl.op2_sel <= cs_op2_sel @[Cpath.scala 235:22]
    io.ctl.alu_fun <= cs0_0 @[Cpath.scala 236:22]
    io.ctl.wb_sel <= cs0_1 @[Cpath.scala 237:22]
    io.ctl.rf_wen <= cs0_2 @[Cpath.scala 238:22]
    reg _T_1222 : UInt<1>, clock @[Cpath.scala 242:45]
    _T_1222 <= cs0_7 @[Cpath.scala 242:45]
    node _T_1223 = or(cs0_7, _T_1222) @[Cpath.scala 242:35]
    io.ctl.fencei <= _T_1223 @[Cpath.scala 242:22]
    reg _T_1225 : UInt<1>, clock @[Cpath.scala 244:35]
    _T_1225 <= exe_reg_exception @[Cpath.scala 244:35]
    io.ctl.mem_exception <= _T_1225 @[Cpath.scala 244:25]
    node rs1_addr = bits(io.dat.dec_inst, 19, 15) @[Cpath.scala 248:34]
    node _T_1226 = eq(cs0_6, UInt<3>("h02")) @[Cpath.scala 249:30]
    node _T_1227 = eq(cs0_6, UInt<3>("h03")) @[Cpath.scala 249:54]
    node _T_1228 = or(_T_1226, _T_1227) @[Cpath.scala 249:40]
    node _T_1230 = eq(rs1_addr, UInt<1>("h00")) @[Cpath.scala 249:77]
    node csr_ren = and(_T_1228, _T_1230) @[Cpath.scala 249:65]
    node _T_1231 = mux(csr_ren, UInt<3>("h05"), cs0_6) @[Cpath.scala 250:25]
    io.ctl.csr_cmd <= _T_1231 @[Cpath.scala 250:19]
    io.imem.req.valid <= UInt<1>("h01") @[Cpath.scala 252:22]
    io.imem.req.bits.fcn <= UInt<1>("h00") @[Cpath.scala 253:25]
    io.imem.req.bits.typ <= UInt<3>("h07") @[Cpath.scala 254:25]
    io.ctl.mem_val <= cs0_3 @[Cpath.scala 255:22]
    io.ctl.mem_fcn <= cs0_4 @[Cpath.scala 256:22]
    io.ctl.mem_typ <= cs0_5 @[Cpath.scala 257:21]
    
  module RegisterFile : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip rs1_addr : UInt<5>, rs1_data : UInt<32>, flip rs2_addr : UInt<5>, rs2_data : UInt<32>, flip dm_addr : UInt<5>, dm_rdata : UInt<32>, flip dm_wdata : UInt<32>, flip dm_en : UInt<1>, flip waddr : UInt<5>, flip wdata : UInt<32>, flip wen : UInt<1>}
    
    cmem regfile : UInt<32>[32] @[Regfile.scala 31:21]
    node _T_30 = neq(io.waddr, UInt<1>("h00")) @[Regfile.scala 33:30]
    node _T_31 = and(io.wen, _T_30) @[Regfile.scala 33:17]
    when _T_31 : @[Regfile.scala 34:4]
      infer mport _T_32 = regfile[io.waddr], clock @[Regfile.scala 35:14]
      _T_32 <= io.wdata @[Regfile.scala 35:25]
      skip @[Regfile.scala 34:4]
    node _T_34 = neq(io.dm_addr, UInt<1>("h00")) @[Regfile.scala 38:34]
    node _T_35 = and(io.dm_en, _T_34) @[Regfile.scala 38:19]
    when _T_35 : @[Regfile.scala 39:4]
      infer mport _T_36 = regfile[io.dm_addr], clock @[Regfile.scala 40:14]
      _T_36 <= io.dm_wdata @[Regfile.scala 40:27]
      skip @[Regfile.scala 39:4]
    node _T_38 = neq(io.rs1_addr, UInt<1>("h00")) @[Regfile.scala 43:35]
    infer mport _T_39 = regfile[io.rs1_addr], clock @[Regfile.scala 43:51]
    node _T_41 = mux(_T_38, _T_39, UInt<1>("h00")) @[Regfile.scala 43:22]
    io.rs1_data <= _T_41 @[Regfile.scala 43:16]
    node _T_43 = neq(io.rs2_addr, UInt<1>("h00")) @[Regfile.scala 44:35]
    infer mport _T_44 = regfile[io.rs2_addr], clock @[Regfile.scala 44:51]
    node _T_46 = mux(_T_43, _T_44, UInt<1>("h00")) @[Regfile.scala 44:22]
    io.rs2_data <= _T_46 @[Regfile.scala 44:16]
    node _T_48 = neq(io.dm_addr, UInt<1>("h00")) @[Regfile.scala 45:34]
    infer mport _T_49 = regfile[io.dm_addr], clock @[Regfile.scala 45:50]
    node _T_51 = mux(_T_48, _T_49, UInt<1>("h00")) @[Regfile.scala 45:22]
    io.dm_rdata <= _T_51 @[Regfile.scala 45:16]
    
  module CSRFile : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip hartid : UInt<32>, rw : {flip cmd : UInt<3>, rdata : UInt<32>, flip wdata : UInt<32>}, csr_stall : UInt<1>, eret : UInt<1>, singleStep : UInt<1>, decode : {flip csr : UInt<12>, read_illegal : UInt<1>, write_illegal : UInt<1>, system_illegal : UInt<1>}, status : {debug : UInt<1>, prv : UInt<2>, sd : UInt<1>, zero1 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, mpie : UInt<1>, hpie : UInt<1>, spie : UInt<1>, upie : UInt<1>, mie : UInt<1>, hie : UInt<1>, sie : UInt<1>, uie : UInt<1>}, evec : UInt<32>, flip exception : UInt<1>, flip retire : UInt<1>, flip pc : UInt<32>, time : UInt<32>, counters : {flip inc : UInt<32>}[60]}
    
    io.counters[0].inc is invalid @[CSR.scala 154:6]
    io.counters[1].inc is invalid @[CSR.scala 154:6]
    io.counters[2].inc is invalid @[CSR.scala 154:6]
    io.counters[3].inc is invalid @[CSR.scala 154:6]
    io.counters[4].inc is invalid @[CSR.scala 154:6]
    io.counters[5].inc is invalid @[CSR.scala 154:6]
    io.counters[6].inc is invalid @[CSR.scala 154:6]
    io.counters[7].inc is invalid @[CSR.scala 154:6]
    io.counters[8].inc is invalid @[CSR.scala 154:6]
    io.counters[9].inc is invalid @[CSR.scala 154:6]
    io.counters[10].inc is invalid @[CSR.scala 154:6]
    io.counters[11].inc is invalid @[CSR.scala 154:6]
    io.counters[12].inc is invalid @[CSR.scala 154:6]
    io.counters[13].inc is invalid @[CSR.scala 154:6]
    io.counters[14].inc is invalid @[CSR.scala 154:6]
    io.counters[15].inc is invalid @[CSR.scala 154:6]
    io.counters[16].inc is invalid @[CSR.scala 154:6]
    io.counters[17].inc is invalid @[CSR.scala 154:6]
    io.counters[18].inc is invalid @[CSR.scala 154:6]
    io.counters[19].inc is invalid @[CSR.scala 154:6]
    io.counters[20].inc is invalid @[CSR.scala 154:6]
    io.counters[21].inc is invalid @[CSR.scala 154:6]
    io.counters[22].inc is invalid @[CSR.scala 154:6]
    io.counters[23].inc is invalid @[CSR.scala 154:6]
    io.counters[24].inc is invalid @[CSR.scala 154:6]
    io.counters[25].inc is invalid @[CSR.scala 154:6]
    io.counters[26].inc is invalid @[CSR.scala 154:6]
    io.counters[27].inc is invalid @[CSR.scala 154:6]
    io.counters[28].inc is invalid @[CSR.scala 154:6]
    io.counters[29].inc is invalid @[CSR.scala 154:6]
    io.counters[30].inc is invalid @[CSR.scala 154:6]
    io.counters[31].inc is invalid @[CSR.scala 154:6]
    io.counters[32].inc is invalid @[CSR.scala 154:6]
    io.counters[33].inc is invalid @[CSR.scala 154:6]
    io.counters[34].inc is invalid @[CSR.scala 154:6]
    io.counters[35].inc is invalid @[CSR.scala 154:6]
    io.counters[36].inc is invalid @[CSR.scala 154:6]
    io.counters[37].inc is invalid @[CSR.scala 154:6]
    io.counters[38].inc is invalid @[CSR.scala 154:6]
    io.counters[39].inc is invalid @[CSR.scala 154:6]
    io.counters[40].inc is invalid @[CSR.scala 154:6]
    io.counters[41].inc is invalid @[CSR.scala 154:6]
    io.counters[42].inc is invalid @[CSR.scala 154:6]
    io.counters[43].inc is invalid @[CSR.scala 154:6]
    io.counters[44].inc is invalid @[CSR.scala 154:6]
    io.counters[45].inc is invalid @[CSR.scala 154:6]
    io.counters[46].inc is invalid @[CSR.scala 154:6]
    io.counters[47].inc is invalid @[CSR.scala 154:6]
    io.counters[48].inc is invalid @[CSR.scala 154:6]
    io.counters[49].inc is invalid @[CSR.scala 154:6]
    io.counters[50].inc is invalid @[CSR.scala 154:6]
    io.counters[51].inc is invalid @[CSR.scala 154:6]
    io.counters[52].inc is invalid @[CSR.scala 154:6]
    io.counters[53].inc is invalid @[CSR.scala 154:6]
    io.counters[54].inc is invalid @[CSR.scala 154:6]
    io.counters[55].inc is invalid @[CSR.scala 154:6]
    io.counters[56].inc is invalid @[CSR.scala 154:6]
    io.counters[57].inc is invalid @[CSR.scala 154:6]
    io.counters[58].inc is invalid @[CSR.scala 154:6]
    io.counters[59].inc is invalid @[CSR.scala 154:6]
    io.time is invalid @[CSR.scala 154:6]
    io.pc is invalid @[CSR.scala 154:6]
    io.retire is invalid @[CSR.scala 154:6]
    io.exception is invalid @[CSR.scala 154:6]
    io.evec is invalid @[CSR.scala 154:6]
    io.status.uie is invalid @[CSR.scala 154:6]
    io.status.sie is invalid @[CSR.scala 154:6]
    io.status.hie is invalid @[CSR.scala 154:6]
    io.status.mie is invalid @[CSR.scala 154:6]
    io.status.upie is invalid @[CSR.scala 154:6]
    io.status.spie is invalid @[CSR.scala 154:6]
    io.status.hpie is invalid @[CSR.scala 154:6]
    io.status.mpie is invalid @[CSR.scala 154:6]
    io.status.spp is invalid @[CSR.scala 154:6]
    io.status.hpp is invalid @[CSR.scala 154:6]
    io.status.mpp is invalid @[CSR.scala 154:6]
    io.status.fs is invalid @[CSR.scala 154:6]
    io.status.xs is invalid @[CSR.scala 154:6]
    io.status.mprv is invalid @[CSR.scala 154:6]
    io.status.sum is invalid @[CSR.scala 154:6]
    io.status.mxr is invalid @[CSR.scala 154:6]
    io.status.tvm is invalid @[CSR.scala 154:6]
    io.status.tw is invalid @[CSR.scala 154:6]
    io.status.tsr is invalid @[CSR.scala 154:6]
    io.status.zero1 is invalid @[CSR.scala 154:6]
    io.status.sd is invalid @[CSR.scala 154:6]
    io.status.prv is invalid @[CSR.scala 154:6]
    io.status.debug is invalid @[CSR.scala 154:6]
    io.decode.system_illegal is invalid @[CSR.scala 154:6]
    io.decode.write_illegal is invalid @[CSR.scala 154:6]
    io.decode.read_illegal is invalid @[CSR.scala 154:6]
    io.decode.csr is invalid @[CSR.scala 154:6]
    io.singleStep is invalid @[CSR.scala 154:6]
    io.eret is invalid @[CSR.scala 154:6]
    io.csr_stall is invalid @[CSR.scala 154:6]
    io.rw.wdata is invalid @[CSR.scala 154:6]
    io.rw.rdata is invalid @[CSR.scala 154:6]
    io.rw.cmd is invalid @[CSR.scala 154:6]
    io.hartid is invalid @[CSR.scala 154:6]
    wire _T_170 : {debug : UInt<1>, prv : UInt<2>, sd : UInt<1>, zero1 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, mpie : UInt<1>, hpie : UInt<1>, spie : UInt<1>, upie : UInt<1>, mie : UInt<1>, hie : UInt<1>, sie : UInt<1>, uie : UInt<1>} @[CSR.scala 156:44]
    wire _T_172 : UInt<35>
    _T_172 <= UInt<1>("h00")
    node _T_173 = bits(_T_172, 0, 0) @[CSR.scala 156:44]
    _T_170.uie <= _T_173 @[CSR.scala 156:44]
    node _T_174 = bits(_T_172, 1, 1) @[CSR.scala 156:44]
    _T_170.sie <= _T_174 @[CSR.scala 156:44]
    node _T_175 = bits(_T_172, 2, 2) @[CSR.scala 156:44]
    _T_170.hie <= _T_175 @[CSR.scala 156:44]
    node _T_176 = bits(_T_172, 3, 3) @[CSR.scala 156:44]
    _T_170.mie <= _T_176 @[CSR.scala 156:44]
    node _T_177 = bits(_T_172, 4, 4) @[CSR.scala 156:44]
    _T_170.upie <= _T_177 @[CSR.scala 156:44]
    node _T_178 = bits(_T_172, 5, 5) @[CSR.scala 156:44]
    _T_170.spie <= _T_178 @[CSR.scala 156:44]
    node _T_179 = bits(_T_172, 6, 6) @[CSR.scala 156:44]
    _T_170.hpie <= _T_179 @[CSR.scala 156:44]
    node _T_180 = bits(_T_172, 7, 7) @[CSR.scala 156:44]
    _T_170.mpie <= _T_180 @[CSR.scala 156:44]
    node _T_181 = bits(_T_172, 8, 8) @[CSR.scala 156:44]
    _T_170.spp <= _T_181 @[CSR.scala 156:44]
    node _T_182 = bits(_T_172, 10, 9) @[CSR.scala 156:44]
    _T_170.hpp <= _T_182 @[CSR.scala 156:44]
    node _T_183 = bits(_T_172, 12, 11) @[CSR.scala 156:44]
    _T_170.mpp <= _T_183 @[CSR.scala 156:44]
    node _T_184 = bits(_T_172, 14, 13) @[CSR.scala 156:44]
    _T_170.fs <= _T_184 @[CSR.scala 156:44]
    node _T_185 = bits(_T_172, 16, 15) @[CSR.scala 156:44]
    _T_170.xs <= _T_185 @[CSR.scala 156:44]
    node _T_186 = bits(_T_172, 17, 17) @[CSR.scala 156:44]
    _T_170.mprv <= _T_186 @[CSR.scala 156:44]
    node _T_187 = bits(_T_172, 18, 18) @[CSR.scala 156:44]
    _T_170.sum <= _T_187 @[CSR.scala 156:44]
    node _T_188 = bits(_T_172, 19, 19) @[CSR.scala 156:44]
    _T_170.mxr <= _T_188 @[CSR.scala 156:44]
    node _T_189 = bits(_T_172, 20, 20) @[CSR.scala 156:44]
    _T_170.tvm <= _T_189 @[CSR.scala 156:44]
    node _T_190 = bits(_T_172, 21, 21) @[CSR.scala 156:44]
    _T_170.tw <= _T_190 @[CSR.scala 156:44]
    node _T_191 = bits(_T_172, 22, 22) @[CSR.scala 156:44]
    _T_170.tsr <= _T_191 @[CSR.scala 156:44]
    node _T_192 = bits(_T_172, 30, 23) @[CSR.scala 156:44]
    _T_170.zero1 <= _T_192 @[CSR.scala 156:44]
    node _T_193 = bits(_T_172, 31, 31) @[CSR.scala 156:44]
    _T_170.sd <= _T_193 @[CSR.scala 156:44]
    node _T_194 = bits(_T_172, 33, 32) @[CSR.scala 156:44]
    _T_170.prv <= _T_194 @[CSR.scala 156:44]
    node _T_195 = bits(_T_172, 34, 34) @[CSR.scala 156:44]
    _T_170.debug <= _T_195 @[CSR.scala 156:44]
    wire reset_mstatus : {debug : UInt<1>, prv : UInt<2>, sd : UInt<1>, zero1 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, mpie : UInt<1>, hpie : UInt<1>, spie : UInt<1>, upie : UInt<1>, mie : UInt<1>, hie : UInt<1>, sie : UInt<1>, uie : UInt<1>}
    reset_mstatus.uie <= _T_170.uie
    reset_mstatus.sie <= _T_170.sie
    reset_mstatus.hie <= _T_170.hie
    reset_mstatus.mie <= _T_170.mie
    reset_mstatus.upie <= _T_170.upie
    reset_mstatus.spie <= _T_170.spie
    reset_mstatus.hpie <= _T_170.hpie
    reset_mstatus.mpie <= _T_170.mpie
    reset_mstatus.spp <= _T_170.spp
    reset_mstatus.hpp <= _T_170.hpp
    reset_mstatus.mpp <= _T_170.mpp
    reset_mstatus.fs <= _T_170.fs
    reset_mstatus.xs <= _T_170.xs
    reset_mstatus.mprv <= _T_170.mprv
    reset_mstatus.sum <= _T_170.sum
    reset_mstatus.mxr <= _T_170.mxr
    reset_mstatus.tvm <= _T_170.tvm
    reset_mstatus.tw <= _T_170.tw
    reset_mstatus.tsr <= _T_170.tsr
    reset_mstatus.zero1 <= _T_170.zero1
    reset_mstatus.sd <= _T_170.sd
    reset_mstatus.prv <= _T_170.prv
    reset_mstatus.debug <= _T_170.debug
    reset_mstatus.mpp <= UInt<2>("h03") @[CSR.scala 157:21]
    reset_mstatus.prv <= UInt<2>("h03") @[CSR.scala 158:21]
    reg reg_mstatus : {debug : UInt<1>, prv : UInt<2>, sd : UInt<1>, zero1 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, mpie : UInt<1>, hpie : UInt<1>, spie : UInt<1>, upie : UInt<1>, mie : UInt<1>, hie : UInt<1>, sie : UInt<1>, uie : UInt<1>}, clock with : (reset => (reset, reset_mstatus)) @[CSR.scala 159:28]
    reg reg_mepc : UInt<32>, clock @[CSR.scala 160:21]
    reg reg_mcause : UInt<32>, clock @[CSR.scala 161:23]
    reg reg_mtval : UInt<32>, clock @[CSR.scala 162:22]
    reg reg_mscratch : UInt<32>, clock @[CSR.scala 163:25]
    reg reg_mtimecmp : UInt<32>, clock @[CSR.scala 164:25]
    reg reg_medeleg : UInt<32>, clock @[CSR.scala 165:24]
    wire _T_209 : {zero2 : UInt<1>, debug : UInt<1>, zero1 : UInt<1>, rocc : UInt<1>, meip : UInt<1>, heip : UInt<1>, seip : UInt<1>, ueip : UInt<1>, mtip : UInt<1>, htip : UInt<1>, stip : UInt<1>, utip : UInt<1>, msip : UInt<1>, hsip : UInt<1>, ssip : UInt<1>, usip : UInt<1>} @[CSR.scala 167:37]
    wire _T_211 : UInt<16>
    _T_211 <= UInt<1>("h00")
    node _T_212 = bits(_T_211, 0, 0) @[CSR.scala 167:37]
    _T_209.usip <= _T_212 @[CSR.scala 167:37]
    node _T_213 = bits(_T_211, 1, 1) @[CSR.scala 167:37]
    _T_209.ssip <= _T_213 @[CSR.scala 167:37]
    node _T_214 = bits(_T_211, 2, 2) @[CSR.scala 167:37]
    _T_209.hsip <= _T_214 @[CSR.scala 167:37]
    node _T_215 = bits(_T_211, 3, 3) @[CSR.scala 167:37]
    _T_209.msip <= _T_215 @[CSR.scala 167:37]
    node _T_216 = bits(_T_211, 4, 4) @[CSR.scala 167:37]
    _T_209.utip <= _T_216 @[CSR.scala 167:37]
    node _T_217 = bits(_T_211, 5, 5) @[CSR.scala 167:37]
    _T_209.stip <= _T_217 @[CSR.scala 167:37]
    node _T_218 = bits(_T_211, 6, 6) @[CSR.scala 167:37]
    _T_209.htip <= _T_218 @[CSR.scala 167:37]
    node _T_219 = bits(_T_211, 7, 7) @[CSR.scala 167:37]
    _T_209.mtip <= _T_219 @[CSR.scala 167:37]
    node _T_220 = bits(_T_211, 8, 8) @[CSR.scala 167:37]
    _T_209.ueip <= _T_220 @[CSR.scala 167:37]
    node _T_221 = bits(_T_211, 9, 9) @[CSR.scala 167:37]
    _T_209.seip <= _T_221 @[CSR.scala 167:37]
    node _T_222 = bits(_T_211, 10, 10) @[CSR.scala 167:37]
    _T_209.heip <= _T_222 @[CSR.scala 167:37]
    node _T_223 = bits(_T_211, 11, 11) @[CSR.scala 167:37]
    _T_209.meip <= _T_223 @[CSR.scala 167:37]
    node _T_224 = bits(_T_211, 12, 12) @[CSR.scala 167:37]
    _T_209.rocc <= _T_224 @[CSR.scala 167:37]
    node _T_225 = bits(_T_211, 13, 13) @[CSR.scala 167:37]
    _T_209.zero1 <= _T_225 @[CSR.scala 167:37]
    node _T_226 = bits(_T_211, 14, 14) @[CSR.scala 167:37]
    _T_209.debug <= _T_226 @[CSR.scala 167:37]
    node _T_227 = bits(_T_211, 15, 15) @[CSR.scala 167:37]
    _T_209.zero2 <= _T_227 @[CSR.scala 167:37]
    reg reg_mip : {zero2 : UInt<1>, debug : UInt<1>, zero1 : UInt<1>, rocc : UInt<1>, meip : UInt<1>, heip : UInt<1>, seip : UInt<1>, ueip : UInt<1>, mtip : UInt<1>, htip : UInt<1>, stip : UInt<1>, utip : UInt<1>, msip : UInt<1>, hsip : UInt<1>, ssip : UInt<1>, usip : UInt<1>}, clock with : (reset => (reset, _T_209)) @[CSR.scala 167:24]
    wire _T_232 : {zero2 : UInt<1>, debug : UInt<1>, zero1 : UInt<1>, rocc : UInt<1>, meip : UInt<1>, heip : UInt<1>, seip : UInt<1>, ueip : UInt<1>, mtip : UInt<1>, htip : UInt<1>, stip : UInt<1>, utip : UInt<1>, msip : UInt<1>, hsip : UInt<1>, ssip : UInt<1>, usip : UInt<1>} @[CSR.scala 168:37]
    wire _T_234 : UInt<16>
    _T_234 <= UInt<1>("h00")
    node _T_235 = bits(_T_234, 0, 0) @[CSR.scala 168:37]
    _T_232.usip <= _T_235 @[CSR.scala 168:37]
    node _T_236 = bits(_T_234, 1, 1) @[CSR.scala 168:37]
    _T_232.ssip <= _T_236 @[CSR.scala 168:37]
    node _T_237 = bits(_T_234, 2, 2) @[CSR.scala 168:37]
    _T_232.hsip <= _T_237 @[CSR.scala 168:37]
    node _T_238 = bits(_T_234, 3, 3) @[CSR.scala 168:37]
    _T_232.msip <= _T_238 @[CSR.scala 168:37]
    node _T_239 = bits(_T_234, 4, 4) @[CSR.scala 168:37]
    _T_232.utip <= _T_239 @[CSR.scala 168:37]
    node _T_240 = bits(_T_234, 5, 5) @[CSR.scala 168:37]
    _T_232.stip <= _T_240 @[CSR.scala 168:37]
    node _T_241 = bits(_T_234, 6, 6) @[CSR.scala 168:37]
    _T_232.htip <= _T_241 @[CSR.scala 168:37]
    node _T_242 = bits(_T_234, 7, 7) @[CSR.scala 168:37]
    _T_232.mtip <= _T_242 @[CSR.scala 168:37]
    node _T_243 = bits(_T_234, 8, 8) @[CSR.scala 168:37]
    _T_232.ueip <= _T_243 @[CSR.scala 168:37]
    node _T_244 = bits(_T_234, 9, 9) @[CSR.scala 168:37]
    _T_232.seip <= _T_244 @[CSR.scala 168:37]
    node _T_245 = bits(_T_234, 10, 10) @[CSR.scala 168:37]
    _T_232.heip <= _T_245 @[CSR.scala 168:37]
    node _T_246 = bits(_T_234, 11, 11) @[CSR.scala 168:37]
    _T_232.meip <= _T_246 @[CSR.scala 168:37]
    node _T_247 = bits(_T_234, 12, 12) @[CSR.scala 168:37]
    _T_232.rocc <= _T_247 @[CSR.scala 168:37]
    node _T_248 = bits(_T_234, 13, 13) @[CSR.scala 168:37]
    _T_232.zero1 <= _T_248 @[CSR.scala 168:37]
    node _T_249 = bits(_T_234, 14, 14) @[CSR.scala 168:37]
    _T_232.debug <= _T_249 @[CSR.scala 168:37]
    node _T_250 = bits(_T_234, 15, 15) @[CSR.scala 168:37]
    _T_232.zero2 <= _T_250 @[CSR.scala 168:37]
    reg reg_mie : {zero2 : UInt<1>, debug : UInt<1>, zero1 : UInt<1>, rocc : UInt<1>, meip : UInt<1>, heip : UInt<1>, seip : UInt<1>, ueip : UInt<1>, mtip : UInt<1>, htip : UInt<1>, stip : UInt<1>, utip : UInt<1>, msip : UInt<1>, hsip : UInt<1>, ssip : UInt<1>, usip : UInt<1>}, clock with : (reset => (reset, _T_232)) @[CSR.scala 168:24]
    reg reg_wfi : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[CSR.scala 169:24]
    reg reg_mtvec : UInt<32>, clock @[CSR.scala 170:22]
    reg _T_258 : UInt<6>, clock with : (reset => (reset, UInt<6>("h00"))) @[Util.scala 112:41]
    node _T_259 = add(_T_258, UInt<1>("h01")) @[Util.scala 113:33]
    _T_258 <= _T_259 @[Util.scala 114:9]
    reg _T_262 : UInt<58>, clock with : (reset => (reset, UInt<58>("h00"))) @[Util.scala 117:31]
    node _T_263 = bits(_T_259, 6, 6) @[Util.scala 118:20]
    when _T_263 : @[Util.scala 118:34]
      node _T_265 = add(_T_262, UInt<1>("h01")) @[Util.scala 118:43]
      node _T_266 = tail(_T_265, 1) @[Util.scala 118:43]
      _T_262 <= _T_266 @[Util.scala 118:38]
      skip @[Util.scala 118:34]
    node _T_267 = cat(_T_262, _T_258) @[Cat.scala 30:58]
    reg _T_270 : UInt<6>, clock with : (reset => (reset, UInt<6>("h00"))) @[Util.scala 112:41]
    node _T_271 = add(_T_270, io.retire) @[Util.scala 113:33]
    _T_270 <= _T_271 @[Util.scala 114:9]
    reg _T_274 : UInt<58>, clock with : (reset => (reset, UInt<58>("h00"))) @[Util.scala 117:31]
    node _T_275 = bits(_T_271, 6, 6) @[Util.scala 118:20]
    when _T_275 : @[Util.scala 118:34]
      node _T_277 = add(_T_274, UInt<1>("h01")) @[Util.scala 118:43]
      node _T_278 = tail(_T_277, 1) @[Util.scala 118:43]
      _T_274 <= _T_278 @[Util.scala 118:38]
      skip @[Util.scala 118:34]
    node _T_279 = cat(_T_274, _T_270) @[Cat.scala 30:58]
    reg reg_mcounteren : UInt<32>, clock @[CSR.scala 175:27]
    reg _T_282 : UInt<40>, clock @[Util.scala 112:74]
    node _T_283 = add(_T_282, io.counters[0].inc) @[Util.scala 113:33]
    _T_282 <= _T_283 @[Util.scala 114:9]
    reg _T_285 : UInt<40>, clock @[Util.scala 112:74]
    node _T_286 = add(_T_285, io.counters[1].inc) @[Util.scala 113:33]
    _T_285 <= _T_286 @[Util.scala 114:9]
    reg _T_288 : UInt<40>, clock @[Util.scala 112:74]
    node _T_289 = add(_T_288, io.counters[2].inc) @[Util.scala 113:33]
    _T_288 <= _T_289 @[Util.scala 114:9]
    reg _T_291 : UInt<40>, clock @[Util.scala 112:74]
    node _T_292 = add(_T_291, io.counters[3].inc) @[Util.scala 113:33]
    _T_291 <= _T_292 @[Util.scala 114:9]
    reg _T_294 : UInt<40>, clock @[Util.scala 112:74]
    node _T_295 = add(_T_294, io.counters[4].inc) @[Util.scala 113:33]
    _T_294 <= _T_295 @[Util.scala 114:9]
    reg _T_297 : UInt<40>, clock @[Util.scala 112:74]
    node _T_298 = add(_T_297, io.counters[5].inc) @[Util.scala 113:33]
    _T_297 <= _T_298 @[Util.scala 114:9]
    reg _T_300 : UInt<40>, clock @[Util.scala 112:74]
    node _T_301 = add(_T_300, io.counters[6].inc) @[Util.scala 113:33]
    _T_300 <= _T_301 @[Util.scala 114:9]
    reg _T_303 : UInt<40>, clock @[Util.scala 112:74]
    node _T_304 = add(_T_303, io.counters[7].inc) @[Util.scala 113:33]
    _T_303 <= _T_304 @[Util.scala 114:9]
    reg _T_306 : UInt<40>, clock @[Util.scala 112:74]
    node _T_307 = add(_T_306, io.counters[8].inc) @[Util.scala 113:33]
    _T_306 <= _T_307 @[Util.scala 114:9]
    reg _T_309 : UInt<40>, clock @[Util.scala 112:74]
    node _T_310 = add(_T_309, io.counters[9].inc) @[Util.scala 113:33]
    _T_309 <= _T_310 @[Util.scala 114:9]
    reg _T_312 : UInt<40>, clock @[Util.scala 112:74]
    node _T_313 = add(_T_312, io.counters[10].inc) @[Util.scala 113:33]
    _T_312 <= _T_313 @[Util.scala 114:9]
    reg _T_315 : UInt<40>, clock @[Util.scala 112:74]
    node _T_316 = add(_T_315, io.counters[11].inc) @[Util.scala 113:33]
    _T_315 <= _T_316 @[Util.scala 114:9]
    reg _T_318 : UInt<40>, clock @[Util.scala 112:74]
    node _T_319 = add(_T_318, io.counters[12].inc) @[Util.scala 113:33]
    _T_318 <= _T_319 @[Util.scala 114:9]
    reg _T_321 : UInt<40>, clock @[Util.scala 112:74]
    node _T_322 = add(_T_321, io.counters[13].inc) @[Util.scala 113:33]
    _T_321 <= _T_322 @[Util.scala 114:9]
    reg _T_324 : UInt<40>, clock @[Util.scala 112:74]
    node _T_325 = add(_T_324, io.counters[14].inc) @[Util.scala 113:33]
    _T_324 <= _T_325 @[Util.scala 114:9]
    reg _T_327 : UInt<40>, clock @[Util.scala 112:74]
    node _T_328 = add(_T_327, io.counters[15].inc) @[Util.scala 113:33]
    _T_327 <= _T_328 @[Util.scala 114:9]
    reg _T_330 : UInt<40>, clock @[Util.scala 112:74]
    node _T_331 = add(_T_330, io.counters[16].inc) @[Util.scala 113:33]
    _T_330 <= _T_331 @[Util.scala 114:9]
    reg _T_333 : UInt<40>, clock @[Util.scala 112:74]
    node _T_334 = add(_T_333, io.counters[17].inc) @[Util.scala 113:33]
    _T_333 <= _T_334 @[Util.scala 114:9]
    reg _T_336 : UInt<40>, clock @[Util.scala 112:74]
    node _T_337 = add(_T_336, io.counters[18].inc) @[Util.scala 113:33]
    _T_336 <= _T_337 @[Util.scala 114:9]
    reg _T_339 : UInt<40>, clock @[Util.scala 112:74]
    node _T_340 = add(_T_339, io.counters[19].inc) @[Util.scala 113:33]
    _T_339 <= _T_340 @[Util.scala 114:9]
    reg _T_342 : UInt<40>, clock @[Util.scala 112:74]
    node _T_343 = add(_T_342, io.counters[20].inc) @[Util.scala 113:33]
    _T_342 <= _T_343 @[Util.scala 114:9]
    reg _T_345 : UInt<40>, clock @[Util.scala 112:74]
    node _T_346 = add(_T_345, io.counters[21].inc) @[Util.scala 113:33]
    _T_345 <= _T_346 @[Util.scala 114:9]
    reg _T_348 : UInt<40>, clock @[Util.scala 112:74]
    node _T_349 = add(_T_348, io.counters[22].inc) @[Util.scala 113:33]
    _T_348 <= _T_349 @[Util.scala 114:9]
    reg _T_351 : UInt<40>, clock @[Util.scala 112:74]
    node _T_352 = add(_T_351, io.counters[23].inc) @[Util.scala 113:33]
    _T_351 <= _T_352 @[Util.scala 114:9]
    reg _T_354 : UInt<40>, clock @[Util.scala 112:74]
    node _T_355 = add(_T_354, io.counters[24].inc) @[Util.scala 113:33]
    _T_354 <= _T_355 @[Util.scala 114:9]
    reg _T_357 : UInt<40>, clock @[Util.scala 112:74]
    node _T_358 = add(_T_357, io.counters[25].inc) @[Util.scala 113:33]
    _T_357 <= _T_358 @[Util.scala 114:9]
    reg _T_360 : UInt<40>, clock @[Util.scala 112:74]
    node _T_361 = add(_T_360, io.counters[26].inc) @[Util.scala 113:33]
    _T_360 <= _T_361 @[Util.scala 114:9]
    reg _T_363 : UInt<40>, clock @[Util.scala 112:74]
    node _T_364 = add(_T_363, io.counters[27].inc) @[Util.scala 113:33]
    _T_363 <= _T_364 @[Util.scala 114:9]
    reg _T_366 : UInt<40>, clock @[Util.scala 112:74]
    node _T_367 = add(_T_366, io.counters[28].inc) @[Util.scala 113:33]
    _T_366 <= _T_367 @[Util.scala 114:9]
    reg _T_369 : UInt<40>, clock @[Util.scala 112:74]
    node _T_370 = add(_T_369, io.counters[29].inc) @[Util.scala 113:33]
    _T_369 <= _T_370 @[Util.scala 114:9]
    reg _T_372 : UInt<40>, clock @[Util.scala 112:74]
    node _T_373 = add(_T_372, io.counters[30].inc) @[Util.scala 113:33]
    _T_372 <= _T_373 @[Util.scala 114:9]
    reg _T_375 : UInt<40>, clock @[Util.scala 112:74]
    node _T_376 = add(_T_375, io.counters[31].inc) @[Util.scala 113:33]
    _T_375 <= _T_376 @[Util.scala 114:9]
    reg _T_378 : UInt<40>, clock @[Util.scala 112:74]
    node _T_379 = add(_T_378, io.counters[32].inc) @[Util.scala 113:33]
    _T_378 <= _T_379 @[Util.scala 114:9]
    reg _T_381 : UInt<40>, clock @[Util.scala 112:74]
    node _T_382 = add(_T_381, io.counters[33].inc) @[Util.scala 113:33]
    _T_381 <= _T_382 @[Util.scala 114:9]
    reg _T_384 : UInt<40>, clock @[Util.scala 112:74]
    node _T_385 = add(_T_384, io.counters[34].inc) @[Util.scala 113:33]
    _T_384 <= _T_385 @[Util.scala 114:9]
    reg _T_387 : UInt<40>, clock @[Util.scala 112:74]
    node _T_388 = add(_T_387, io.counters[35].inc) @[Util.scala 113:33]
    _T_387 <= _T_388 @[Util.scala 114:9]
    reg _T_390 : UInt<40>, clock @[Util.scala 112:74]
    node _T_391 = add(_T_390, io.counters[36].inc) @[Util.scala 113:33]
    _T_390 <= _T_391 @[Util.scala 114:9]
    reg _T_393 : UInt<40>, clock @[Util.scala 112:74]
    node _T_394 = add(_T_393, io.counters[37].inc) @[Util.scala 113:33]
    _T_393 <= _T_394 @[Util.scala 114:9]
    reg _T_396 : UInt<40>, clock @[Util.scala 112:74]
    node _T_397 = add(_T_396, io.counters[38].inc) @[Util.scala 113:33]
    _T_396 <= _T_397 @[Util.scala 114:9]
    reg _T_399 : UInt<40>, clock @[Util.scala 112:74]
    node _T_400 = add(_T_399, io.counters[39].inc) @[Util.scala 113:33]
    _T_399 <= _T_400 @[Util.scala 114:9]
    reg _T_402 : UInt<40>, clock @[Util.scala 112:74]
    node _T_403 = add(_T_402, io.counters[40].inc) @[Util.scala 113:33]
    _T_402 <= _T_403 @[Util.scala 114:9]
    reg _T_405 : UInt<40>, clock @[Util.scala 112:74]
    node _T_406 = add(_T_405, io.counters[41].inc) @[Util.scala 113:33]
    _T_405 <= _T_406 @[Util.scala 114:9]
    reg _T_408 : UInt<40>, clock @[Util.scala 112:74]
    node _T_409 = add(_T_408, io.counters[42].inc) @[Util.scala 113:33]
    _T_408 <= _T_409 @[Util.scala 114:9]
    reg _T_411 : UInt<40>, clock @[Util.scala 112:74]
    node _T_412 = add(_T_411, io.counters[43].inc) @[Util.scala 113:33]
    _T_411 <= _T_412 @[Util.scala 114:9]
    reg _T_414 : UInt<40>, clock @[Util.scala 112:74]
    node _T_415 = add(_T_414, io.counters[44].inc) @[Util.scala 113:33]
    _T_414 <= _T_415 @[Util.scala 114:9]
    reg _T_417 : UInt<40>, clock @[Util.scala 112:74]
    node _T_418 = add(_T_417, io.counters[45].inc) @[Util.scala 113:33]
    _T_417 <= _T_418 @[Util.scala 114:9]
    reg _T_420 : UInt<40>, clock @[Util.scala 112:74]
    node _T_421 = add(_T_420, io.counters[46].inc) @[Util.scala 113:33]
    _T_420 <= _T_421 @[Util.scala 114:9]
    reg _T_423 : UInt<40>, clock @[Util.scala 112:74]
    node _T_424 = add(_T_423, io.counters[47].inc) @[Util.scala 113:33]
    _T_423 <= _T_424 @[Util.scala 114:9]
    reg _T_426 : UInt<40>, clock @[Util.scala 112:74]
    node _T_427 = add(_T_426, io.counters[48].inc) @[Util.scala 113:33]
    _T_426 <= _T_427 @[Util.scala 114:9]
    reg _T_429 : UInt<40>, clock @[Util.scala 112:74]
    node _T_430 = add(_T_429, io.counters[49].inc) @[Util.scala 113:33]
    _T_429 <= _T_430 @[Util.scala 114:9]
    reg _T_432 : UInt<40>, clock @[Util.scala 112:74]
    node _T_433 = add(_T_432, io.counters[50].inc) @[Util.scala 113:33]
    _T_432 <= _T_433 @[Util.scala 114:9]
    reg _T_435 : UInt<40>, clock @[Util.scala 112:74]
    node _T_436 = add(_T_435, io.counters[51].inc) @[Util.scala 113:33]
    _T_435 <= _T_436 @[Util.scala 114:9]
    reg _T_438 : UInt<40>, clock @[Util.scala 112:74]
    node _T_439 = add(_T_438, io.counters[52].inc) @[Util.scala 113:33]
    _T_438 <= _T_439 @[Util.scala 114:9]
    reg _T_441 : UInt<40>, clock @[Util.scala 112:74]
    node _T_442 = add(_T_441, io.counters[53].inc) @[Util.scala 113:33]
    _T_441 <= _T_442 @[Util.scala 114:9]
    reg _T_444 : UInt<40>, clock @[Util.scala 112:74]
    node _T_445 = add(_T_444, io.counters[54].inc) @[Util.scala 113:33]
    _T_444 <= _T_445 @[Util.scala 114:9]
    reg _T_447 : UInt<40>, clock @[Util.scala 112:74]
    node _T_448 = add(_T_447, io.counters[55].inc) @[Util.scala 113:33]
    _T_447 <= _T_448 @[Util.scala 114:9]
    reg _T_450 : UInt<40>, clock @[Util.scala 112:74]
    node _T_451 = add(_T_450, io.counters[56].inc) @[Util.scala 113:33]
    _T_450 <= _T_451 @[Util.scala 114:9]
    reg _T_453 : UInt<40>, clock @[Util.scala 112:74]
    node _T_454 = add(_T_453, io.counters[57].inc) @[Util.scala 113:33]
    _T_453 <= _T_454 @[Util.scala 114:9]
    reg _T_456 : UInt<40>, clock @[Util.scala 112:74]
    node _T_457 = add(_T_456, io.counters[58].inc) @[Util.scala 113:33]
    _T_456 <= _T_457 @[Util.scala 114:9]
    reg _T_459 : UInt<40>, clock @[Util.scala 112:74]
    node _T_460 = add(_T_459, io.counters[59].inc) @[Util.scala 113:33]
    _T_459 <= _T_460 @[Util.scala 114:9]
    wire new_prv : UInt
    new_prv <= reg_mstatus.prv
    reg_mstatus.prv <= new_prv @[CSR.scala 181:19]
    reg reg_debug : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[CSR.scala 183:26]
    reg reg_dpc : UInt<32>, clock @[CSR.scala 184:20]
    reg reg_dscratch : UInt<32>, clock @[CSR.scala 185:25]
    reg reg_singleStepped : UInt<1>, clock @[CSR.scala 186:30]
    wire _T_470 : {xdebugver : UInt<2>, zero4 : UInt<2>, zero3 : UInt<12>, ebreakm : UInt<1>, ebreakh : UInt<1>, ebreaks : UInt<1>, ebreaku : UInt<1>, zero2 : UInt<1>, stopcycle : UInt<1>, stoptime : UInt<1>, cause : UInt<3>, debugint : UInt<1>, zero1 : UInt<2>, step : UInt<1>, prv : UInt<2>} @[CSR.scala 187:41]
    wire _T_472 : UInt<32>
    _T_472 <= UInt<1>("h00")
    node _T_473 = bits(_T_472, 1, 0) @[CSR.scala 187:41]
    _T_470.prv <= _T_473 @[CSR.scala 187:41]
    node _T_474 = bits(_T_472, 2, 2) @[CSR.scala 187:41]
    _T_470.step <= _T_474 @[CSR.scala 187:41]
    node _T_475 = bits(_T_472, 4, 3) @[CSR.scala 187:41]
    _T_470.zero1 <= _T_475 @[CSR.scala 187:41]
    node _T_476 = bits(_T_472, 5, 5) @[CSR.scala 187:41]
    _T_470.debugint <= _T_476 @[CSR.scala 187:41]
    node _T_477 = bits(_T_472, 8, 6) @[CSR.scala 187:41]
    _T_470.cause <= _T_477 @[CSR.scala 187:41]
    node _T_478 = bits(_T_472, 9, 9) @[CSR.scala 187:41]
    _T_470.stoptime <= _T_478 @[CSR.scala 187:41]
    node _T_479 = bits(_T_472, 10, 10) @[CSR.scala 187:41]
    _T_470.stopcycle <= _T_479 @[CSR.scala 187:41]
    node _T_480 = bits(_T_472, 11, 11) @[CSR.scala 187:41]
    _T_470.zero2 <= _T_480 @[CSR.scala 187:41]
    node _T_481 = bits(_T_472, 12, 12) @[CSR.scala 187:41]
    _T_470.ebreaku <= _T_481 @[CSR.scala 187:41]
    node _T_482 = bits(_T_472, 13, 13) @[CSR.scala 187:41]
    _T_470.ebreaks <= _T_482 @[CSR.scala 187:41]
    node _T_483 = bits(_T_472, 14, 14) @[CSR.scala 187:41]
    _T_470.ebreakh <= _T_483 @[CSR.scala 187:41]
    node _T_484 = bits(_T_472, 15, 15) @[CSR.scala 187:41]
    _T_470.ebreakm <= _T_484 @[CSR.scala 187:41]
    node _T_485 = bits(_T_472, 27, 16) @[CSR.scala 187:41]
    _T_470.zero3 <= _T_485 @[CSR.scala 187:41]
    node _T_486 = bits(_T_472, 29, 28) @[CSR.scala 187:41]
    _T_470.zero4 <= _T_486 @[CSR.scala 187:41]
    node _T_487 = bits(_T_472, 31, 30) @[CSR.scala 187:41]
    _T_470.xdebugver <= _T_487 @[CSR.scala 187:41]
    wire reset_dcsr : {xdebugver : UInt<2>, zero4 : UInt<2>, zero3 : UInt<12>, ebreakm : UInt<1>, ebreakh : UInt<1>, ebreaks : UInt<1>, ebreaku : UInt<1>, zero2 : UInt<1>, stopcycle : UInt<1>, stoptime : UInt<1>, cause : UInt<3>, debugint : UInt<1>, zero1 : UInt<2>, step : UInt<1>, prv : UInt<2>}
    reset_dcsr.prv <= _T_470.prv
    reset_dcsr.step <= _T_470.step
    reset_dcsr.zero1 <= _T_470.zero1
    reset_dcsr.debugint <= _T_470.debugint
    reset_dcsr.cause <= _T_470.cause
    reset_dcsr.stoptime <= _T_470.stoptime
    reset_dcsr.stopcycle <= _T_470.stopcycle
    reset_dcsr.zero2 <= _T_470.zero2
    reset_dcsr.ebreaku <= _T_470.ebreaku
    reset_dcsr.ebreaks <= _T_470.ebreaks
    reset_dcsr.ebreakh <= _T_470.ebreakh
    reset_dcsr.ebreakm <= _T_470.ebreakm
    reset_dcsr.zero3 <= _T_470.zero3
    reset_dcsr.zero4 <= _T_470.zero4
    reset_dcsr.xdebugver <= _T_470.xdebugver
    reset_dcsr.xdebugver <= UInt<1>("h01") @[CSR.scala 188:24]
    reset_dcsr.prv <= UInt<2>("h03") @[CSR.scala 189:18]
    reg reg_dcsr : {xdebugver : UInt<2>, zero4 : UInt<2>, zero3 : UInt<12>, ebreakm : UInt<1>, ebreakh : UInt<1>, ebreaks : UInt<1>, ebreaku : UInt<1>, zero2 : UInt<1>, stopcycle : UInt<1>, stoptime : UInt<1>, cause : UInt<3>, debugint : UInt<1>, zero1 : UInt<2>, step : UInt<1>, prv : UInt<2>}, clock with : (reset => (reset, reset_dcsr)) @[CSR.scala 190:25]
    node system_insn = eq(io.rw.cmd, UInt<3>("h04")) @[CSR.scala 192:31]
    node _T_492 = neq(io.rw.cmd, UInt<3>("h00")) @[CSR.scala 193:27]
    node _T_494 = eq(system_insn, UInt<1>("h00")) @[CSR.scala 193:40]
    node cpu_ren = and(_T_492, _T_494) @[CSR.scala 193:37]
    node _T_495 = cat(io.status.sie, io.status.uie) @[CSR.scala 195:38]
    node _T_496 = cat(io.status.upie, io.status.mie) @[CSR.scala 195:38]
    node _T_497 = cat(_T_496, io.status.hie) @[CSR.scala 195:38]
    node _T_498 = cat(_T_497, _T_495) @[CSR.scala 195:38]
    node _T_499 = cat(io.status.mpie, io.status.hpie) @[CSR.scala 195:38]
    node _T_500 = cat(_T_499, io.status.spie) @[CSR.scala 195:38]
    node _T_501 = cat(io.status.mpp, io.status.hpp) @[CSR.scala 195:38]
    node _T_502 = cat(_T_501, io.status.spp) @[CSR.scala 195:38]
    node _T_503 = cat(_T_502, _T_500) @[CSR.scala 195:38]
    node _T_504 = cat(_T_503, _T_498) @[CSR.scala 195:38]
    node _T_505 = cat(io.status.mprv, io.status.xs) @[CSR.scala 195:38]
    node _T_506 = cat(_T_505, io.status.fs) @[CSR.scala 195:38]
    node _T_507 = cat(io.status.tvm, io.status.mxr) @[CSR.scala 195:38]
    node _T_508 = cat(_T_507, io.status.sum) @[CSR.scala 195:38]
    node _T_509 = cat(_T_508, _T_506) @[CSR.scala 195:38]
    node _T_510 = cat(io.status.zero1, io.status.tsr) @[CSR.scala 195:38]
    node _T_511 = cat(_T_510, io.status.tw) @[CSR.scala 195:38]
    node _T_512 = cat(io.status.debug, io.status.prv) @[CSR.scala 195:38]
    node _T_513 = cat(_T_512, io.status.sd) @[CSR.scala 195:38]
    node _T_514 = cat(_T_513, _T_511) @[CSR.scala 195:38]
    node _T_515 = cat(_T_514, _T_509) @[CSR.scala 195:38]
    node read_mstatus = cat(_T_515, _T_504) @[CSR.scala 195:38]
    node _T_522 = cat(reg_mip.ssip, reg_mip.usip) @[CSR.scala 211:31]
    node _T_523 = cat(reg_mip.msip, reg_mip.hsip) @[CSR.scala 211:31]
    node _T_524 = cat(_T_523, _T_522) @[CSR.scala 211:31]
    node _T_525 = cat(reg_mip.stip, reg_mip.utip) @[CSR.scala 211:31]
    node _T_526 = cat(reg_mip.mtip, reg_mip.htip) @[CSR.scala 211:31]
    node _T_527 = cat(_T_526, _T_525) @[CSR.scala 211:31]
    node _T_528 = cat(_T_527, _T_524) @[CSR.scala 211:31]
    node _T_529 = cat(reg_mip.seip, reg_mip.ueip) @[CSR.scala 211:31]
    node _T_530 = cat(reg_mip.meip, reg_mip.heip) @[CSR.scala 211:31]
    node _T_531 = cat(_T_530, _T_529) @[CSR.scala 211:31]
    node _T_532 = cat(reg_mip.zero1, reg_mip.rocc) @[CSR.scala 211:31]
    node _T_533 = cat(reg_mip.zero2, reg_mip.debug) @[CSR.scala 211:31]
    node _T_534 = cat(_T_533, _T_532) @[CSR.scala 211:31]
    node _T_535 = cat(_T_534, _T_531) @[CSR.scala 211:31]
    node _T_536 = cat(_T_535, _T_528) @[CSR.scala 211:31]
    node _T_537 = cat(reg_mie.ssip, reg_mie.usip) @[CSR.scala 212:31]
    node _T_538 = cat(reg_mie.msip, reg_mie.hsip) @[CSR.scala 212:31]
    node _T_539 = cat(_T_538, _T_537) @[CSR.scala 212:31]
    node _T_540 = cat(reg_mie.stip, reg_mie.utip) @[CSR.scala 212:31]
    node _T_541 = cat(reg_mie.mtip, reg_mie.htip) @[CSR.scala 212:31]
    node _T_542 = cat(_T_541, _T_540) @[CSR.scala 212:31]
    node _T_543 = cat(_T_542, _T_539) @[CSR.scala 212:31]
    node _T_544 = cat(reg_mie.seip, reg_mie.ueip) @[CSR.scala 212:31]
    node _T_545 = cat(reg_mie.meip, reg_mie.heip) @[CSR.scala 212:31]
    node _T_546 = cat(_T_545, _T_544) @[CSR.scala 212:31]
    node _T_547 = cat(reg_mie.zero1, reg_mie.rocc) @[CSR.scala 212:31]
    node _T_548 = cat(reg_mie.zero2, reg_mie.debug) @[CSR.scala 212:31]
    node _T_549 = cat(_T_548, _T_547) @[CSR.scala 212:31]
    node _T_550 = cat(_T_549, _T_546) @[CSR.scala 212:31]
    node _T_551 = cat(_T_550, _T_543) @[CSR.scala 212:31]
    node _T_552 = cat(reg_dcsr.zero1, reg_dcsr.step) @[CSR.scala 218:27]
    node _T_553 = cat(_T_552, reg_dcsr.prv) @[CSR.scala 218:27]
    node _T_554 = cat(reg_dcsr.cause, reg_dcsr.debugint) @[CSR.scala 218:27]
    node _T_555 = cat(reg_dcsr.stopcycle, reg_dcsr.stoptime) @[CSR.scala 218:27]
    node _T_556 = cat(_T_555, _T_554) @[CSR.scala 218:27]
    node _T_557 = cat(_T_556, _T_553) @[CSR.scala 218:27]
    node _T_558 = cat(reg_dcsr.ebreaku, reg_dcsr.zero2) @[CSR.scala 218:27]
    node _T_559 = cat(reg_dcsr.ebreakh, reg_dcsr.ebreaks) @[CSR.scala 218:27]
    node _T_560 = cat(_T_559, _T_558) @[CSR.scala 218:27]
    node _T_561 = cat(reg_dcsr.zero3, reg_dcsr.ebreakm) @[CSR.scala 218:27]
    node _T_562 = cat(reg_dcsr.xdebugver, reg_dcsr.zero4) @[CSR.scala 218:27]
    node _T_563 = cat(_T_562, _T_561) @[CSR.scala 218:27]
    node _T_564 = cat(_T_563, _T_560) @[CSR.scala 218:27]
    node _T_565 = cat(_T_564, _T_557) @[CSR.scala 218:27]
    node _T_569 = eq(io.decode.csr, UInt<12>("h0b00")) @[CSR.scala 255:76]
    node _T_571 = eq(io.decode.csr, UInt<12>("h0b02")) @[CSR.scala 255:76]
    node _T_573 = eq(io.decode.csr, UInt<12>("h0f13")) @[CSR.scala 255:76]
    node _T_575 = eq(io.decode.csr, UInt<12>("h0f12")) @[CSR.scala 255:76]
    node _T_577 = eq(io.decode.csr, UInt<12>("h0f11")) @[CSR.scala 255:76]
    node _T_579 = eq(io.decode.csr, UInt<10>("h0301")) @[CSR.scala 255:76]
    node _T_581 = eq(io.decode.csr, UInt<10>("h0300")) @[CSR.scala 255:76]
    node _T_583 = eq(io.decode.csr, UInt<10>("h0305")) @[CSR.scala 255:76]
    node _T_585 = eq(io.decode.csr, UInt<10>("h0344")) @[CSR.scala 255:76]
    node _T_587 = eq(io.decode.csr, UInt<10>("h0304")) @[CSR.scala 255:76]
    node _T_589 = eq(io.decode.csr, UInt<10>("h0340")) @[CSR.scala 255:76]
    node _T_591 = eq(io.decode.csr, UInt<10>("h0341")) @[CSR.scala 255:76]
    node _T_593 = eq(io.decode.csr, UInt<10>("h0343")) @[CSR.scala 255:76]
    node _T_595 = eq(io.decode.csr, UInt<10>("h0342")) @[CSR.scala 255:76]
    node _T_597 = eq(io.decode.csr, UInt<12>("h0f14")) @[CSR.scala 255:76]
    node _T_599 = eq(io.decode.csr, UInt<11>("h07b0")) @[CSR.scala 255:76]
    node _T_601 = eq(io.decode.csr, UInt<11>("h07b1")) @[CSR.scala 255:76]
    node _T_603 = eq(io.decode.csr, UInt<11>("h07b2")) @[CSR.scala 255:76]
    node _T_605 = eq(io.decode.csr, UInt<10>("h0302")) @[CSR.scala 255:76]
    node _T_607 = eq(io.decode.csr, UInt<12>("h0b03")) @[CSR.scala 255:76]
    node _T_609 = eq(io.decode.csr, UInt<12>("h0b83")) @[CSR.scala 255:76]
    node _T_611 = eq(io.decode.csr, UInt<12>("h0b04")) @[CSR.scala 255:76]
    node _T_613 = eq(io.decode.csr, UInt<12>("h0b84")) @[CSR.scala 255:76]
    node _T_615 = eq(io.decode.csr, UInt<12>("h0b05")) @[CSR.scala 255:76]
    node _T_617 = eq(io.decode.csr, UInt<12>("h0b85")) @[CSR.scala 255:76]
    node _T_619 = eq(io.decode.csr, UInt<12>("h0b06")) @[CSR.scala 255:76]
    node _T_621 = eq(io.decode.csr, UInt<12>("h0b86")) @[CSR.scala 255:76]
    node _T_623 = eq(io.decode.csr, UInt<12>("h0b07")) @[CSR.scala 255:76]
    node _T_625 = eq(io.decode.csr, UInt<12>("h0b87")) @[CSR.scala 255:76]
    node _T_627 = eq(io.decode.csr, UInt<12>("h0b08")) @[CSR.scala 255:76]
    node _T_629 = eq(io.decode.csr, UInt<12>("h0b88")) @[CSR.scala 255:76]
    node _T_631 = eq(io.decode.csr, UInt<12>("h0b09")) @[CSR.scala 255:76]
    node _T_633 = eq(io.decode.csr, UInt<12>("h0b89")) @[CSR.scala 255:76]
    node _T_635 = eq(io.decode.csr, UInt<12>("h0b0a")) @[CSR.scala 255:76]
    node _T_637 = eq(io.decode.csr, UInt<12>("h0b8a")) @[CSR.scala 255:76]
    node _T_639 = eq(io.decode.csr, UInt<12>("h0b0b")) @[CSR.scala 255:76]
    node _T_641 = eq(io.decode.csr, UInt<12>("h0b8b")) @[CSR.scala 255:76]
    node _T_643 = eq(io.decode.csr, UInt<12>("h0b0c")) @[CSR.scala 255:76]
    node _T_645 = eq(io.decode.csr, UInt<12>("h0b8c")) @[CSR.scala 255:76]
    node _T_647 = eq(io.decode.csr, UInt<12>("h0b0d")) @[CSR.scala 255:76]
    node _T_649 = eq(io.decode.csr, UInt<12>("h0b8d")) @[CSR.scala 255:76]
    node _T_651 = eq(io.decode.csr, UInt<12>("h0b0e")) @[CSR.scala 255:76]
    node _T_653 = eq(io.decode.csr, UInt<12>("h0b8e")) @[CSR.scala 255:76]
    node _T_655 = eq(io.decode.csr, UInt<12>("h0b0f")) @[CSR.scala 255:76]
    node _T_657 = eq(io.decode.csr, UInt<12>("h0b8f")) @[CSR.scala 255:76]
    node _T_659 = eq(io.decode.csr, UInt<12>("h0b10")) @[CSR.scala 255:76]
    node _T_661 = eq(io.decode.csr, UInt<12>("h0b90")) @[CSR.scala 255:76]
    node _T_663 = eq(io.decode.csr, UInt<12>("h0b11")) @[CSR.scala 255:76]
    node _T_665 = eq(io.decode.csr, UInt<12>("h0b91")) @[CSR.scala 255:76]
    node _T_667 = eq(io.decode.csr, UInt<12>("h0b12")) @[CSR.scala 255:76]
    node _T_669 = eq(io.decode.csr, UInt<12>("h0b92")) @[CSR.scala 255:76]
    node _T_671 = eq(io.decode.csr, UInt<12>("h0b13")) @[CSR.scala 255:76]
    node _T_673 = eq(io.decode.csr, UInt<12>("h0b93")) @[CSR.scala 255:76]
    node _T_675 = eq(io.decode.csr, UInt<12>("h0b14")) @[CSR.scala 255:76]
    node _T_677 = eq(io.decode.csr, UInt<12>("h0b94")) @[CSR.scala 255:76]
    node _T_679 = eq(io.decode.csr, UInt<12>("h0b15")) @[CSR.scala 255:76]
    node _T_681 = eq(io.decode.csr, UInt<12>("h0b95")) @[CSR.scala 255:76]
    node _T_683 = eq(io.decode.csr, UInt<12>("h0b16")) @[CSR.scala 255:76]
    node _T_685 = eq(io.decode.csr, UInt<12>("h0b96")) @[CSR.scala 255:76]
    node _T_687 = eq(io.decode.csr, UInt<12>("h0b17")) @[CSR.scala 255:76]
    node _T_689 = eq(io.decode.csr, UInt<12>("h0b97")) @[CSR.scala 255:76]
    node _T_691 = eq(io.decode.csr, UInt<12>("h0b18")) @[CSR.scala 255:76]
    node _T_693 = eq(io.decode.csr, UInt<12>("h0b98")) @[CSR.scala 255:76]
    node _T_695 = eq(io.decode.csr, UInt<12>("h0b19")) @[CSR.scala 255:76]
    node _T_697 = eq(io.decode.csr, UInt<12>("h0b99")) @[CSR.scala 255:76]
    node _T_699 = eq(io.decode.csr, UInt<12>("h0b1a")) @[CSR.scala 255:76]
    node _T_701 = eq(io.decode.csr, UInt<12>("h0b9a")) @[CSR.scala 255:76]
    node _T_703 = eq(io.decode.csr, UInt<12>("h0b1b")) @[CSR.scala 255:76]
    node _T_705 = eq(io.decode.csr, UInt<12>("h0b9b")) @[CSR.scala 255:76]
    node _T_707 = eq(io.decode.csr, UInt<12>("h0b1c")) @[CSR.scala 255:76]
    node _T_709 = eq(io.decode.csr, UInt<12>("h0b9c")) @[CSR.scala 255:76]
    node _T_711 = eq(io.decode.csr, UInt<12>("h0b1d")) @[CSR.scala 255:76]
    node _T_713 = eq(io.decode.csr, UInt<12>("h0b9d")) @[CSR.scala 255:76]
    node _T_715 = eq(io.decode.csr, UInt<12>("h0b1e")) @[CSR.scala 255:76]
    node _T_717 = eq(io.decode.csr, UInt<12>("h0b9e")) @[CSR.scala 255:76]
    node _T_719 = eq(io.decode.csr, UInt<12>("h0b1f")) @[CSR.scala 255:76]
    node _T_721 = eq(io.decode.csr, UInt<12>("h0b9f")) @[CSR.scala 255:76]
    node _T_723 = eq(io.decode.csr, UInt<12>("h0b20")) @[CSR.scala 255:76]
    node _T_725 = eq(io.decode.csr, UInt<12>("h0ba0")) @[CSR.scala 255:76]
    node _T_727 = eq(io.decode.csr, UInt<12>("h0b21")) @[CSR.scala 255:76]
    node _T_729 = eq(io.decode.csr, UInt<12>("h0ba1")) @[CSR.scala 255:76]
    node _T_731 = eq(io.decode.csr, UInt<12>("h0b22")) @[CSR.scala 255:76]
    node _T_733 = eq(io.decode.csr, UInt<12>("h0ba2")) @[CSR.scala 255:76]
    node _T_735 = eq(io.decode.csr, UInt<12>("h0b80")) @[CSR.scala 255:76]
    node _T_737 = eq(io.decode.csr, UInt<12>("h0b82")) @[CSR.scala 255:76]
    node _T_738 = bits(io.decode.csr, 9, 8) @[CSR.scala 257:57]
    node priv_sufficient = geq(reg_mstatus.prv, _T_738) @[CSR.scala 257:41]
    node _T_739 = bits(io.decode.csr, 11, 10) @[CSR.scala 258:32]
    node _T_740 = not(_T_739) @[CSR.scala 258:40]
    node read_only = eq(_T_740, UInt<1>("h00")) @[CSR.scala 258:40]
    node _T_742 = neq(io.rw.cmd, UInt<3>("h05")) @[CSR.scala 259:38]
    node _T_743 = and(cpu_ren, _T_742) @[CSR.scala 259:25]
    node cpu_wen = and(_T_743, priv_sufficient) @[CSR.scala 259:48]
    node _T_745 = eq(read_only, UInt<1>("h00")) @[CSR.scala 260:24]
    node wen = and(cpu_wen, _T_745) @[CSR.scala 260:21]
    node _T_746 = eq(io.rw.cmd, UInt<3>("h02")) @[Util.scala 23:47]
    node _T_747 = eq(io.rw.cmd, UInt<3>("h03")) @[Util.scala 23:47]
    node _T_748 = or(_T_746, _T_747) @[Util.scala 23:62]
    node _T_750 = mux(_T_748, io.rw.rdata, UInt<1>("h00")) @[CSR.scala 386:9]
    node _T_751 = or(_T_750, io.rw.wdata) @[CSR.scala 386:49]
    node _T_752 = eq(io.rw.cmd, UInt<3>("h03")) @[CSR.scala 386:69]
    node _T_754 = mux(_T_752, io.rw.wdata, UInt<1>("h00")) @[CSR.scala 386:64]
    node _T_755 = not(_T_754) @[CSR.scala 386:60]
    node wdata = and(_T_751, _T_755) @[CSR.scala 386:58]
    node _T_757 = bits(io.decode.csr, 2, 0) @[CSR.scala 263:36]
    node opcode = dshl(UInt<1>("h01"), _T_757) @[CSR.scala 263:20]
    node _T_758 = bits(opcode, 0, 0) @[CSR.scala 264:40]
    node insn_call = and(system_insn, _T_758) @[CSR.scala 264:31]
    node _T_759 = bits(opcode, 1, 1) @[CSR.scala 265:41]
    node insn_break = and(system_insn, _T_759) @[CSR.scala 265:32]
    node _T_760 = bits(opcode, 2, 2) @[CSR.scala 266:39]
    node _T_761 = and(system_insn, _T_760) @[CSR.scala 266:30]
    node insn_ret = and(_T_761, priv_sufficient) @[CSR.scala 266:43]
    node _T_762 = bits(opcode, 5, 5) @[CSR.scala 267:39]
    node _T_763 = and(system_insn, _T_762) @[CSR.scala 267:30]
    node insn_wfi = and(_T_763, priv_sufficient) @[CSR.scala 267:43]
    node _T_764 = bits(io.decode.csr, 9, 8) @[CSR.scala 270:60]
    node _T_765 = lt(reg_mstatus.prv, _T_764) @[CSR.scala 270:45]
    node _T_767 = eq(io.decode.csr, UInt<12>("h0b00")) @[CSR.scala 269:108]
    node _T_769 = eq(io.decode.csr, UInt<12>("h0b02")) @[CSR.scala 269:108]
    node _T_771 = eq(io.decode.csr, UInt<12>("h0f13")) @[CSR.scala 269:108]
    node _T_773 = eq(io.decode.csr, UInt<12>("h0f12")) @[CSR.scala 269:108]
    node _T_775 = eq(io.decode.csr, UInt<12>("h0f11")) @[CSR.scala 269:108]
    node _T_777 = eq(io.decode.csr, UInt<10>("h0301")) @[CSR.scala 269:108]
    node _T_779 = eq(io.decode.csr, UInt<10>("h0300")) @[CSR.scala 269:108]
    node _T_781 = eq(io.decode.csr, UInt<10>("h0305")) @[CSR.scala 269:108]
    node _T_783 = eq(io.decode.csr, UInt<10>("h0344")) @[CSR.scala 269:108]
    node _T_785 = eq(io.decode.csr, UInt<10>("h0304")) @[CSR.scala 269:108]
    node _T_787 = eq(io.decode.csr, UInt<10>("h0340")) @[CSR.scala 269:108]
    node _T_789 = eq(io.decode.csr, UInt<10>("h0341")) @[CSR.scala 269:108]
    node _T_791 = eq(io.decode.csr, UInt<10>("h0343")) @[CSR.scala 269:108]
    node _T_793 = eq(io.decode.csr, UInt<10>("h0342")) @[CSR.scala 269:108]
    node _T_795 = eq(io.decode.csr, UInt<12>("h0f14")) @[CSR.scala 269:108]
    node _T_797 = eq(io.decode.csr, UInt<11>("h07b0")) @[CSR.scala 269:108]
    node _T_799 = eq(io.decode.csr, UInt<11>("h07b1")) @[CSR.scala 269:108]
    node _T_801 = eq(io.decode.csr, UInt<11>("h07b2")) @[CSR.scala 269:108]
    node _T_803 = eq(io.decode.csr, UInt<10>("h0302")) @[CSR.scala 269:108]
    node _T_805 = eq(io.decode.csr, UInt<12>("h0b03")) @[CSR.scala 269:108]
    node _T_807 = eq(io.decode.csr, UInt<12>("h0b83")) @[CSR.scala 269:108]
    node _T_809 = eq(io.decode.csr, UInt<12>("h0b04")) @[CSR.scala 269:108]
    node _T_811 = eq(io.decode.csr, UInt<12>("h0b84")) @[CSR.scala 269:108]
    node _T_813 = eq(io.decode.csr, UInt<12>("h0b05")) @[CSR.scala 269:108]
    node _T_815 = eq(io.decode.csr, UInt<12>("h0b85")) @[CSR.scala 269:108]
    node _T_817 = eq(io.decode.csr, UInt<12>("h0b06")) @[CSR.scala 269:108]
    node _T_819 = eq(io.decode.csr, UInt<12>("h0b86")) @[CSR.scala 269:108]
    node _T_821 = eq(io.decode.csr, UInt<12>("h0b07")) @[CSR.scala 269:108]
    node _T_823 = eq(io.decode.csr, UInt<12>("h0b87")) @[CSR.scala 269:108]
    node _T_825 = eq(io.decode.csr, UInt<12>("h0b08")) @[CSR.scala 269:108]
    node _T_827 = eq(io.decode.csr, UInt<12>("h0b88")) @[CSR.scala 269:108]
    node _T_829 = eq(io.decode.csr, UInt<12>("h0b09")) @[CSR.scala 269:108]
    node _T_831 = eq(io.decode.csr, UInt<12>("h0b89")) @[CSR.scala 269:108]
    node _T_833 = eq(io.decode.csr, UInt<12>("h0b0a")) @[CSR.scala 269:108]
    node _T_835 = eq(io.decode.csr, UInt<12>("h0b8a")) @[CSR.scala 269:108]
    node _T_837 = eq(io.decode.csr, UInt<12>("h0b0b")) @[CSR.scala 269:108]
    node _T_839 = eq(io.decode.csr, UInt<12>("h0b8b")) @[CSR.scala 269:108]
    node _T_841 = eq(io.decode.csr, UInt<12>("h0b0c")) @[CSR.scala 269:108]
    node _T_843 = eq(io.decode.csr, UInt<12>("h0b8c")) @[CSR.scala 269:108]
    node _T_845 = eq(io.decode.csr, UInt<12>("h0b0d")) @[CSR.scala 269:108]
    node _T_847 = eq(io.decode.csr, UInt<12>("h0b8d")) @[CSR.scala 269:108]
    node _T_849 = eq(io.decode.csr, UInt<12>("h0b0e")) @[CSR.scala 269:108]
    node _T_851 = eq(io.decode.csr, UInt<12>("h0b8e")) @[CSR.scala 269:108]
    node _T_853 = eq(io.decode.csr, UInt<12>("h0b0f")) @[CSR.scala 269:108]
    node _T_855 = eq(io.decode.csr, UInt<12>("h0b8f")) @[CSR.scala 269:108]
    node _T_857 = eq(io.decode.csr, UInt<12>("h0b10")) @[CSR.scala 269:108]
    node _T_859 = eq(io.decode.csr, UInt<12>("h0b90")) @[CSR.scala 269:108]
    node _T_861 = eq(io.decode.csr, UInt<12>("h0b11")) @[CSR.scala 269:108]
    node _T_863 = eq(io.decode.csr, UInt<12>("h0b91")) @[CSR.scala 269:108]
    node _T_865 = eq(io.decode.csr, UInt<12>("h0b12")) @[CSR.scala 269:108]
    node _T_867 = eq(io.decode.csr, UInt<12>("h0b92")) @[CSR.scala 269:108]
    node _T_869 = eq(io.decode.csr, UInt<12>("h0b13")) @[CSR.scala 269:108]
    node _T_871 = eq(io.decode.csr, UInt<12>("h0b93")) @[CSR.scala 269:108]
    node _T_873 = eq(io.decode.csr, UInt<12>("h0b14")) @[CSR.scala 269:108]
    node _T_875 = eq(io.decode.csr, UInt<12>("h0b94")) @[CSR.scala 269:108]
    node _T_877 = eq(io.decode.csr, UInt<12>("h0b15")) @[CSR.scala 269:108]
    node _T_879 = eq(io.decode.csr, UInt<12>("h0b95")) @[CSR.scala 269:108]
    node _T_881 = eq(io.decode.csr, UInt<12>("h0b16")) @[CSR.scala 269:108]
    node _T_883 = eq(io.decode.csr, UInt<12>("h0b96")) @[CSR.scala 269:108]
    node _T_885 = eq(io.decode.csr, UInt<12>("h0b17")) @[CSR.scala 269:108]
    node _T_887 = eq(io.decode.csr, UInt<12>("h0b97")) @[CSR.scala 269:108]
    node _T_889 = eq(io.decode.csr, UInt<12>("h0b18")) @[CSR.scala 269:108]
    node _T_891 = eq(io.decode.csr, UInt<12>("h0b98")) @[CSR.scala 269:108]
    node _T_893 = eq(io.decode.csr, UInt<12>("h0b19")) @[CSR.scala 269:108]
    node _T_895 = eq(io.decode.csr, UInt<12>("h0b99")) @[CSR.scala 269:108]
    node _T_897 = eq(io.decode.csr, UInt<12>("h0b1a")) @[CSR.scala 269:108]
    node _T_899 = eq(io.decode.csr, UInt<12>("h0b9a")) @[CSR.scala 269:108]
    node _T_901 = eq(io.decode.csr, UInt<12>("h0b1b")) @[CSR.scala 269:108]
    node _T_903 = eq(io.decode.csr, UInt<12>("h0b9b")) @[CSR.scala 269:108]
    node _T_905 = eq(io.decode.csr, UInt<12>("h0b1c")) @[CSR.scala 269:108]
    node _T_907 = eq(io.decode.csr, UInt<12>("h0b9c")) @[CSR.scala 269:108]
    node _T_909 = eq(io.decode.csr, UInt<12>("h0b1d")) @[CSR.scala 269:108]
    node _T_911 = eq(io.decode.csr, UInt<12>("h0b9d")) @[CSR.scala 269:108]
    node _T_913 = eq(io.decode.csr, UInt<12>("h0b1e")) @[CSR.scala 269:108]
    node _T_915 = eq(io.decode.csr, UInt<12>("h0b9e")) @[CSR.scala 269:108]
    node _T_917 = eq(io.decode.csr, UInt<12>("h0b1f")) @[CSR.scala 269:108]
    node _T_919 = eq(io.decode.csr, UInt<12>("h0b9f")) @[CSR.scala 269:108]
    node _T_921 = eq(io.decode.csr, UInt<12>("h0b20")) @[CSR.scala 269:108]
    node _T_923 = eq(io.decode.csr, UInt<12>("h0ba0")) @[CSR.scala 269:108]
    node _T_925 = eq(io.decode.csr, UInt<12>("h0b21")) @[CSR.scala 269:108]
    node _T_927 = eq(io.decode.csr, UInt<12>("h0ba1")) @[CSR.scala 269:108]
    node _T_929 = eq(io.decode.csr, UInt<12>("h0b22")) @[CSR.scala 269:108]
    node _T_931 = eq(io.decode.csr, UInt<12>("h0ba2")) @[CSR.scala 269:108]
    node _T_933 = eq(io.decode.csr, UInt<12>("h0b80")) @[CSR.scala 269:108]
    node _T_935 = eq(io.decode.csr, UInt<12>("h0b82")) @[CSR.scala 269:108]
    node _T_936 = or(_T_767, _T_769) @[CSR.scala 269:124]
    node _T_937 = or(_T_936, _T_771) @[CSR.scala 269:124]
    node _T_938 = or(_T_937, _T_773) @[CSR.scala 269:124]
    node _T_939 = or(_T_938, _T_775) @[CSR.scala 269:124]
    node _T_940 = or(_T_939, _T_777) @[CSR.scala 269:124]
    node _T_941 = or(_T_940, _T_779) @[CSR.scala 269:124]
    node _T_942 = or(_T_941, _T_781) @[CSR.scala 269:124]
    node _T_943 = or(_T_942, _T_783) @[CSR.scala 269:124]
    node _T_944 = or(_T_943, _T_785) @[CSR.scala 269:124]
    node _T_945 = or(_T_944, _T_787) @[CSR.scala 269:124]
    node _T_946 = or(_T_945, _T_789) @[CSR.scala 269:124]
    node _T_947 = or(_T_946, _T_791) @[CSR.scala 269:124]
    node _T_948 = or(_T_947, _T_793) @[CSR.scala 269:124]
    node _T_949 = or(_T_948, _T_795) @[CSR.scala 269:124]
    node _T_950 = or(_T_949, _T_797) @[CSR.scala 269:124]
    node _T_951 = or(_T_950, _T_799) @[CSR.scala 269:124]
    node _T_952 = or(_T_951, _T_801) @[CSR.scala 269:124]
    node _T_953 = or(_T_952, _T_803) @[CSR.scala 269:124]
    node _T_954 = or(_T_953, _T_805) @[CSR.scala 269:124]
    node _T_955 = or(_T_954, _T_807) @[CSR.scala 269:124]
    node _T_956 = or(_T_955, _T_809) @[CSR.scala 269:124]
    node _T_957 = or(_T_956, _T_811) @[CSR.scala 269:124]
    node _T_958 = or(_T_957, _T_813) @[CSR.scala 269:124]
    node _T_959 = or(_T_958, _T_815) @[CSR.scala 269:124]
    node _T_960 = or(_T_959, _T_817) @[CSR.scala 269:124]
    node _T_961 = or(_T_960, _T_819) @[CSR.scala 269:124]
    node _T_962 = or(_T_961, _T_821) @[CSR.scala 269:124]
    node _T_963 = or(_T_962, _T_823) @[CSR.scala 269:124]
    node _T_964 = or(_T_963, _T_825) @[CSR.scala 269:124]
    node _T_965 = or(_T_964, _T_827) @[CSR.scala 269:124]
    node _T_966 = or(_T_965, _T_829) @[CSR.scala 269:124]
    node _T_967 = or(_T_966, _T_831) @[CSR.scala 269:124]
    node _T_968 = or(_T_967, _T_833) @[CSR.scala 269:124]
    node _T_969 = or(_T_968, _T_835) @[CSR.scala 269:124]
    node _T_970 = or(_T_969, _T_837) @[CSR.scala 269:124]
    node _T_971 = or(_T_970, _T_839) @[CSR.scala 269:124]
    node _T_972 = or(_T_971, _T_841) @[CSR.scala 269:124]
    node _T_973 = or(_T_972, _T_843) @[CSR.scala 269:124]
    node _T_974 = or(_T_973, _T_845) @[CSR.scala 269:124]
    node _T_975 = or(_T_974, _T_847) @[CSR.scala 269:124]
    node _T_976 = or(_T_975, _T_849) @[CSR.scala 269:124]
    node _T_977 = or(_T_976, _T_851) @[CSR.scala 269:124]
    node _T_978 = or(_T_977, _T_853) @[CSR.scala 269:124]
    node _T_979 = or(_T_978, _T_855) @[CSR.scala 269:124]
    node _T_980 = or(_T_979, _T_857) @[CSR.scala 269:124]
    node _T_981 = or(_T_980, _T_859) @[CSR.scala 269:124]
    node _T_982 = or(_T_981, _T_861) @[CSR.scala 269:124]
    node _T_983 = or(_T_982, _T_863) @[CSR.scala 269:124]
    node _T_984 = or(_T_983, _T_865) @[CSR.scala 269:124]
    node _T_985 = or(_T_984, _T_867) @[CSR.scala 269:124]
    node _T_986 = or(_T_985, _T_869) @[CSR.scala 269:124]
    node _T_987 = or(_T_986, _T_871) @[CSR.scala 269:124]
    node _T_988 = or(_T_987, _T_873) @[CSR.scala 269:124]
    node _T_989 = or(_T_988, _T_875) @[CSR.scala 269:124]
    node _T_990 = or(_T_989, _T_877) @[CSR.scala 269:124]
    node _T_991 = or(_T_990, _T_879) @[CSR.scala 269:124]
    node _T_992 = or(_T_991, _T_881) @[CSR.scala 269:124]
    node _T_993 = or(_T_992, _T_883) @[CSR.scala 269:124]
    node _T_994 = or(_T_993, _T_885) @[CSR.scala 269:124]
    node _T_995 = or(_T_994, _T_887) @[CSR.scala 269:124]
    node _T_996 = or(_T_995, _T_889) @[CSR.scala 269:124]
    node _T_997 = or(_T_996, _T_891) @[CSR.scala 269:124]
    node _T_998 = or(_T_997, _T_893) @[CSR.scala 269:124]
    node _T_999 = or(_T_998, _T_895) @[CSR.scala 269:124]
    node _T_1000 = or(_T_999, _T_897) @[CSR.scala 269:124]
    node _T_1001 = or(_T_1000, _T_899) @[CSR.scala 269:124]
    node _T_1002 = or(_T_1001, _T_901) @[CSR.scala 269:124]
    node _T_1003 = or(_T_1002, _T_903) @[CSR.scala 269:124]
    node _T_1004 = or(_T_1003, _T_905) @[CSR.scala 269:124]
    node _T_1005 = or(_T_1004, _T_907) @[CSR.scala 269:124]
    node _T_1006 = or(_T_1005, _T_909) @[CSR.scala 269:124]
    node _T_1007 = or(_T_1006, _T_911) @[CSR.scala 269:124]
    node _T_1008 = or(_T_1007, _T_913) @[CSR.scala 269:124]
    node _T_1009 = or(_T_1008, _T_915) @[CSR.scala 269:124]
    node _T_1010 = or(_T_1009, _T_917) @[CSR.scala 269:124]
    node _T_1011 = or(_T_1010, _T_919) @[CSR.scala 269:124]
    node _T_1012 = or(_T_1011, _T_921) @[CSR.scala 269:124]
    node _T_1013 = or(_T_1012, _T_923) @[CSR.scala 269:124]
    node _T_1014 = or(_T_1013, _T_925) @[CSR.scala 269:124]
    node _T_1015 = or(_T_1014, _T_927) @[CSR.scala 269:124]
    node _T_1016 = or(_T_1015, _T_929) @[CSR.scala 269:124]
    node _T_1017 = or(_T_1016, _T_931) @[CSR.scala 269:124]
    node _T_1018 = or(_T_1017, _T_933) @[CSR.scala 269:124]
    node _T_1019 = or(_T_1018, _T_935) @[CSR.scala 269:124]
    node _T_1021 = eq(_T_1019, UInt<1>("h00")) @[CSR.scala 270:69]
    node _T_1022 = or(_T_765, _T_1021) @[CSR.scala 270:66]
    node _T_1025 = geq(io.decode.csr, UInt<12>("h0c00")) @[Util.scala 46:47]
    node _T_1026 = lt(io.decode.csr, UInt<12>("h0c20")) @[Util.scala 46:60]
    node _T_1027 = and(_T_1025, _T_1026) @[Util.scala 46:55]
    node _T_1030 = geq(io.decode.csr, UInt<12>("h0c80")) @[Util.scala 46:47]
    node _T_1031 = lt(io.decode.csr, UInt<12>("h0ca0")) @[Util.scala 46:60]
    node _T_1032 = and(_T_1030, _T_1031) @[Util.scala 46:55]
    node _T_1033 = or(_T_1027, _T_1032) @[CSR.scala 271:67]
    node _T_1034 = or(_T_1022, _T_1033) @[CSR.scala 270:94]
    node _T_1036 = eq(reg_debug, UInt<1>("h00")) @[CSR.scala 272:5]
    node _T_1037 = or(_T_1034, _T_1036) @[CSR.scala 271:134]
    io.decode.read_illegal <= _T_1037 @[CSR.scala 270:26]
    node _T_1038 = bits(io.decode.csr, 11, 10) @[CSR.scala 273:43]
    node _T_1039 = not(_T_1038) @[CSR.scala 273:51]
    node _T_1041 = eq(_T_1039, UInt<1>("h00")) @[CSR.scala 273:51]
    io.decode.write_illegal <= _T_1041 @[CSR.scala 273:27]
    node _T_1042 = bits(io.decode.csr, 9, 8) @[CSR.scala 274:62]
    node _T_1043 = lt(reg_mstatus.prv, _T_1042) @[CSR.scala 274:47]
    io.decode.system_illegal <= _T_1043 @[CSR.scala 274:28]
    io.status.uie <= reg_mstatus.uie @[CSR.scala 276:13]
    io.status.sie <= reg_mstatus.sie @[CSR.scala 276:13]
    io.status.hie <= reg_mstatus.hie @[CSR.scala 276:13]
    io.status.mie <= reg_mstatus.mie @[CSR.scala 276:13]
    io.status.upie <= reg_mstatus.upie @[CSR.scala 276:13]
    io.status.spie <= reg_mstatus.spie @[CSR.scala 276:13]
    io.status.hpie <= reg_mstatus.hpie @[CSR.scala 276:13]
    io.status.mpie <= reg_mstatus.mpie @[CSR.scala 276:13]
    io.status.spp <= reg_mstatus.spp @[CSR.scala 276:13]
    io.status.hpp <= reg_mstatus.hpp @[CSR.scala 276:13]
    io.status.mpp <= reg_mstatus.mpp @[CSR.scala 276:13]
    io.status.fs <= reg_mstatus.fs @[CSR.scala 276:13]
    io.status.xs <= reg_mstatus.xs @[CSR.scala 276:13]
    io.status.mprv <= reg_mstatus.mprv @[CSR.scala 276:13]
    io.status.sum <= reg_mstatus.sum @[CSR.scala 276:13]
    io.status.mxr <= reg_mstatus.mxr @[CSR.scala 276:13]
    io.status.tvm <= reg_mstatus.tvm @[CSR.scala 276:13]
    io.status.tw <= reg_mstatus.tw @[CSR.scala 276:13]
    io.status.tsr <= reg_mstatus.tsr @[CSR.scala 276:13]
    io.status.zero1 <= reg_mstatus.zero1 @[CSR.scala 276:13]
    io.status.sd <= reg_mstatus.sd @[CSR.scala 276:13]
    io.status.prv <= reg_mstatus.prv @[CSR.scala 276:13]
    io.status.debug <= reg_mstatus.debug @[CSR.scala 276:13]
    node _T_1044 = or(insn_call, insn_break) @[CSR.scala 278:24]
    node _T_1045 = or(_T_1044, insn_ret) @[CSR.scala 278:38]
    io.eret <= _T_1045 @[CSR.scala 278:11]
    when io.exception : @[CSR.scala 281:23]
      reg_mcause <= UInt<2>("h02") @[CSR.scala 282:16]
      io.evec <= UInt<32>("h080000004") @[CSR.scala 283:13]
      reg_mepc <= io.pc @[CSR.scala 284:14]
      skip @[CSR.scala 281:23]
    node _T_1048 = add(insn_ret, io.exception) @[Bitwise.scala 48:55]
    node _T_1050 = leq(_T_1048, UInt<1>("h01")) @[CSR.scala 287:52]
    node _T_1051 = bits(reset, 0, 0) @[CSR.scala 287:9]
    node _T_1052 = or(_T_1050, _T_1051) @[CSR.scala 287:9]
    node _T_1054 = eq(_T_1052, UInt<1>("h00")) @[CSR.scala 287:9]
    when _T_1054 : @[CSR.scala 287:9]
      printf(clock, UInt<1>(1), "Assertion failed: these conditions must be mutually exclusive\n    at CSR.scala:287 assert(PopCount(insn_ret :: io.exception :: Nil) <= 1, \"these conditions must be mutually exclusive\")\n") @[CSR.scala 287:9]
      stop(clock, UInt<1>(1), 1) @[CSR.scala 287:9]
      skip @[CSR.scala 287:9]
    node _T_1055 = geq(_T_267, reg_mtimecmp) @[CSR.scala 289:19]
    when _T_1055 : @[CSR.scala 289:36]
      reg_mip.mtip <= UInt<1>("h01") @[CSR.scala 290:20]
      skip @[CSR.scala 289:36]
    node _T_1057 = bits(io.decode.csr, 10, 10) @[CSR.scala 294:33]
    node _T_1058 = and(insn_ret, _T_1057) @[CSR.scala 294:17]
    when _T_1058 : @[CSR.scala 294:38]
      new_prv <= reg_dcsr.prv @[CSR.scala 295:13]
      reg_debug <= UInt<1>("h00") @[CSR.scala 296:15]
      io.evec <= reg_dpc @[CSR.scala 297:13]
      skip @[CSR.scala 294:38]
    node _T_1060 = bits(io.decode.csr, 10, 10) @[CSR.scala 301:35]
    node _T_1062 = eq(_T_1060, UInt<1>("h00")) @[CSR.scala 301:21]
    node _T_1063 = and(insn_ret, _T_1062) @[CSR.scala 301:18]
    when _T_1063 : @[CSR.scala 301:41]
      reg_mstatus.mie <= reg_mstatus.mpie @[CSR.scala 302:21]
      reg_mstatus.mpie <= UInt<1>("h01") @[CSR.scala 303:22]
      new_prv <= reg_mstatus.mpp @[CSR.scala 304:13]
      io.evec <= reg_mepc @[CSR.scala 305:13]
      skip @[CSR.scala 301:41]
    when insn_call : @[CSR.scala 309:18]
      io.evec <= UInt<32>("h080000004") @[CSR.scala 310:13]
      node _T_1067 = add(reg_mstatus.prv, UInt<4>("h08")) @[CSR.scala 311:35]
      node _T_1068 = tail(_T_1067, 1) @[CSR.scala 311:35]
      reg_mcause <= _T_1068 @[CSR.scala 311:16]
      skip @[CSR.scala 309:18]
    when insn_break : @[CSR.scala 315:19]
      io.evec <= UInt<32>("h080000004") @[CSR.scala 316:13]
      reg_mcause <= UInt<2>("h03") @[CSR.scala 317:16]
      skip @[CSR.scala 315:19]
    io.time <= _T_267 @[CSR.scala 321:11]
    io.csr_stall <= reg_wfi @[CSR.scala 322:16]
    node _T_1073 = mux(_T_569, _T_267, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1075 = mux(_T_571, _T_279, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1077 = mux(_T_573, UInt<16>("h08000"), UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1079 = mux(_T_575, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1081 = mux(_T_577, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1083 = mux(_T_579, UInt<9>("h0100"), UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1085 = mux(_T_581, read_mstatus, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1087 = mux(_T_583, UInt<9>("h0100"), UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1089 = mux(_T_585, _T_536, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1091 = mux(_T_587, _T_551, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1093 = mux(_T_589, reg_mscratch, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1095 = mux(_T_591, reg_mepc, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1097 = mux(_T_593, reg_mtval, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1099 = mux(_T_595, reg_mcause, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1101 = mux(_T_597, io.hartid, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1103 = mux(_T_599, _T_565, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1105 = mux(_T_601, reg_dpc, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1107 = mux(_T_603, reg_dscratch, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1109 = mux(_T_605, reg_medeleg, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1111 = mux(_T_607, _T_282, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1113 = mux(_T_609, _T_282, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1115 = mux(_T_611, _T_285, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1117 = mux(_T_613, _T_285, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1119 = mux(_T_615, _T_288, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1121 = mux(_T_617, _T_288, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1123 = mux(_T_619, _T_291, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1125 = mux(_T_621, _T_291, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1127 = mux(_T_623, _T_294, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1129 = mux(_T_625, _T_294, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1131 = mux(_T_627, _T_297, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1133 = mux(_T_629, _T_297, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1135 = mux(_T_631, _T_300, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1137 = mux(_T_633, _T_300, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1139 = mux(_T_635, _T_303, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1141 = mux(_T_637, _T_303, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1143 = mux(_T_639, _T_306, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1145 = mux(_T_641, _T_306, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1147 = mux(_T_643, _T_309, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1149 = mux(_T_645, _T_309, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1151 = mux(_T_647, _T_312, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1153 = mux(_T_649, _T_312, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1155 = mux(_T_651, _T_315, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1157 = mux(_T_653, _T_315, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1159 = mux(_T_655, _T_318, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1161 = mux(_T_657, _T_318, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1163 = mux(_T_659, _T_321, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1165 = mux(_T_661, _T_321, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1167 = mux(_T_663, _T_324, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1169 = mux(_T_665, _T_324, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1171 = mux(_T_667, _T_327, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1173 = mux(_T_669, _T_327, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1175 = mux(_T_671, _T_330, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1177 = mux(_T_673, _T_330, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1179 = mux(_T_675, _T_333, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1181 = mux(_T_677, _T_333, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1183 = mux(_T_679, _T_336, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1185 = mux(_T_681, _T_336, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1187 = mux(_T_683, _T_339, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1189 = mux(_T_685, _T_339, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1191 = mux(_T_687, _T_342, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1193 = mux(_T_689, _T_342, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1195 = mux(_T_691, _T_345, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1197 = mux(_T_693, _T_345, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1199 = mux(_T_695, _T_348, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1201 = mux(_T_697, _T_348, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1203 = mux(_T_699, _T_351, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1205 = mux(_T_701, _T_351, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1207 = mux(_T_703, _T_354, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1209 = mux(_T_705, _T_354, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1211 = mux(_T_707, _T_357, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1213 = mux(_T_709, _T_357, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1215 = mux(_T_711, _T_360, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1217 = mux(_T_713, _T_360, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1219 = mux(_T_715, _T_363, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1221 = mux(_T_717, _T_363, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1223 = mux(_T_719, _T_366, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1225 = mux(_T_721, _T_366, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1227 = mux(_T_723, _T_369, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1229 = mux(_T_725, _T_369, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1231 = mux(_T_727, _T_372, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1233 = mux(_T_729, _T_372, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1235 = mux(_T_731, _T_375, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1237 = mux(_T_733, _T_375, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1239 = mux(_T_735, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1241 = mux(_T_737, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_1242 = or(_T_1073, _T_1075) @[Mux.scala 19:72]
    node _T_1243 = or(_T_1242, _T_1077) @[Mux.scala 19:72]
    node _T_1244 = or(_T_1243, _T_1079) @[Mux.scala 19:72]
    node _T_1245 = or(_T_1244, _T_1081) @[Mux.scala 19:72]
    node _T_1246 = or(_T_1245, _T_1083) @[Mux.scala 19:72]
    node _T_1247 = or(_T_1246, _T_1085) @[Mux.scala 19:72]
    node _T_1248 = or(_T_1247, _T_1087) @[Mux.scala 19:72]
    node _T_1249 = or(_T_1248, _T_1089) @[Mux.scala 19:72]
    node _T_1250 = or(_T_1249, _T_1091) @[Mux.scala 19:72]
    node _T_1251 = or(_T_1250, _T_1093) @[Mux.scala 19:72]
    node _T_1252 = or(_T_1251, _T_1095) @[Mux.scala 19:72]
    node _T_1253 = or(_T_1252, _T_1097) @[Mux.scala 19:72]
    node _T_1254 = or(_T_1253, _T_1099) @[Mux.scala 19:72]
    node _T_1255 = or(_T_1254, _T_1101) @[Mux.scala 19:72]
    node _T_1256 = or(_T_1255, _T_1103) @[Mux.scala 19:72]
    node _T_1257 = or(_T_1256, _T_1105) @[Mux.scala 19:72]
    node _T_1258 = or(_T_1257, _T_1107) @[Mux.scala 19:72]
    node _T_1259 = or(_T_1258, _T_1109) @[Mux.scala 19:72]
    node _T_1260 = or(_T_1259, _T_1111) @[Mux.scala 19:72]
    node _T_1261 = or(_T_1260, _T_1113) @[Mux.scala 19:72]
    node _T_1262 = or(_T_1261, _T_1115) @[Mux.scala 19:72]
    node _T_1263 = or(_T_1262, _T_1117) @[Mux.scala 19:72]
    node _T_1264 = or(_T_1263, _T_1119) @[Mux.scala 19:72]
    node _T_1265 = or(_T_1264, _T_1121) @[Mux.scala 19:72]
    node _T_1266 = or(_T_1265, _T_1123) @[Mux.scala 19:72]
    node _T_1267 = or(_T_1266, _T_1125) @[Mux.scala 19:72]
    node _T_1268 = or(_T_1267, _T_1127) @[Mux.scala 19:72]
    node _T_1269 = or(_T_1268, _T_1129) @[Mux.scala 19:72]
    node _T_1270 = or(_T_1269, _T_1131) @[Mux.scala 19:72]
    node _T_1271 = or(_T_1270, _T_1133) @[Mux.scala 19:72]
    node _T_1272 = or(_T_1271, _T_1135) @[Mux.scala 19:72]
    node _T_1273 = or(_T_1272, _T_1137) @[Mux.scala 19:72]
    node _T_1274 = or(_T_1273, _T_1139) @[Mux.scala 19:72]
    node _T_1275 = or(_T_1274, _T_1141) @[Mux.scala 19:72]
    node _T_1276 = or(_T_1275, _T_1143) @[Mux.scala 19:72]
    node _T_1277 = or(_T_1276, _T_1145) @[Mux.scala 19:72]
    node _T_1278 = or(_T_1277, _T_1147) @[Mux.scala 19:72]
    node _T_1279 = or(_T_1278, _T_1149) @[Mux.scala 19:72]
    node _T_1280 = or(_T_1279, _T_1151) @[Mux.scala 19:72]
    node _T_1281 = or(_T_1280, _T_1153) @[Mux.scala 19:72]
    node _T_1282 = or(_T_1281, _T_1155) @[Mux.scala 19:72]
    node _T_1283 = or(_T_1282, _T_1157) @[Mux.scala 19:72]
    node _T_1284 = or(_T_1283, _T_1159) @[Mux.scala 19:72]
    node _T_1285 = or(_T_1284, _T_1161) @[Mux.scala 19:72]
    node _T_1286 = or(_T_1285, _T_1163) @[Mux.scala 19:72]
    node _T_1287 = or(_T_1286, _T_1165) @[Mux.scala 19:72]
    node _T_1288 = or(_T_1287, _T_1167) @[Mux.scala 19:72]
    node _T_1289 = or(_T_1288, _T_1169) @[Mux.scala 19:72]
    node _T_1290 = or(_T_1289, _T_1171) @[Mux.scala 19:72]
    node _T_1291 = or(_T_1290, _T_1173) @[Mux.scala 19:72]
    node _T_1292 = or(_T_1291, _T_1175) @[Mux.scala 19:72]
    node _T_1293 = or(_T_1292, _T_1177) @[Mux.scala 19:72]
    node _T_1294 = or(_T_1293, _T_1179) @[Mux.scala 19:72]
    node _T_1295 = or(_T_1294, _T_1181) @[Mux.scala 19:72]
    node _T_1296 = or(_T_1295, _T_1183) @[Mux.scala 19:72]
    node _T_1297 = or(_T_1296, _T_1185) @[Mux.scala 19:72]
    node _T_1298 = or(_T_1297, _T_1187) @[Mux.scala 19:72]
    node _T_1299 = or(_T_1298, _T_1189) @[Mux.scala 19:72]
    node _T_1300 = or(_T_1299, _T_1191) @[Mux.scala 19:72]
    node _T_1301 = or(_T_1300, _T_1193) @[Mux.scala 19:72]
    node _T_1302 = or(_T_1301, _T_1195) @[Mux.scala 19:72]
    node _T_1303 = or(_T_1302, _T_1197) @[Mux.scala 19:72]
    node _T_1304 = or(_T_1303, _T_1199) @[Mux.scala 19:72]
    node _T_1305 = or(_T_1304, _T_1201) @[Mux.scala 19:72]
    node _T_1306 = or(_T_1305, _T_1203) @[Mux.scala 19:72]
    node _T_1307 = or(_T_1306, _T_1205) @[Mux.scala 19:72]
    node _T_1308 = or(_T_1307, _T_1207) @[Mux.scala 19:72]
    node _T_1309 = or(_T_1308, _T_1209) @[Mux.scala 19:72]
    node _T_1310 = or(_T_1309, _T_1211) @[Mux.scala 19:72]
    node _T_1311 = or(_T_1310, _T_1213) @[Mux.scala 19:72]
    node _T_1312 = or(_T_1311, _T_1215) @[Mux.scala 19:72]
    node _T_1313 = or(_T_1312, _T_1217) @[Mux.scala 19:72]
    node _T_1314 = or(_T_1313, _T_1219) @[Mux.scala 19:72]
    node _T_1315 = or(_T_1314, _T_1221) @[Mux.scala 19:72]
    node _T_1316 = or(_T_1315, _T_1223) @[Mux.scala 19:72]
    node _T_1317 = or(_T_1316, _T_1225) @[Mux.scala 19:72]
    node _T_1318 = or(_T_1317, _T_1227) @[Mux.scala 19:72]
    node _T_1319 = or(_T_1318, _T_1229) @[Mux.scala 19:72]
    node _T_1320 = or(_T_1319, _T_1231) @[Mux.scala 19:72]
    node _T_1321 = or(_T_1320, _T_1233) @[Mux.scala 19:72]
    node _T_1322 = or(_T_1321, _T_1235) @[Mux.scala 19:72]
    node _T_1323 = or(_T_1322, _T_1237) @[Mux.scala 19:72]
    node _T_1324 = or(_T_1323, _T_1239) @[Mux.scala 19:72]
    node _T_1325 = or(_T_1324, _T_1241) @[Mux.scala 19:72]
    wire _T_1327 : UInt<64> @[Mux.scala 19:72]
    _T_1327 <= _T_1325 @[Mux.scala 19:72]
    io.rw.rdata <= _T_1327 @[CSR.scala 325:15]
    when wen : @[CSR.scala 327:14]
      when _T_599 : @[CSR.scala 329:36]
        wire _T_1330 : {xdebugver : UInt<2>, zero4 : UInt<2>, zero3 : UInt<12>, ebreakm : UInt<1>, ebreakh : UInt<1>, ebreaks : UInt<1>, ebreaku : UInt<1>, zero2 : UInt<1>, stopcycle : UInt<1>, stoptime : UInt<1>, cause : UInt<3>, debugint : UInt<1>, zero1 : UInt<2>, step : UInt<1>, prv : UInt<2>} @[CSR.scala 330:38]
        wire _T_1332 : UInt<32>
        _T_1332 <= wdata
        node _T_1333 = bits(_T_1332, 1, 0) @[CSR.scala 330:38]
        _T_1330.prv <= _T_1333 @[CSR.scala 330:38]
        node _T_1334 = bits(_T_1332, 2, 2) @[CSR.scala 330:38]
        _T_1330.step <= _T_1334 @[CSR.scala 330:38]
        node _T_1335 = bits(_T_1332, 4, 3) @[CSR.scala 330:38]
        _T_1330.zero1 <= _T_1335 @[CSR.scala 330:38]
        node _T_1336 = bits(_T_1332, 5, 5) @[CSR.scala 330:38]
        _T_1330.debugint <= _T_1336 @[CSR.scala 330:38]
        node _T_1337 = bits(_T_1332, 8, 6) @[CSR.scala 330:38]
        _T_1330.cause <= _T_1337 @[CSR.scala 330:38]
        node _T_1338 = bits(_T_1332, 9, 9) @[CSR.scala 330:38]
        _T_1330.stoptime <= _T_1338 @[CSR.scala 330:38]
        node _T_1339 = bits(_T_1332, 10, 10) @[CSR.scala 330:38]
        _T_1330.stopcycle <= _T_1339 @[CSR.scala 330:38]
        node _T_1340 = bits(_T_1332, 11, 11) @[CSR.scala 330:38]
        _T_1330.zero2 <= _T_1340 @[CSR.scala 330:38]
        node _T_1341 = bits(_T_1332, 12, 12) @[CSR.scala 330:38]
        _T_1330.ebreaku <= _T_1341 @[CSR.scala 330:38]
        node _T_1342 = bits(_T_1332, 13, 13) @[CSR.scala 330:38]
        _T_1330.ebreaks <= _T_1342 @[CSR.scala 330:38]
        node _T_1343 = bits(_T_1332, 14, 14) @[CSR.scala 330:38]
        _T_1330.ebreakh <= _T_1343 @[CSR.scala 330:38]
        node _T_1344 = bits(_T_1332, 15, 15) @[CSR.scala 330:38]
        _T_1330.ebreakm <= _T_1344 @[CSR.scala 330:38]
        node _T_1345 = bits(_T_1332, 27, 16) @[CSR.scala 330:38]
        _T_1330.zero3 <= _T_1345 @[CSR.scala 330:38]
        node _T_1346 = bits(_T_1332, 29, 28) @[CSR.scala 330:38]
        _T_1330.zero4 <= _T_1346 @[CSR.scala 330:38]
        node _T_1347 = bits(_T_1332, 31, 30) @[CSR.scala 330:38]
        _T_1330.xdebugver <= _T_1347 @[CSR.scala 330:38]
        reg_dcsr.step <= _T_1330.step @[CSR.scala 331:23]
        reg_dcsr.ebreakm <= _T_1330.ebreakm @[CSR.scala 332:26]
        skip @[CSR.scala 329:36]
      when _T_581 : @[CSR.scala 336:39]
        wire _T_1350 : {debug : UInt<1>, prv : UInt<2>, sd : UInt<1>, zero1 : UInt<8>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, hpp : UInt<2>, spp : UInt<1>, mpie : UInt<1>, hpie : UInt<1>, spie : UInt<1>, upie : UInt<1>, mie : UInt<1>, hie : UInt<1>, sie : UInt<1>, uie : UInt<1>} @[CSR.scala 337:39]
        wire _T_1352 : UInt<35>
        _T_1352 <= wdata
        node _T_1353 = bits(_T_1352, 0, 0) @[CSR.scala 337:39]
        _T_1350.uie <= _T_1353 @[CSR.scala 337:39]
        node _T_1354 = bits(_T_1352, 1, 1) @[CSR.scala 337:39]
        _T_1350.sie <= _T_1354 @[CSR.scala 337:39]
        node _T_1355 = bits(_T_1352, 2, 2) @[CSR.scala 337:39]
        _T_1350.hie <= _T_1355 @[CSR.scala 337:39]
        node _T_1356 = bits(_T_1352, 3, 3) @[CSR.scala 337:39]
        _T_1350.mie <= _T_1356 @[CSR.scala 337:39]
        node _T_1357 = bits(_T_1352, 4, 4) @[CSR.scala 337:39]
        _T_1350.upie <= _T_1357 @[CSR.scala 337:39]
        node _T_1358 = bits(_T_1352, 5, 5) @[CSR.scala 337:39]
        _T_1350.spie <= _T_1358 @[CSR.scala 337:39]
        node _T_1359 = bits(_T_1352, 6, 6) @[CSR.scala 337:39]
        _T_1350.hpie <= _T_1359 @[CSR.scala 337:39]
        node _T_1360 = bits(_T_1352, 7, 7) @[CSR.scala 337:39]
        _T_1350.mpie <= _T_1360 @[CSR.scala 337:39]
        node _T_1361 = bits(_T_1352, 8, 8) @[CSR.scala 337:39]
        _T_1350.spp <= _T_1361 @[CSR.scala 337:39]
        node _T_1362 = bits(_T_1352, 10, 9) @[CSR.scala 337:39]
        _T_1350.hpp <= _T_1362 @[CSR.scala 337:39]
        node _T_1363 = bits(_T_1352, 12, 11) @[CSR.scala 337:39]
        _T_1350.mpp <= _T_1363 @[CSR.scala 337:39]
        node _T_1364 = bits(_T_1352, 14, 13) @[CSR.scala 337:39]
        _T_1350.fs <= _T_1364 @[CSR.scala 337:39]
        node _T_1365 = bits(_T_1352, 16, 15) @[CSR.scala 337:39]
        _T_1350.xs <= _T_1365 @[CSR.scala 337:39]
        node _T_1366 = bits(_T_1352, 17, 17) @[CSR.scala 337:39]
        _T_1350.mprv <= _T_1366 @[CSR.scala 337:39]
        node _T_1367 = bits(_T_1352, 18, 18) @[CSR.scala 337:39]
        _T_1350.sum <= _T_1367 @[CSR.scala 337:39]
        node _T_1368 = bits(_T_1352, 19, 19) @[CSR.scala 337:39]
        _T_1350.mxr <= _T_1368 @[CSR.scala 337:39]
        node _T_1369 = bits(_T_1352, 20, 20) @[CSR.scala 337:39]
        _T_1350.tvm <= _T_1369 @[CSR.scala 337:39]
        node _T_1370 = bits(_T_1352, 21, 21) @[CSR.scala 337:39]
        _T_1350.tw <= _T_1370 @[CSR.scala 337:39]
        node _T_1371 = bits(_T_1352, 22, 22) @[CSR.scala 337:39]
        _T_1350.tsr <= _T_1371 @[CSR.scala 337:39]
        node _T_1372 = bits(_T_1352, 30, 23) @[CSR.scala 337:39]
        _T_1350.zero1 <= _T_1372 @[CSR.scala 337:39]
        node _T_1373 = bits(_T_1352, 31, 31) @[CSR.scala 337:39]
        _T_1350.sd <= _T_1373 @[CSR.scala 337:39]
        node _T_1374 = bits(_T_1352, 33, 32) @[CSR.scala 337:39]
        _T_1350.prv <= _T_1374 @[CSR.scala 337:39]
        node _T_1375 = bits(_T_1352, 34, 34) @[CSR.scala 337:39]
        _T_1350.debug <= _T_1375 @[CSR.scala 337:39]
        reg_mstatus.mie <= _T_1350.mie @[CSR.scala 338:23]
        reg_mstatus.mpie <= _T_1350.mpie @[CSR.scala 339:24]
        skip @[CSR.scala 336:39]
      when _T_585 : @[CSR.scala 341:35]
        wire _T_1378 : {zero2 : UInt<1>, debug : UInt<1>, zero1 : UInt<1>, rocc : UInt<1>, meip : UInt<1>, heip : UInt<1>, seip : UInt<1>, ueip : UInt<1>, mtip : UInt<1>, htip : UInt<1>, stip : UInt<1>, utip : UInt<1>, msip : UInt<1>, hsip : UInt<1>, ssip : UInt<1>, usip : UInt<1>} @[CSR.scala 342:35]
        wire _T_1380 : UInt<16>
        _T_1380 <= wdata
        node _T_1381 = bits(_T_1380, 0, 0) @[CSR.scala 342:35]
        _T_1378.usip <= _T_1381 @[CSR.scala 342:35]
        node _T_1382 = bits(_T_1380, 1, 1) @[CSR.scala 342:35]
        _T_1378.ssip <= _T_1382 @[CSR.scala 342:35]
        node _T_1383 = bits(_T_1380, 2, 2) @[CSR.scala 342:35]
        _T_1378.hsip <= _T_1383 @[CSR.scala 342:35]
        node _T_1384 = bits(_T_1380, 3, 3) @[CSR.scala 342:35]
        _T_1378.msip <= _T_1384 @[CSR.scala 342:35]
        node _T_1385 = bits(_T_1380, 4, 4) @[CSR.scala 342:35]
        _T_1378.utip <= _T_1385 @[CSR.scala 342:35]
        node _T_1386 = bits(_T_1380, 5, 5) @[CSR.scala 342:35]
        _T_1378.stip <= _T_1386 @[CSR.scala 342:35]
        node _T_1387 = bits(_T_1380, 6, 6) @[CSR.scala 342:35]
        _T_1378.htip <= _T_1387 @[CSR.scala 342:35]
        node _T_1388 = bits(_T_1380, 7, 7) @[CSR.scala 342:35]
        _T_1378.mtip <= _T_1388 @[CSR.scala 342:35]
        node _T_1389 = bits(_T_1380, 8, 8) @[CSR.scala 342:35]
        _T_1378.ueip <= _T_1389 @[CSR.scala 342:35]
        node _T_1390 = bits(_T_1380, 9, 9) @[CSR.scala 342:35]
        _T_1378.seip <= _T_1390 @[CSR.scala 342:35]
        node _T_1391 = bits(_T_1380, 10, 10) @[CSR.scala 342:35]
        _T_1378.heip <= _T_1391 @[CSR.scala 342:35]
        node _T_1392 = bits(_T_1380, 11, 11) @[CSR.scala 342:35]
        _T_1378.meip <= _T_1392 @[CSR.scala 342:35]
        node _T_1393 = bits(_T_1380, 12, 12) @[CSR.scala 342:35]
        _T_1378.rocc <= _T_1393 @[CSR.scala 342:35]
        node _T_1394 = bits(_T_1380, 13, 13) @[CSR.scala 342:35]
        _T_1378.zero1 <= _T_1394 @[CSR.scala 342:35]
        node _T_1395 = bits(_T_1380, 14, 14) @[CSR.scala 342:35]
        _T_1378.debug <= _T_1395 @[CSR.scala 342:35]
        node _T_1396 = bits(_T_1380, 15, 15) @[CSR.scala 342:35]
        _T_1378.zero2 <= _T_1396 @[CSR.scala 342:35]
        reg_mip.msip <= _T_1378.msip @[CSR.scala 343:20]
        skip @[CSR.scala 341:35]
      when _T_587 : @[CSR.scala 345:35]
        wire _T_1399 : {zero2 : UInt<1>, debug : UInt<1>, zero1 : UInt<1>, rocc : UInt<1>, meip : UInt<1>, heip : UInt<1>, seip : UInt<1>, ueip : UInt<1>, mtip : UInt<1>, htip : UInt<1>, stip : UInt<1>, utip : UInt<1>, msip : UInt<1>, hsip : UInt<1>, ssip : UInt<1>, usip : UInt<1>} @[CSR.scala 346:35]
        wire _T_1401 : UInt<16>
        _T_1401 <= wdata
        node _T_1402 = bits(_T_1401, 0, 0) @[CSR.scala 346:35]
        _T_1399.usip <= _T_1402 @[CSR.scala 346:35]
        node _T_1403 = bits(_T_1401, 1, 1) @[CSR.scala 346:35]
        _T_1399.ssip <= _T_1403 @[CSR.scala 346:35]
        node _T_1404 = bits(_T_1401, 2, 2) @[CSR.scala 346:35]
        _T_1399.hsip <= _T_1404 @[CSR.scala 346:35]
        node _T_1405 = bits(_T_1401, 3, 3) @[CSR.scala 346:35]
        _T_1399.msip <= _T_1405 @[CSR.scala 346:35]
        node _T_1406 = bits(_T_1401, 4, 4) @[CSR.scala 346:35]
        _T_1399.utip <= _T_1406 @[CSR.scala 346:35]
        node _T_1407 = bits(_T_1401, 5, 5) @[CSR.scala 346:35]
        _T_1399.stip <= _T_1407 @[CSR.scala 346:35]
        node _T_1408 = bits(_T_1401, 6, 6) @[CSR.scala 346:35]
        _T_1399.htip <= _T_1408 @[CSR.scala 346:35]
        node _T_1409 = bits(_T_1401, 7, 7) @[CSR.scala 346:35]
        _T_1399.mtip <= _T_1409 @[CSR.scala 346:35]
        node _T_1410 = bits(_T_1401, 8, 8) @[CSR.scala 346:35]
        _T_1399.ueip <= _T_1410 @[CSR.scala 346:35]
        node _T_1411 = bits(_T_1401, 9, 9) @[CSR.scala 346:35]
        _T_1399.seip <= _T_1411 @[CSR.scala 346:35]
        node _T_1412 = bits(_T_1401, 10, 10) @[CSR.scala 346:35]
        _T_1399.heip <= _T_1412 @[CSR.scala 346:35]
        node _T_1413 = bits(_T_1401, 11, 11) @[CSR.scala 346:35]
        _T_1399.meip <= _T_1413 @[CSR.scala 346:35]
        node _T_1414 = bits(_T_1401, 12, 12) @[CSR.scala 346:35]
        _T_1399.rocc <= _T_1414 @[CSR.scala 346:35]
        node _T_1415 = bits(_T_1401, 13, 13) @[CSR.scala 346:35]
        _T_1399.zero1 <= _T_1415 @[CSR.scala 346:35]
        node _T_1416 = bits(_T_1401, 14, 14) @[CSR.scala 346:35]
        _T_1399.debug <= _T_1416 @[CSR.scala 346:35]
        node _T_1417 = bits(_T_1401, 15, 15) @[CSR.scala 346:35]
        _T_1399.zero2 <= _T_1417 @[CSR.scala 346:35]
        reg_mie.msip <= _T_1399.msip @[CSR.scala 347:20]
        reg_mie.mtip <= _T_1399.mtip @[CSR.scala 348:20]
        skip @[CSR.scala 345:35]
      when _T_609 : @[CSR.scala 382:29]
        node _T_1418 = bits(wdata, 7, 0) @[CSR.scala 382:47]
        node _T_1419 = bits(_T_282, 31, 0) @[CSR.scala 382:72]
        node _T_1420 = cat(_T_1418, _T_1419) @[Cat.scala 30:58]
        _T_282 <= _T_1420 @[Util.scala 132:11]
        skip @[CSR.scala 382:29]
      when _T_607 : @[CSR.scala 383:29]
        node _T_1421 = bits(_T_282, 39, 32) @[CSR.scala 383:45]
        node _T_1422 = cat(_T_1421, wdata) @[Cat.scala 30:58]
        _T_282 <= _T_1422 @[Util.scala 132:11]
        skip @[CSR.scala 383:29]
      when _T_613 : @[CSR.scala 382:29]
        node _T_1423 = bits(wdata, 7, 0) @[CSR.scala 382:47]
        node _T_1424 = bits(_T_285, 31, 0) @[CSR.scala 382:72]
        node _T_1425 = cat(_T_1423, _T_1424) @[Cat.scala 30:58]
        _T_285 <= _T_1425 @[Util.scala 132:11]
        skip @[CSR.scala 382:29]
      when _T_611 : @[CSR.scala 383:29]
        node _T_1426 = bits(_T_285, 39, 32) @[CSR.scala 383:45]
        node _T_1427 = cat(_T_1426, wdata) @[Cat.scala 30:58]
        _T_285 <= _T_1427 @[Util.scala 132:11]
        skip @[CSR.scala 383:29]
      when _T_617 : @[CSR.scala 382:29]
        node _T_1428 = bits(wdata, 7, 0) @[CSR.scala 382:47]
        node _T_1429 = bits(_T_288, 31, 0) @[CSR.scala 382:72]
        node _T_1430 = cat(_T_1428, _T_1429) @[Cat.scala 30:58]
        _T_288 <= _T_1430 @[Util.scala 132:11]
        skip @[CSR.scala 382:29]
      when _T_615 : @[CSR.scala 383:29]
        node _T_1431 = bits(_T_288, 39, 32) @[CSR.scala 383:45]
        node _T_1432 = cat(_T_1431, wdata) @[Cat.scala 30:58]
        _T_288 <= _T_1432 @[Util.scala 132:11]
        skip @[CSR.scala 383:29]
      when _T_621 : @[CSR.scala 382:29]
        node _T_1433 = bits(wdata, 7, 0) @[CSR.scala 382:47]
        node _T_1434 = bits(_T_291, 31, 0) @[CSR.scala 382:72]
        node _T_1435 = cat(_T_1433, _T_1434) @[Cat.scala 30:58]
        _T_291 <= _T_1435 @[Util.scala 132:11]
        skip @[CSR.scala 382:29]
      when _T_619 : @[CSR.scala 383:29]
        node _T_1436 = bits(_T_291, 39, 32) @[CSR.scala 383:45]
        node _T_1437 = cat(_T_1436, wdata) @[Cat.scala 30:58]
        _T_291 <= _T_1437 @[Util.scala 132:11]
        skip @[CSR.scala 383:29]
      when _T_625 : @[CSR.scala 382:29]
        node _T_1438 = bits(wdata, 7, 0) @[CSR.scala 382:47]
        node _T_1439 = bits(_T_294, 31, 0) @[CSR.scala 382:72]
        node _T_1440 = cat(_T_1438, _T_1439) @[Cat.scala 30:58]
        _T_294 <= _T_1440 @[Util.scala 132:11]
        skip @[CSR.scala 382:29]
      when _T_623 : @[CSR.scala 383:29]
        node _T_1441 = bits(_T_294, 39, 32) @[CSR.scala 383:45]
        node _T_1442 = cat(_T_1441, wdata) @[Cat.scala 30:58]
        _T_294 <= _T_1442 @[Util.scala 132:11]
        skip @[CSR.scala 383:29]
      when _T_629 : @[CSR.scala 382:29]
        node _T_1443 = bits(wdata, 7, 0) @[CSR.scala 382:47]
        node _T_1444 = bits(_T_297, 31, 0) @[CSR.scala 382:72]
        node _T_1445 = cat(_T_1443, _T_1444) @[Cat.scala 30:58]
        _T_297 <= _T_1445 @[Util.scala 132:11]
        skip @[CSR.scala 382:29]
      when _T_627 : @[CSR.scala 383:29]
        node _T_1446 = bits(_T_297, 39, 32) @[CSR.scala 383:45]
        node _T_1447 = cat(_T_1446, wdata) @[Cat.scala 30:58]
        _T_297 <= _T_1447 @[Util.scala 132:11]
        skip @[CSR.scala 383:29]
      when _T_633 : @[CSR.scala 382:29]
        node _T_1448 = bits(wdata, 7, 0) @[CSR.scala 382:47]
        node _T_1449 = bits(_T_300, 31, 0) @[CSR.scala 382:72]
        node _T_1450 = cat(_T_1448, _T_1449) @[Cat.scala 30:58]
        _T_300 <= _T_1450 @[Util.scala 132:11]
        skip @[CSR.scala 382:29]
      when _T_631 : @[CSR.scala 383:29]
        node _T_1451 = bits(_T_300, 39, 32) @[CSR.scala 383:45]
        node _T_1452 = cat(_T_1451, wdata) @[Cat.scala 30:58]
        _T_300 <= _T_1452 @[Util.scala 132:11]
        skip @[CSR.scala 383:29]
      when _T_637 : @[CSR.scala 382:29]
        node _T_1453 = bits(wdata, 7, 0) @[CSR.scala 382:47]
        node _T_1454 = bits(_T_303, 31, 0) @[CSR.scala 382:72]
        node _T_1455 = cat(_T_1453, _T_1454) @[Cat.scala 30:58]
        _T_303 <= _T_1455 @[Util.scala 132:11]
        skip @[CSR.scala 382:29]
      when _T_635 : @[CSR.scala 383:29]
        node _T_1456 = bits(_T_303, 39, 32) @[CSR.scala 383:45]
        node _T_1457 = cat(_T_1456, wdata) @[Cat.scala 30:58]
        _T_303 <= _T_1457 @[Util.scala 132:11]
        skip @[CSR.scala 383:29]
      when _T_641 : @[CSR.scala 382:29]
        node _T_1458 = bits(wdata, 7, 0) @[CSR.scala 382:47]
        node _T_1459 = bits(_T_306, 31, 0) @[CSR.scala 382:72]
        node _T_1460 = cat(_T_1458, _T_1459) @[Cat.scala 30:58]
        _T_306 <= _T_1460 @[Util.scala 132:11]
        skip @[CSR.scala 382:29]
      when _T_639 : @[CSR.scala 383:29]
        node _T_1461 = bits(_T_306, 39, 32) @[CSR.scala 383:45]
        node _T_1462 = cat(_T_1461, wdata) @[Cat.scala 30:58]
        _T_306 <= _T_1462 @[Util.scala 132:11]
        skip @[CSR.scala 383:29]
      when _T_645 : @[CSR.scala 382:29]
        node _T_1463 = bits(wdata, 7, 0) @[CSR.scala 382:47]
        node _T_1464 = bits(_T_309, 31, 0) @[CSR.scala 382:72]
        node _T_1465 = cat(_T_1463, _T_1464) @[Cat.scala 30:58]
        _T_309 <= _T_1465 @[Util.scala 132:11]
        skip @[CSR.scala 382:29]
      when _T_643 : @[CSR.scala 383:29]
        node _T_1466 = bits(_T_309, 39, 32) @[CSR.scala 383:45]
        node _T_1467 = cat(_T_1466, wdata) @[Cat.scala 30:58]
        _T_309 <= _T_1467 @[Util.scala 132:11]
        skip @[CSR.scala 383:29]
      when _T_649 : @[CSR.scala 382:29]
        node _T_1468 = bits(wdata, 7, 0) @[CSR.scala 382:47]
        node _T_1469 = bits(_T_312, 31, 0) @[CSR.scala 382:72]
        node _T_1470 = cat(_T_1468, _T_1469) @[Cat.scala 30:58]
        _T_312 <= _T_1470 @[Util.scala 132:11]
        skip @[CSR.scala 382:29]
      when _T_647 : @[CSR.scala 383:29]
        node _T_1471 = bits(_T_312, 39, 32) @[CSR.scala 383:45]
        node _T_1472 = cat(_T_1471, wdata) @[Cat.scala 30:58]
        _T_312 <= _T_1472 @[Util.scala 132:11]
        skip @[CSR.scala 383:29]
      when _T_653 : @[CSR.scala 382:29]
        node _T_1473 = bits(wdata, 7, 0) @[CSR.scala 382:47]
        node _T_1474 = bits(_T_315, 31, 0) @[CSR.scala 382:72]
        node _T_1475 = cat(_T_1473, _T_1474) @[Cat.scala 30:58]
        _T_315 <= _T_1475 @[Util.scala 132:11]
        skip @[CSR.scala 382:29]
      when _T_651 : @[CSR.scala 383:29]
        node _T_1476 = bits(_T_315, 39, 32) @[CSR.scala 383:45]
        node _T_1477 = cat(_T_1476, wdata) @[Cat.scala 30:58]
        _T_315 <= _T_1477 @[Util.scala 132:11]
        skip @[CSR.scala 383:29]
      when _T_657 : @[CSR.scala 382:29]
        node _T_1478 = bits(wdata, 7, 0) @[CSR.scala 382:47]
        node _T_1479 = bits(_T_318, 31, 0) @[CSR.scala 382:72]
        node _T_1480 = cat(_T_1478, _T_1479) @[Cat.scala 30:58]
        _T_318 <= _T_1480 @[Util.scala 132:11]
        skip @[CSR.scala 382:29]
      when _T_655 : @[CSR.scala 383:29]
        node _T_1481 = bits(_T_318, 39, 32) @[CSR.scala 383:45]
        node _T_1482 = cat(_T_1481, wdata) @[Cat.scala 30:58]
        _T_318 <= _T_1482 @[Util.scala 132:11]
        skip @[CSR.scala 383:29]
      when _T_661 : @[CSR.scala 382:29]
        node _T_1483 = bits(wdata, 7, 0) @[CSR.scala 382:47]
        node _T_1484 = bits(_T_321, 31, 0) @[CSR.scala 382:72]
        node _T_1485 = cat(_T_1483, _T_1484) @[Cat.scala 30:58]
        _T_321 <= _T_1485 @[Util.scala 132:11]
        skip @[CSR.scala 382:29]
      when _T_659 : @[CSR.scala 383:29]
        node _T_1486 = bits(_T_321, 39, 32) @[CSR.scala 383:45]
        node _T_1487 = cat(_T_1486, wdata) @[Cat.scala 30:58]
        _T_321 <= _T_1487 @[Util.scala 132:11]
        skip @[CSR.scala 383:29]
      when _T_665 : @[CSR.scala 382:29]
        node _T_1488 = bits(wdata, 7, 0) @[CSR.scala 382:47]
        node _T_1489 = bits(_T_324, 31, 0) @[CSR.scala 382:72]
        node _T_1490 = cat(_T_1488, _T_1489) @[Cat.scala 30:58]
        _T_324 <= _T_1490 @[Util.scala 132:11]
        skip @[CSR.scala 382:29]
      when _T_663 : @[CSR.scala 383:29]
        node _T_1491 = bits(_T_324, 39, 32) @[CSR.scala 383:45]
        node _T_1492 = cat(_T_1491, wdata) @[Cat.scala 30:58]
        _T_324 <= _T_1492 @[Util.scala 132:11]
        skip @[CSR.scala 383:29]
      when _T_669 : @[CSR.scala 382:29]
        node _T_1493 = bits(wdata, 7, 0) @[CSR.scala 382:47]
        node _T_1494 = bits(_T_327, 31, 0) @[CSR.scala 382:72]
        node _T_1495 = cat(_T_1493, _T_1494) @[Cat.scala 30:58]
        _T_327 <= _T_1495 @[Util.scala 132:11]
        skip @[CSR.scala 382:29]
      when _T_667 : @[CSR.scala 383:29]
        node _T_1496 = bits(_T_327, 39, 32) @[CSR.scala 383:45]
        node _T_1497 = cat(_T_1496, wdata) @[Cat.scala 30:58]
        _T_327 <= _T_1497 @[Util.scala 132:11]
        skip @[CSR.scala 383:29]
      when _T_673 : @[CSR.scala 382:29]
        node _T_1498 = bits(wdata, 7, 0) @[CSR.scala 382:47]
        node _T_1499 = bits(_T_330, 31, 0) @[CSR.scala 382:72]
        node _T_1500 = cat(_T_1498, _T_1499) @[Cat.scala 30:58]
        _T_330 <= _T_1500 @[Util.scala 132:11]
        skip @[CSR.scala 382:29]
      when _T_671 : @[CSR.scala 383:29]
        node _T_1501 = bits(_T_330, 39, 32) @[CSR.scala 383:45]
        node _T_1502 = cat(_T_1501, wdata) @[Cat.scala 30:58]
        _T_330 <= _T_1502 @[Util.scala 132:11]
        skip @[CSR.scala 383:29]
      when _T_677 : @[CSR.scala 382:29]
        node _T_1503 = bits(wdata, 7, 0) @[CSR.scala 382:47]
        node _T_1504 = bits(_T_333, 31, 0) @[CSR.scala 382:72]
        node _T_1505 = cat(_T_1503, _T_1504) @[Cat.scala 30:58]
        _T_333 <= _T_1505 @[Util.scala 132:11]
        skip @[CSR.scala 382:29]
      when _T_675 : @[CSR.scala 383:29]
        node _T_1506 = bits(_T_333, 39, 32) @[CSR.scala 383:45]
        node _T_1507 = cat(_T_1506, wdata) @[Cat.scala 30:58]
        _T_333 <= _T_1507 @[Util.scala 132:11]
        skip @[CSR.scala 383:29]
      when _T_681 : @[CSR.scala 382:29]
        node _T_1508 = bits(wdata, 7, 0) @[CSR.scala 382:47]
        node _T_1509 = bits(_T_336, 31, 0) @[CSR.scala 382:72]
        node _T_1510 = cat(_T_1508, _T_1509) @[Cat.scala 30:58]
        _T_336 <= _T_1510 @[Util.scala 132:11]
        skip @[CSR.scala 382:29]
      when _T_679 : @[CSR.scala 383:29]
        node _T_1511 = bits(_T_336, 39, 32) @[CSR.scala 383:45]
        node _T_1512 = cat(_T_1511, wdata) @[Cat.scala 30:58]
        _T_336 <= _T_1512 @[Util.scala 132:11]
        skip @[CSR.scala 383:29]
      when _T_685 : @[CSR.scala 382:29]
        node _T_1513 = bits(wdata, 7, 0) @[CSR.scala 382:47]
        node _T_1514 = bits(_T_339, 31, 0) @[CSR.scala 382:72]
        node _T_1515 = cat(_T_1513, _T_1514) @[Cat.scala 30:58]
        _T_339 <= _T_1515 @[Util.scala 132:11]
        skip @[CSR.scala 382:29]
      when _T_683 : @[CSR.scala 383:29]
        node _T_1516 = bits(_T_339, 39, 32) @[CSR.scala 383:45]
        node _T_1517 = cat(_T_1516, wdata) @[Cat.scala 30:58]
        _T_339 <= _T_1517 @[Util.scala 132:11]
        skip @[CSR.scala 383:29]
      when _T_689 : @[CSR.scala 382:29]
        node _T_1518 = bits(wdata, 7, 0) @[CSR.scala 382:47]
        node _T_1519 = bits(_T_342, 31, 0) @[CSR.scala 382:72]
        node _T_1520 = cat(_T_1518, _T_1519) @[Cat.scala 30:58]
        _T_342 <= _T_1520 @[Util.scala 132:11]
        skip @[CSR.scala 382:29]
      when _T_687 : @[CSR.scala 383:29]
        node _T_1521 = bits(_T_342, 39, 32) @[CSR.scala 383:45]
        node _T_1522 = cat(_T_1521, wdata) @[Cat.scala 30:58]
        _T_342 <= _T_1522 @[Util.scala 132:11]
        skip @[CSR.scala 383:29]
      when _T_693 : @[CSR.scala 382:29]
        node _T_1523 = bits(wdata, 7, 0) @[CSR.scala 382:47]
        node _T_1524 = bits(_T_345, 31, 0) @[CSR.scala 382:72]
        node _T_1525 = cat(_T_1523, _T_1524) @[Cat.scala 30:58]
        _T_345 <= _T_1525 @[Util.scala 132:11]
        skip @[CSR.scala 382:29]
      when _T_691 : @[CSR.scala 383:29]
        node _T_1526 = bits(_T_345, 39, 32) @[CSR.scala 383:45]
        node _T_1527 = cat(_T_1526, wdata) @[Cat.scala 30:58]
        _T_345 <= _T_1527 @[Util.scala 132:11]
        skip @[CSR.scala 383:29]
      when _T_697 : @[CSR.scala 382:29]
        node _T_1528 = bits(wdata, 7, 0) @[CSR.scala 382:47]
        node _T_1529 = bits(_T_348, 31, 0) @[CSR.scala 382:72]
        node _T_1530 = cat(_T_1528, _T_1529) @[Cat.scala 30:58]
        _T_348 <= _T_1530 @[Util.scala 132:11]
        skip @[CSR.scala 382:29]
      when _T_695 : @[CSR.scala 383:29]
        node _T_1531 = bits(_T_348, 39, 32) @[CSR.scala 383:45]
        node _T_1532 = cat(_T_1531, wdata) @[Cat.scala 30:58]
        _T_348 <= _T_1532 @[Util.scala 132:11]
        skip @[CSR.scala 383:29]
      when _T_701 : @[CSR.scala 382:29]
        node _T_1533 = bits(wdata, 7, 0) @[CSR.scala 382:47]
        node _T_1534 = bits(_T_351, 31, 0) @[CSR.scala 382:72]
        node _T_1535 = cat(_T_1533, _T_1534) @[Cat.scala 30:58]
        _T_351 <= _T_1535 @[Util.scala 132:11]
        skip @[CSR.scala 382:29]
      when _T_699 : @[CSR.scala 383:29]
        node _T_1536 = bits(_T_351, 39, 32) @[CSR.scala 383:45]
        node _T_1537 = cat(_T_1536, wdata) @[Cat.scala 30:58]
        _T_351 <= _T_1537 @[Util.scala 132:11]
        skip @[CSR.scala 383:29]
      when _T_705 : @[CSR.scala 382:29]
        node _T_1538 = bits(wdata, 7, 0) @[CSR.scala 382:47]
        node _T_1539 = bits(_T_354, 31, 0) @[CSR.scala 382:72]
        node _T_1540 = cat(_T_1538, _T_1539) @[Cat.scala 30:58]
        _T_354 <= _T_1540 @[Util.scala 132:11]
        skip @[CSR.scala 382:29]
      when _T_703 : @[CSR.scala 383:29]
        node _T_1541 = bits(_T_354, 39, 32) @[CSR.scala 383:45]
        node _T_1542 = cat(_T_1541, wdata) @[Cat.scala 30:58]
        _T_354 <= _T_1542 @[Util.scala 132:11]
        skip @[CSR.scala 383:29]
      when _T_709 : @[CSR.scala 382:29]
        node _T_1543 = bits(wdata, 7, 0) @[CSR.scala 382:47]
        node _T_1544 = bits(_T_357, 31, 0) @[CSR.scala 382:72]
        node _T_1545 = cat(_T_1543, _T_1544) @[Cat.scala 30:58]
        _T_357 <= _T_1545 @[Util.scala 132:11]
        skip @[CSR.scala 382:29]
      when _T_707 : @[CSR.scala 383:29]
        node _T_1546 = bits(_T_357, 39, 32) @[CSR.scala 383:45]
        node _T_1547 = cat(_T_1546, wdata) @[Cat.scala 30:58]
        _T_357 <= _T_1547 @[Util.scala 132:11]
        skip @[CSR.scala 383:29]
      when _T_713 : @[CSR.scala 382:29]
        node _T_1548 = bits(wdata, 7, 0) @[CSR.scala 382:47]
        node _T_1549 = bits(_T_360, 31, 0) @[CSR.scala 382:72]
        node _T_1550 = cat(_T_1548, _T_1549) @[Cat.scala 30:58]
        _T_360 <= _T_1550 @[Util.scala 132:11]
        skip @[CSR.scala 382:29]
      when _T_711 : @[CSR.scala 383:29]
        node _T_1551 = bits(_T_360, 39, 32) @[CSR.scala 383:45]
        node _T_1552 = cat(_T_1551, wdata) @[Cat.scala 30:58]
        _T_360 <= _T_1552 @[Util.scala 132:11]
        skip @[CSR.scala 383:29]
      when _T_717 : @[CSR.scala 382:29]
        node _T_1553 = bits(wdata, 7, 0) @[CSR.scala 382:47]
        node _T_1554 = bits(_T_363, 31, 0) @[CSR.scala 382:72]
        node _T_1555 = cat(_T_1553, _T_1554) @[Cat.scala 30:58]
        _T_363 <= _T_1555 @[Util.scala 132:11]
        skip @[CSR.scala 382:29]
      when _T_715 : @[CSR.scala 383:29]
        node _T_1556 = bits(_T_363, 39, 32) @[CSR.scala 383:45]
        node _T_1557 = cat(_T_1556, wdata) @[Cat.scala 30:58]
        _T_363 <= _T_1557 @[Util.scala 132:11]
        skip @[CSR.scala 383:29]
      when _T_721 : @[CSR.scala 382:29]
        node _T_1558 = bits(wdata, 7, 0) @[CSR.scala 382:47]
        node _T_1559 = bits(_T_366, 31, 0) @[CSR.scala 382:72]
        node _T_1560 = cat(_T_1558, _T_1559) @[Cat.scala 30:58]
        _T_366 <= _T_1560 @[Util.scala 132:11]
        skip @[CSR.scala 382:29]
      when _T_719 : @[CSR.scala 383:29]
        node _T_1561 = bits(_T_366, 39, 32) @[CSR.scala 383:45]
        node _T_1562 = cat(_T_1561, wdata) @[Cat.scala 30:58]
        _T_366 <= _T_1562 @[Util.scala 132:11]
        skip @[CSR.scala 383:29]
      when _T_725 : @[CSR.scala 382:29]
        node _T_1563 = bits(wdata, 7, 0) @[CSR.scala 382:47]
        node _T_1564 = bits(_T_369, 31, 0) @[CSR.scala 382:72]
        node _T_1565 = cat(_T_1563, _T_1564) @[Cat.scala 30:58]
        _T_369 <= _T_1565 @[Util.scala 132:11]
        skip @[CSR.scala 382:29]
      when _T_723 : @[CSR.scala 383:29]
        node _T_1566 = bits(_T_369, 39, 32) @[CSR.scala 383:45]
        node _T_1567 = cat(_T_1566, wdata) @[Cat.scala 30:58]
        _T_369 <= _T_1567 @[Util.scala 132:11]
        skip @[CSR.scala 383:29]
      when _T_729 : @[CSR.scala 382:29]
        node _T_1568 = bits(wdata, 7, 0) @[CSR.scala 382:47]
        node _T_1569 = bits(_T_372, 31, 0) @[CSR.scala 382:72]
        node _T_1570 = cat(_T_1568, _T_1569) @[Cat.scala 30:58]
        _T_372 <= _T_1570 @[Util.scala 132:11]
        skip @[CSR.scala 382:29]
      when _T_727 : @[CSR.scala 383:29]
        node _T_1571 = bits(_T_372, 39, 32) @[CSR.scala 383:45]
        node _T_1572 = cat(_T_1571, wdata) @[Cat.scala 30:58]
        _T_372 <= _T_1572 @[Util.scala 132:11]
        skip @[CSR.scala 383:29]
      when _T_733 : @[CSR.scala 382:29]
        node _T_1573 = bits(wdata, 7, 0) @[CSR.scala 382:47]
        node _T_1574 = bits(_T_375, 31, 0) @[CSR.scala 382:72]
        node _T_1575 = cat(_T_1573, _T_1574) @[Cat.scala 30:58]
        _T_375 <= _T_1575 @[Util.scala 132:11]
        skip @[CSR.scala 382:29]
      when _T_731 : @[CSR.scala 383:29]
        node _T_1576 = bits(_T_375, 39, 32) @[CSR.scala 383:45]
        node _T_1577 = cat(_T_1576, wdata) @[Cat.scala 30:58]
        _T_375 <= _T_1577 @[Util.scala 132:11]
        skip @[CSR.scala 383:29]
      when _T_735 : @[CSR.scala 382:29]
        node _T_1578 = bits(wdata, 31, 0) @[CSR.scala 382:47]
        node _T_1579 = bits(_T_267, 31, 0) @[CSR.scala 382:72]
        node _T_1580 = cat(_T_1578, _T_1579) @[Cat.scala 30:58]
        _T_258 <= _T_1580 @[Util.scala 132:11]
        node _T_1581 = shr(_T_1580, 6) @[Util.scala 133:28]
        _T_262 <= _T_1581 @[Util.scala 133:23]
        skip @[CSR.scala 382:29]
      when _T_569 : @[CSR.scala 383:29]
        node _T_1582 = bits(_T_267, 63, 32) @[CSR.scala 383:45]
        node _T_1583 = cat(_T_1582, wdata) @[Cat.scala 30:58]
        _T_258 <= _T_1583 @[Util.scala 132:11]
        node _T_1584 = shr(_T_1583, 6) @[Util.scala 133:28]
        _T_262 <= _T_1584 @[Util.scala 133:23]
        skip @[CSR.scala 383:29]
      when _T_737 : @[CSR.scala 382:29]
        node _T_1585 = bits(wdata, 31, 0) @[CSR.scala 382:47]
        node _T_1586 = bits(_T_279, 31, 0) @[CSR.scala 382:72]
        node _T_1587 = cat(_T_1585, _T_1586) @[Cat.scala 30:58]
        _T_270 <= _T_1587 @[Util.scala 132:11]
        node _T_1588 = shr(_T_1587, 6) @[Util.scala 133:28]
        _T_274 <= _T_1588 @[Util.scala 133:23]
        skip @[CSR.scala 382:29]
      when _T_571 : @[CSR.scala 383:29]
        node _T_1589 = bits(_T_279, 63, 32) @[CSR.scala 383:45]
        node _T_1590 = cat(_T_1589, wdata) @[Cat.scala 30:58]
        _T_270 <= _T_1590 @[Util.scala 132:11]
        node _T_1591 = shr(_T_1590, 6) @[Util.scala 133:28]
        _T_274 <= _T_1591 @[Util.scala 133:23]
        skip @[CSR.scala 383:29]
      when _T_601 : @[CSR.scala 361:40]
        reg_dpc <= wdata @[CSR.scala 361:50]
        skip @[CSR.scala 361:40]
      when _T_603 : @[CSR.scala 362:40]
        reg_dscratch <= wdata @[CSR.scala 362:55]
        skip @[CSR.scala 362:40]
      when _T_591 : @[CSR.scala 364:40]
        node _T_1592 = bits(wdata, 31, 0) @[CSR.scala 364:60]
        node _T_1594 = dshr(_T_1592, UInt<2>("h02")) @[CSR.scala 364:78]
        node _T_1596 = dshl(_T_1594, UInt<2>("h02")) @[CSR.scala 364:86]
        reg_mepc <= _T_1596 @[CSR.scala 364:51]
        skip @[CSR.scala 364:40]
      when _T_589 : @[CSR.scala 365:40]
        reg_mscratch <= wdata @[CSR.scala 365:55]
        skip @[CSR.scala 365:40]
      when _T_595 : @[CSR.scala 366:40]
        node _T_1598 = and(wdata, UInt<32>("h08000001f")) @[CSR.scala 366:62]
        reg_mcause <= _T_1598 @[CSR.scala 366:53]
        skip @[CSR.scala 366:40]
      when _T_593 : @[CSR.scala 367:40]
        node _T_1599 = bits(wdata, 31, 0) @[CSR.scala 367:60]
        reg_mtval <= _T_1599 @[CSR.scala 367:52]
        skip @[CSR.scala 367:40]
      when _T_605 : @[CSR.scala 368:42]
        node _T_1600 = bits(wdata, 31, 0) @[CSR.scala 368:64]
        reg_medeleg <= _T_1600 @[CSR.scala 368:56]
        skip @[CSR.scala 368:42]
      skip @[CSR.scala 327:14]
    reg_mcounteren <= UInt<1>("h00") @[CSR.scala 377:20]
    
  module DatPath : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip ddpath : {addr : UInt<5>, wdata : UInt<32>, validreq : UInt<1>, flip rdata : UInt<32>, resetpc : UInt<1>}, imem : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}, dmem : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}, flip ctl : {dec_stall : UInt<1>, full_stall : UInt<1>, exe_pc_sel : UInt<2>, br_type : UInt<4>, if_kill : UInt<1>, dec_kill : UInt<1>, op1_sel : UInt<2>, op2_sel : UInt<3>, alu_fun : UInt<4>, wb_sel : UInt<2>, rf_wen : UInt<1>, mem_val : UInt<1>, mem_fcn : UInt<2>, mem_typ : UInt<3>, csr_cmd : UInt<3>, fencei : UInt<1>, pipeline_kill : UInt<1>, mem_exception : UInt<1>}, dat : {dec_inst : UInt<32>, exe_br_eq : UInt<1>, exe_br_lt : UInt<1>, exe_br_ltu : UInt<1>, exe_br_type : UInt<4>, mem_ctrl_dmem_val : UInt<1>, csr_eret : UInt<1>}}
    
    io.dat.csr_eret is invalid @[Dpath.scala 43:7]
    io.dat.mem_ctrl_dmem_val is invalid @[Dpath.scala 43:7]
    io.dat.exe_br_type is invalid @[Dpath.scala 43:7]
    io.dat.exe_br_ltu is invalid @[Dpath.scala 43:7]
    io.dat.exe_br_lt is invalid @[Dpath.scala 43:7]
    io.dat.exe_br_eq is invalid @[Dpath.scala 43:7]
    io.dat.dec_inst is invalid @[Dpath.scala 43:7]
    io.ctl.mem_exception is invalid @[Dpath.scala 43:7]
    io.ctl.pipeline_kill is invalid @[Dpath.scala 43:7]
    io.ctl.fencei is invalid @[Dpath.scala 43:7]
    io.ctl.csr_cmd is invalid @[Dpath.scala 43:7]
    io.ctl.mem_typ is invalid @[Dpath.scala 43:7]
    io.ctl.mem_fcn is invalid @[Dpath.scala 43:7]
    io.ctl.mem_val is invalid @[Dpath.scala 43:7]
    io.ctl.rf_wen is invalid @[Dpath.scala 43:7]
    io.ctl.wb_sel is invalid @[Dpath.scala 43:7]
    io.ctl.alu_fun is invalid @[Dpath.scala 43:7]
    io.ctl.op2_sel is invalid @[Dpath.scala 43:7]
    io.ctl.op1_sel is invalid @[Dpath.scala 43:7]
    io.ctl.dec_kill is invalid @[Dpath.scala 43:7]
    io.ctl.if_kill is invalid @[Dpath.scala 43:7]
    io.ctl.br_type is invalid @[Dpath.scala 43:7]
    io.ctl.exe_pc_sel is invalid @[Dpath.scala 43:7]
    io.ctl.full_stall is invalid @[Dpath.scala 43:7]
    io.ctl.dec_stall is invalid @[Dpath.scala 43:7]
    io.dmem.resp.bits.data is invalid @[Dpath.scala 43:7]
    io.dmem.resp.valid is invalid @[Dpath.scala 43:7]
    io.dmem.req.bits.typ is invalid @[Dpath.scala 43:7]
    io.dmem.req.bits.fcn is invalid @[Dpath.scala 43:7]
    io.dmem.req.bits.data is invalid @[Dpath.scala 43:7]
    io.dmem.req.bits.addr is invalid @[Dpath.scala 43:7]
    io.dmem.req.valid is invalid @[Dpath.scala 43:7]
    io.dmem.req.ready is invalid @[Dpath.scala 43:7]
    io.imem.resp.bits.data is invalid @[Dpath.scala 43:7]
    io.imem.resp.valid is invalid @[Dpath.scala 43:7]
    io.imem.req.bits.typ is invalid @[Dpath.scala 43:7]
    io.imem.req.bits.fcn is invalid @[Dpath.scala 43:7]
    io.imem.req.bits.data is invalid @[Dpath.scala 43:7]
    io.imem.req.bits.addr is invalid @[Dpath.scala 43:7]
    io.imem.req.valid is invalid @[Dpath.scala 43:7]
    io.imem.req.ready is invalid @[Dpath.scala 43:7]
    io.ddpath.resetpc is invalid @[Dpath.scala 43:7]
    io.ddpath.rdata is invalid @[Dpath.scala 43:7]
    io.ddpath.validreq is invalid @[Dpath.scala 43:7]
    io.ddpath.wdata is invalid @[Dpath.scala 43:7]
    io.ddpath.addr is invalid @[Dpath.scala 43:7]
    reg if_reg_pc : UInt<32>, clock with : (reset => (reset, UInt<32>("h080000000"))) @[Dpath.scala 49:39]
    reg dec_reg_inst : UInt<32>, clock with : (reset => (reset, UInt<32>("h04033"))) @[Dpath.scala 52:39]
    reg dec_reg_pc : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Dpath.scala 53:39]
    reg exe_reg_inst : UInt<32>, clock with : (reset => (reset, UInt<32>("h04033"))) @[Dpath.scala 56:39]
    reg exe_reg_pc : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Dpath.scala 57:39]
    reg exe_reg_wbaddr : UInt<5>, clock @[Dpath.scala 58:35]
    reg exe_reg_rs1_addr : UInt<5>, clock @[Dpath.scala 59:35]
    reg exe_reg_rs2_addr : UInt<5>, clock @[Dpath.scala 60:35]
    reg exe_alu_op1 : UInt<32>, clock @[Dpath.scala 61:35]
    reg brjmp_offset : UInt<32>, clock @[Dpath.scala 62:35]
    reg exe_reg_rs2_data : UInt<32>, clock @[Dpath.scala 63:35]
    reg exe_reg_ctrl_br_type : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Dpath.scala 64:39]
    reg exe_reg_ctrl_op2_sel : UInt, clock @[Dpath.scala 65:35]
    reg exe_reg_ctrl_alu_fun : UInt, clock @[Dpath.scala 66:35]
    reg exe_reg_ctrl_wb_sel : UInt, clock @[Dpath.scala 67:35]
    reg exe_reg_ctrl_rf_wen : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Dpath.scala 68:39]
    reg exe_reg_ctrl_mem_val : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Dpath.scala 69:39]
    reg exe_reg_ctrl_mem_fcn : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Dpath.scala 70:39]
    reg exe_reg_ctrl_mem_typ : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[Dpath.scala 71:39]
    reg exe_reg_ctrl_csr_cmd : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[Dpath.scala 72:39]
    reg mem_reg_pc : UInt<32>, clock @[Dpath.scala 75:35]
    reg mem_reg_inst : UInt<32>, clock @[Dpath.scala 76:35]
    reg mem_reg_alu_out : UInt, clock @[Dpath.scala 77:35]
    reg mem_reg_wbaddr : UInt, clock @[Dpath.scala 78:35]
    reg mem_reg_rs1_addr : UInt, clock @[Dpath.scala 79:35]
    reg mem_reg_rs2_addr : UInt, clock @[Dpath.scala 80:35]
    reg mem_reg_op1_data : UInt<32>, clock @[Dpath.scala 81:35]
    reg mem_reg_op2_data : UInt<32>, clock @[Dpath.scala 82:35]
    reg mem_reg_rs2_data : UInt<32>, clock @[Dpath.scala 83:35]
    reg mem_reg_ctrl_rf_wen : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Dpath.scala 84:39]
    reg mem_reg_ctrl_mem_val : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Dpath.scala 85:39]
    reg mem_reg_ctrl_mem_fcn : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Dpath.scala 86:39]
    reg mem_reg_ctrl_mem_typ : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[Dpath.scala 87:39]
    reg mem_reg_ctrl_wb_sel : UInt, clock @[Dpath.scala 88:35]
    reg mem_reg_ctrl_csr_cmd : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[Dpath.scala 89:39]
    reg wb_reg_wbaddr : UInt, clock @[Dpath.scala 92:35]
    reg wb_reg_wbdata : UInt<32>, clock @[Dpath.scala 93:35]
    reg wb_reg_ctrl_rf_wen : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Dpath.scala 94:39]
    wire if_pc_next : UInt<32> @[Dpath.scala 99:34]
    wire exe_brjmp_target : UInt<32> @[Dpath.scala 100:34]
    wire exe_jump_reg_target : UInt<32> @[Dpath.scala 101:34]
    wire exception_target : UInt<32> @[Dpath.scala 102:34]
    node _T_237 = eq(io.ctl.dec_stall, UInt<1>("h00")) @[Dpath.scala 104:11]
    node _T_239 = eq(io.ctl.full_stall, UInt<1>("h00")) @[Dpath.scala 104:32]
    node _T_240 = and(_T_237, _T_239) @[Dpath.scala 104:29]
    node _T_241 = or(_T_240, io.ctl.pipeline_kill) @[Dpath.scala 104:52]
    when _T_241 : @[Dpath.scala 105:4]
      if_reg_pc <= if_pc_next @[Dpath.scala 106:17]
      skip @[Dpath.scala 105:4]
    node _T_243 = add(if_reg_pc, UInt<32>("h04")) @[Dpath.scala 109:33]
    node if_pc_plus4 = tail(_T_243, 1) @[Dpath.scala 109:33]
    node _T_244 = eq(io.ctl.exe_pc_sel, UInt<2>("h00")) @[Dpath.scala 111:40]
    node _T_245 = eq(io.ctl.exe_pc_sel, UInt<2>("h01")) @[Dpath.scala 112:40]
    node _T_246 = eq(io.ctl.exe_pc_sel, UInt<2>("h02")) @[Dpath.scala 113:40]
    node _T_247 = mux(_T_246, exe_jump_reg_target, exception_target) @[Dpath.scala 113:21]
    node _T_248 = mux(_T_245, exe_brjmp_target, _T_247) @[Dpath.scala 112:21]
    node _T_249 = mux(_T_244, if_pc_plus4, _T_248) @[Dpath.scala 111:21]
    if_pc_next <= _T_249 @[Dpath.scala 111:15]
    node _T_250 = eq(io.ctl.exe_pc_sel, UInt<2>("h00")) @[Dpath.scala 117:45]
    node _T_251 = and(io.ctl.fencei, _T_250) @[Dpath.scala 117:24]
    node _T_253 = eq(io.ctl.dec_stall, UInt<1>("h00")) @[Dpath.scala 118:10]
    node _T_254 = and(_T_251, _T_253) @[Dpath.scala 117:54]
    node _T_256 = eq(io.ctl.full_stall, UInt<1>("h00")) @[Dpath.scala 118:31]
    node _T_257 = and(_T_254, _T_256) @[Dpath.scala 118:28]
    node _T_259 = eq(io.ctl.pipeline_kill, UInt<1>("h00")) @[Dpath.scala 118:53]
    node _T_260 = and(_T_257, _T_259) @[Dpath.scala 118:50]
    when _T_260 : @[Dpath.scala 119:4]
      if_pc_next <= if_reg_pc @[Dpath.scala 120:18]
      skip @[Dpath.scala 119:4]
    io.imem.req.bits.addr <= if_reg_pc @[Dpath.scala 124:26]
    when io.ctl.pipeline_kill : @[Dpath.scala 128:4]
      dec_reg_inst <= UInt<32>("h04033") @[Dpath.scala 129:20]
      skip @[Dpath.scala 128:4]
    else : @[Dpath.scala 132:4]
      node _T_262 = eq(io.ctl.dec_stall, UInt<1>("h00")) @[Dpath.scala 131:15]
      node _T_264 = eq(io.ctl.full_stall, UInt<1>("h00")) @[Dpath.scala 131:36]
      node _T_265 = and(_T_262, _T_264) @[Dpath.scala 131:33]
      when _T_265 : @[Dpath.scala 132:4]
        when io.ctl.if_kill : @[Dpath.scala 134:7]
          dec_reg_inst <= UInt<32>("h04033") @[Dpath.scala 135:23]
          skip @[Dpath.scala 134:7]
        else : @[Dpath.scala 138:7]
          dec_reg_inst <= io.imem.resp.bits.data @[Dpath.scala 139:23]
          skip @[Dpath.scala 138:7]
        dec_reg_pc <= if_reg_pc @[Dpath.scala 142:18]
        skip @[Dpath.scala 132:4]
    node dec_rs1_addr = bits(dec_reg_inst, 19, 15) @[Dpath.scala 148:35]
    node dec_rs2_addr = bits(dec_reg_inst, 24, 20) @[Dpath.scala 149:35]
    node dec_wbaddr = bits(dec_reg_inst, 11, 7) @[Dpath.scala 150:35]
    inst regfile of RegisterFile @[Dpath.scala 154:24]
    regfile.clock <= clock
    regfile.reset <= reset
    regfile.io.rs1_addr <= dec_rs1_addr @[Dpath.scala 155:24]
    regfile.io.rs2_addr <= dec_rs2_addr @[Dpath.scala 156:24]
    regfile.io.waddr <= wb_reg_wbaddr @[Dpath.scala 159:21]
    regfile.io.wdata <= wb_reg_wbdata @[Dpath.scala 160:21]
    regfile.io.wen <= wb_reg_ctrl_rf_wen @[Dpath.scala 161:21]
    regfile.io.dm_addr <= io.ddpath.addr @[Dpath.scala 164:23]
    io.ddpath.rdata <= regfile.io.dm_rdata @[Dpath.scala 165:20]
    regfile.io.dm_en <= io.ddpath.validreq @[Dpath.scala 166:21]
    regfile.io.dm_wdata <= io.ddpath.wdata @[Dpath.scala 167:24]
    node imm_itype = bits(dec_reg_inst, 31, 20) @[Dpath.scala 171:33]
    node _T_266 = bits(dec_reg_inst, 31, 25) @[Dpath.scala 172:37]
    node _T_267 = bits(dec_reg_inst, 11, 7) @[Dpath.scala 172:58]
    node imm_stype = cat(_T_266, _T_267) @[Cat.scala 30:58]
    node _T_268 = bits(dec_reg_inst, 31, 31) @[Dpath.scala 173:37]
    node _T_269 = bits(dec_reg_inst, 7, 7) @[Dpath.scala 173:55]
    node _T_270 = bits(dec_reg_inst, 30, 25) @[Dpath.scala 173:72]
    node _T_271 = bits(dec_reg_inst, 11, 8) @[Dpath.scala 173:94]
    node _T_272 = cat(_T_270, _T_271) @[Cat.scala 30:58]
    node _T_273 = cat(_T_268, _T_269) @[Cat.scala 30:58]
    node imm_sbtype = cat(_T_273, _T_272) @[Cat.scala 30:58]
    node imm_utype = bits(dec_reg_inst, 31, 12) @[Dpath.scala 174:33]
    node _T_274 = bits(dec_reg_inst, 31, 31) @[Dpath.scala 175:37]
    node _T_275 = bits(dec_reg_inst, 19, 12) @[Dpath.scala 175:55]
    node _T_276 = bits(dec_reg_inst, 20, 20) @[Dpath.scala 175:76]
    node _T_277 = bits(dec_reg_inst, 30, 21) @[Dpath.scala 175:94]
    node _T_278 = cat(_T_276, _T_277) @[Cat.scala 30:58]
    node _T_279 = cat(_T_274, _T_275) @[Cat.scala 30:58]
    node imm_ujtype = cat(_T_279, _T_278) @[Cat.scala 30:58]
    node _T_284 = mux(UInt<1>("h00"), UInt<27>("h07ffffff"), UInt<27>("h00")) @[Bitwise.scala 72:12]
    node _T_285 = bits(dec_reg_inst, 19, 15) @[Dpath.scala 177:46]
    node imm_z = cat(_T_284, _T_285) @[Cat.scala 30:58]
    node _T_286 = bits(imm_itype, 11, 11) @[Dpath.scala 180:47]
    node _T_287 = bits(_T_286, 0, 0) @[Bitwise.scala 72:15]
    node _T_290 = mux(_T_287, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12]
    node imm_itype_sext = cat(_T_290, imm_itype) @[Cat.scala 30:58]
    node _T_291 = bits(imm_stype, 11, 11) @[Dpath.scala 181:47]
    node _T_292 = bits(_T_291, 0, 0) @[Bitwise.scala 72:15]
    node _T_295 = mux(_T_292, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12]
    node imm_stype_sext = cat(_T_295, imm_stype) @[Cat.scala 30:58]
    node _T_296 = bits(imm_sbtype, 11, 11) @[Dpath.scala 182:48]
    node _T_297 = bits(_T_296, 0, 0) @[Bitwise.scala 72:15]
    node _T_300 = mux(_T_297, UInt<19>("h07ffff"), UInt<19>("h00")) @[Bitwise.scala 72:12]
    node _T_302 = cat(_T_300, imm_sbtype) @[Cat.scala 30:58]
    node imm_sbtype_sext = cat(_T_302, UInt<1>("h00")) @[Cat.scala 30:58]
    node _T_307 = mux(UInt<1>("h00"), UInt<12>("h0fff"), UInt<12>("h00")) @[Bitwise.scala 72:12]
    node imm_utype_sext = cat(imm_utype, _T_307) @[Cat.scala 30:58]
    node _T_308 = bits(imm_ujtype, 19, 19) @[Dpath.scala 184:48]
    node _T_309 = bits(_T_308, 0, 0) @[Bitwise.scala 72:15]
    node _T_312 = mux(_T_309, UInt<11>("h07ff"), UInt<11>("h00")) @[Bitwise.scala 72:12]
    node _T_314 = cat(_T_312, imm_ujtype) @[Cat.scala 30:58]
    node imm_ujtype_sext = cat(_T_314, UInt<1>("h00")) @[Cat.scala 30:58]
    node _T_316 = eq(io.ctl.op2_sel, UInt<3>("h00")) @[Dpath.scala 188:32]
    node _T_317 = eq(io.ctl.op2_sel, UInt<3>("h01")) @[Dpath.scala 189:32]
    node _T_318 = eq(io.ctl.op2_sel, UInt<3>("h02")) @[Dpath.scala 190:32]
    node _T_319 = eq(io.ctl.op2_sel, UInt<3>("h03")) @[Dpath.scala 191:32]
    node _T_320 = eq(io.ctl.op2_sel, UInt<3>("h04")) @[Dpath.scala 192:32]
    node _T_321 = eq(io.ctl.op2_sel, UInt<3>("h05")) @[Dpath.scala 193:32]
    node _T_322 = mux(_T_321, imm_ujtype_sext, UInt<1>("h00")) @[Mux.scala 61:16]
    node _T_323 = mux(_T_320, imm_utype_sext, _T_322) @[Mux.scala 61:16]
    node _T_324 = mux(_T_319, imm_sbtype_sext, _T_323) @[Mux.scala 61:16]
    node _T_325 = mux(_T_318, imm_stype_sext, _T_324) @[Mux.scala 61:16]
    node _T_326 = mux(_T_317, imm_itype_sext, _T_325) @[Mux.scala 61:16]
    node dec_alu_op2 = mux(_T_316, regfile.io.rs2_data, _T_326) @[Mux.scala 61:16]
    wire exe_alu_out : UInt<32> @[Dpath.scala 199:27]
    wire mem_wbdata : UInt<32> @[Dpath.scala 200:27]
    wire dec_op1_data : UInt<32> @[Dpath.scala 202:27]
    wire dec_op2_data : UInt<32> @[Dpath.scala 203:27]
    wire dec_rs2_data : UInt<32> @[Dpath.scala 204:27]
    node _T_332 = eq(io.ctl.op1_sel, UInt<2>("h02")) @[Dpath.scala 208:42]
    node _T_333 = eq(io.ctl.op1_sel, UInt<2>("h01")) @[Dpath.scala 209:42]
    node _T_334 = eq(exe_reg_wbaddr, dec_rs1_addr) @[Dpath.scala 210:42]
    node _T_336 = neq(dec_rs1_addr, UInt<1>("h00")) @[Dpath.scala 210:77]
    node _T_337 = and(_T_334, _T_336) @[Dpath.scala 210:60]
    node _T_338 = and(_T_337, exe_reg_ctrl_rf_wen) @[Dpath.scala 210:86]
    node _T_339 = eq(mem_reg_wbaddr, dec_rs1_addr) @[Dpath.scala 211:42]
    node _T_341 = neq(dec_rs1_addr, UInt<1>("h00")) @[Dpath.scala 211:77]
    node _T_342 = and(_T_339, _T_341) @[Dpath.scala 211:60]
    node _T_343 = and(_T_342, mem_reg_ctrl_rf_wen) @[Dpath.scala 211:86]
    node _T_344 = eq(wb_reg_wbaddr, dec_rs1_addr) @[Dpath.scala 212:42]
    node _T_346 = neq(dec_rs1_addr, UInt<1>("h00")) @[Dpath.scala 212:77]
    node _T_347 = and(_T_344, _T_346) @[Dpath.scala 212:60]
    node _T_348 = and(_T_347, wb_reg_ctrl_rf_wen) @[Dpath.scala 212:86]
    node _T_349 = mux(_T_348, wb_reg_wbdata, regfile.io.rs1_data) @[Mux.scala 61:16]
    node _T_350 = mux(_T_343, mem_wbdata, _T_349) @[Mux.scala 61:16]
    node _T_351 = mux(_T_338, exe_alu_out, _T_350) @[Mux.scala 61:16]
    node _T_352 = mux(_T_333, dec_reg_pc, _T_351) @[Mux.scala 61:16]
    node _T_353 = mux(_T_332, imm_z, _T_352) @[Mux.scala 61:16]
    dec_op1_data <= _T_353 @[Dpath.scala 207:17]
    node _T_354 = eq(exe_reg_wbaddr, dec_rs2_addr) @[Dpath.scala 216:42]
    node _T_356 = neq(dec_rs2_addr, UInt<1>("h00")) @[Dpath.scala 216:77]
    node _T_357 = and(_T_354, _T_356) @[Dpath.scala 216:60]
    node _T_358 = and(_T_357, exe_reg_ctrl_rf_wen) @[Dpath.scala 216:86]
    node _T_359 = eq(io.ctl.op2_sel, UInt<3>("h00")) @[Dpath.scala 216:128]
    node _T_360 = and(_T_358, _T_359) @[Dpath.scala 216:109]
    node _T_361 = eq(mem_reg_wbaddr, dec_rs2_addr) @[Dpath.scala 217:42]
    node _T_363 = neq(dec_rs2_addr, UInt<1>("h00")) @[Dpath.scala 217:77]
    node _T_364 = and(_T_361, _T_363) @[Dpath.scala 217:60]
    node _T_365 = and(_T_364, mem_reg_ctrl_rf_wen) @[Dpath.scala 217:86]
    node _T_366 = eq(io.ctl.op2_sel, UInt<3>("h00")) @[Dpath.scala 217:128]
    node _T_367 = and(_T_365, _T_366) @[Dpath.scala 217:109]
    node _T_368 = eq(wb_reg_wbaddr, dec_rs2_addr) @[Dpath.scala 218:42]
    node _T_370 = neq(dec_rs2_addr, UInt<1>("h00")) @[Dpath.scala 218:77]
    node _T_371 = and(_T_368, _T_370) @[Dpath.scala 218:60]
    node _T_372 = and(_T_371, wb_reg_ctrl_rf_wen) @[Dpath.scala 218:86]
    node _T_373 = eq(io.ctl.op2_sel, UInt<3>("h00")) @[Dpath.scala 218:128]
    node _T_374 = and(_T_372, _T_373) @[Dpath.scala 218:109]
    node _T_375 = mux(_T_374, wb_reg_wbdata, dec_alu_op2) @[Mux.scala 61:16]
    node _T_376 = mux(_T_367, mem_wbdata, _T_375) @[Mux.scala 61:16]
    node _T_377 = mux(_T_360, exe_alu_out, _T_376) @[Mux.scala 61:16]
    dec_op2_data <= _T_377 @[Dpath.scala 215:17]
    node _T_378 = eq(exe_reg_wbaddr, dec_rs2_addr) @[Dpath.scala 222:42]
    node _T_380 = neq(dec_rs2_addr, UInt<1>("h00")) @[Dpath.scala 222:77]
    node _T_381 = and(_T_378, _T_380) @[Dpath.scala 222:60]
    node _T_382 = and(_T_381, exe_reg_ctrl_rf_wen) @[Dpath.scala 222:86]
    node _T_383 = eq(mem_reg_wbaddr, dec_rs2_addr) @[Dpath.scala 223:42]
    node _T_385 = neq(dec_rs2_addr, UInt<1>("h00")) @[Dpath.scala 223:77]
    node _T_386 = and(_T_383, _T_385) @[Dpath.scala 223:60]
    node _T_387 = and(_T_386, mem_reg_ctrl_rf_wen) @[Dpath.scala 223:86]
    node _T_388 = eq(wb_reg_wbaddr, dec_rs2_addr) @[Dpath.scala 224:42]
    node _T_390 = neq(dec_rs2_addr, UInt<1>("h00")) @[Dpath.scala 224:77]
    node _T_391 = and(_T_388, _T_390) @[Dpath.scala 224:60]
    node _T_392 = and(_T_391, wb_reg_ctrl_rf_wen) @[Dpath.scala 224:86]
    node _T_393 = mux(_T_392, wb_reg_wbdata, regfile.io.rs2_data) @[Mux.scala 61:16]
    node _T_394 = mux(_T_387, mem_wbdata, _T_393) @[Mux.scala 61:16]
    node _T_395 = mux(_T_382, exe_alu_out, _T_394) @[Mux.scala 61:16]
    dec_rs2_data <= _T_395 @[Dpath.scala 221:17]
    node _T_397 = eq(io.ctl.full_stall, UInt<1>("h00")) @[Dpath.scala 229:31]
    node _T_398 = and(io.ctl.dec_stall, _T_397) @[Dpath.scala 229:28]
    node _T_399 = or(_T_398, io.ctl.pipeline_kill) @[Dpath.scala 229:51]
    when _T_399 : @[Dpath.scala 230:4]
      exe_reg_inst <= UInt<32>("h04033") @[Dpath.scala 233:29]
      exe_reg_wbaddr <= UInt<1>("h00") @[Dpath.scala 234:29]
      exe_reg_ctrl_rf_wen <= UInt<1>("h00") @[Dpath.scala 235:29]
      exe_reg_ctrl_mem_val <= UInt<1>("h00") @[Dpath.scala 236:29]
      exe_reg_ctrl_mem_fcn <= UInt<1>("h00") @[Dpath.scala 237:29]
      exe_reg_ctrl_csr_cmd <= UInt<3>("h00") @[Dpath.scala 238:29]
      exe_reg_ctrl_br_type <= UInt<4>("h00") @[Dpath.scala 239:29]
      skip @[Dpath.scala 230:4]
    else : @[Dpath.scala 242:4]
      node _T_404 = eq(io.ctl.dec_stall, UInt<1>("h00")) @[Dpath.scala 241:14]
      node _T_406 = eq(io.ctl.full_stall, UInt<1>("h00")) @[Dpath.scala 241:35]
      node _T_407 = and(_T_404, _T_406) @[Dpath.scala 241:32]
      when _T_407 : @[Dpath.scala 242:4]
        exe_reg_pc <= dec_reg_pc @[Dpath.scala 244:29]
        exe_reg_rs1_addr <= dec_rs1_addr @[Dpath.scala 245:29]
        exe_reg_rs2_addr <= dec_rs2_addr @[Dpath.scala 246:29]
        exe_alu_op1 <= dec_op1_data @[Dpath.scala 247:29]
        brjmp_offset <= dec_op2_data @[Dpath.scala 248:29]
        exe_reg_rs2_data <= dec_rs2_data @[Dpath.scala 249:29]
        exe_reg_ctrl_op2_sel <= io.ctl.op2_sel @[Dpath.scala 250:29]
        exe_reg_ctrl_alu_fun <= io.ctl.alu_fun @[Dpath.scala 251:29]
        exe_reg_ctrl_wb_sel <= io.ctl.wb_sel @[Dpath.scala 252:29]
        when io.ctl.dec_kill : @[Dpath.scala 255:7]
          exe_reg_inst <= UInt<32>("h04033") @[Dpath.scala 256:32]
          exe_reg_wbaddr <= UInt<1>("h00") @[Dpath.scala 257:32]
          exe_reg_ctrl_rf_wen <= UInt<1>("h00") @[Dpath.scala 258:32]
          exe_reg_ctrl_mem_val <= UInt<1>("h00") @[Dpath.scala 259:32]
          exe_reg_ctrl_mem_fcn <= UInt<1>("h00") @[Dpath.scala 260:32]
          exe_reg_ctrl_csr_cmd <= UInt<3>("h00") @[Dpath.scala 261:32]
          exe_reg_ctrl_br_type <= UInt<4>("h00") @[Dpath.scala 262:32]
          skip @[Dpath.scala 255:7]
        else : @[Dpath.scala 265:7]
          exe_reg_inst <= dec_reg_inst @[Dpath.scala 266:32]
          exe_reg_wbaddr <= dec_wbaddr @[Dpath.scala 267:32]
          exe_reg_ctrl_rf_wen <= io.ctl.rf_wen @[Dpath.scala 268:32]
          exe_reg_ctrl_mem_val <= io.ctl.mem_val @[Dpath.scala 269:32]
          exe_reg_ctrl_mem_fcn <= io.ctl.mem_fcn @[Dpath.scala 270:32]
          exe_reg_ctrl_mem_typ <= io.ctl.mem_typ @[Dpath.scala 271:32]
          exe_reg_ctrl_csr_cmd <= io.ctl.csr_cmd @[Dpath.scala 272:32]
          exe_reg_ctrl_br_type <= io.ctl.br_type @[Dpath.scala 273:32]
          skip @[Dpath.scala 265:7]
        skip @[Dpath.scala 242:4]
    node alu_shamt = bits(brjmp_offset, 4, 0) @[Dpath.scala 284:35]
    node _T_411 = add(exe_alu_op1, brjmp_offset) @[Dpath.scala 285:37]
    node _T_412 = tail(_T_411, 1) @[Dpath.scala 285:37]
    node exe_adder_out = bits(_T_412, 31, 0) @[Dpath.scala 285:51]
    node _T_413 = eq(exe_reg_ctrl_alu_fun, UInt<4>("h00")) @[Dpath.scala 289:41]
    node _T_414 = eq(exe_reg_ctrl_alu_fun, UInt<4>("h01")) @[Dpath.scala 290:41]
    node _T_415 = sub(exe_alu_op1, brjmp_offset) @[Dpath.scala 290:71]
    node _T_416 = asUInt(_T_415) @[Dpath.scala 290:71]
    node _T_417 = tail(_T_416, 1) @[Dpath.scala 290:71]
    node _T_418 = eq(exe_reg_ctrl_alu_fun, UInt<4>("h05")) @[Dpath.scala 291:41]
    node _T_419 = and(exe_alu_op1, brjmp_offset) @[Dpath.scala 291:71]
    node _T_420 = eq(exe_reg_ctrl_alu_fun, UInt<4>("h06")) @[Dpath.scala 292:41]
    node _T_421 = or(exe_alu_op1, brjmp_offset) @[Dpath.scala 292:71]
    node _T_422 = eq(exe_reg_ctrl_alu_fun, UInt<4>("h07")) @[Dpath.scala 293:41]
    node _T_423 = xor(exe_alu_op1, brjmp_offset) @[Dpath.scala 293:71]
    node _T_424 = eq(exe_reg_ctrl_alu_fun, UInt<4>("h08")) @[Dpath.scala 294:41]
    node _T_425 = asSInt(exe_alu_op1) @[Dpath.scala 294:77]
    node _T_426 = asSInt(brjmp_offset) @[Dpath.scala 294:100]
    node _T_427 = lt(_T_425, _T_426) @[Dpath.scala 294:80]
    node _T_428 = eq(exe_reg_ctrl_alu_fun, UInt<4>("h09")) @[Dpath.scala 295:41]
    node _T_429 = lt(exe_alu_op1, brjmp_offset) @[Dpath.scala 295:71]
    node _T_430 = eq(exe_reg_ctrl_alu_fun, UInt<4>("h02")) @[Dpath.scala 296:41]
    node _T_431 = dshl(exe_alu_op1, alu_shamt) @[Dpath.scala 296:72]
    node _T_432 = bits(_T_431, 31, 0) @[Dpath.scala 296:85]
    node _T_433 = eq(exe_reg_ctrl_alu_fun, UInt<4>("h04")) @[Dpath.scala 297:41]
    node _T_434 = asSInt(exe_alu_op1) @[Dpath.scala 297:77]
    node _T_435 = dshr(_T_434, alu_shamt) @[Dpath.scala 297:80]
    node _T_436 = asUInt(_T_435) @[Dpath.scala 297:100]
    node _T_437 = eq(exe_reg_ctrl_alu_fun, UInt<4>("h03")) @[Dpath.scala 298:41]
    node _T_438 = dshr(exe_alu_op1, alu_shamt) @[Dpath.scala 298:71]
    node _T_439 = eq(exe_reg_ctrl_alu_fun, UInt<4>("h0a")) @[Dpath.scala 299:41]
    node _T_440 = eq(exe_reg_ctrl_alu_fun, UInt<4>("h0b")) @[Dpath.scala 300:41]
    node _T_441 = mux(_T_440, brjmp_offset, exe_reg_inst) @[Mux.scala 61:16]
    node _T_442 = mux(_T_439, exe_alu_op1, _T_441) @[Mux.scala 61:16]
    node _T_443 = mux(_T_437, _T_438, _T_442) @[Mux.scala 61:16]
    node _T_444 = mux(_T_433, _T_436, _T_443) @[Mux.scala 61:16]
    node _T_445 = mux(_T_430, _T_432, _T_444) @[Mux.scala 61:16]
    node _T_446 = mux(_T_428, _T_429, _T_445) @[Mux.scala 61:16]
    node _T_447 = mux(_T_424, _T_427, _T_446) @[Mux.scala 61:16]
    node _T_448 = mux(_T_422, _T_423, _T_447) @[Mux.scala 61:16]
    node _T_449 = mux(_T_420, _T_421, _T_448) @[Mux.scala 61:16]
    node _T_450 = mux(_T_418, _T_419, _T_449) @[Mux.scala 61:16]
    node _T_451 = mux(_T_414, _T_417, _T_450) @[Mux.scala 61:16]
    node _T_452 = mux(_T_413, exe_adder_out, _T_451) @[Mux.scala 61:16]
    exe_alu_out <= _T_452 @[Dpath.scala 288:16]
    node _T_453 = add(exe_reg_pc, brjmp_offset) @[Dpath.scala 305:38]
    node _T_454 = tail(_T_453, 1) @[Dpath.scala 305:38]
    exe_brjmp_target <= _T_454 @[Dpath.scala 305:24]
    exe_jump_reg_target <= exe_adder_out @[Dpath.scala 306:24]
    node _T_456 = add(exe_reg_pc, UInt<3>("h04")) @[Dpath.scala 308:38]
    node _T_457 = tail(_T_456, 1) @[Dpath.scala 308:38]
    node exe_pc_plus4 = bits(_T_457, 31, 0) @[Dpath.scala 308:44]
    when io.ctl.pipeline_kill : @[Dpath.scala 311:4]
      mem_reg_pc <= UInt<32>("h04033") @[Dpath.scala 312:29]
      mem_reg_ctrl_rf_wen <= UInt<1>("h00") @[Dpath.scala 313:29]
      mem_reg_ctrl_mem_val <= UInt<1>("h00") @[Dpath.scala 314:29]
      mem_reg_ctrl_csr_cmd <= UInt<1>("h00") @[Dpath.scala 315:29]
      skip @[Dpath.scala 311:4]
    else : @[Dpath.scala 318:4]
      node _T_462 = eq(io.ctl.full_stall, UInt<1>("h00")) @[Dpath.scala 317:15]
      when _T_462 : @[Dpath.scala 318:4]
        mem_reg_pc <= exe_reg_pc @[Dpath.scala 319:29]
        mem_reg_inst <= exe_reg_inst @[Dpath.scala 320:29]
        node _T_463 = eq(exe_reg_ctrl_wb_sel, UInt<2>("h02")) @[Dpath.scala 321:57]
        node _T_464 = mux(_T_463, exe_pc_plus4, exe_alu_out) @[Dpath.scala 321:35]
        mem_reg_alu_out <= _T_464 @[Dpath.scala 321:29]
        mem_reg_wbaddr <= exe_reg_wbaddr @[Dpath.scala 322:29]
        mem_reg_rs1_addr <= exe_reg_rs1_addr @[Dpath.scala 323:29]
        mem_reg_rs2_addr <= exe_reg_rs2_addr @[Dpath.scala 324:29]
        mem_reg_op1_data <= exe_alu_op1 @[Dpath.scala 325:29]
        mem_reg_op2_data <= brjmp_offset @[Dpath.scala 326:29]
        mem_reg_rs2_data <= exe_reg_rs2_data @[Dpath.scala 327:29]
        mem_reg_ctrl_rf_wen <= exe_reg_ctrl_rf_wen @[Dpath.scala 328:29]
        mem_reg_ctrl_mem_val <= exe_reg_ctrl_mem_val @[Dpath.scala 329:29]
        mem_reg_ctrl_mem_fcn <= exe_reg_ctrl_mem_fcn @[Dpath.scala 330:29]
        mem_reg_ctrl_mem_typ <= exe_reg_ctrl_mem_typ @[Dpath.scala 331:29]
        mem_reg_ctrl_wb_sel <= exe_reg_ctrl_wb_sel @[Dpath.scala 332:29]
        mem_reg_ctrl_csr_cmd <= exe_reg_ctrl_csr_cmd @[Dpath.scala 333:29]
        skip @[Dpath.scala 318:4]
    inst csr of CSRFile @[Dpath.scala 341:20]
    csr.clock <= clock
    csr.reset <= reset
    csr.io.counters[0].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[1].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[2].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[3].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[4].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[5].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[6].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[7].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[8].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[9].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[10].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[11].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[12].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[13].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[14].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[15].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[16].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[17].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[18].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[19].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[20].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[21].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[22].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[23].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[24].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[25].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[26].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[27].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[28].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[29].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[30].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[31].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[32].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[33].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[34].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[35].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[36].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[37].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[38].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[39].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[40].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[41].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[42].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[43].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[44].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[45].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[46].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[47].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[48].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[49].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[50].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[51].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[52].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[53].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[54].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[55].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[56].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[57].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[58].inc is invalid @[Dpath.scala 342:11]
    csr.io.counters[59].inc is invalid @[Dpath.scala 342:11]
    csr.io.time is invalid @[Dpath.scala 342:11]
    csr.io.pc is invalid @[Dpath.scala 342:11]
    csr.io.retire is invalid @[Dpath.scala 342:11]
    csr.io.exception is invalid @[Dpath.scala 342:11]
    csr.io.evec is invalid @[Dpath.scala 342:11]
    csr.io.status.uie is invalid @[Dpath.scala 342:11]
    csr.io.status.sie is invalid @[Dpath.scala 342:11]
    csr.io.status.hie is invalid @[Dpath.scala 342:11]
    csr.io.status.mie is invalid @[Dpath.scala 342:11]
    csr.io.status.upie is invalid @[Dpath.scala 342:11]
    csr.io.status.spie is invalid @[Dpath.scala 342:11]
    csr.io.status.hpie is invalid @[Dpath.scala 342:11]
    csr.io.status.mpie is invalid @[Dpath.scala 342:11]
    csr.io.status.spp is invalid @[Dpath.scala 342:11]
    csr.io.status.hpp is invalid @[Dpath.scala 342:11]
    csr.io.status.mpp is invalid @[Dpath.scala 342:11]
    csr.io.status.fs is invalid @[Dpath.scala 342:11]
    csr.io.status.xs is invalid @[Dpath.scala 342:11]
    csr.io.status.mprv is invalid @[Dpath.scala 342:11]
    csr.io.status.sum is invalid @[Dpath.scala 342:11]
    csr.io.status.mxr is invalid @[Dpath.scala 342:11]
    csr.io.status.tvm is invalid @[Dpath.scala 342:11]
    csr.io.status.tw is invalid @[Dpath.scala 342:11]
    csr.io.status.tsr is invalid @[Dpath.scala 342:11]
    csr.io.status.zero1 is invalid @[Dpath.scala 342:11]
    csr.io.status.sd is invalid @[Dpath.scala 342:11]
    csr.io.status.prv is invalid @[Dpath.scala 342:11]
    csr.io.status.debug is invalid @[Dpath.scala 342:11]
    csr.io.decode.system_illegal is invalid @[Dpath.scala 342:11]
    csr.io.decode.write_illegal is invalid @[Dpath.scala 342:11]
    csr.io.decode.read_illegal is invalid @[Dpath.scala 342:11]
    csr.io.decode.csr is invalid @[Dpath.scala 342:11]
    csr.io.singleStep is invalid @[Dpath.scala 342:11]
    csr.io.eret is invalid @[Dpath.scala 342:11]
    csr.io.csr_stall is invalid @[Dpath.scala 342:11]
    csr.io.rw.wdata is invalid @[Dpath.scala 342:11]
    csr.io.rw.rdata is invalid @[Dpath.scala 342:11]
    csr.io.rw.cmd is invalid @[Dpath.scala 342:11]
    csr.io.hartid is invalid @[Dpath.scala 342:11]
    node _T_465 = bits(mem_reg_inst, 31, 20) @[Dpath.scala 343:38]
    csr.io.decode.csr <= _T_465 @[Dpath.scala 343:23]
    csr.io.rw.wdata <= mem_reg_alu_out @[Dpath.scala 344:20]
    csr.io.rw.cmd <= mem_reg_ctrl_csr_cmd @[Dpath.scala 345:20]
    node _T_467 = eq(io.ctl.full_stall, UInt<1>("h00")) @[Dpath.scala 347:24]
    node _T_469 = eq(io.ctl.dec_stall, UInt<1>("h00")) @[Dpath.scala 347:46]
    node _T_470 = and(_T_467, _T_469) @[Dpath.scala 347:43]
    csr.io.retire <= _T_470 @[Dpath.scala 347:21]
    csr.io.exception <= io.ctl.mem_exception @[Dpath.scala 348:21]
    csr.io.pc <= mem_reg_pc @[Dpath.scala 349:21]
    exception_target <= csr.io.evec @[Dpath.scala 350:21]
    io.dat.csr_eret <= csr.io.eret @[Dpath.scala 352:20]
    csr.io.counters[0].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[1].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[2].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[3].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[4].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[5].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[6].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[7].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[8].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[9].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[10].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[11].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[12].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[13].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[14].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[15].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[16].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[17].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[18].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[19].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[20].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[21].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[22].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[23].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[24].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[25].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[26].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[27].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[28].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[29].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[30].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[31].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[32].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[33].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[34].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[35].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[36].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[37].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[38].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[39].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[40].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[41].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[42].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[43].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[44].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[45].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[46].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[47].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[48].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[49].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[50].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[51].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[52].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[53].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[54].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[55].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[56].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[57].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[58].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    csr.io.counters[59].inc <= UInt<1>("h00") @[Dpath.scala 356:34]
    node _T_531 = eq(mem_reg_ctrl_wb_sel, UInt<2>("h00")) @[Dpath.scala 361:40]
    node _T_532 = eq(mem_reg_ctrl_wb_sel, UInt<2>("h02")) @[Dpath.scala 362:40]
    node _T_533 = eq(mem_reg_ctrl_wb_sel, UInt<2>("h01")) @[Dpath.scala 363:40]
    node _T_534 = eq(mem_reg_ctrl_wb_sel, UInt<2>("h03")) @[Dpath.scala 364:40]
    node _T_535 = mux(_T_534, csr.io.rw.rdata, mem_reg_alu_out) @[Mux.scala 61:16]
    node _T_536 = mux(_T_533, io.dmem.resp.bits.data, _T_535) @[Mux.scala 61:16]
    node _T_537 = mux(_T_532, mem_reg_alu_out, _T_536) @[Mux.scala 61:16]
    node _T_538 = mux(_T_531, mem_reg_alu_out, _T_537) @[Mux.scala 61:16]
    mem_wbdata <= _T_538 @[Dpath.scala 360:15]
    node _T_540 = eq(io.ctl.full_stall, UInt<1>("h00")) @[Dpath.scala 371:10]
    when _T_540 : @[Dpath.scala 372:4]
      wb_reg_wbaddr <= mem_reg_wbaddr @[Dpath.scala 373:28]
      wb_reg_wbdata <= mem_wbdata @[Dpath.scala 374:28]
      node _T_542 = mux(io.ctl.mem_exception, UInt<1>("h00"), mem_reg_ctrl_rf_wen) @[Dpath.scala 375:34]
      wb_reg_ctrl_rf_wen <= _T_542 @[Dpath.scala 375:28]
      skip @[Dpath.scala 372:4]
    else : @[Dpath.scala 378:4]
      wb_reg_ctrl_rf_wen <= UInt<1>("h00") @[Dpath.scala 379:28]
      skip @[Dpath.scala 378:4]
    io.dat.dec_inst <= dec_reg_inst @[Dpath.scala 388:22]
    node _T_544 = eq(exe_alu_op1, exe_reg_rs2_data) @[Dpath.scala 389:43]
    io.dat.exe_br_eq <= _T_544 @[Dpath.scala 389:22]
    node _T_545 = asSInt(exe_alu_op1) @[Dpath.scala 390:49]
    node _T_546 = asSInt(exe_reg_rs2_data) @[Dpath.scala 390:77]
    node _T_547 = lt(_T_545, _T_546) @[Dpath.scala 390:52]
    io.dat.exe_br_lt <= _T_547 @[Dpath.scala 390:22]
    node _T_548 = lt(exe_alu_op1, exe_reg_rs2_data) @[Dpath.scala 391:52]
    io.dat.exe_br_ltu <= _T_548 @[Dpath.scala 391:22]
    io.dat.exe_br_type <= exe_reg_ctrl_br_type @[Dpath.scala 392:22]
    io.dat.mem_ctrl_dmem_val <= mem_reg_ctrl_mem_val @[Dpath.scala 394:29]
    io.dmem.req.valid <= mem_reg_ctrl_mem_val @[Dpath.scala 397:26]
    io.dmem.req.bits.addr <= mem_reg_alu_out @[Dpath.scala 398:26]
    io.dmem.req.bits.fcn <= mem_reg_ctrl_mem_fcn @[Dpath.scala 399:26]
    io.dmem.req.bits.typ <= mem_reg_ctrl_mem_typ @[Dpath.scala 400:26]
    io.dmem.req.bits.data <= mem_reg_rs2_data @[Dpath.scala 401:26]
    node _T_549 = bits(csr.io.time, 31, 0) @[Dpath.scala 405:20]
    reg _T_551 : UInt, clock @[Dpath.scala 409:16]
    _T_551 <= exe_reg_pc @[Dpath.scala 409:16]
    reg _T_553 : UInt, clock @[Dpath.scala 410:24]
    _T_553 <= exe_reg_pc @[Dpath.scala 410:24]
    reg _T_555 : UInt, clock @[Dpath.scala 410:16]
    _T_555 <= _T_553 @[Dpath.scala 410:16]
    node _T_558 = mux(wb_reg_ctrl_rf_wen, UInt<8>("h04d"), UInt<8>("h020")) @[Dpath.scala 411:12]
    node _T_561 = mux(mem_reg_ctrl_rf_wen, UInt<8>("h05a"), UInt<8>("h020")) @[Dpath.scala 412:12]
    node _T_565 = mux(io.ctl.dec_stall, UInt<8>("h053"), UInt<8>("h020")) @[Dpath.scala 416:12]
    node _T_566 = mux(io.ctl.full_stall, UInt<8>("h046"), _T_565) @[Dpath.scala 415:12]
    node _T_568 = eq(io.ctl.exe_pc_sel, UInt<1>("h01")) @[Dpath.scala 417:31]
    node _T_571 = eq(io.ctl.exe_pc_sel, UInt<2>("h02")) @[Dpath.scala 418:31]
    node _T_574 = eq(io.ctl.exe_pc_sel, UInt<2>("h03")) @[Dpath.scala 419:31]
    node _T_577 = eq(io.ctl.exe_pc_sel, UInt<1>("h00")) @[Dpath.scala 420:31]
    node _T_580 = mux(_T_577, UInt<8>("h020"), UInt<8>("h03f")) @[Dpath.scala 420:12]
    node _T_581 = mux(_T_574, UInt<8>("h045"), _T_580) @[Dpath.scala 419:12]
    node _T_582 = mux(_T_571, UInt<8>("h04a"), _T_581) @[Dpath.scala 418:12]
    node _T_583 = mux(_T_568, UInt<8>("h042"), _T_582) @[Dpath.scala 417:12]
    node _T_586 = mux(csr.io.exception, UInt<8>("h058"), UInt<8>("h020")) @[Dpath.scala 421:12]
    node _T_587 = mux(io.ctl.pipeline_kill, UInt<32>("h04033"), exe_reg_inst) @[Dpath.scala 422:12]
    node _T_588 = bits(reset, 0, 0) @[Dpath.scala 404:10]
    node _T_590 = eq(_T_588, UInt<1>("h00")) @[Dpath.scala 404:10]
    when _T_590 : @[Dpath.scala 404:10]
      printf(clock, UInt<1>(1), "Cyc= %d (0x%x, 0x%x, 0x%x, 0x%x, 0x%x) WB[%c%c %x: 0x%x] %c %c %c ExeInst: DASM(%x)\n", _T_549, if_reg_pc, dec_reg_pc, exe_reg_pc, _T_551, _T_555, _T_558, _T_561, wb_reg_wbaddr, wb_reg_wbdata, _T_566, _T_583, _T_586, _T_587) @[Dpath.scala 404:10]
      skip @[Dpath.scala 404:10]
    
  module Core : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip ddpath : {addr : UInt<5>, wdata : UInt<32>, validreq : UInt<1>, flip rdata : UInt<32>, resetpc : UInt<1>}, flip dcpath : {halt : UInt<1>}, imem : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}, dmem : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}}
    
    inst c of CtlPath @[Core.scala 21:19]
    c.clock <= clock
    c.reset <= reset
    inst d of DatPath @[Core.scala 22:19]
    d.clock <= clock
    d.reset <= reset
    d.io.ctl.mem_exception <= c.io.ctl.mem_exception @[Core.scala 24:14]
    d.io.ctl.pipeline_kill <= c.io.ctl.pipeline_kill @[Core.scala 24:14]
    d.io.ctl.fencei <= c.io.ctl.fencei @[Core.scala 24:14]
    d.io.ctl.csr_cmd <= c.io.ctl.csr_cmd @[Core.scala 24:14]
    d.io.ctl.mem_typ <= c.io.ctl.mem_typ @[Core.scala 24:14]
    d.io.ctl.mem_fcn <= c.io.ctl.mem_fcn @[Core.scala 24:14]
    d.io.ctl.mem_val <= c.io.ctl.mem_val @[Core.scala 24:14]
    d.io.ctl.rf_wen <= c.io.ctl.rf_wen @[Core.scala 24:14]
    d.io.ctl.wb_sel <= c.io.ctl.wb_sel @[Core.scala 24:14]
    d.io.ctl.alu_fun <= c.io.ctl.alu_fun @[Core.scala 24:14]
    d.io.ctl.op2_sel <= c.io.ctl.op2_sel @[Core.scala 24:14]
    d.io.ctl.op1_sel <= c.io.ctl.op1_sel @[Core.scala 24:14]
    d.io.ctl.dec_kill <= c.io.ctl.dec_kill @[Core.scala 24:14]
    d.io.ctl.if_kill <= c.io.ctl.if_kill @[Core.scala 24:14]
    d.io.ctl.br_type <= c.io.ctl.br_type @[Core.scala 24:14]
    d.io.ctl.exe_pc_sel <= c.io.ctl.exe_pc_sel @[Core.scala 24:14]
    d.io.ctl.full_stall <= c.io.ctl.full_stall @[Core.scala 24:14]
    d.io.ctl.dec_stall <= c.io.ctl.dec_stall @[Core.scala 24:14]
    c.io.dat.csr_eret <= d.io.dat.csr_eret @[Core.scala 25:14]
    c.io.dat.mem_ctrl_dmem_val <= d.io.dat.mem_ctrl_dmem_val @[Core.scala 25:14]
    c.io.dat.exe_br_type <= d.io.dat.exe_br_type @[Core.scala 25:14]
    c.io.dat.exe_br_ltu <= d.io.dat.exe_br_ltu @[Core.scala 25:14]
    c.io.dat.exe_br_lt <= d.io.dat.exe_br_lt @[Core.scala 25:14]
    c.io.dat.exe_br_eq <= d.io.dat.exe_br_eq @[Core.scala 25:14]
    c.io.dat.dec_inst <= d.io.dat.dec_inst @[Core.scala 25:14]
    c.io.imem.resp.bits.data <= io.imem.resp.bits.data @[Core.scala 27:12]
    c.io.imem.resp.valid <= io.imem.resp.valid @[Core.scala 27:12]
    io.imem.req.bits.typ <= c.io.imem.req.bits.typ @[Core.scala 27:12]
    io.imem.req.bits.fcn <= c.io.imem.req.bits.fcn @[Core.scala 27:12]
    io.imem.req.bits.data <= c.io.imem.req.bits.data @[Core.scala 27:12]
    io.imem.req.bits.addr <= c.io.imem.req.bits.addr @[Core.scala 27:12]
    io.imem.req.valid <= c.io.imem.req.valid @[Core.scala 27:12]
    c.io.imem.req.ready <= io.imem.req.ready @[Core.scala 27:12]
    d.io.imem.resp.bits.data <= io.imem.resp.bits.data @[Core.scala 28:12]
    d.io.imem.resp.valid <= io.imem.resp.valid @[Core.scala 28:12]
    io.imem.req.bits.typ <= d.io.imem.req.bits.typ @[Core.scala 28:12]
    io.imem.req.bits.fcn <= d.io.imem.req.bits.fcn @[Core.scala 28:12]
    io.imem.req.bits.data <= d.io.imem.req.bits.data @[Core.scala 28:12]
    io.imem.req.bits.addr <= d.io.imem.req.bits.addr @[Core.scala 28:12]
    io.imem.req.valid <= d.io.imem.req.valid @[Core.scala 28:12]
    d.io.imem.req.ready <= io.imem.req.ready @[Core.scala 28:12]
    io.imem.req.valid <= c.io.imem.req.valid @[Core.scala 29:22]
    c.io.dmem.resp.bits.data <= io.dmem.resp.bits.data @[Core.scala 31:12]
    c.io.dmem.resp.valid <= io.dmem.resp.valid @[Core.scala 31:12]
    io.dmem.req.bits.typ <= c.io.dmem.req.bits.typ @[Core.scala 31:12]
    io.dmem.req.bits.fcn <= c.io.dmem.req.bits.fcn @[Core.scala 31:12]
    io.dmem.req.bits.data <= c.io.dmem.req.bits.data @[Core.scala 31:12]
    io.dmem.req.bits.addr <= c.io.dmem.req.bits.addr @[Core.scala 31:12]
    io.dmem.req.valid <= c.io.dmem.req.valid @[Core.scala 31:12]
    c.io.dmem.req.ready <= io.dmem.req.ready @[Core.scala 31:12]
    d.io.dmem.resp.bits.data <= io.dmem.resp.bits.data @[Core.scala 32:12]
    d.io.dmem.resp.valid <= io.dmem.resp.valid @[Core.scala 32:12]
    io.dmem.req.bits.typ <= d.io.dmem.req.bits.typ @[Core.scala 32:12]
    io.dmem.req.bits.fcn <= d.io.dmem.req.bits.fcn @[Core.scala 32:12]
    io.dmem.req.bits.data <= d.io.dmem.req.bits.data @[Core.scala 32:12]
    io.dmem.req.bits.addr <= d.io.dmem.req.bits.addr @[Core.scala 32:12]
    io.dmem.req.valid <= d.io.dmem.req.valid @[Core.scala 32:12]
    d.io.dmem.req.ready <= io.dmem.req.ready @[Core.scala 32:12]
    d.io.ddpath.resetpc <= io.ddpath.resetpc @[Core.scala 34:16]
    io.ddpath.rdata <= d.io.ddpath.rdata @[Core.scala 34:16]
    d.io.ddpath.validreq <= io.ddpath.validreq @[Core.scala 34:16]
    d.io.ddpath.wdata <= io.ddpath.wdata @[Core.scala 34:16]
    d.io.ddpath.addr <= io.ddpath.addr @[Core.scala 34:16]
    c.io.dcpath.halt <= io.dcpath.halt @[Core.scala 35:16]
    
  extmodule AsyncReadMem : 
    input clk : Clock
    output hr : {flip addr : UInt<21>, data : UInt<32>}
    output dw : {flip addr : UInt<21>, flip data : UInt<32>, flip mask : UInt<4>, flip en : UInt<1>}
    output hw : {flip addr : UInt<21>, flip data : UInt<32>, flip mask : UInt<4>, flip en : UInt<1>}
    output dataInstr : {flip addr : UInt<21>, data : UInt<32>}[2]
    
    defname = AsyncReadMem
    
    
  module AsyncScratchPadMemory : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip core_ports : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}[2], flip debug_port : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}}
    
    inst async_data of AsyncReadMem @[Memory.scala 110:27]
    async_data.clk is invalid
    async_data.hr is invalid
    async_data.dw is invalid
    async_data.hw is invalid
    async_data.dataInstr is invalid
    async_data.clk <= clock @[Memory.scala 111:22]
    io.core_ports[0].resp.valid <= io.core_ports[0].req.valid @[Memory.scala 114:35]
    io.core_ports[0].req.ready <= UInt<1>("h01") @[Memory.scala 115:34]
    async_data.dataInstr[0].addr <= io.core_ports[0].req.bits.addr @[Memory.scala 116:39]
    io.core_ports[1].resp.valid <= io.core_ports[1].req.valid @[Memory.scala 114:35]
    io.core_ports[1].req.ready <= UInt<1>("h01") @[Memory.scala 115:34]
    async_data.dataInstr[1].addr <= io.core_ports[1].req.bits.addr @[Memory.scala 116:39]
    node _T_267 = eq(io.core_ports[0].req.bits.typ, UInt<3>("h01")) @[Memory.scala 125:17]
    node _T_268 = bits(async_data.dataInstr[0].data, 7, 7) @[Memory.scala 125:52]
    node _T_269 = bits(_T_268, 0, 0) @[Bitwise.scala 72:15]
    node _T_272 = mux(_T_269, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
    node _T_273 = bits(async_data.dataInstr[0].data, 7, 0) @[Memory.scala 125:67]
    node _T_274 = cat(_T_272, _T_273) @[Cat.scala 30:58]
    node _T_275 = eq(io.core_ports[0].req.bits.typ, UInt<3>("h02")) @[Memory.scala 126:17]
    node _T_276 = bits(async_data.dataInstr[0].data, 15, 15) @[Memory.scala 126:52]
    node _T_277 = bits(_T_276, 0, 0) @[Bitwise.scala 72:15]
    node _T_280 = mux(_T_277, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12]
    node _T_281 = bits(async_data.dataInstr[0].data, 15, 0) @[Memory.scala 126:68]
    node _T_282 = cat(_T_280, _T_281) @[Cat.scala 30:58]
    node _T_283 = eq(io.core_ports[0].req.bits.typ, UInt<3>("h05")) @[Memory.scala 127:17]
    node _T_288 = mux(UInt<1>("h00"), UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
    node _T_289 = bits(async_data.dataInstr[0].data, 7, 0) @[Memory.scala 127:58]
    node _T_290 = cat(_T_288, _T_289) @[Cat.scala 30:58]
    node _T_291 = eq(io.core_ports[0].req.bits.typ, UInt<3>("h06")) @[Memory.scala 128:17]
    node _T_296 = mux(UInt<1>("h00"), UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12]
    node _T_297 = bits(async_data.dataInstr[0].data, 15, 0) @[Memory.scala 128:58]
    node _T_298 = cat(_T_296, _T_297) @[Cat.scala 30:58]
    node _T_299 = mux(_T_291, _T_298, async_data.dataInstr[0].data) @[Mux.scala 61:16]
    node _T_300 = mux(_T_283, _T_290, _T_299) @[Mux.scala 61:16]
    node _T_301 = mux(_T_275, _T_282, _T_300) @[Mux.scala 61:16]
    node _T_302 = mux(_T_267, _T_274, _T_301) @[Mux.scala 61:16]
    io.core_ports[0].resp.bits.data <= _T_302 @[Memory.scala 124:40]
    node _T_303 = eq(io.core_ports[0].req.bits.fcn, UInt<1>("h01")) @[Memory.scala 130:66]
    node _T_306 = mux(_T_303, UInt<1>("h01"), UInt<1>("h00")) @[Memory.scala 130:30]
    async_data.dw.en <= _T_306 @[Memory.scala 130:24]
    node _T_307 = eq(io.core_ports[0].req.bits.fcn, UInt<1>("h01")) @[Memory.scala 131:79]
    node _T_308 = and(io.core_ports[0].req.valid, _T_307) @[Memory.scala 131:41]
    when _T_308 : @[Memory.scala 132:4]
      node _T_309 = bits(io.core_ports[0].req.bits.addr, 1, 0) @[Memory.scala 133:80]
      node _T_310 = shl(_T_309, 3) @[Memory.scala 133:86]
      node _T_311 = dshl(io.core_ports[0].req.bits.data, _T_310) @[Memory.scala 133:67]
      async_data.dw.data <= _T_311 @[Memory.scala 133:29]
      node _T_312 = bits(io.core_ports[0].req.bits.addr, 31, 2) @[Memory.scala 134:45]
      node _T_314 = cat(_T_312, UInt<2>("h00")) @[Cat.scala 30:58]
      async_data.dw.addr <= _T_314 @[Memory.scala 134:29]
      node _T_315 = eq(io.core_ports[0].req.bits.typ, UInt<3>("h01")) @[Memory.scala 135:45]
      node _T_317 = bits(io.core_ports[0].req.bits.addr, 1, 0) @[Memory.scala 135:70]
      node _T_318 = dshl(UInt<1>("h01"), _T_317) @[Memory.scala 135:58]
      node _T_319 = eq(io.core_ports[0].req.bits.typ, UInt<3>("h02")) @[Memory.scala 136:44]
      node _T_321 = bits(io.core_ports[0].req.bits.addr, 1, 0) @[Memory.scala 136:69]
      node _T_322 = dshl(UInt<2>("h03"), _T_321) @[Memory.scala 136:57]
      node _T_324 = mux(_T_319, _T_322, UInt<4>("h0f")) @[Memory.scala 136:34]
      node _T_325 = mux(_T_315, _T_318, _T_324) @[Memory.scala 135:35]
      async_data.dw.mask <= _T_325 @[Memory.scala 135:29]
      skip @[Memory.scala 132:4]
    io.core_ports[1].resp.bits.data <= async_data.dataInstr[1].data @[Memory.scala 142:43]
    io.debug_port.req.ready <= UInt<1>("h01") @[Memory.scala 147:28]
    io.debug_port.resp.valid <= io.debug_port.req.valid @[Memory.scala 148:29]
    async_data.hr.addr <= io.debug_port.req.bits.addr @[Memory.scala 150:26]
    io.debug_port.resp.bits.data <= async_data.hr.data @[Memory.scala 151:33]
    node _T_327 = eq(io.debug_port.req.bits.fcn, UInt<1>("h01")) @[Memory.scala 152:59]
    node _T_330 = mux(_T_327, UInt<1>("h01"), UInt<1>("h00")) @[Memory.scala 152:30]
    async_data.hw.en <= _T_330 @[Memory.scala 152:24]
    node _T_331 = eq(io.debug_port.req.bits.fcn, UInt<1>("h01")) @[Memory.scala 153:64]
    node _T_332 = and(io.debug_port.req.valid, _T_331) @[Memory.scala 153:34]
    when _T_332 : @[Memory.scala 154:4]
      async_data.hw.addr <= io.debug_port.req.bits.addr @[Memory.scala 155:29]
      async_data.hw.data <= io.debug_port.req.bits.data @[Memory.scala 156:29]
      async_data.hw.mask <= UInt<4>("h0f") @[Memory.scala 157:29]
      skip @[Memory.scala 154:4]
    
  module DebugModule : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip dmi : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {op : UInt<2>, addr : UInt<7>, data : UInt<32>}}, flip resp : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<32>, resp : UInt<2>}}}, ddpath : {addr : UInt<5>, wdata : UInt<32>, validreq : UInt<1>, flip rdata : UInt<32>, resetpc : UInt<1>}, dcpath : {halt : UInt<1>}, debugmem : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}, resetcore : UInt<1>}
    
    io.resetcore is invalid @[Debug.scala 108:6]
    io.debugmem.resp.bits.data is invalid @[Debug.scala 108:6]
    io.debugmem.resp.valid is invalid @[Debug.scala 108:6]
    io.debugmem.req.bits.typ is invalid @[Debug.scala 108:6]
    io.debugmem.req.bits.fcn is invalid @[Debug.scala 108:6]
    io.debugmem.req.bits.data is invalid @[Debug.scala 108:6]
    io.debugmem.req.bits.addr is invalid @[Debug.scala 108:6]
    io.debugmem.req.valid is invalid @[Debug.scala 108:6]
    io.debugmem.req.ready is invalid @[Debug.scala 108:6]
    io.dcpath.halt is invalid @[Debug.scala 108:6]
    io.ddpath.resetpc is invalid @[Debug.scala 108:6]
    io.ddpath.rdata is invalid @[Debug.scala 108:6]
    io.ddpath.validreq is invalid @[Debug.scala 108:6]
    io.ddpath.wdata is invalid @[Debug.scala 108:6]
    io.ddpath.addr is invalid @[Debug.scala 108:6]
    io.dmi.resp.bits.resp is invalid @[Debug.scala 108:6]
    io.dmi.resp.bits.data is invalid @[Debug.scala 108:6]
    io.dmi.resp.valid is invalid @[Debug.scala 108:6]
    io.dmi.resp.ready is invalid @[Debug.scala 108:6]
    io.dmi.req.bits.data is invalid @[Debug.scala 108:6]
    io.dmi.req.bits.addr is invalid @[Debug.scala 108:6]
    io.dmi.req.bits.op is invalid @[Debug.scala 108:6]
    io.dmi.req.valid is invalid @[Debug.scala 108:6]
    io.dmi.req.ready is invalid @[Debug.scala 108:6]
    io.dmi.req.ready <= io.dmi.req.valid @[Debug.scala 110:20]
    io.dmi.resp.bits.resp <= UInt<1>("h00") @[Debug.scala 112:25]
    wire dmstatusReset : {reserved0 : UInt<14>, allresumeack : UInt<1>, anyresumeack : UInt<1>, allnonexistent : UInt<1>, anynonexistent : UInt<1>, allunavail : UInt<1>, anyunavail : UInt<1>, allrunning : UInt<1>, anyrunning : UInt<1>, allhalted : UInt<1>, anyhalted : UInt<1>, authenticated : UInt<1>, authbusy : UInt<1>, reserved1 : UInt<1>, cfgstrvalid : UInt<1>, versionhi : UInt<2>, versionlo : UInt<2>} @[Debug.scala 113:28]
    dmstatusReset.versionlo is invalid @[Debug.scala 114:17]
    dmstatusReset.versionhi is invalid @[Debug.scala 114:17]
    dmstatusReset.cfgstrvalid is invalid @[Debug.scala 114:17]
    dmstatusReset.reserved1 is invalid @[Debug.scala 114:17]
    dmstatusReset.authbusy is invalid @[Debug.scala 114:17]
    dmstatusReset.authenticated is invalid @[Debug.scala 114:17]
    dmstatusReset.anyhalted is invalid @[Debug.scala 114:17]
    dmstatusReset.allhalted is invalid @[Debug.scala 114:17]
    dmstatusReset.anyrunning is invalid @[Debug.scala 114:17]
    dmstatusReset.allrunning is invalid @[Debug.scala 114:17]
    dmstatusReset.anyunavail is invalid @[Debug.scala 114:17]
    dmstatusReset.allunavail is invalid @[Debug.scala 114:17]
    dmstatusReset.anynonexistent is invalid @[Debug.scala 114:17]
    dmstatusReset.allnonexistent is invalid @[Debug.scala 114:17]
    dmstatusReset.anyresumeack is invalid @[Debug.scala 114:17]
    dmstatusReset.allresumeack is invalid @[Debug.scala 114:17]
    dmstatusReset.reserved0 is invalid @[Debug.scala 114:17]
    dmstatusReset.authenticated <= UInt<1>("h01") @[Debug.scala 115:31]
    dmstatusReset.versionlo <= UInt<2>("h02") @[Debug.scala 116:27]
    reg dmstatus : {reserved0 : UInt<14>, allresumeack : UInt<1>, anyresumeack : UInt<1>, allnonexistent : UInt<1>, anynonexistent : UInt<1>, allunavail : UInt<1>, anyunavail : UInt<1>, allrunning : UInt<1>, anyrunning : UInt<1>, allhalted : UInt<1>, anyhalted : UInt<1>, authenticated : UInt<1>, authbusy : UInt<1>, reserved1 : UInt<1>, cfgstrvalid : UInt<1>, versionhi : UInt<2>, versionlo : UInt<2>}, clock with : (reset => (reset, dmstatusReset)) @[Debug.scala 117:25]
    wire sbcsreset : {reserved0 : UInt<11>, sbsingleread : UInt<1>, sbaccess : UInt<3>, sbautoincrement : UInt<1>, sbautoread : UInt<1>, sberror : UInt<3>, sbasize : UInt<7>, sbaccess128 : UInt<1>, sbaccess64 : UInt<1>, sbaccess32 : UInt<1>, sbaccess16 : UInt<1>, sbaccess8 : UInt<1>} @[Debug.scala 118:23]
    sbcsreset.sbaccess8 is invalid @[Debug.scala 119:13]
    sbcsreset.sbaccess16 is invalid @[Debug.scala 119:13]
    sbcsreset.sbaccess32 is invalid @[Debug.scala 119:13]
    sbcsreset.sbaccess64 is invalid @[Debug.scala 119:13]
    sbcsreset.sbaccess128 is invalid @[Debug.scala 119:13]
    sbcsreset.sbasize is invalid @[Debug.scala 119:13]
    sbcsreset.sberror is invalid @[Debug.scala 119:13]
    sbcsreset.sbautoread is invalid @[Debug.scala 119:13]
    sbcsreset.sbautoincrement is invalid @[Debug.scala 119:13]
    sbcsreset.sbaccess is invalid @[Debug.scala 119:13]
    sbcsreset.sbsingleread is invalid @[Debug.scala 119:13]
    sbcsreset.reserved0 is invalid @[Debug.scala 119:13]
    sbcsreset.sbaccess <= UInt<2>("h02") @[Debug.scala 120:22]
    sbcsreset.sbasize <= UInt<6>("h020") @[Debug.scala 121:21]
    sbcsreset.sbaccess32 <= UInt<1>("h01") @[Debug.scala 122:24]
    sbcsreset.sbaccess16 <= UInt<1>("h00") @[Debug.scala 123:24]
    sbcsreset.sbaccess8 <= UInt<1>("h00") @[Debug.scala 124:23]
    reg sbcs : {reserved0 : UInt<11>, sbsingleread : UInt<1>, sbaccess : UInt<3>, sbautoincrement : UInt<1>, sbautoread : UInt<1>, sberror : UInt<3>, sbasize : UInt<7>, sbaccess128 : UInt<1>, sbaccess64 : UInt<1>, sbaccess32 : UInt<1>, sbaccess16 : UInt<1>, sbaccess8 : UInt<1>}, clock with : (reset => (reset, sbcsreset)) @[Debug.scala 125:21]
    wire abstractcsReset : {reserved0 : UInt<3>, progsize : UInt<5>, reserved1 : UInt<11>, busy : UInt<1>, reserved2 : UInt<1>, cmderr : UInt<3>, reserved3 : UInt<3>, datacount : UInt<5>} @[Debug.scala 126:29]
    abstractcsReset.datacount is invalid @[Debug.scala 127:19]
    abstractcsReset.reserved3 is invalid @[Debug.scala 127:19]
    abstractcsReset.cmderr is invalid @[Debug.scala 127:19]
    abstractcsReset.reserved2 is invalid @[Debug.scala 127:19]
    abstractcsReset.busy is invalid @[Debug.scala 127:19]
    abstractcsReset.reserved1 is invalid @[Debug.scala 127:19]
    abstractcsReset.progsize is invalid @[Debug.scala 127:19]
    abstractcsReset.reserved0 is invalid @[Debug.scala 127:19]
    abstractcsReset.datacount <= UInt<1>("h01") @[Debug.scala 128:29]
    abstractcsReset.progsize <= UInt<3>("h04") @[Debug.scala 129:28]
    reg abstractcs : {reserved0 : UInt<3>, progsize : UInt<5>, reserved1 : UInt<11>, busy : UInt<1>, reserved2 : UInt<1>, cmderr : UInt<3>, reserved3 : UInt<3>, datacount : UInt<5>}, clock with : (reset => (reset, abstractcsReset)) @[Debug.scala 130:27]
    reg command : {cmdtype : UInt<8>, reserved0 : UInt<1>, size : UInt<3>, reserved1 : UInt<1>, postexec : UInt<1>, transfer : UInt<1>, write : UInt<1>, regno : UInt<16>}, clock @[Debug.scala 131:20]
    reg dmcontrol : {haltreq : UInt<1>, resumereq : UInt<1>, hartreset : UInt<1>, reserved0 : UInt<2>, hasel : UInt<1>, hartsel : UInt<10>, reserved1 : UInt<14>, ndmreset : UInt<1>, dmactive : UInt<1>}, clock @[Debug.scala 132:22]
    reg progbuf : UInt<32>[4], clock @[Debug.scala 133:20]
    reg data0 : UInt<32>, clock @[Debug.scala 134:18]
    reg data1 : UInt<32>, clock @[Debug.scala 135:18]
    reg data2 : UInt<32>, clock @[Debug.scala 136:18]
    reg sbaddr : UInt<32>, clock @[Debug.scala 137:19]
    reg sbdata : UInt<32>, clock @[Debug.scala 138:19]
    reg memreadfire : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Debug.scala 139:28]
    reg coreresetval : UInt<1>, clock with : (reset => (reset, UInt<1>("h01"))) @[Debug.scala 140:29]
    node _T_177 = cat(abstractcs.reserved3, abstractcs.datacount) @[Debug.scala 143:47]
    node _T_178 = cat(abstractcs.reserved2, abstractcs.cmderr) @[Debug.scala 143:47]
    node _T_179 = cat(_T_178, _T_177) @[Debug.scala 143:47]
    node _T_180 = cat(abstractcs.reserved1, abstractcs.busy) @[Debug.scala 143:47]
    node _T_181 = cat(abstractcs.reserved0, abstractcs.progsize) @[Debug.scala 143:47]
    node _T_182 = cat(_T_181, _T_180) @[Debug.scala 143:47]
    node _T_183 = cat(_T_182, _T_179) @[Debug.scala 143:47]
    node _T_184 = cat(dmcontrol.ndmreset, dmcontrol.dmactive) @[Debug.scala 144:45]
    node _T_185 = cat(dmcontrol.hartsel, dmcontrol.reserved1) @[Debug.scala 144:45]
    node _T_186 = cat(_T_185, _T_184) @[Debug.scala 144:45]
    node _T_187 = cat(dmcontrol.reserved0, dmcontrol.hasel) @[Debug.scala 144:45]
    node _T_188 = cat(dmcontrol.haltreq, dmcontrol.resumereq) @[Debug.scala 144:45]
    node _T_189 = cat(_T_188, dmcontrol.hartreset) @[Debug.scala 144:45]
    node _T_190 = cat(_T_189, _T_187) @[Debug.scala 144:45]
    node _T_191 = cat(_T_190, _T_186) @[Debug.scala 144:45]
    node _T_192 = cat(dmstatus.versionhi, dmstatus.versionlo) @[Debug.scala 145:44]
    node _T_193 = cat(dmstatus.reserved1, dmstatus.cfgstrvalid) @[Debug.scala 145:44]
    node _T_194 = cat(_T_193, _T_192) @[Debug.scala 145:44]
    node _T_195 = cat(dmstatus.authenticated, dmstatus.authbusy) @[Debug.scala 145:44]
    node _T_196 = cat(dmstatus.allhalted, dmstatus.anyhalted) @[Debug.scala 145:44]
    node _T_197 = cat(_T_196, _T_195) @[Debug.scala 145:44]
    node _T_198 = cat(_T_197, _T_194) @[Debug.scala 145:44]
    node _T_199 = cat(dmstatus.allrunning, dmstatus.anyrunning) @[Debug.scala 145:44]
    node _T_200 = cat(dmstatus.allunavail, dmstatus.anyunavail) @[Debug.scala 145:44]
    node _T_201 = cat(_T_200, _T_199) @[Debug.scala 145:44]
    node _T_202 = cat(dmstatus.allnonexistent, dmstatus.anynonexistent) @[Debug.scala 145:44]
    node _T_203 = cat(dmstatus.reserved0, dmstatus.allresumeack) @[Debug.scala 145:44]
    node _T_204 = cat(_T_203, dmstatus.anyresumeack) @[Debug.scala 145:44]
    node _T_205 = cat(_T_204, _T_202) @[Debug.scala 145:44]
    node _T_206 = cat(_T_205, _T_201) @[Debug.scala 145:44]
    node _T_207 = cat(_T_206, _T_198) @[Debug.scala 145:44]
    node _T_208 = cat(command.write, command.regno) @[Debug.scala 146:41]
    node _T_209 = cat(command.postexec, command.transfer) @[Debug.scala 146:41]
    node _T_210 = cat(_T_209, _T_208) @[Debug.scala 146:41]
    node _T_211 = cat(command.size, command.reserved1) @[Debug.scala 146:41]
    node _T_212 = cat(command.cmdtype, command.reserved0) @[Debug.scala 146:41]
    node _T_213 = cat(_T_212, _T_211) @[Debug.scala 146:41]
    node _T_214 = cat(_T_213, _T_210) @[Debug.scala 146:41]
    node _T_220 = cat(sbcs.sbaccess32, sbcs.sbaccess16) @[Debug.scala 159:35]
    node _T_221 = cat(_T_220, sbcs.sbaccess8) @[Debug.scala 159:35]
    node _T_222 = cat(sbcs.sbasize, sbcs.sbaccess128) @[Debug.scala 159:35]
    node _T_223 = cat(_T_222, sbcs.sbaccess64) @[Debug.scala 159:35]
    node _T_224 = cat(_T_223, _T_221) @[Debug.scala 159:35]
    node _T_225 = cat(sbcs.sbautoincrement, sbcs.sbautoread) @[Debug.scala 159:35]
    node _T_226 = cat(_T_225, sbcs.sberror) @[Debug.scala 159:35]
    node _T_227 = cat(sbcs.reserved0, sbcs.sbsingleread) @[Debug.scala 159:35]
    node _T_228 = cat(_T_227, sbcs.sbaccess) @[Debug.scala 159:35]
    node _T_229 = cat(_T_228, _T_226) @[Debug.scala 159:35]
    node _T_230 = cat(_T_229, _T_224) @[Debug.scala 159:35]
    node _T_232 = eq(io.dmi.req.bits.addr, UInt<5>("h016")) @[Debug.scala 162:79]
    node _T_234 = eq(io.dmi.req.bits.addr, UInt<5>("h010")) @[Debug.scala 162:79]
    node _T_236 = eq(io.dmi.req.bits.addr, UInt<5>("h011")) @[Debug.scala 162:79]
    node _T_238 = eq(io.dmi.req.bits.addr, UInt<5>("h017")) @[Debug.scala 162:79]
    node _T_240 = eq(io.dmi.req.bits.addr, UInt<5>("h012")) @[Debug.scala 162:79]
    node _T_242 = eq(io.dmi.req.bits.addr, UInt<5>("h018")) @[Debug.scala 162:79]
    node _T_244 = eq(io.dmi.req.bits.addr, UInt<5>("h019")) @[Debug.scala 162:79]
    node _T_246 = eq(io.dmi.req.bits.addr, UInt<3>("h04")) @[Debug.scala 162:79]
    node _T_248 = eq(io.dmi.req.bits.addr, UInt<3>("h05")) @[Debug.scala 162:79]
    node _T_250 = eq(io.dmi.req.bits.addr, UInt<3>("h06")) @[Debug.scala 162:79]
    node _T_252 = eq(io.dmi.req.bits.addr, UInt<6>("h020")) @[Debug.scala 162:79]
    node _T_254 = eq(io.dmi.req.bits.addr, UInt<6>("h021")) @[Debug.scala 162:79]
    node _T_256 = eq(io.dmi.req.bits.addr, UInt<6>("h022")) @[Debug.scala 162:79]
    node _T_258 = eq(io.dmi.req.bits.addr, UInt<6>("h023")) @[Debug.scala 162:79]
    node _T_260 = eq(io.dmi.req.bits.addr, UInt<6>("h030")) @[Debug.scala 162:79]
    node _T_262 = eq(io.dmi.req.bits.addr, UInt<6>("h034")) @[Debug.scala 162:79]
    node _T_264 = eq(io.dmi.req.bits.addr, UInt<6>("h038")) @[Debug.scala 162:79]
    node _T_266 = eq(io.dmi.req.bits.addr, UInt<6>("h039")) @[Debug.scala 162:79]
    node _T_268 = eq(io.dmi.req.bits.addr, UInt<6>("h03c")) @[Debug.scala 162:79]
    node _T_271 = mux(_T_232, _T_183, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_273 = mux(_T_234, _T_191, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_275 = mux(_T_236, _T_207, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_277 = mux(_T_238, _T_214, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_279 = mux(_T_240, UInt<21>("h0111bc0"), UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_281 = mux(_T_242, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_283 = mux(_T_244, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_285 = mux(_T_246, data0, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_287 = mux(_T_248, data1, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_289 = mux(_T_250, data2, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_291 = mux(_T_252, progbuf[0], UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_293 = mux(_T_254, progbuf[1], UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_295 = mux(_T_256, progbuf[2], UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_297 = mux(_T_258, progbuf[3], UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_299 = mux(_T_260, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_301 = mux(_T_262, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_303 = mux(_T_264, _T_230, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_305 = mux(_T_266, sbaddr, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_307 = mux(_T_268, sbdata, UInt<1>("h00")) @[Mux.scala 19:72]
    node _T_308 = or(_T_271, _T_273) @[Mux.scala 19:72]
    node _T_309 = or(_T_308, _T_275) @[Mux.scala 19:72]
    node _T_310 = or(_T_309, _T_277) @[Mux.scala 19:72]
    node _T_311 = or(_T_310, _T_279) @[Mux.scala 19:72]
    node _T_312 = or(_T_311, _T_281) @[Mux.scala 19:72]
    node _T_313 = or(_T_312, _T_283) @[Mux.scala 19:72]
    node _T_314 = or(_T_313, _T_285) @[Mux.scala 19:72]
    node _T_315 = or(_T_314, _T_287) @[Mux.scala 19:72]
    node _T_316 = or(_T_315, _T_289) @[Mux.scala 19:72]
    node _T_317 = or(_T_316, _T_291) @[Mux.scala 19:72]
    node _T_318 = or(_T_317, _T_293) @[Mux.scala 19:72]
    node _T_319 = or(_T_318, _T_295) @[Mux.scala 19:72]
    node _T_320 = or(_T_319, _T_297) @[Mux.scala 19:72]
    node _T_321 = or(_T_320, _T_299) @[Mux.scala 19:72]
    node _T_322 = or(_T_321, _T_301) @[Mux.scala 19:72]
    node _T_323 = or(_T_322, _T_303) @[Mux.scala 19:72]
    node _T_324 = or(_T_323, _T_305) @[Mux.scala 19:72]
    node _T_325 = or(_T_324, _T_307) @[Mux.scala 19:72]
    wire _T_327 : UInt<32> @[Mux.scala 19:72]
    _T_327 <= _T_325 @[Mux.scala 19:72]
    io.dmi.resp.bits.data <= _T_327 @[Debug.scala 163:25]
    dmstatus.allhalted <= dmcontrol.haltreq @[Debug.scala 165:22]
    dmstatus.allrunning <= dmcontrol.resumereq @[Debug.scala 166:23]
    node _T_329 = eq(dmstatus.allrunning, UInt<1>("h00")) @[Debug.scala 167:43]
    node _T_330 = and(dmstatus.allhalted, _T_329) @[Debug.scala 167:40]
    io.dcpath.halt <= _T_330 @[Debug.scala 167:18]
    node _T_332 = eq(io.dmi.req.bits.op, UInt<2>("h02")) @[Debug.scala 168:28]
    when _T_332 : @[Debug.scala 168:54]
      node _T_333 = and(_T_232, io.dmi.req.valid) @[Debug.scala 169:54]
      when _T_333 : @[Debug.scala 169:75]
        wire _T_336 : {reserved0 : UInt<3>, progsize : UInt<5>, reserved1 : UInt<11>, busy : UInt<1>, reserved2 : UInt<1>, cmderr : UInt<3>, reserved3 : UInt<3>, datacount : UInt<5>} @[Debug.scala 170:42]
        wire _T_338 : UInt<32>
        _T_338 <= io.dmi.req.bits.data
        node _T_339 = bits(_T_338, 4, 0) @[Debug.scala 170:42]
        _T_336.datacount <= _T_339 @[Debug.scala 170:42]
        node _T_340 = bits(_T_338, 7, 5) @[Debug.scala 170:42]
        _T_336.reserved3 <= _T_340 @[Debug.scala 170:42]
        node _T_341 = bits(_T_338, 10, 8) @[Debug.scala 170:42]
        _T_336.cmderr <= _T_341 @[Debug.scala 170:42]
        node _T_342 = bits(_T_338, 11, 11) @[Debug.scala 170:42]
        _T_336.reserved2 <= _T_342 @[Debug.scala 170:42]
        node _T_343 = bits(_T_338, 12, 12) @[Debug.scala 170:42]
        _T_336.busy <= _T_343 @[Debug.scala 170:42]
        node _T_344 = bits(_T_338, 23, 13) @[Debug.scala 170:42]
        _T_336.reserved1 <= _T_344 @[Debug.scala 170:42]
        node _T_345 = bits(_T_338, 28, 24) @[Debug.scala 170:42]
        _T_336.progsize <= _T_345 @[Debug.scala 170:42]
        node _T_346 = bits(_T_338, 31, 29) @[Debug.scala 170:42]
        _T_336.reserved0 <= _T_346 @[Debug.scala 170:42]
        abstractcs.cmderr <= _T_336.cmderr @[Debug.scala 171:25]
        skip @[Debug.scala 169:75]
      when _T_238 : @[Debug.scala 173:50]
        wire _T_349 : {cmdtype : UInt<8>, reserved0 : UInt<1>, size : UInt<3>, reserved1 : UInt<1>, postexec : UInt<1>, transfer : UInt<1>, write : UInt<1>, regno : UInt<16>} @[Debug.scala 174:39]
        wire _T_351 : UInt<32>
        _T_351 <= io.dmi.req.bits.data
        node _T_352 = bits(_T_351, 15, 0) @[Debug.scala 174:39]
        _T_349.regno <= _T_352 @[Debug.scala 174:39]
        node _T_353 = bits(_T_351, 16, 16) @[Debug.scala 174:39]
        _T_349.write <= _T_353 @[Debug.scala 174:39]
        node _T_354 = bits(_T_351, 17, 17) @[Debug.scala 174:39]
        _T_349.transfer <= _T_354 @[Debug.scala 174:39]
        node _T_355 = bits(_T_351, 18, 18) @[Debug.scala 174:39]
        _T_349.postexec <= _T_355 @[Debug.scala 174:39]
        node _T_356 = bits(_T_351, 19, 19) @[Debug.scala 174:39]
        _T_349.reserved1 <= _T_356 @[Debug.scala 174:39]
        node _T_357 = bits(_T_351, 22, 20) @[Debug.scala 174:39]
        _T_349.size <= _T_357 @[Debug.scala 174:39]
        node _T_358 = bits(_T_351, 23, 23) @[Debug.scala 174:39]
        _T_349.reserved0 <= _T_358 @[Debug.scala 174:39]
        node _T_359 = bits(_T_351, 31, 24) @[Debug.scala 174:39]
        _T_349.cmdtype <= _T_359 @[Debug.scala 174:39]
        node _T_361 = eq(_T_349.size, UInt<2>("h02")) @[Debug.scala 175:29]
        when _T_361 : @[Debug.scala 175:37]
          command.postexec <= _T_349.postexec @[Debug.scala 176:26]
          command.regno <= _T_349.regno @[Debug.scala 177:23]
          command.transfer <= _T_349.transfer @[Debug.scala 178:26]
          command.write <= _T_349.write @[Debug.scala 179:23]
          abstractcs.cmderr <= UInt<1>("h01") @[Debug.scala 180:27]
          skip @[Debug.scala 175:37]
        else : @[Debug.scala 181:20]
          abstractcs.cmderr <= UInt<2>("h02") @[Debug.scala 182:27]
          skip @[Debug.scala 181:20]
        skip @[Debug.scala 173:50]
      when _T_234 : @[Debug.scala 185:52]
        wire _T_366 : {haltreq : UInt<1>, resumereq : UInt<1>, hartreset : UInt<1>, reserved0 : UInt<2>, hasel : UInt<1>, hartsel : UInt<10>, reserved1 : UInt<14>, ndmreset : UInt<1>, dmactive : UInt<1>} @[Debug.scala 186:39]
        wire _T_368 : UInt<32>
        _T_368 <= io.dmi.req.bits.data
        node _T_369 = bits(_T_368, 0, 0) @[Debug.scala 186:39]
        _T_366.dmactive <= _T_369 @[Debug.scala 186:39]
        node _T_370 = bits(_T_368, 1, 1) @[Debug.scala 186:39]
        _T_366.ndmreset <= _T_370 @[Debug.scala 186:39]
        node _T_371 = bits(_T_368, 15, 2) @[Debug.scala 186:39]
        _T_366.reserved1 <= _T_371 @[Debug.scala 186:39]
        node _T_372 = bits(_T_368, 25, 16) @[Debug.scala 186:39]
        _T_366.hartsel <= _T_372 @[Debug.scala 186:39]
        node _T_373 = bits(_T_368, 26, 26) @[Debug.scala 186:39]
        _T_366.hasel <= _T_373 @[Debug.scala 186:39]
        node _T_374 = bits(_T_368, 28, 27) @[Debug.scala 186:39]
        _T_366.reserved0 <= _T_374 @[Debug.scala 186:39]
        node _T_375 = bits(_T_368, 29, 29) @[Debug.scala 186:39]
        _T_366.hartreset <= _T_375 @[Debug.scala 186:39]
        node _T_376 = bits(_T_368, 30, 30) @[Debug.scala 186:39]
        _T_366.resumereq <= _T_376 @[Debug.scala 186:39]
        node _T_377 = bits(_T_368, 31, 31) @[Debug.scala 186:39]
        _T_366.haltreq <= _T_377 @[Debug.scala 186:39]
        dmcontrol.haltreq <= _T_366.haltreq @[Debug.scala 187:25]
        dmcontrol.resumereq <= _T_366.resumereq @[Debug.scala 188:27]
        dmcontrol.hartreset <= _T_366.hartreset @[Debug.scala 189:27]
        dmcontrol.ndmreset <= _T_366.ndmreset @[Debug.scala 190:26]
        dmcontrol.dmactive <= _T_366.dmactive @[Debug.scala 191:26]
        skip @[Debug.scala 185:52]
      when _T_264 : @[Debug.scala 193:46]
        wire _T_380 : {reserved0 : UInt<11>, sbsingleread : UInt<1>, sbaccess : UInt<3>, sbautoincrement : UInt<1>, sbautoread : UInt<1>, sberror : UInt<3>, sbasize : UInt<7>, sbaccess128 : UInt<1>, sbaccess64 : UInt<1>, sbaccess32 : UInt<1>, sbaccess16 : UInt<1>, sbaccess8 : UInt<1>} @[Debug.scala 194:36]
        wire _T_382 : UInt<32>
        _T_382 <= io.dmi.req.bits.data
        node _T_383 = bits(_T_382, 0, 0) @[Debug.scala 194:36]
        _T_380.sbaccess8 <= _T_383 @[Debug.scala 194:36]
        node _T_384 = bits(_T_382, 1, 1) @[Debug.scala 194:36]
        _T_380.sbaccess16 <= _T_384 @[Debug.scala 194:36]
        node _T_385 = bits(_T_382, 2, 2) @[Debug.scala 194:36]
        _T_380.sbaccess32 <= _T_385 @[Debug.scala 194:36]
        node _T_386 = bits(_T_382, 3, 3) @[Debug.scala 194:36]
        _T_380.sbaccess64 <= _T_386 @[Debug.scala 194:36]
        node _T_387 = bits(_T_382, 4, 4) @[Debug.scala 194:36]
        _T_380.sbaccess128 <= _T_387 @[Debug.scala 194:36]
        node _T_388 = bits(_T_382, 11, 5) @[Debug.scala 194:36]
        _T_380.sbasize <= _T_388 @[Debug.scala 194:36]
        node _T_389 = bits(_T_382, 14, 12) @[Debug.scala 194:36]
        _T_380.sberror <= _T_389 @[Debug.scala 194:36]
        node _T_390 = bits(_T_382, 15, 15) @[Debug.scala 194:36]
        _T_380.sbautoread <= _T_390 @[Debug.scala 194:36]
        node _T_391 = bits(_T_382, 16, 16) @[Debug.scala 194:36]
        _T_380.sbautoincrement <= _T_391 @[Debug.scala 194:36]
        node _T_392 = bits(_T_382, 19, 17) @[Debug.scala 194:36]
        _T_380.sbaccess <= _T_392 @[Debug.scala 194:36]
        node _T_393 = bits(_T_382, 20, 20) @[Debug.scala 194:36]
        _T_380.sbsingleread <= _T_393 @[Debug.scala 194:36]
        node _T_394 = bits(_T_382, 31, 21) @[Debug.scala 194:36]
        _T_380.reserved0 <= _T_394 @[Debug.scala 194:36]
        sbcs.sbsingleread <= _T_380.sbsingleread @[Debug.scala 195:25]
        sbcs.sbaccess <= _T_380.sbaccess @[Debug.scala 196:21]
        sbcs.sbautoincrement <= _T_380.sbautoincrement @[Debug.scala 197:28]
        sbcs.sbautoread <= _T_380.sbautoread @[Debug.scala 198:23]
        sbcs.sberror <= _T_380.sberror @[Debug.scala 199:20]
        skip @[Debug.scala 193:46]
      when _T_266 : @[Debug.scala 201:53]
        sbaddr <= io.dmi.req.bits.data @[Debug.scala 201:62]
        skip @[Debug.scala 201:53]
      when _T_268 : @[Debug.scala 202:50]
        sbdata <= io.dmi.req.bits.data @[Debug.scala 203:14]
        io.debugmem.req.bits.addr <= sbaddr @[Debug.scala 204:33]
        io.debugmem.req.bits.data <= sbdata @[Debug.scala 205:33]
        io.debugmem.req.bits.fcn <= UInt<1>("h01") @[Debug.scala 206:32]
        io.debugmem.req.valid <= io.dmi.req.valid @[Debug.scala 207:29]
        node _T_395 = and(sbcs.sbautoincrement, io.dmi.req.valid) @[Debug.scala 208:33]
        when _T_395 : @[Debug.scala 209:7]
          node _T_397 = add(sbaddr, UInt<3>("h04")) @[Debug.scala 210:26]
          node _T_398 = tail(_T_397, 1) @[Debug.scala 210:26]
          sbaddr <= _T_398 @[Debug.scala 210:16]
          skip @[Debug.scala 209:7]
        skip @[Debug.scala 202:50]
      when _T_246 : @[Debug.scala 213:48]
        data0 <= io.dmi.req.bits.data @[Debug.scala 213:56]
        skip @[Debug.scala 213:48]
      when _T_248 : @[Debug.scala 214:50]
        data1 <= io.dmi.req.bits.data @[Debug.scala 214:58]
        skip @[Debug.scala 214:50]
      when _T_250 : @[Debug.scala 215:50]
        data2 <= io.dmi.req.bits.data @[Debug.scala 215:58]
        skip @[Debug.scala 215:50]
      skip @[Debug.scala 168:54]
    node _T_400 = and(command.regno, UInt<12>("h0fff")) @[Debug.scala 219:35]
    io.ddpath.addr <= _T_400 @[Debug.scala 219:18]
    node _T_402 = neq(abstractcs.cmderr, UInt<1>("h00")) @[Debug.scala 220:46]
    node _T_403 = and(command.transfer, _T_402) @[Debug.scala 220:25]
    when _T_403 : @[Debug.scala 220:54]
      when command.write : @[Debug.scala 221:24]
        io.ddpath.wdata <= data0 @[Debug.scala 222:23]
        io.ddpath.validreq <= UInt<1>("h01") @[Debug.scala 223:26]
        skip @[Debug.scala 221:24]
      else : @[Debug.scala 224:18]
        data0 <= io.ddpath.rdata @[Debug.scala 225:13]
        skip @[Debug.scala 224:18]
      abstractcs.cmderr <= UInt<1>("h00") @[Debug.scala 227:23]
      skip @[Debug.scala 220:54]
    node _T_407 = eq(io.dmi.req.bits.op, UInt<2>("h02")) @[Debug.scala 230:71]
    node _T_408 = and(_T_268, _T_407) @[Debug.scala 230:49]
    node _T_410 = eq(_T_408, UInt<1>("h00")) @[Debug.scala 230:8]
    when _T_410 : @[Debug.scala 230:98]
      io.debugmem.req.bits.fcn <= UInt<1>("h00") @[Debug.scala 231:30]
      skip @[Debug.scala 230:98]
    reg firstreaddone : UInt<1>, clock @[Debug.scala 235:26]
    reg _T_414 : UInt<1>, clock @[Debug.scala 237:50]
    _T_414 <= io.debugmem.resp.valid @[Debug.scala 237:50]
    node _T_415 = mux(firstreaddone, _T_414, io.dmi.req.valid) @[Debug.scala 237:27]
    io.dmi.resp.valid <= _T_415 @[Debug.scala 237:21]
    node _T_417 = eq(io.dmi.req.bits.op, UInt<1>("h01")) @[Debug.scala 239:72]
    node _T_418 = and(_T_268, _T_417) @[Debug.scala 239:49]
    node _T_419 = and(sbcs.sbautoread, firstreaddone) @[Debug.scala 239:119]
    node _T_420 = or(_T_418, _T_419) @[Debug.scala 239:99]
    when _T_420 : @[Debug.scala 239:137]
      io.debugmem.req.bits.addr <= sbaddr @[Debug.scala 240:31]
      io.debugmem.req.bits.fcn <= UInt<1>("h00") @[Debug.scala 241:30]
      io.debugmem.req.valid <= io.dmi.req.valid @[Debug.scala 242:27]
      when io.debugmem.resp.valid : @[Debug.scala 245:33]
        sbdata <= io.debugmem.resp.bits.data @[Debug.scala 246:14]
        skip @[Debug.scala 245:33]
      memreadfire <= UInt<1>("h01") @[Debug.scala 248:17]
      firstreaddone <= UInt<1>("h01") @[Debug.scala 249:19]
      skip @[Debug.scala 239:137]
    node _T_423 = and(memreadfire, io.debugmem.resp.valid) @[Debug.scala 252:20]
    when _T_423 : @[Debug.scala 253:3]
      sbdata <= io.debugmem.resp.bits.data @[Debug.scala 256:12]
      memreadfire <= UInt<1>("h00") @[Debug.scala 257:17]
      when sbcs.sbautoincrement : @[Debug.scala 259:5]
        node _T_426 = add(sbaddr, UInt<3>("h04")) @[Debug.scala 260:24]
        node _T_427 = tail(_T_426, 1) @[Debug.scala 260:24]
        sbaddr <= _T_427 @[Debug.scala 260:14]
        skip @[Debug.scala 259:5]
      skip @[Debug.scala 253:3]
    node _T_429 = eq(_T_268, UInt<1>("h00")) @[Debug.scala 264:8]
    when _T_429 : @[Debug.scala 264:48]
      firstreaddone <= UInt<1>("h00") @[Debug.scala 265:19]
      skip @[Debug.scala 264:48]
    io.resetcore <= coreresetval @[Debug.scala 268:16]
    node _T_432 = eq(io.dmi.req.bits.addr, UInt<7>("h044")) @[Debug.scala 270:30]
    node _T_433 = and(_T_432, io.dmi.req.valid) @[Debug.scala 270:43]
    when _T_433 : @[Debug.scala 270:63]
      coreresetval <= UInt<1>("h00") @[Debug.scala 271:18]
      skip @[Debug.scala 270:63]
    
  module Tile : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip dmi : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {op : UInt<2>, addr : UInt<7>, data : UInt<32>}}, flip resp : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<32>, resp : UInt<2>}}}}
    
    inst core of Core @[Tile.scala 18:23]
    core.clock <= clock
    core.reset <= reset
    core.io.dmem.resp.bits.data is invalid @[Tile.scala 19:12]
    core.io.dmem.resp.valid is invalid @[Tile.scala 19:12]
    core.io.dmem.req.bits.typ is invalid @[Tile.scala 19:12]
    core.io.dmem.req.bits.fcn is invalid @[Tile.scala 19:12]
    core.io.dmem.req.bits.data is invalid @[Tile.scala 19:12]
    core.io.dmem.req.bits.addr is invalid @[Tile.scala 19:12]
    core.io.dmem.req.valid is invalid @[Tile.scala 19:12]
    core.io.dmem.req.ready is invalid @[Tile.scala 19:12]
    core.io.imem.resp.bits.data is invalid @[Tile.scala 19:12]
    core.io.imem.resp.valid is invalid @[Tile.scala 19:12]
    core.io.imem.req.bits.typ is invalid @[Tile.scala 19:12]
    core.io.imem.req.bits.fcn is invalid @[Tile.scala 19:12]
    core.io.imem.req.bits.data is invalid @[Tile.scala 19:12]
    core.io.imem.req.bits.addr is invalid @[Tile.scala 19:12]
    core.io.imem.req.valid is invalid @[Tile.scala 19:12]
    core.io.imem.req.ready is invalid @[Tile.scala 19:12]
    core.io.dcpath.halt is invalid @[Tile.scala 19:12]
    core.io.ddpath.resetpc is invalid @[Tile.scala 19:12]
    core.io.ddpath.rdata is invalid @[Tile.scala 19:12]
    core.io.ddpath.validreq is invalid @[Tile.scala 19:12]
    core.io.ddpath.wdata is invalid @[Tile.scala 19:12]
    core.io.ddpath.addr is invalid @[Tile.scala 19:12]
    inst memory of AsyncScratchPadMemory @[Tile.scala 20:23]
    memory.clock <= clock
    memory.reset <= reset
    inst debug of DebugModule @[Tile.scala 21:22]
    debug.clock <= clock
    debug.reset <= reset
    core.io.dmem.resp.bits.data <= memory.io.core_ports[0].resp.bits.data @[Tile.scala 23:17]
    core.io.dmem.resp.valid <= memory.io.core_ports[0].resp.valid @[Tile.scala 23:17]
    memory.io.core_ports[0].req.bits.typ <= core.io.dmem.req.bits.typ @[Tile.scala 23:17]
    memory.io.core_ports[0].req.bits.fcn <= core.io.dmem.req.bits.fcn @[Tile.scala 23:17]
    memory.io.core_ports[0].req.bits.data <= core.io.dmem.req.bits.data @[Tile.scala 23:17]
    memory.io.core_ports[0].req.bits.addr <= core.io.dmem.req.bits.addr @[Tile.scala 23:17]
    memory.io.core_ports[0].req.valid <= core.io.dmem.req.valid @[Tile.scala 23:17]
    core.io.dmem.req.ready <= memory.io.core_ports[0].req.ready @[Tile.scala 23:17]
    core.io.imem.resp.bits.data <= memory.io.core_ports[1].resp.bits.data @[Tile.scala 24:17]
    core.io.imem.resp.valid <= memory.io.core_ports[1].resp.valid @[Tile.scala 24:17]
    memory.io.core_ports[1].req.bits.typ <= core.io.imem.req.bits.typ @[Tile.scala 24:17]
    memory.io.core_ports[1].req.bits.fcn <= core.io.imem.req.bits.fcn @[Tile.scala 24:17]
    memory.io.core_ports[1].req.bits.data <= core.io.imem.req.bits.data @[Tile.scala 24:17]
    memory.io.core_ports[1].req.bits.addr <= core.io.imem.req.bits.addr @[Tile.scala 24:17]
    memory.io.core_ports[1].req.valid <= core.io.imem.req.valid @[Tile.scala 24:17]
    core.io.imem.req.ready <= memory.io.core_ports[1].req.ready @[Tile.scala 24:17]
    debug.io.debugmem.resp.bits.data <= memory.io.debug_port.resp.bits.data @[Tile.scala 25:22]
    debug.io.debugmem.resp.valid <= memory.io.debug_port.resp.valid @[Tile.scala 25:22]
    memory.io.debug_port.req.bits.typ <= debug.io.debugmem.req.bits.typ @[Tile.scala 25:22]
    memory.io.debug_port.req.bits.fcn <= debug.io.debugmem.req.bits.fcn @[Tile.scala 25:22]
    memory.io.debug_port.req.bits.data <= debug.io.debugmem.req.bits.data @[Tile.scala 25:22]
    memory.io.debug_port.req.bits.addr <= debug.io.debugmem.req.bits.addr @[Tile.scala 25:22]
    memory.io.debug_port.req.valid <= debug.io.debugmem.req.valid @[Tile.scala 25:22]
    debug.io.debugmem.req.ready <= memory.io.debug_port.req.ready @[Tile.scala 25:22]
    node _T_91 = bits(reset, 0, 0) @[Tile.scala 27:45]
    node _T_92 = or(debug.io.resetcore, _T_91) @[Tile.scala 27:37]
    core.reset <= _T_92 @[Tile.scala 27:15]
    core.io.ddpath.resetpc <= debug.io.ddpath.resetpc @[Tile.scala 28:20]
    debug.io.ddpath.rdata <= core.io.ddpath.rdata @[Tile.scala 28:20]
    core.io.ddpath.validreq <= debug.io.ddpath.validreq @[Tile.scala 28:20]
    core.io.ddpath.wdata <= debug.io.ddpath.wdata @[Tile.scala 28:20]
    core.io.ddpath.addr <= debug.io.ddpath.addr @[Tile.scala 28:20]
    core.io.dcpath.halt <= debug.io.dcpath.halt @[Tile.scala 29:20]
    io.dmi.resp.bits.resp <= debug.io.dmi.resp.bits.resp @[Tile.scala 30:17]
    io.dmi.resp.bits.data <= debug.io.dmi.resp.bits.data @[Tile.scala 30:17]
    io.dmi.resp.valid <= debug.io.dmi.resp.valid @[Tile.scala 30:17]
    debug.io.dmi.resp.ready <= io.dmi.resp.ready @[Tile.scala 30:17]
    debug.io.dmi.req.bits.data <= io.dmi.req.bits.data @[Tile.scala 30:17]
    debug.io.dmi.req.bits.addr <= io.dmi.req.bits.addr @[Tile.scala 30:17]
    debug.io.dmi.req.bits.op <= io.dmi.req.bits.op @[Tile.scala 30:17]
    debug.io.dmi.req.valid <= io.dmi.req.valid @[Tile.scala 30:17]
    io.dmi.req.ready <= debug.io.dmi.req.ready @[Tile.scala 30:17]
    
  extmodule SimDTM : 
    output exit : UInt<32>
    output debug : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {op : UInt<2>, addr : UInt<7>, data : UInt<32>}}, flip resp : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<32>, resp : UInt<2>}}}
    input reset : UInt<1>
    input clk : Clock
    
    defname = SimDTM
    
    
  module Top : 
    input clock : Clock
    input reset : UInt<1>
    output io : {success : UInt<1>}
    
    inst tile of Tile @[Top.scala 12:21]
    tile.clock <= clock
    tile.reset <= reset
    inst SimDTM of SimDTM @[Top.scala 13:20]
    SimDTM.exit is invalid
    SimDTM.debug is invalid
    SimDTM.reset is invalid
    SimDTM.clk is invalid
    node _T_7 = bits(reset, 0, 0) @[Top.scala 13:54]
    SimDTM.clk <= clock @[Debug.scala 70:12]
    SimDTM.reset <= _T_7 @[Debug.scala 71:14]
    SimDTM.debug.resp.bits.resp <= tile.io.dmi.resp.bits.resp @[Debug.scala 72:11]
    SimDTM.debug.resp.bits.data <= tile.io.dmi.resp.bits.data @[Debug.scala 72:11]
    SimDTM.debug.resp.valid <= tile.io.dmi.resp.valid @[Debug.scala 72:11]
    tile.io.dmi.resp.ready <= SimDTM.debug.resp.ready @[Debug.scala 72:11]
    tile.io.dmi.req.bits.data <= SimDTM.debug.req.bits.data @[Debug.scala 72:11]
    tile.io.dmi.req.bits.addr <= SimDTM.debug.req.bits.addr @[Debug.scala 72:11]
    tile.io.dmi.req.bits.op <= SimDTM.debug.req.bits.op @[Debug.scala 72:11]
    tile.io.dmi.req.valid <= SimDTM.debug.req.valid @[Debug.scala 72:11]
    SimDTM.debug.req.ready <= tile.io.dmi.req.ready @[Debug.scala 72:11]
    node _T_9 = eq(SimDTM.exit, UInt<1>("h01")) @[Debug.scala 74:26]
    io.success <= _T_9 @[Debug.scala 74:15]
    node _T_11 = geq(SimDTM.exit, UInt<2>("h02")) @[Debug.scala 75:19]
    when _T_11 : @[Debug.scala 75:27]
      node _T_13 = dshr(SimDTM.exit, UInt<1>("h01")) @[Debug.scala 76:59]
      node _T_14 = bits(reset, 0, 0) @[Debug.scala 76:13]
      node _T_16 = eq(_T_14, UInt<1>("h00")) @[Debug.scala 76:13]
      when _T_16 : @[Debug.scala 76:13]
        printf(clock, UInt<1>(1), "*** FAILED *** (exit code = %d)\n", _T_13) @[Debug.scala 76:13]
        skip @[Debug.scala 76:13]
      skip @[Debug.scala 75:27]
    
