{
  "Top": "axis_width_upsizer",
  "RtlTop": "axis_width_upsizer",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "kintexu",
    "Device": "xcku040",
    "Package": "-ffva1156",
    "Speed": "-2-e"
  },
  "HlsSolution": {"Config": [
      "config_export -display_name {Axis Width Upsizer}",
      "config_export -format=ip_catalog",
      "config_export -vendor=xilinx.labs",
      "config_export -version=1.04"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "6.66",
    "IsCombLogic": "0",
    "II": "1",
    "Latency": "2",
    "Uncertainty": "0.8325"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 6.660 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.labs",
    "Library": "hls",
    "Name": "axis_width_upsizer",
    "Version": "1.04",
    "DisplayName": "Axis Width Upsizer",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/src\/axis_width_upsizer\/axis_width_upsizer.cpp"],
    "Vhdl": ["impl\/vhdl\/axis_width_upsizer.vhd"],
    "Verilog": ["impl\/verilog\/axis_width_upsizer.v"],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/sameh\/Dropbox\/UofT\/Research\/Work\/Designs\/debugging\/memcached\/hls\/axisWidthUpsizer_prj\/solution1\/.autopilot\/db\/axis_width_upsizer.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "data_in data_out",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "data_in": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "data_in",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "8",
        "TLAST": "1"
      }
    },
    "data_out": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "data_out",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TREADY": {"Type": "bool"},
        "TVALID": {"Type": "bool"},
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "64",
        "TKEEP": "8",
        "TLAST": "1"
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "data_in_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "data_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "data_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "data_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "data_out_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "data_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "data_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "data_out_TKEEP": {
      "dir": "out",
      "width": "8"
    },
    "data_out_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "data_in_V_data_V": {
      "interfaceRef": "data_in",
      "dir": "in"
    },
    "data_in_V_last_V": {
      "interfaceRef": "data_in",
      "dir": "in"
    },
    "data_out_V_data_V": {
      "interfaceRef": "data_out",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "data_out_V_keep_V": {
      "interfaceRef": "data_out",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "data_out_V_last_V": {
      "interfaceRef": "data_out",
      "dir": "out",
      "firstOutLatency": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "axis_width_upsizer"},
    "Metrics": {"axis_width_upsizer": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "1",
          "PipelineDepth": "3",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "6.66",
          "Uncertainty": "0.83",
          "Estimate": "1.671"
        },
        "Area": {
          "FF": "305",
          "LUT": "310",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "axis_width_upsizer",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2020-10-20 12:45:18 EDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
