1. Executing Verilog-2005 frontend: /foss/designs/template_repo/orfs/flow/../../verilog/rtl/project.v
2. Executing Liberty frontend: ./objects/ihp-sg13g2/project/base/lib/sg13g2_stdcell_typ_1p20V_25C.lib
3. Executing Liberty frontend: ./objects/ihp-sg13g2/project/base/lib/sg13g2_stdcell_typ_1p20V_25C.lib
4. Executing Verilog-2005 frontend: /foss/designs/template_repo/orfs/flow/platforms/ihp-sg13g2/cells_clkgate.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/ihp-sg13g2/project/base/clock_period.txt
Setting clock period to 125000
5. Executing HIERARCHY pass (managing design hierarchy).
6. Executing AST frontend in derive mode using pre-parsed AST for module `\project'.
6.1. Analyzing design hierarchy..
ERROR: Module `\mvm_uart_system' referenced in module `\project' in cell `\MVM_UART_SYSTEM' is not part of the design.
Command exited with non-zero status 1
Elapsed time: 0:00.13[h:]min:sec. CPU time: user 0.11 sys 0.02 (97%). Peak memory: 31064KB.
