\doxysubsubsubsection{SMBUS Interrupt configuration definition }
\hypertarget{group___s_m_b_u_s___interrupt__configuration__definition}{}\label{group___s_m_b_u_s___interrupt__configuration__definition}\index{SMBUS Interrupt configuration definition@{SMBUS Interrupt configuration definition}}
Collaboration diagram for SMBUS Interrupt configuration definition\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___s_m_b_u_s___interrupt__configuration__definition}
\end{center}
\end{figure}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_m_b_u_s___interrupt__configuration__definition_ga9ef190694c2670d6365950eedb27d39b}{SMBUS\+\_\+\+IT\+\_\+\+BUF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2efbe5d96ed0ce447a45a62e8317a68a}{I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN}}
\item 
\#define \mbox{\hyperlink{group___s_m_b_u_s___interrupt__configuration__definition_ga813c8b7140d79ba4ccda3b03e01e6c96}{SMBUS\+\_\+\+IT\+\_\+\+EVT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1ebaf8173090ec469b055b98e585d2}{I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN}}
\item 
\#define \mbox{\hyperlink{group___s_m_b_u_s___interrupt__configuration__definition_ga98d070530f0389de8e45694ebb3ddee3}{SMBUS\+\_\+\+IT\+\_\+\+ERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f14ae48e4609c2b3645211234cba974}{I2\+C\+\_\+\+CR2\+\_\+\+ITERREN}}
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\label{doc-define-members}
\Hypertarget{group___s_m_b_u_s___interrupt__configuration__definition_doc-define-members}
\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___s_m_b_u_s___interrupt__configuration__definition_ga9ef190694c2670d6365950eedb27d39b}\index{SMBUS Interrupt configuration definition@{SMBUS Interrupt configuration definition}!SMBUS\_IT\_BUF@{SMBUS\_IT\_BUF}}
\index{SMBUS\_IT\_BUF@{SMBUS\_IT\_BUF}!SMBUS Interrupt configuration definition@{SMBUS Interrupt configuration definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SMBUS\_IT\_BUF}{SMBUS\_IT\_BUF}}
{\footnotesize\ttfamily \label{group___s_m_b_u_s___interrupt__configuration__definition_ga9ef190694c2670d6365950eedb27d39b} 
\#define SMBUS\+\_\+\+IT\+\_\+\+BUF~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2efbe5d96ed0ce447a45a62e8317a68a}{I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN}}}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source_l00344}{344}} of file \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source}{stm32f4xx\+\_\+hal\+\_\+smbus.\+h}}.

\Hypertarget{group___s_m_b_u_s___interrupt__configuration__definition_ga98d070530f0389de8e45694ebb3ddee3}\index{SMBUS Interrupt configuration definition@{SMBUS Interrupt configuration definition}!SMBUS\_IT\_ERR@{SMBUS\_IT\_ERR}}
\index{SMBUS\_IT\_ERR@{SMBUS\_IT\_ERR}!SMBUS Interrupt configuration definition@{SMBUS Interrupt configuration definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SMBUS\_IT\_ERR}{SMBUS\_IT\_ERR}}
{\footnotesize\ttfamily \label{group___s_m_b_u_s___interrupt__configuration__definition_ga98d070530f0389de8e45694ebb3ddee3} 
\#define SMBUS\+\_\+\+IT\+\_\+\+ERR~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f14ae48e4609c2b3645211234cba974}{I2\+C\+\_\+\+CR2\+\_\+\+ITERREN}}}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source_l00346}{346}} of file \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source}{stm32f4xx\+\_\+hal\+\_\+smbus.\+h}}.

\Hypertarget{group___s_m_b_u_s___interrupt__configuration__definition_ga813c8b7140d79ba4ccda3b03e01e6c96}\index{SMBUS Interrupt configuration definition@{SMBUS Interrupt configuration definition}!SMBUS\_IT\_EVT@{SMBUS\_IT\_EVT}}
\index{SMBUS\_IT\_EVT@{SMBUS\_IT\_EVT}!SMBUS Interrupt configuration definition@{SMBUS Interrupt configuration definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SMBUS\_IT\_EVT}{SMBUS\_IT\_EVT}}
{\footnotesize\ttfamily \label{group___s_m_b_u_s___interrupt__configuration__definition_ga813c8b7140d79ba4ccda3b03e01e6c96} 
\#define SMBUS\+\_\+\+IT\+\_\+\+EVT~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1ebaf8173090ec469b055b98e585d2}{I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN}}}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source_l00345}{345}} of file \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source}{stm32f4xx\+\_\+hal\+\_\+smbus.\+h}}.

