// Seed: 3811960187
module module_0;
  logic id_1 = id_1 && id_1, id_2;
  always @(posedge id_1 or negedge id_2) begin : LABEL_0
    id_1 <= -1;
    id_2 <= 1'b0;
  end
endmodule
module module_1 #(
    parameter id_11 = 32'd2,
    parameter id_3  = 32'd22,
    parameter id_9  = 32'd58
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output logic [7:0] id_7;
  output wire id_6;
  output wire id_5;
  input logic [7:0] id_4;
  inout wire _id_3;
  inout wire id_2;
  inout wire id_1;
  wire [id_3 : -1] _id_9, id_10, _id_11, id_12;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  assign id_7[id_9] = id_4[id_11 :-1];
endmodule
