Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 26c20ef2fef84c8089d6e11f80e9a454 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RS232top_TB_behav xil_defaultlib.RS232top_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.rs232_test
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=10.0...]
Compiling architecture structure of entity xil_defaultlib.Clk_Gen_Clk_Gen_clk_wiz [clk_gen_clk_gen_clk_wiz_default]
Compiling architecture structure of entity xil_defaultlib.Clk_Gen [clk_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.TX_RS232 [tx_rs232_default]
Compiling architecture behavioral of entity xil_defaultlib.RX_RS232 [rx_rs232_default]
Compiling architecture behavioral of entity xil_defaultlib.ShiftRegister [shiftregister_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110100")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture structure of entity xil_defaultlib.fifo_rd_status_flags_ss [fifo_rd_status_flags_ss_default]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101010101010")(0...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture structure of entity xil_defaultlib.fifo_rd_bin_cntr [fifo_rd_bin_cntr_default]
Compiling architecture structure of entity xil_defaultlib.fifo_rd_logic [fifo_rd_logic_default]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.fifo_wr_status_flags_ss [fifo_wr_status_flags_ss_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111110011001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000010000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101010111111110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11011110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111110111111111...]
Compiling architecture structure of entity xil_defaultlib.fifo_wr_bin_cntr [fifo_wr_bin_cntr_default]
Compiling architecture structure of entity xil_defaultlib.fifo_wr_logic [fifo_wr_logic_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(ram_mode="SDP",read_wi...]
Compiling architecture structure of entity xil_defaultlib.fifo_blk_mem_gen_prim_wrapper [fifo_blk_mem_gen_prim_wrapper_de...]
Compiling architecture structure of entity xil_defaultlib.fifo_blk_mem_gen_prim_width [fifo_blk_mem_gen_prim_width_defa...]
Compiling architecture structure of entity xil_defaultlib.fifo_blk_mem_gen_generic_cstr [fifo_blk_mem_gen_generic_cstr_de...]
Compiling architecture structure of entity xil_defaultlib.fifo_blk_mem_gen_top [fifo_blk_mem_gen_top_default]
Compiling architecture structure of entity xil_defaultlib.fifo_blk_mem_gen_v8_4_2_synth [fifo_blk_mem_gen_v8_4_2_synth_de...]
Compiling architecture structure of entity xil_defaultlib.fifo_blk_mem_gen_v8_4_2 [fifo_blk_mem_gen_v8_4_2_default]
Compiling architecture structure of entity xil_defaultlib.fifo_memory [fifo_memory_default]
Compiling architecture structure of entity xil_defaultlib.fifo_fifo_generator_ramfifo [fifo_fifo_generator_ramfifo_defa...]
Compiling architecture structure of entity xil_defaultlib.fifo_fifo_generator_top [fifo_fifo_generator_top_default]
Compiling architecture structure of entity xil_defaultlib.fifo_fifo_generator_v13_2_3_synth [fifo_fifo_generator_v13_2_3_synt...]
Compiling architecture structure of entity xil_defaultlib.fifo_fifo_generator_v13_2_3 [fifo_fifo_generator_v13_2_3_defa...]
Compiling architecture structure of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture rtl of entity xil_defaultlib.RS232top [rs232top_default]
Compiling architecture testbench of entity xil_defaultlib.rs232top_tb
Built simulation snapshot RS232top_TB_behav
