// Seed: 1303218133
module module_0;
  wire id_1;
  wire id_2;
endmodule
module module_1 #(
    parameter id_15 = 32'd99,
    parameter id_9  = 32'd32
) (
    output wand id_0,
    output tri id_1,
    output tri id_2,
    output tri0 id_3,
    output tri1 id_4,
    output wire id_5,
    input wire id_6
    , id_18,
    input tri id_7,
    input tri0 id_8,
    input tri _id_9,
    input uwire id_10,
    output tri1 id_11,
    output supply1 id_12,
    output tri0 id_13,
    input wire id_14,
    input uwire _id_15,
    input wor id_16
);
  wire [-1 : { "" {  1  }  }] id_19;
  logic id_20;
  ;
  if (-1) begin : LABEL_0
    logic id_21;
    ;
  end else if (1'b0) begin : LABEL_1
    always @(id_6 - -1 or id_19) id_20 = 1;
    logic [id_15 : id_9] id_22;
  end else begin : LABEL_2
    assign id_20 = -1;
  end
  module_0 modCall_1 ();
  assign id_11 = id_16;
  always @(posedge -1'd0 || 1) id_18 = -1'd0;
endmodule
