$date
	Tue Dec 30 10:40:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_moore_1011_overlap $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ x $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ x $end
$var parameter 3 % S0 $end
$var parameter 3 & S1 $end
$var parameter 3 ' S2 $end
$var parameter 3 ( S3 $end
$var parameter 3 ) S4 $end
$var reg 3 * next_state [2:0] $end
$var reg 3 + state [2:0] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 )
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 +
b0 *
0$
1#
0"
0!
$end
#5
1"
#10
0"
0#
#15
1"
#20
b1 *
0"
1$
#25
b1 +
1"
#30
b10 *
0"
0$
#35
b0 *
b10 +
1"
#40
b11 *
0"
1$
#45
b100 *
b11 +
1"
#50
0"
#55
1!
b1 *
b100 +
1"
#60
b10 *
0"
0$
#65
0!
b0 *
b10 +
1"
#70
b11 *
0"
1$
#75
b100 *
b11 +
1"
#80
0"
#85
1!
b1 *
b100 +
1"
#90
0"
#95
0!
b1 +
1"
#100
0"
#105
1"
#110
0"
