/* Copyright (c) 2014-2016 Wind River Systems, Inc.
 *
 * The right to copy, distribute, modify or otherwise make use
 * of this software may be licensed only pursuant to the terms
 * of an applicable Wind River license agreement.
 */

/* This file has been autogenerated by cafe-type2h(1). */

#ifndef CAFE_TYPE2H_HPC_CORE2_TYPE_autogenerated_h
#define CAFE_TYPE2H_HPC_CORE2_TYPE_autogenerated_h

#include <cafe/autogenerated/cafe.type.h>

#ifdef __cplusplus
extern "C" {
#endif

#define hpc_core2_BACLEARS_VT_DEF "S[hpc.core2_BACLEARS,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BACLEARS\"]]"
#define hpc_core2_BACLEARS_VT_REF "t[hpc.core2_BACLEARS]"

#define hpc_core2_BOGUS_BR_VT_DEF "S[hpc.core2_BOGUS_BR,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BOGUS_BR\"]]"
#define hpc_core2_BOGUS_BR_VT_REF "t[hpc.core2_BOGUS_BR]"

#define hpc_core2_BR_BAC_MISSP_EXEC_VT_DEF "S[hpc.core2_BR_BAC_MISSP_EXEC,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BR_BAC_MISSP_EXEC\"]]"
#define hpc_core2_BR_BAC_MISSP_EXEC_VT_REF "t[hpc.core2_BR_BAC_MISSP_EXEC]"

#define hpc_core2_BR_CALL_EXEC_VT_DEF "S[hpc.core2_BR_CALL_EXEC,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BR_CALL_EXEC\"]]"
#define hpc_core2_BR_CALL_EXEC_VT_REF "t[hpc.core2_BR_CALL_EXEC]"

#define hpc_core2_BR_CALL_MISSP_EXEC_VT_DEF "S[hpc.core2_BR_CALL_MISSP_EXEC,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BR_CALL_MISSP_EXEC\"]]"
#define hpc_core2_BR_CALL_MISSP_EXEC_VT_REF "t[hpc.core2_BR_CALL_MISSP_EXEC]"

#define hpc_core2_BR_CND_EXEC_VT_DEF "S[hpc.core2_BR_CND_EXEC,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BR_CND_EXEC\"]]"
#define hpc_core2_BR_CND_EXEC_VT_REF "t[hpc.core2_BR_CND_EXEC]"

#define hpc_core2_BR_CND_MISSP_EXEC_VT_DEF "S[hpc.core2_BR_CND_MISSP_EXEC,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BR_CND_MISSP_EXEC\"]]"
#define hpc_core2_BR_CND_MISSP_EXEC_VT_REF "t[hpc.core2_BR_CND_MISSP_EXEC]"

#define hpc_core2_BR_IND_CALL_EXEC_VT_DEF "S[hpc.core2_BR_IND_CALL_EXEC,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BR_IND_CALL_EXEC\"]]"
#define hpc_core2_BR_IND_CALL_EXEC_VT_REF "t[hpc.core2_BR_IND_CALL_EXEC]"

#define hpc_core2_BR_IND_EXEC_VT_DEF "S[hpc.core2_BR_IND_EXEC,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BR_IND_EXEC\"]]"
#define hpc_core2_BR_IND_EXEC_VT_REF "t[hpc.core2_BR_IND_EXEC]"

#define hpc_core2_BR_IND_MISSP_EXEC_VT_DEF "S[hpc.core2_BR_IND_MISSP_EXEC,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BR_IND_MISSP_EXEC\"]]"
#define hpc_core2_BR_IND_MISSP_EXEC_VT_REF "t[hpc.core2_BR_IND_MISSP_EXEC]"

#define hpc_core2_BR_INST_DECODED_VT_DEF "S[hpc.core2_BR_INST_DECODED,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BR_INST_DECODED\"]]"
#define hpc_core2_BR_INST_DECODED_VT_REF "t[hpc.core2_BR_INST_DECODED]"

#define hpc_core2_BR_INST_EXEC_VT_DEF "S[hpc.core2_BR_INST_EXEC,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BR_INST_EXEC\"]]"
#define hpc_core2_BR_INST_EXEC_VT_REF "t[hpc.core2_BR_INST_EXEC]"

#define hpc_core2_BR_INST_RETIRED_ANY_VT_DEF "S[hpc.core2_BR_INST_RETIRED_ANY,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BR_INST_RETIRED.ANY\"]]"
#define hpc_core2_BR_INST_RETIRED_ANY_VT_REF "t[hpc.core2_BR_INST_RETIRED_ANY]"

#define hpc_core2_BR_INST_RETIRED_MISPRED_VT_DEF "S[hpc.core2_BR_INST_RETIRED_MISPRED,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BR_INST_RETIRED.MISPRED\"]]"
#define hpc_core2_BR_INST_RETIRED_MISPRED_VT_REF "t[hpc.core2_BR_INST_RETIRED_MISPRED]"

#define hpc_core2_BR_INST_RETIRED_MISPRED_NOT_TAKEN_VT_DEF "S[hpc.core2_BR_INST_RETIRED_MISPRED_NOT_TAKEN,p[event_umask,I,,2]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BR_INST_RETIRED.MISPRED_NOT_TAKEN\"]]"
#define hpc_core2_BR_INST_RETIRED_MISPRED_NOT_TAKEN_VT_REF "t[hpc.core2_BR_INST_RETIRED_MISPRED_NOT_TAKEN]"

#define hpc_core2_BR_INST_RETIRED_MISPRED_TAKEN_VT_DEF "S[hpc.core2_BR_INST_RETIRED_MISPRED_TAKEN,p[event_umask,I,,8]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BR_INST_RETIRED.MISPRED_TAKEN\"]]"
#define hpc_core2_BR_INST_RETIRED_MISPRED_TAKEN_VT_REF "t[hpc.core2_BR_INST_RETIRED_MISPRED_TAKEN]"

#define hpc_core2_BR_INST_RETIRED_PRED_NOT_TAKEN_VT_DEF "S[hpc.core2_BR_INST_RETIRED_PRED_NOT_TAKEN,p[event_umask,I,,1]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BR_INST_RETIRED.PRED_NOT_TAKEN\"]]"
#define hpc_core2_BR_INST_RETIRED_PRED_NOT_TAKEN_VT_REF "t[hpc.core2_BR_INST_RETIRED_PRED_NOT_TAKEN]"

#define hpc_core2_BR_INST_RETIRED_PRED_TAKEN_VT_DEF "S[hpc.core2_BR_INST_RETIRED_PRED_TAKEN,p[event_umask,I,,4]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BR_INST_RETIRED.PRED_TAKEN\"]]"
#define hpc_core2_BR_INST_RETIRED_PRED_TAKEN_VT_REF "t[hpc.core2_BR_INST_RETIRED_PRED_TAKEN]"

#define hpc_core2_BR_INST_RETIRED_TAKEN_VT_DEF "S[hpc.core2_BR_INST_RETIRED_TAKEN,p[event_umask,I,,12]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BR_INST_RETIRED.TAKEN\"]]"
#define hpc_core2_BR_INST_RETIRED_TAKEN_VT_REF "t[hpc.core2_BR_INST_RETIRED_TAKEN]"

#define hpc_core2_BR_MISSP_EXEC_VT_DEF "S[hpc.core2_BR_MISSP_EXEC,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BR_MISSP_EXEC\"]]"
#define hpc_core2_BR_MISSP_EXEC_VT_REF "t[hpc.core2_BR_MISSP_EXEC]"

#define hpc_core2_BR_RET_BAC_MISSP_EXEC_VT_DEF "S[hpc.core2_BR_RET_BAC_MISSP_EXEC,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BR_RET_BAC_MISSP_EXEC\"]]"
#define hpc_core2_BR_RET_BAC_MISSP_EXEC_VT_REF "t[hpc.core2_BR_RET_BAC_MISSP_EXEC]"

#define hpc_core2_BR_RET_EXEC_VT_DEF "S[hpc.core2_BR_RET_EXEC,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BR_RET_EXEC\"]]"
#define hpc_core2_BR_RET_EXEC_VT_REF "t[hpc.core2_BR_RET_EXEC]"

#define hpc_core2_BR_RET_MISSP_EXEC_VT_DEF "S[hpc.core2_BR_RET_MISSP_EXEC,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BR_RET_MISSP_EXEC\"]]"
#define hpc_core2_BR_RET_MISSP_EXEC_VT_REF "t[hpc.core2_BR_RET_MISSP_EXEC]"

#define hpc_core2_BR_TKN_BUBBLE_1_VT_DEF "S[hpc.core2_BR_TKN_BUBBLE_1,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BR_TKN_BUBBLE_1\"]]"
#define hpc_core2_BR_TKN_BUBBLE_1_VT_REF "t[hpc.core2_BR_TKN_BUBBLE_1]"

#define hpc_core2_BR_TKN_BUBBLE_2_VT_DEF "S[hpc.core2_BR_TKN_BUBBLE_2,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BR_TKN_BUBBLE_2\"]]"
#define hpc_core2_BR_TKN_BUBBLE_2_VT_REF "t[hpc.core2_BR_TKN_BUBBLE_2]"

#define hpc_core2_BUSQ_EMPTY_VT_DEF "S[hpc.core2_BUSQ_EMPTY,p[event_umask,I,,49152]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BUSQ_EMPTY\"]]"
#define hpc_core2_BUSQ_EMPTY_VT_REF "t[hpc.core2_BUSQ_EMPTY]"

#define hpc_core2_BUS_BNR_DRV_VT_DEF "S[hpc.core2_BUS_BNR_DRV,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BUS_BNR_DRV\"]]"
#define hpc_core2_BUS_BNR_DRV_VT_REF "t[hpc.core2_BUS_BNR_DRV]"

#define hpc_core2_BUS_DATA_RCV_VT_DEF "S[hpc.core2_BUS_DATA_RCV,p[event_umask,I,,49152]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BUS_DATA_RCV\"]]"
#define hpc_core2_BUS_DATA_RCV_VT_REF "t[hpc.core2_BUS_DATA_RCV]"

#define hpc_core2_BUS_DRDY_CLOCKS_VT_DEF "S[hpc.core2_BUS_DRDY_CLOCKS,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BUS_DRDY_CLOCKS\"]]"
#define hpc_core2_BUS_DRDY_CLOCKS_VT_REF "t[hpc.core2_BUS_DRDY_CLOCKS]"

#define hpc_core2_BUS_HITM_DRV_VT_DEF "S[hpc.core2_BUS_HITM_DRV,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BUS_HITM_DRV\"]]"
#define hpc_core2_BUS_HITM_DRV_VT_REF "t[hpc.core2_BUS_HITM_DRV]"

#define hpc_core2_BUS_HIT_DRV_VT_DEF "S[hpc.core2_BUS_HIT_DRV,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BUS_HIT_DRV\"]]"
#define hpc_core2_BUS_HIT_DRV_VT_REF "t[hpc.core2_BUS_HIT_DRV]"

#define hpc_core2_BUS_IO_WAIT_VT_DEF "S[hpc.core2_BUS_IO_WAIT,p[event_umask,I,,49152]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BUS_IO_WAIT\"]]"
#define hpc_core2_BUS_IO_WAIT_VT_REF "t[hpc.core2_BUS_IO_WAIT]"

#define hpc_core2_BUS_LOCK_CLOCKS_VT_DEF "S[hpc.core2_BUS_LOCK_CLOCKS,p[event_umask,I,,49152]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BUS_LOCK_CLOCKS\"]]"
#define hpc_core2_BUS_LOCK_CLOCKS_VT_REF "t[hpc.core2_BUS_LOCK_CLOCKS]"

#define hpc_core2_BUS_REQUEST_OUTSTANDING_VT_DEF "S[hpc.core2_BUS_REQUEST_OUTSTANDING,p[event_umask,I,,49152]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BUS_REQUEST_OUTSTANDING\"]]"
#define hpc_core2_BUS_REQUEST_OUTSTANDING_VT_REF "t[hpc.core2_BUS_REQUEST_OUTSTANDING]"

#define hpc_core2_BUS_TRANS_ANY_VT_DEF "S[hpc.core2_BUS_TRANS_ANY,p[event_umask,I,,49152]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BUS_TRANS_ANY\"]]"
#define hpc_core2_BUS_TRANS_ANY_VT_REF "t[hpc.core2_BUS_TRANS_ANY]"

#define hpc_core2_BUS_TRANS_BRD_VT_DEF "S[hpc.core2_BUS_TRANS_BRD,p[event_umask,I,,49152]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BUS_TRANS_BRD\"]]"
#define hpc_core2_BUS_TRANS_BRD_VT_REF "t[hpc.core2_BUS_TRANS_BRD]"

#define hpc_core2_BUS_TRANS_BURST_VT_DEF "S[hpc.core2_BUS_TRANS_BURST,p[event_umask,I,,49152]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BUS_TRANS_BURST\"]]"
#define hpc_core2_BUS_TRANS_BURST_VT_REF "t[hpc.core2_BUS_TRANS_BURST]"

#define hpc_core2_BUS_TRANS_DEF_VT_DEF "S[hpc.core2_BUS_TRANS_DEF,p[event_umask,I,,49152]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BUS_TRANS_DEF\"]]"
#define hpc_core2_BUS_TRANS_DEF_VT_REF "t[hpc.core2_BUS_TRANS_DEF]"

#define hpc_core2_BUS_TRANS_IFETCH_VT_DEF "S[hpc.core2_BUS_TRANS_IFETCH,p[event_umask,I,,49152]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BUS_TRANS_IFETCH\"]]"
#define hpc_core2_BUS_TRANS_IFETCH_VT_REF "t[hpc.core2_BUS_TRANS_IFETCH]"

#define hpc_core2_BUS_TRANS_INVAL_VT_DEF "S[hpc.core2_BUS_TRANS_INVAL,p[event_umask,I,,49152]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BUS_TRANS_INVAL\"]]"
#define hpc_core2_BUS_TRANS_INVAL_VT_REF "t[hpc.core2_BUS_TRANS_INVAL]"

#define hpc_core2_BUS_TRANS_IO_VT_DEF "S[hpc.core2_BUS_TRANS_IO,p[event_umask,I,,49152]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BUS_TRANS_IO\"]]"
#define hpc_core2_BUS_TRANS_IO_VT_REF "t[hpc.core2_BUS_TRANS_IO]"

#define hpc_core2_BUS_TRANS_MEM_VT_DEF "S[hpc.core2_BUS_TRANS_MEM,p[event_umask,I,,49152]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BUS_TRANS_MEM\"]]"
#define hpc_core2_BUS_TRANS_MEM_VT_REF "t[hpc.core2_BUS_TRANS_MEM]"

#define hpc_core2_BUS_TRANS_P_VT_DEF "S[hpc.core2_BUS_TRANS_P,p[event_umask,I,,49152]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BUS_TRANS_P\"]]"
#define hpc_core2_BUS_TRANS_P_VT_REF "t[hpc.core2_BUS_TRANS_P]"

#define hpc_core2_BUS_TRANS_PWR_VT_DEF "S[hpc.core2_BUS_TRANS_PWR,p[event_umask,I,,49152]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BUS_TRANS_PWR\"]]"
#define hpc_core2_BUS_TRANS_PWR_VT_REF "t[hpc.core2_BUS_TRANS_PWR]"

#define hpc_core2_BUS_TRANS_RFO_VT_DEF "S[hpc.core2_BUS_TRANS_RFO,p[event_umask,I,,49152]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BUS_TRANS_RFO\"]]"
#define hpc_core2_BUS_TRANS_RFO_VT_REF "t[hpc.core2_BUS_TRANS_RFO]"

#define hpc_core2_BUS_TRANS_WB_VT_DEF "S[hpc.core2_BUS_TRANS_WB,p[event_umask,I,,49152]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BUS_TRANS_WB\"]]"
#define hpc_core2_BUS_TRANS_WB_VT_REF "t[hpc.core2_BUS_TRANS_WB]"

#define hpc_core2_CMP_SNOOP_VT_DEF "S[hpc.core2_CMP_SNOOP,p[event_umask,I,,49664]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"CMP_SNOOP\"]]"
#define hpc_core2_CMP_SNOOP_VT_REF "t[hpc.core2_CMP_SNOOP]"

#define hpc_core2_CPU_CLK_UNHALTED_BUS_VT_DEF "S[hpc.core2_CPU_CLK_UNHALTED_BUS,p[event_umask,I,,1]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"CPU_CLK_UNHALTED.BUS\"]]"
#define hpc_core2_CPU_CLK_UNHALTED_BUS_VT_REF "t[hpc.core2_CPU_CLK_UNHALTED_BUS]"

#define hpc_core2_CPU_CLK_UNHALTED_CORE_P_VT_DEF "S[hpc.core2_CPU_CLK_UNHALTED_CORE_P,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"CPU_CLK_UNHALTED.CORE_P\"]]"
#define hpc_core2_CPU_CLK_UNHALTED_CORE_P_VT_REF "t[hpc.core2_CPU_CLK_UNHALTED_CORE_P]"

#define hpc_core2_CPU_CLK_UNHALTED_NO_OTHER_VT_DEF "S[hpc.core2_CPU_CLK_UNHALTED_NO_OTHER,p[event_umask,I,,2]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"CPU_CLK_UNHALTED.NO_OTHER\"]]"
#define hpc_core2_CPU_CLK_UNHALTED_NO_OTHER_VT_REF "t[hpc.core2_CPU_CLK_UNHALTED_NO_OTHER]"

#define hpc_core2_CYCLES_DIV_BUSY_VT_DEF "S[hpc.core2_CYCLES_DIV_BUSY,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"CYCLES_DIV_BUSY\"]]"
#define hpc_core2_CYCLES_DIV_BUSY_VT_REF "t[hpc.core2_CYCLES_DIV_BUSY]"

#define hpc_core2_CYCLES_INT_MASKED_VT_DEF "S[hpc.core2_CYCLES_INT_MASKED,p[event_umask,I,,1]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"CYCLES_INT_MASKED\"]]"
#define hpc_core2_CYCLES_INT_MASKED_VT_REF "t[hpc.core2_CYCLES_INT_MASKED]"

#define hpc_core2_CYCLES_INT_PENDING_AND_MASKED_VT_DEF "S[hpc.core2_CYCLES_INT_PENDING_AND_MASKED,p[event_umask,I,,2]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"CYCLES_INT_PENDING_AND_MASKED\"]]"
#define hpc_core2_CYCLES_INT_PENDING_AND_MASKED_VT_REF "t[hpc.core2_CYCLES_INT_PENDING_AND_MASKED]"

#define hpc_core2_CYCLES_L1I_MEM_STALLED_VT_DEF "S[hpc.core2_CYCLES_L1I_MEM_STALLED,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"CYCLES_L1I_MEM_STALLED\"]]"
#define hpc_core2_CYCLES_L1I_MEM_STALLED_VT_REF "t[hpc.core2_CYCLES_L1I_MEM_STALLED]"

#define hpc_core2_DELAYED_BYPASS_FP_VT_DEF "S[hpc.core2_DELAYED_BYPASS_FP,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DELAYED_BYPASS.FP\"]]"
#define hpc_core2_DELAYED_BYPASS_FP_VT_REF "t[hpc.core2_DELAYED_BYPASS_FP]"

#define hpc_core2_DELAYED_BYPASS_LOAD_VT_DEF "S[hpc.core2_DELAYED_BYPASS_LOAD,p[event_umask,I,,2]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DELAYED_BYPASS.LOAD\"]]"
#define hpc_core2_DELAYED_BYPASS_LOAD_VT_REF "t[hpc.core2_DELAYED_BYPASS_LOAD]"

#define hpc_core2_DELAYED_BYPASS_SIMD_VT_DEF "S[hpc.core2_DELAYED_BYPASS_SIMD,p[event_umask,I,,1]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DELAYED_BYPASS.SIMD\"]]"
#define hpc_core2_DELAYED_BYPASS_SIMD_VT_REF "t[hpc.core2_DELAYED_BYPASS_SIMD]"

#define hpc_core2_DIV_VT_DEF "S[hpc.core2_DIV,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DIV\"]]"
#define hpc_core2_DIV_VT_REF "t[hpc.core2_DIV]"

#define hpc_core2_DTLB_MISSES_ANY_VT_DEF "S[hpc.core2_DTLB_MISSES_ANY,p[event_umask,I,,1]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DTLB_MISSES.ANY\"]]"
#define hpc_core2_DTLB_MISSES_ANY_VT_REF "t[hpc.core2_DTLB_MISSES_ANY]"

#define hpc_core2_DTLB_MISSES_L0_MISS_LD_VT_DEF "S[hpc.core2_DTLB_MISSES_L0_MISS_LD,p[event_umask,I,,4]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DTLB_MISSES.L0_MISS_LD\"]]"
#define hpc_core2_DTLB_MISSES_L0_MISS_LD_VT_REF "t[hpc.core2_DTLB_MISSES_L0_MISS_LD]"

#define hpc_core2_DTLB_MISSES_MISS_LD_VT_DEF "S[hpc.core2_DTLB_MISSES_MISS_LD,p[event_umask,I,,2]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DTLB_MISSES.MISS_LD\"]]"
#define hpc_core2_DTLB_MISSES_MISS_LD_VT_REF "t[hpc.core2_DTLB_MISSES_MISS_LD]"

#define hpc_core2_DTLB_MISSES_MISS_ST_VT_DEF "S[hpc.core2_DTLB_MISSES_MISS_ST,p[event_umask,I,,8]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DTLB_MISSES.MISS_ST\"]]"
#define hpc_core2_DTLB_MISSES_MISS_ST_VT_REF "t[hpc.core2_DTLB_MISSES_MISS_ST]"

#define hpc_core2_EIST_TRANS_VT_DEF "S[hpc.core2_EIST_TRANS,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"EIST_TRANS\"]]"
#define hpc_core2_EIST_TRANS_VT_REF "t[hpc.core2_EIST_TRANS]"

#define hpc_core2_ESP_ADDITIONS_VT_DEF "S[hpc.core2_ESP_ADDITIONS,p[event_umask,I,,2]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ESP.ADDITIONS\"]]"
#define hpc_core2_ESP_ADDITIONS_VT_REF "t[hpc.core2_ESP_ADDITIONS]"

#define hpc_core2_ESP_SYNCH_VT_DEF "S[hpc.core2_ESP_SYNCH,p[event_umask,I,,1]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ESP.SYNCH\"]]"
#define hpc_core2_ESP_SYNCH_VT_REF "t[hpc.core2_ESP_SYNCH]"

#define hpc_core2_EXT_SNOOP_VT_DEF "S[hpc.core2_EXT_SNOOP,p[event_umask,I,,2048]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"EXT_SNOOP\"]]"
#define hpc_core2_EXT_SNOOP_VT_REF "t[hpc.core2_EXT_SNOOP]"

#define hpc_core2_FP_ASSIST_VT_DEF "S[hpc.core2_FP_ASSIST,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"FP_ASSIST\"]]"
#define hpc_core2_FP_ASSIST_VT_REF "t[hpc.core2_FP_ASSIST]"

#define hpc_core2_FP_COMP_OPS_EXE_VT_DEF "S[hpc.core2_FP_COMP_OPS_EXE,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"FP_COMP_OPS_EXE\"]]"
#define hpc_core2_FP_COMP_OPS_EXE_VT_REF "t[hpc.core2_FP_COMP_OPS_EXE]"

#define hpc_core2_FP_MMX_TRANS_TO_FP_VT_DEF "S[hpc.core2_FP_MMX_TRANS_TO_FP,p[event_umask,I,,2]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"FP_MMX_TRANS_TO_FP\"]]"
#define hpc_core2_FP_MMX_TRANS_TO_FP_VT_REF "t[hpc.core2_FP_MMX_TRANS_TO_FP]"

#define hpc_core2_FP_MMX_TRANS_TO_MMX_VT_DEF "S[hpc.core2_FP_MMX_TRANS_TO_MMX,p[event_umask,I,,1]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"FP_MMX_TRANS_TO_MMX\"]]"
#define hpc_core2_FP_MMX_TRANS_TO_MMX_VT_REF "t[hpc.core2_FP_MMX_TRANS_TO_MMX]"

#define hpc_core2_HW_INT_RCV_VT_DEF "S[hpc.core2_HW_INT_RCV,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"HW_INT_RCV\"]]"
#define hpc_core2_HW_INT_RCV_VT_REF "t[hpc.core2_HW_INT_RCV]"

#define hpc_core2_IDLE_DURING_DIV_VT_DEF "S[hpc.core2_IDLE_DURING_DIV,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"IDLE_DURING_DIV\"]]"
#define hpc_core2_IDLE_DURING_DIV_VT_REF "t[hpc.core2_IDLE_DURING_DIV]"

#define hpc_core2_ILD_STALL_VT_DEF "S[hpc.core2_ILD_STALL,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ILD_STALL\"]]"
#define hpc_core2_ILD_STALL_VT_REF "t[hpc.core2_ILD_STALL]"

#define hpc_core2_INST_QUEUE_FULL_VT_DEF "S[hpc.core2_INST_QUEUE_FULL,p[event_umask,I,,2]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"INST_QUEUE.FULL\"]]"
#define hpc_core2_INST_QUEUE_FULL_VT_REF "t[hpc.core2_INST_QUEUE_FULL]"

#define hpc_core2_INST_RETIRED_ANY_P_VT_DEF "S[hpc.core2_INST_RETIRED_ANY_P,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"INST_RETIRED.ANY_P\"]]"
#define hpc_core2_INST_RETIRED_ANY_P_VT_REF "t[hpc.core2_INST_RETIRED_ANY_P]"

#define hpc_core2_INST_RETIRED_LOADS_VT_DEF "S[hpc.core2_INST_RETIRED_LOADS,p[event_umask,I,,1]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"INST_RETIRED.LOADS\"]]"
#define hpc_core2_INST_RETIRED_LOADS_VT_REF "t[hpc.core2_INST_RETIRED_LOADS]"

#define hpc_core2_INST_RETIRED_OTHER_VT_DEF "S[hpc.core2_INST_RETIRED_OTHER,p[event_umask,I,,4]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"INST_RETIRED.OTHER\"]]"
#define hpc_core2_INST_RETIRED_OTHER_VT_REF "t[hpc.core2_INST_RETIRED_OTHER]"

#define hpc_core2_INST_RETIRED_STORES_VT_DEF "S[hpc.core2_INST_RETIRED_STORES,p[event_umask,I,,2]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"INST_RETIRED.STORES\"]]"
#define hpc_core2_INST_RETIRED_STORES_VT_REF "t[hpc.core2_INST_RETIRED_STORES]"

#define hpc_core2_ITLB_FLUSH_VT_DEF "S[hpc.core2_ITLB_FLUSH,p[event_umask,I,,64]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ITLB.FLUSH\"]]"
#define hpc_core2_ITLB_FLUSH_VT_REF "t[hpc.core2_ITLB_FLUSH]"

#define hpc_core2_ITLB_LARGE_MISS_VT_DEF "S[hpc.core2_ITLB_LARGE_MISS,p[event_umask,I,,16]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ITLB.LARGE_MISS\"]]"
#define hpc_core2_ITLB_LARGE_MISS_VT_REF "t[hpc.core2_ITLB_LARGE_MISS]"

#define hpc_core2_ITLB_MISSES_VT_DEF "S[hpc.core2_ITLB_MISSES,p[event_umask,I,,18]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ITLB.MISSES\"]]"
#define hpc_core2_ITLB_MISSES_VT_REF "t[hpc.core2_ITLB_MISSES]"

#define hpc_core2_ITLB_MISS_RETIRED_VT_DEF "S[hpc.core2_ITLB_MISS_RETIRED,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ITLB_MISS_RETIRED\"]]"
#define hpc_core2_ITLB_MISS_RETIRED_VT_REF "t[hpc.core2_ITLB_MISS_RETIRED]"

#define hpc_core2_ITLB_SMALL_MISS_VT_DEF "S[hpc.core2_ITLB_SMALL_MISS,p[event_umask,I,,2]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ITLB.SMALL_MISS\"]]"
#define hpc_core2_ITLB_SMALL_MISS_VT_REF "t[hpc.core2_ITLB_SMALL_MISS]"

#define hpc_core2_L1D_ALL_CACHE_REF_VT_DEF "S[hpc.core2_L1D_ALL_CACHE_REF,p[event_umask,I,,2]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L1D_ALL_CACHE_REF\"]]"
#define hpc_core2_L1D_ALL_CACHE_REF_VT_REF "t[hpc.core2_L1D_ALL_CACHE_REF]"

#define hpc_core2_L1D_ALL_REF_VT_DEF "S[hpc.core2_L1D_ALL_REF,p[event_umask,I,,1]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L1D_ALL_REF\"]]"
#define hpc_core2_L1D_ALL_REF_VT_REF "t[hpc.core2_L1D_ALL_REF]"

#define hpc_core2_L1D_CACHE_LD_VT_DEF "S[hpc.core2_L1D_CACHE_LD,p[event_umask,I,,3840]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L1D_CACHE_LD\"]]"
#define hpc_core2_L1D_CACHE_LD_VT_REF "t[hpc.core2_L1D_CACHE_LD]"

#define hpc_core2_L1D_CACHE_LOCK_VT_DEF "S[hpc.core2_L1D_CACHE_LOCK,p[event_umask,I,,3840]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L1D_CACHE_LOCK\"]]"
#define hpc_core2_L1D_CACHE_LOCK_VT_REF "t[hpc.core2_L1D_CACHE_LOCK]"

#define hpc_core2_L1D_CACHE_LOCK_DURATION_VT_DEF "S[hpc.core2_L1D_CACHE_LOCK_DURATION,p[event_umask,I,,16]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L1D_CACHE_LOCK_DURATION\"]]"
#define hpc_core2_L1D_CACHE_LOCK_DURATION_VT_REF "t[hpc.core2_L1D_CACHE_LOCK_DURATION]"

#define hpc_core2_L1D_CACHE_ST_VT_DEF "S[hpc.core2_L1D_CACHE_ST,p[event_umask,I,,3840]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L1D_CACHE_ST\"]]"
#define hpc_core2_L1D_CACHE_ST_VT_REF "t[hpc.core2_L1D_CACHE_ST]"

#define hpc_core2_L1D_M_EVICT_VT_DEF "S[hpc.core2_L1D_M_EVICT,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L1D_M_EVICT\"]]"
#define hpc_core2_L1D_M_EVICT_VT_REF "t[hpc.core2_L1D_M_EVICT]"

#define hpc_core2_L1D_M_REPL_VT_DEF "S[hpc.core2_L1D_M_REPL,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L1D_M_REPL\"]]"
#define hpc_core2_L1D_M_REPL_VT_REF "t[hpc.core2_L1D_M_REPL]"

#define hpc_core2_L1D_PEND_MISS_VT_DEF "S[hpc.core2_L1D_PEND_MISS,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L1D_PEND_MISS\"]]"
#define hpc_core2_L1D_PEND_MISS_VT_REF "t[hpc.core2_L1D_PEND_MISS]"

#define hpc_core2_L1D_PREFETCH_REQUESTS_VT_DEF "S[hpc.core2_L1D_PREFETCH_REQUESTS,p[event_umask,I,,16]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L1D_PREFETCH.REQUESTS\"]]"
#define hpc_core2_L1D_PREFETCH_REQUESTS_VT_REF "t[hpc.core2_L1D_PREFETCH_REQUESTS]"

#define hpc_core2_L1D_REPL_VT_DEF "S[hpc.core2_L1D_REPL,p[event_umask,I,,15]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L1D_REPL\"]]"
#define hpc_core2_L1D_REPL_VT_REF "t[hpc.core2_L1D_REPL]"

#define hpc_core2_L1D_SPLIT_LOADS_VT_DEF "S[hpc.core2_L1D_SPLIT_LOADS,p[event_umask,I,,1]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L1D_SPLIT.LOADS\"]]"
#define hpc_core2_L1D_SPLIT_LOADS_VT_REF "t[hpc.core2_L1D_SPLIT_LOADS]"

#define hpc_core2_L1D_SPLIT_STORES_VT_DEF "S[hpc.core2_L1D_SPLIT_STORES,p[event_umask,I,,2]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L1D_SPLIT.STORES\"]]"
#define hpc_core2_L1D_SPLIT_STORES_VT_REF "t[hpc.core2_L1D_SPLIT_STORES]"

#define hpc_core2_L1I_MISSES_VT_DEF "S[hpc.core2_L1I_MISSES,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L1I_MISSES\"]]"
#define hpc_core2_L1I_MISSES_VT_REF "t[hpc.core2_L1I_MISSES]"

#define hpc_core2_L1I_READS_VT_DEF "S[hpc.core2_L1I_READS,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L1I_READS\"]]"
#define hpc_core2_L1I_READS_VT_REF "t[hpc.core2_L1I_READS]"

#define hpc_core2_L2_ADS_VT_DEF "S[hpc.core2_L2_ADS,p[event_umask,I,,49152]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2_ADS\"]]"
#define hpc_core2_L2_ADS_VT_REF "t[hpc.core2_L2_ADS]"

#define hpc_core2_L2_DBUS_BUSY_RD_VT_DEF "S[hpc.core2_L2_DBUS_BUSY_RD,p[event_umask,I,,49152]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2_DBUS_BUSY_RD\"]]"
#define hpc_core2_L2_DBUS_BUSY_RD_VT_REF "t[hpc.core2_L2_DBUS_BUSY_RD]"

#define hpc_core2_L2_IFETCH_VT_DEF "S[hpc.core2_L2_IFETCH,p[event_umask,I,,52992]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2_IFETCH\"]]"
#define hpc_core2_L2_IFETCH_VT_REF "t[hpc.core2_L2_IFETCH]"

#define hpc_core2_L2_LD_VT_DEF "S[hpc.core2_L2_LD,p[event_umask,I,,65280]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2_LD\"]]"
#define hpc_core2_L2_LD_VT_REF "t[hpc.core2_L2_LD]"

#define hpc_core2_L2_LINES_IN_VT_DEF "S[hpc.core2_L2_LINES_IN,p[event_umask,I,,61440]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2_LINES_IN\"]]"
#define hpc_core2_L2_LINES_IN_VT_REF "t[hpc.core2_L2_LINES_IN]"

#define hpc_core2_L2_LINES_OUT_VT_DEF "S[hpc.core2_L2_LINES_OUT,p[event_umask,I,,61440]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2_LINES_OUT\"]]"
#define hpc_core2_L2_LINES_OUT_VT_REF "t[hpc.core2_L2_LINES_OUT]"

#define hpc_core2_L2_LOCK_VT_DEF "S[hpc.core2_L2_LOCK,p[event_umask,I,,52992]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2_LOCK\"]]"
#define hpc_core2_L2_LOCK_VT_REF "t[hpc.core2_L2_LOCK]"

#define hpc_core2_L2_M_LINES_IN_VT_DEF "S[hpc.core2_L2_M_LINES_IN,p[event_umask,I,,49152]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2_M_LINES_IN\"]]"
#define hpc_core2_L2_M_LINES_IN_VT_REF "t[hpc.core2_L2_M_LINES_IN]"

#define hpc_core2_L2_M_LINES_OUT_VT_DEF "S[hpc.core2_L2_M_LINES_OUT,p[event_umask,I,,61440]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2_M_LINES_OUT\"]]"
#define hpc_core2_L2_M_LINES_OUT_VT_REF "t[hpc.core2_L2_M_LINES_OUT]"

#define hpc_core2_L2_NO_REQ_VT_DEF "S[hpc.core2_L2_NO_REQ,p[event_umask,I,,49152]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2_NO_REQ\"]]"
#define hpc_core2_L2_NO_REQ_VT_REF "t[hpc.core2_L2_NO_REQ]"

#define hpc_core2_L2_REJECT_BUSQ_VT_DEF "S[hpc.core2_L2_REJECT_BUSQ,p[event_umask,I,,65280]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2_REJECT_BUSQ\"]]"
#define hpc_core2_L2_REJECT_BUSQ_VT_REF "t[hpc.core2_L2_REJECT_BUSQ]"

#define hpc_core2_L2_RQSTS_VT_DEF "S[hpc.core2_L2_RQSTS,p[event_umask,I,,65280]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2_RQSTS\"]]"
#define hpc_core2_L2_RQSTS_VT_REF "t[hpc.core2_L2_RQSTS]"

#define hpc_core2_L2_RQSTS_SELF_DEMAND_I_STATE_VT_DEF "S[hpc.core2_L2_RQSTS_SELF_DEMAND_I_STATE,p[event_umask,I,,65]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2_RQSTS.SELF.DEMAND.I_STATE\"]]"
#define hpc_core2_L2_RQSTS_SELF_DEMAND_I_STATE_VT_REF "t[hpc.core2_L2_RQSTS_SELF_DEMAND_I_STATE]"

#define hpc_core2_L2_RQSTS_SELF_DEMAND_MESI_VT_DEF "S[hpc.core2_L2_RQSTS_SELF_DEMAND_MESI,p[event_umask,I,,79]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2_RQSTS.SELF.DEMAND.MESI\"]]"
#define hpc_core2_L2_RQSTS_SELF_DEMAND_MESI_VT_REF "t[hpc.core2_L2_RQSTS_SELF_DEMAND_MESI]"

#define hpc_core2_L2_ST_VT_DEF "S[hpc.core2_L2_ST,p[event_umask,I,,52992]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2_ST\"]]"
#define hpc_core2_L2_ST_VT_REF "t[hpc.core2_L2_ST]"

#define hpc_core2_LOAD_BLOCK_L1D_VT_DEF "S[hpc.core2_LOAD_BLOCK_L1D,p[event_umask,I,,32]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"LOAD_BLOCK.L1D\"]]"
#define hpc_core2_LOAD_BLOCK_L1D_VT_REF "t[hpc.core2_LOAD_BLOCK_L1D]"

#define hpc_core2_LOAD_BLOCK_OVERLAP_STORE_VT_DEF "S[hpc.core2_LOAD_BLOCK_OVERLAP_STORE,p[event_umask,I,,8]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"LOAD_BLOCK.OVERLAP_STORE\"]]"
#define hpc_core2_LOAD_BLOCK_OVERLAP_STORE_VT_REF "t[hpc.core2_LOAD_BLOCK_OVERLAP_STORE]"

#define hpc_core2_LOAD_BLOCK_STA_VT_DEF "S[hpc.core2_LOAD_BLOCK_STA,p[event_umask,I,,2]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"LOAD_BLOCK.STA\"]]"
#define hpc_core2_LOAD_BLOCK_STA_VT_REF "t[hpc.core2_LOAD_BLOCK_STA]"

#define hpc_core2_LOAD_BLOCK_STD_VT_DEF "S[hpc.core2_LOAD_BLOCK_STD,p[event_umask,I,,4]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"LOAD_BLOCK.STD\"]]"
#define hpc_core2_LOAD_BLOCK_STD_VT_REF "t[hpc.core2_LOAD_BLOCK_STD]"

#define hpc_core2_LOAD_BLOCK_UNTIL_RETIRE_VT_DEF "S[hpc.core2_LOAD_BLOCK_UNTIL_RETIRE,p[event_umask,I,,16]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"LOAD_BLOCK.UNTIL_RETIRE\"]]"
#define hpc_core2_LOAD_BLOCK_UNTIL_RETIRE_VT_REF "t[hpc.core2_LOAD_BLOCK_UNTIL_RETIRE]"

#define hpc_core2_LOAD_HIT_PRE_VT_DEF "S[hpc.core2_LOAD_HIT_PRE,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"LOAD_HIT_PRE\"]]"
#define hpc_core2_LOAD_HIT_PRE_VT_REF "t[hpc.core2_LOAD_HIT_PRE]"

#define hpc_core2_MACHINE_NUKES_MEM_ORDER_VT_DEF "S[hpc.core2_MACHINE_NUKES_MEM_ORDER,p[event_umask,I,,4]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"MACHINE_NUKES.MEM_ORDER\"]]"
#define hpc_core2_MACHINE_NUKES_MEM_ORDER_VT_REF "t[hpc.core2_MACHINE_NUKES_MEM_ORDER]"

#define hpc_core2_MACHINE_NUKES_SMC_VT_DEF "S[hpc.core2_MACHINE_NUKES_SMC,p[event_umask,I,,1]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"MACHINE_NUKES.SMC\"]]"
#define hpc_core2_MACHINE_NUKES_SMC_VT_REF "t[hpc.core2_MACHINE_NUKES_SMC]"

#define hpc_core2_MACRO_INSTS_CISC_DECODED_VT_DEF "S[hpc.core2_MACRO_INSTS_CISC_DECODED,p[event_umask,I,,8]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"MACRO_INSTS.CISC_DECODED\"]]"
#define hpc_core2_MACRO_INSTS_CISC_DECODED_VT_REF "t[hpc.core2_MACRO_INSTS_CISC_DECODED]"

#define hpc_core2_MACRO_INSTS_DECODED_VT_DEF "S[hpc.core2_MACRO_INSTS_DECODED,p[event_umask,I,,1]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"MACRO_INSTS.DECODED\"]]"
#define hpc_core2_MACRO_INSTS_DECODED_VT_REF "t[hpc.core2_MACRO_INSTS_DECODED]"

#define hpc_core2_MEMORY_DISAMBIGUATION_RESET_VT_DEF "S[hpc.core2_MEMORY_DISAMBIGUATION_RESET,p[event_umask,I,,1]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"MEMORY_DISAMBIGUATION.RESET\"]]"
#define hpc_core2_MEMORY_DISAMBIGUATION_RESET_VT_REF "t[hpc.core2_MEMORY_DISAMBIGUATION_RESET]"

#define hpc_core2_MEMORY_DISAMBIGUATION_SUCCESS_VT_DEF "S[hpc.core2_MEMORY_DISAMBIGUATION_SUCCESS,p[event_umask,I,,2]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"MEMORY_DISAMBIGUATION.SUCCESS\"]]"
#define hpc_core2_MEMORY_DISAMBIGUATION_SUCCESS_VT_REF "t[hpc.core2_MEMORY_DISAMBIGUATION_SUCCESS]"

#define hpc_core2_MEM_LOAD_RETIRED_DTLB_MISS_VT_DEF "S[hpc.core2_MEM_LOAD_RETIRED_DTLB_MISS,p[event_umask,I,,16]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"MEM_LOAD_RETIRED.DTLB_MISS\"]]"
#define hpc_core2_MEM_LOAD_RETIRED_DTLB_MISS_VT_REF "t[hpc.core2_MEM_LOAD_RETIRED_DTLB_MISS]"

#define hpc_core2_MEM_LOAD_RETIRED_L1D_LINE_MISS_VT_DEF "S[hpc.core2_MEM_LOAD_RETIRED_L1D_LINE_MISS,p[event_umask,I,,2]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"MEM_LOAD_RETIRED.L1D_LINE_MISS\"]]"
#define hpc_core2_MEM_LOAD_RETIRED_L1D_LINE_MISS_VT_REF "t[hpc.core2_MEM_LOAD_RETIRED_L1D_LINE_MISS]"

#define hpc_core2_MEM_LOAD_RETIRED_L1D_MISS_VT_DEF "S[hpc.core2_MEM_LOAD_RETIRED_L1D_MISS,p[event_umask,I,,1]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"MEM_LOAD_RETIRED.L1D_MISS\"]]"
#define hpc_core2_MEM_LOAD_RETIRED_L1D_MISS_VT_REF "t[hpc.core2_MEM_LOAD_RETIRED_L1D_MISS]"

#define hpc_core2_MEM_LOAD_RETIRED_L2_LINE_MISS_VT_DEF "S[hpc.core2_MEM_LOAD_RETIRED_L2_LINE_MISS,p[event_umask,I,,8]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"MEM_LOAD_RETIRED.L2_LINE_MISS\"]]"
#define hpc_core2_MEM_LOAD_RETIRED_L2_LINE_MISS_VT_REF "t[hpc.core2_MEM_LOAD_RETIRED_L2_LINE_MISS]"

#define hpc_core2_MEM_LOAD_RETIRED_L2_MISS_VT_DEF "S[hpc.core2_MEM_LOAD_RETIRED_L2_MISS,p[event_umask,I,,4]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"MEM_LOAD_RETIRED.L2_MISS\"]]"
#define hpc_core2_MEM_LOAD_RETIRED_L2_MISS_VT_REF "t[hpc.core2_MEM_LOAD_RETIRED_L2_MISS]"

#define hpc_core2_MUL_VT_DEF "S[hpc.core2_MUL,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"MUL\"]]"
#define hpc_core2_MUL_VT_REF "t[hpc.core2_MUL]"

#define hpc_core2_PAGE_WALKS_COUNT_VT_DEF "S[hpc.core2_PAGE_WALKS_COUNT,p[event_umask,I,,1]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PAGE_WALKS.COUNT\"]]"
#define hpc_core2_PAGE_WALKS_COUNT_VT_REF "t[hpc.core2_PAGE_WALKS_COUNT]"

#define hpc_core2_PAGE_WALKS_CYCLES_VT_DEF "S[hpc.core2_PAGE_WALKS_CYCLES,p[event_umask,I,,2]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PAGE_WALKS.CYCLES\"]]"
#define hpc_core2_PAGE_WALKS_CYCLES_VT_REF "t[hpc.core2_PAGE_WALKS_CYCLES]"

#define hpc_core2_PREF_RQSTS_DN_VT_DEF "S[hpc.core2_PREF_RQSTS_DN,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PREF_RQSTS_DN\"]]"
#define hpc_core2_PREF_RQSTS_DN_VT_REF "t[hpc.core2_PREF_RQSTS_DN]"

#define hpc_core2_PREF_RQSTS_UP_VT_DEF "S[hpc.core2_PREF_RQSTS_UP,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PREF_RQSTS_UP\"]]"
#define hpc_core2_PREF_RQSTS_UP_VT_REF "t[hpc.core2_PREF_RQSTS_UP]"

#define hpc_core2_RAT_STALLS_ANY_VT_DEF "S[hpc.core2_RAT_STALLS_ANY,p[event_umask,I,,15]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RAT_STALLS.ANY\"]]"
#define hpc_core2_RAT_STALLS_ANY_VT_REF "t[hpc.core2_RAT_STALLS_ANY]"

#define hpc_core2_RAT_STALLS_FLAGS_VT_DEF "S[hpc.core2_RAT_STALLS_FLAGS,p[event_umask,I,,4]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RAT_STALLS.FLAGS\"]]"
#define hpc_core2_RAT_STALLS_FLAGS_VT_REF "t[hpc.core2_RAT_STALLS_FLAGS]"

#define hpc_core2_RAT_STALLS_FPSW_VT_DEF "S[hpc.core2_RAT_STALLS_FPSW,p[event_umask,I,,8]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RAT_STALLS.FPSW\"]]"
#define hpc_core2_RAT_STALLS_FPSW_VT_REF "t[hpc.core2_RAT_STALLS_FPSW]"

#define hpc_core2_RAT_STALLS_PARTIAL_CYCLES_VT_DEF "S[hpc.core2_RAT_STALLS_PARTIAL_CYCLES,p[event_umask,I,,2]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RAT_STALLS.PARTIAL_CYCLES\"]]"
#define hpc_core2_RAT_STALLS_PARTIAL_CYCLES_VT_REF "t[hpc.core2_RAT_STALLS_PARTIAL_CYCLES]"

#define hpc_core2_RAT_STALLS_ROB_READ_PORT_VT_DEF "S[hpc.core2_RAT_STALLS_ROB_READ_PORT,p[event_umask,I,,1]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RAT_STALLS.ROB_READ_PORT\"]]"
#define hpc_core2_RAT_STALLS_ROB_READ_PORT_VT_REF "t[hpc.core2_RAT_STALLS_ROB_READ_PORT]"

#define hpc_core2_RESOURCE_STALLS_ANY_VT_DEF "S[hpc.core2_RESOURCE_STALLS_ANY,p[event_umask,I,,31]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RESOURCE_STALLS.ANY\"]]"
#define hpc_core2_RESOURCE_STALLS_ANY_VT_REF "t[hpc.core2_RESOURCE_STALLS_ANY]"

#define hpc_core2_RESOURCE_STALLS_BR_MISS_CLEAR_VT_DEF "S[hpc.core2_RESOURCE_STALLS_BR_MISS_CLEAR,p[event_umask,I,,16]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RESOURCE_STALLS.BR_MISS_CLEAR\"]]"
#define hpc_core2_RESOURCE_STALLS_BR_MISS_CLEAR_VT_REF "t[hpc.core2_RESOURCE_STALLS_BR_MISS_CLEAR]"

#define hpc_core2_RESOURCE_STALLS_FPCW_VT_DEF "S[hpc.core2_RESOURCE_STALLS_FPCW,p[event_umask,I,,8]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RESOURCE_STALLS.FPCW\"]]"
#define hpc_core2_RESOURCE_STALLS_FPCW_VT_REF "t[hpc.core2_RESOURCE_STALLS_FPCW]"

#define hpc_core2_RESOURCE_STALLS_LD_ST_VT_DEF "S[hpc.core2_RESOURCE_STALLS_LD_ST,p[event_umask,I,,4]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RESOURCE_STALLS.LD_ST\"]]"
#define hpc_core2_RESOURCE_STALLS_LD_ST_VT_REF "t[hpc.core2_RESOURCE_STALLS_LD_ST]"

#define hpc_core2_RESOURCE_STALLS_ROB_FULL_VT_DEF "S[hpc.core2_RESOURCE_STALLS_ROB_FULL,p[event_umask,I,,1]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RESOURCE_STALLS.ROB_FULL\"]]"
#define hpc_core2_RESOURCE_STALLS_ROB_FULL_VT_REF "t[hpc.core2_RESOURCE_STALLS_ROB_FULL]"

#define hpc_core2_RESOURCE_STALLS_RS_FULL_VT_DEF "S[hpc.core2_RESOURCE_STALLS_RS_FULL,p[event_umask,I,,2]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RESOURCE_STALLS.RS_FULL\"]]"
#define hpc_core2_RESOURCE_STALLS_RS_FULL_VT_REF "t[hpc.core2_RESOURCE_STALLS_RS_FULL]"

#define hpc_core2_RS_UOPS_DISPATCHED_VT_DEF "S[hpc.core2_RS_UOPS_DISPATCHED,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RS_UOPS_DISPATCHED\"]]"
#define hpc_core2_RS_UOPS_DISPATCHED_VT_REF "t[hpc.core2_RS_UOPS_DISPATCHED]"

#define hpc_core2_RS_UOPS_DISPATCHED_PORT0_VT_DEF "S[hpc.core2_RS_UOPS_DISPATCHED_PORT0,p[event_umask,I,,1]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RS_UOPS_DISPATCHED.PORT0\"]]"
#define hpc_core2_RS_UOPS_DISPATCHED_PORT0_VT_REF "t[hpc.core2_RS_UOPS_DISPATCHED_PORT0]"

#define hpc_core2_RS_UOPS_DISPATCHED_PORT1_VT_DEF "S[hpc.core2_RS_UOPS_DISPATCHED_PORT1,p[event_umask,I,,2]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RS_UOPS_DISPATCHED.PORT1\"]]"
#define hpc_core2_RS_UOPS_DISPATCHED_PORT1_VT_REF "t[hpc.core2_RS_UOPS_DISPATCHED_PORT1]"

#define hpc_core2_RS_UOPS_DISPATCHED_PORT2_VT_DEF "S[hpc.core2_RS_UOPS_DISPATCHED_PORT2,p[event_umask,I,,4]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RS_UOPS_DISPATCHED.PORT2\"]]"
#define hpc_core2_RS_UOPS_DISPATCHED_PORT2_VT_REF "t[hpc.core2_RS_UOPS_DISPATCHED_PORT2]"

#define hpc_core2_RS_UOPS_DISPATCHED_PORT3_VT_DEF "S[hpc.core2_RS_UOPS_DISPATCHED_PORT3,p[event_umask,I,,8]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RS_UOPS_DISPATCHED.PORT3\"]]"
#define hpc_core2_RS_UOPS_DISPATCHED_PORT3_VT_REF "t[hpc.core2_RS_UOPS_DISPATCHED_PORT3]"

#define hpc_core2_RS_UOPS_DISPATCHED_PORT4_VT_DEF "S[hpc.core2_RS_UOPS_DISPATCHED_PORT4,p[event_umask,I,,16]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RS_UOPS_DISPATCHED.PORT4\"]]"
#define hpc_core2_RS_UOPS_DISPATCHED_PORT4_VT_REF "t[hpc.core2_RS_UOPS_DISPATCHED_PORT4]"

#define hpc_core2_RS_UOPS_DISPATCHED_PORT5_VT_DEF "S[hpc.core2_RS_UOPS_DISPATCHED_PORT5,p[event_umask,I,,32]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RS_UOPS_DISPATCHED.PORT5\"]]"
#define hpc_core2_RS_UOPS_DISPATCHED_PORT5_VT_REF "t[hpc.core2_RS_UOPS_DISPATCHED_PORT5]"

#define hpc_core2_SB_DRAIN_CYCLES_VT_DEF "S[hpc.core2_SB_DRAIN_CYCLES,p[event_umask,I,,1]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SB_DRAIN_CYCLES\"]]"
#define hpc_core2_SB_DRAIN_CYCLES_VT_REF "t[hpc.core2_SB_DRAIN_CYCLES]"

#define hpc_core2_SEGMENT_REG_LOADS_VT_DEF "S[hpc.core2_SEGMENT_REG_LOADS,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SEGMENT_REG_LOADS\"]]"
#define hpc_core2_SEGMENT_REG_LOADS_VT_REF "t[hpc.core2_SEGMENT_REG_LOADS]"

#define hpc_core2_SEG_REG_RENAMES_ANY_VT_DEF "S[hpc.core2_SEG_REG_RENAMES_ANY,p[event_umask,I,,15]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SEG_REG_RENAMES.ANY\"]]"
#define hpc_core2_SEG_REG_RENAMES_ANY_VT_REF "t[hpc.core2_SEG_REG_RENAMES_ANY]"

#define hpc_core2_SEG_REG_RENAMES_DS_VT_DEF "S[hpc.core2_SEG_REG_RENAMES_DS,p[event_umask,I,,2]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SEG_REG_RENAMES.DS\"]]"
#define hpc_core2_SEG_REG_RENAMES_DS_VT_REF "t[hpc.core2_SEG_REG_RENAMES_DS]"

#define hpc_core2_SEG_REG_RENAMES_ES_VT_DEF "S[hpc.core2_SEG_REG_RENAMES_ES,p[event_umask,I,,1]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SEG_REG_RENAMES.ES\"]]"
#define hpc_core2_SEG_REG_RENAMES_ES_VT_REF "t[hpc.core2_SEG_REG_RENAMES_ES]"

#define hpc_core2_SEG_REG_RENAMES_FS_VT_DEF "S[hpc.core2_SEG_REG_RENAMES_FS,p[event_umask,I,,4]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SEG_REG_RENAMES.FS\"]]"
#define hpc_core2_SEG_REG_RENAMES_FS_VT_REF "t[hpc.core2_SEG_REG_RENAMES_FS]"

#define hpc_core2_SEG_REG_RENAMES_GS_VT_DEF "S[hpc.core2_SEG_REG_RENAMES_GS,p[event_umask,I,,8]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SEG_REG_RENAMES.GS\"]]"
#define hpc_core2_SEG_REG_RENAMES_GS_VT_REF "t[hpc.core2_SEG_REG_RENAMES_GS]"

#define hpc_core2_SEG_RENAME_STALLS_ANY_VT_DEF "S[hpc.core2_SEG_RENAME_STALLS_ANY,p[event_umask,I,,15]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SEG_RENAME_STALLS.ANY\"]]"
#define hpc_core2_SEG_RENAME_STALLS_ANY_VT_REF "t[hpc.core2_SEG_RENAME_STALLS_ANY]"

#define hpc_core2_SEG_RENAME_STALLS_DS_VT_DEF "S[hpc.core2_SEG_RENAME_STALLS_DS,p[event_umask,I,,2]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SEG_RENAME_STALLS.DS\"]]"
#define hpc_core2_SEG_RENAME_STALLS_DS_VT_REF "t[hpc.core2_SEG_RENAME_STALLS_DS]"

#define hpc_core2_SEG_RENAME_STALLS_ES_VT_DEF "S[hpc.core2_SEG_RENAME_STALLS_ES,p[event_umask,I,,1]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SEG_RENAME_STALLS.ES\"]]"
#define hpc_core2_SEG_RENAME_STALLS_ES_VT_REF "t[hpc.core2_SEG_RENAME_STALLS_ES]"

#define hpc_core2_SEG_RENAME_STALLS_FS_VT_DEF "S[hpc.core2_SEG_RENAME_STALLS_FS,p[event_umask,I,,4]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SEG_RENAME_STALLS.FS\"]]"
#define hpc_core2_SEG_RENAME_STALLS_FS_VT_REF "t[hpc.core2_SEG_RENAME_STALLS_FS]"

#define hpc_core2_SEG_RENAME_STALLS_GS_VT_DEF "S[hpc.core2_SEG_RENAME_STALLS_GS,p[event_umask,I,,8]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SEG_RENAME_STALLS.GS\"]]"
#define hpc_core2_SEG_RENAME_STALLS_GS_VT_REF "t[hpc.core2_SEG_RENAME_STALLS_GS]"

#define hpc_core2_SIMD_ASSIST_VT_DEF "S[hpc.core2_SIMD_ASSIST,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SIMD_ASSIST\"]]"
#define hpc_core2_SIMD_ASSIST_VT_REF "t[hpc.core2_SIMD_ASSIST]"

#define hpc_core2_SIMD_COMP_INST_RETIRED_PACKED_DOUBLE_VT_DEF "S[hpc.core2_SIMD_COMP_INST_RETIRED_PACKED_DOUBLE,p[event_umask,I,,4]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SIMD_COMP_INST_RETIRED.PACKED_DOUBLE\"]]"
#define hpc_core2_SIMD_COMP_INST_RETIRED_PACKED_DOUBLE_VT_REF "t[hpc.core2_SIMD_COMP_INST_RETIRED_PACKED_DOUBLE]"

#define hpc_core2_SIMD_COMP_INST_RETIRED_PACKED_SINGLE_VT_DEF "S[hpc.core2_SIMD_COMP_INST_RETIRED_PACKED_SINGLE,p[event_umask,I,,1]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SIMD_COMP_INST_RETIRED.PACKED_SINGLE\"]]"
#define hpc_core2_SIMD_COMP_INST_RETIRED_PACKED_SINGLE_VT_REF "t[hpc.core2_SIMD_COMP_INST_RETIRED_PACKED_SINGLE]"

#define hpc_core2_SIMD_COMP_INST_RETIRED_SCALAR_DOUBLE_VT_DEF "S[hpc.core2_SIMD_COMP_INST_RETIRED_SCALAR_DOUBLE,p[event_umask,I,,8]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SIMD_COMP_INST_RETIRED.SCALAR_DOUBLE\"]]"
#define hpc_core2_SIMD_COMP_INST_RETIRED_SCALAR_DOUBLE_VT_REF "t[hpc.core2_SIMD_COMP_INST_RETIRED_SCALAR_DOUBLE]"

#define hpc_core2_SIMD_COMP_INST_RETIRED_SCALAR_SINGLE_VT_DEF "S[hpc.core2_SIMD_COMP_INST_RETIRED_SCALAR_SINGLE,p[event_umask,I,,2]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SIMD_COMP_INST_RETIRED.SCALAR_SINGLE\"]]"
#define hpc_core2_SIMD_COMP_INST_RETIRED_SCALAR_SINGLE_VT_REF "t[hpc.core2_SIMD_COMP_INST_RETIRED_SCALAR_SINGLE]"

#define hpc_core2_SIMD_INSTR_RETIRED_VT_DEF "S[hpc.core2_SIMD_INSTR_RETIRED,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SIMD_INSTR_RETIRED\"]]"
#define hpc_core2_SIMD_INSTR_RETIRED_VT_REF "t[hpc.core2_SIMD_INSTR_RETIRED]"

#define hpc_core2_SIMD_INST_RETIRED_ANY_VT_DEF "S[hpc.core2_SIMD_INST_RETIRED_ANY,p[event_umask,I,,31]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SIMD_INST_RETIRED.ANY\"]]"
#define hpc_core2_SIMD_INST_RETIRED_ANY_VT_REF "t[hpc.core2_SIMD_INST_RETIRED_ANY]"

#define hpc_core2_SIMD_INST_RETIRED_PACKED_DOUBLE_VT_DEF "S[hpc.core2_SIMD_INST_RETIRED_PACKED_DOUBLE,p[event_umask,I,,4]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SIMD_INST_RETIRED.PACKED_DOUBLE\"]]"
#define hpc_core2_SIMD_INST_RETIRED_PACKED_DOUBLE_VT_REF "t[hpc.core2_SIMD_INST_RETIRED_PACKED_DOUBLE]"

#define hpc_core2_SIMD_INST_RETIRED_PACKED_SINGLE_VT_DEF "S[hpc.core2_SIMD_INST_RETIRED_PACKED_SINGLE,p[event_umask,I,,1]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SIMD_INST_RETIRED.PACKED_SINGLE\"]]"
#define hpc_core2_SIMD_INST_RETIRED_PACKED_SINGLE_VT_REF "t[hpc.core2_SIMD_INST_RETIRED_PACKED_SINGLE]"

#define hpc_core2_SIMD_INST_RETIRED_SCALAR_DOUBLE_VT_DEF "S[hpc.core2_SIMD_INST_RETIRED_SCALAR_DOUBLE,p[event_umask,I,,8]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SIMD_INST_RETIRED.SCALAR_DOUBLE\"]]"
#define hpc_core2_SIMD_INST_RETIRED_SCALAR_DOUBLE_VT_REF "t[hpc.core2_SIMD_INST_RETIRED_SCALAR_DOUBLE]"

#define hpc_core2_SIMD_INST_RETIRED_SCALAR_SINGLE_VT_DEF "S[hpc.core2_SIMD_INST_RETIRED_SCALAR_SINGLE,p[event_umask,I,,2]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SIMD_INST_RETIRED.SCALAR_SINGLE\"]]"
#define hpc_core2_SIMD_INST_RETIRED_SCALAR_SINGLE_VT_REF "t[hpc.core2_SIMD_INST_RETIRED_SCALAR_SINGLE]"

#define hpc_core2_SIMD_INST_RETIRED_VECTOR_VT_DEF "S[hpc.core2_SIMD_INST_RETIRED_VECTOR,p[event_umask,I,,16]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SIMD_INST_RETIRED.VECTOR\"]]"
#define hpc_core2_SIMD_INST_RETIRED_VECTOR_VT_REF "t[hpc.core2_SIMD_INST_RETIRED_VECTOR]"

#define hpc_core2_SIMD_SAT_INSTR_RETIRED_VT_DEF "S[hpc.core2_SIMD_SAT_INSTR_RETIRED,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SIMD_SAT_INSTR_RETIRED\"]]"
#define hpc_core2_SIMD_SAT_INSTR_RETIRED_VT_REF "t[hpc.core2_SIMD_SAT_INSTR_RETIRED]"

#define hpc_core2_SIMD_SAT_UOP_EXEC_VT_DEF "S[hpc.core2_SIMD_SAT_UOP_EXEC,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SIMD_SAT_UOP_EXEC\"]]"
#define hpc_core2_SIMD_SAT_UOP_EXEC_VT_REF "t[hpc.core2_SIMD_SAT_UOP_EXEC]"

#define hpc_core2_SIMD_UOPS_EXEC_VT_DEF "S[hpc.core2_SIMD_UOPS_EXEC,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SIMD_UOPS_EXEC\"]]"
#define hpc_core2_SIMD_UOPS_EXEC_VT_REF "t[hpc.core2_SIMD_UOPS_EXEC]"

#define hpc_core2_SIMD_UOP_TYPE_EXEC_ARITHMETIC_VT_DEF "S[hpc.core2_SIMD_UOP_TYPE_EXEC_ARITHMETIC,p[event_umask,I,,32]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SIMD_UOP_TYPE_EXEC.ARITHMETIC\"]]"
#define hpc_core2_SIMD_UOP_TYPE_EXEC_ARITHMETIC_VT_REF "t[hpc.core2_SIMD_UOP_TYPE_EXEC_ARITHMETIC]"

#define hpc_core2_SIMD_UOP_TYPE_EXEC_LOGICAL_VT_DEF "S[hpc.core2_SIMD_UOP_TYPE_EXEC_LOGICAL,p[event_umask,I,,16]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SIMD_UOP_TYPE_EXEC.LOGICAL\"]]"
#define hpc_core2_SIMD_UOP_TYPE_EXEC_LOGICAL_VT_REF "t[hpc.core2_SIMD_UOP_TYPE_EXEC_LOGICAL]"

#define hpc_core2_SIMD_UOP_TYPE_EXEC_MUL_VT_DEF "S[hpc.core2_SIMD_UOP_TYPE_EXEC_MUL,p[event_umask,I,,1]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SIMD_UOP_TYPE_EXEC.MUL\"]]"
#define hpc_core2_SIMD_UOP_TYPE_EXEC_MUL_VT_REF "t[hpc.core2_SIMD_UOP_TYPE_EXEC_MUL]"

#define hpc_core2_SIMD_UOP_TYPE_EXEC_PACK_VT_DEF "S[hpc.core2_SIMD_UOP_TYPE_EXEC_PACK,p[event_umask,I,,4]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SIMD_UOP_TYPE_EXEC.PACK\"]]"
#define hpc_core2_SIMD_UOP_TYPE_EXEC_PACK_VT_REF "t[hpc.core2_SIMD_UOP_TYPE_EXEC_PACK]"

#define hpc_core2_SIMD_UOP_TYPE_EXEC_SHIFT_VT_DEF "S[hpc.core2_SIMD_UOP_TYPE_EXEC_SHIFT,p[event_umask,I,,2]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SIMD_UOP_TYPE_EXEC.SHIFT\"]]"
#define hpc_core2_SIMD_UOP_TYPE_EXEC_SHIFT_VT_REF "t[hpc.core2_SIMD_UOP_TYPE_EXEC_SHIFT]"

#define hpc_core2_SIMD_UOP_TYPE_EXEC_UNPACK_VT_DEF "S[hpc.core2_SIMD_UOP_TYPE_EXEC_UNPACK,p[event_umask,I,,8]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SIMD_UOP_TYPE_EXEC.UNPACK\"]]"
#define hpc_core2_SIMD_UOP_TYPE_EXEC_UNPACK_VT_REF "t[hpc.core2_SIMD_UOP_TYPE_EXEC_UNPACK]"

#define hpc_core2_SNOOP_STALL_DRV_VT_DEF "S[hpc.core2_SNOOP_STALL_DRV,p[event_umask,I,,49152]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SNOOP_STALL_DRV\"]]"
#define hpc_core2_SNOOP_STALL_DRV_VT_REF "t[hpc.core2_SNOOP_STALL_DRV]"

#define hpc_core2_SSE_PRE_EXEC_L1_VT_DEF "S[hpc.core2_SSE_PRE_EXEC_L1,p[event_umask,I,,1]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SSE_PRE_EXEC.L1\"]]"
#define hpc_core2_SSE_PRE_EXEC_L1_VT_REF "t[hpc.core2_SSE_PRE_EXEC_L1]"

#define hpc_core2_SSE_PRE_EXEC_L2_VT_DEF "S[hpc.core2_SSE_PRE_EXEC_L2,p[event_umask,I,,2]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SSE_PRE_EXEC.L2\"]]"
#define hpc_core2_SSE_PRE_EXEC_L2_VT_REF "t[hpc.core2_SSE_PRE_EXEC_L2]"

#define hpc_core2_SSE_PRE_EXEC_NTA_VT_DEF "S[hpc.core2_SSE_PRE_EXEC_NTA,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SSE_PRE_EXEC.NTA\"]]"
#define hpc_core2_SSE_PRE_EXEC_NTA_VT_REF "t[hpc.core2_SSE_PRE_EXEC_NTA]"

#define hpc_core2_SSE_PRE_EXEC_STORES_VT_DEF "S[hpc.core2_SSE_PRE_EXEC_STORES,p[event_umask,I,,3]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SSE_PRE_EXEC.STORES\"]]"
#define hpc_core2_SSE_PRE_EXEC_STORES_VT_REF "t[hpc.core2_SSE_PRE_EXEC_STORES]"

#define hpc_core2_SSE_PRE_MISS_L1_VT_DEF "S[hpc.core2_SSE_PRE_MISS_L1,p[event_umask,I,,1]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SSE_PRE_MISS.L1\"]]"
#define hpc_core2_SSE_PRE_MISS_L1_VT_REF "t[hpc.core2_SSE_PRE_MISS_L1]"

#define hpc_core2_SSE_PRE_MISS_L2_VT_DEF "S[hpc.core2_SSE_PRE_MISS_L2,p[event_umask,I,,2]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SSE_PRE_MISS.L2\"]]"
#define hpc_core2_SSE_PRE_MISS_L2_VT_REF "t[hpc.core2_SSE_PRE_MISS_L2]"

#define hpc_core2_SSE_PRE_MISS_NTA_VT_DEF "S[hpc.core2_SSE_PRE_MISS_NTA,p[event_umask,I,,0]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"SSE_PRE_MISS.NTA\"]]"
#define hpc_core2_SSE_PRE_MISS_NTA_VT_REF "t[hpc.core2_SSE_PRE_MISS_NTA]"

#define hpc_core2_STORE_BLOCK_ORDER_VT_DEF "S[hpc.core2_STORE_BLOCK_ORDER,p[event_umask,I,,2]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"STORE_BLOCK.ORDER\"]]"
#define hpc_core2_STORE_BLOCK_ORDER_VT_REF "t[hpc.core2_STORE_BLOCK_ORDER]"

#define hpc_core2_STORE_BLOCK_SNOOP_VT_DEF "S[hpc.core2_STORE_BLOCK_SNOOP,p[event_umask,I,,8]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"STORE_BLOCK.SNOOP\"]]"
#define hpc_core2_STORE_BLOCK_SNOOP_VT_REF "t[hpc.core2_STORE_BLOCK_SNOOP]"

#define hpc_core2_THERMAL_TRIP_VT_DEF "S[hpc.core2_THERMAL_TRIP,p[event_umask,I,,192]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"THERMAL_TRIP\"]]"
#define hpc_core2_THERMAL_TRIP_VT_REF "t[hpc.core2_THERMAL_TRIP]"

#define hpc_core2_UOPS_RETIRED_ANY_VT_DEF "S[hpc.core2_UOPS_RETIRED_ANY,p[event_umask,I,,15]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"UOPS_RETIRED.ANY\"]]"
#define hpc_core2_UOPS_RETIRED_ANY_VT_REF "t[hpc.core2_UOPS_RETIRED_ANY]"

#define hpc_core2_UOPS_RETIRED_FUSED_VT_DEF "S[hpc.core2_UOPS_RETIRED_FUSED,p[event_umask,I,,7]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"UOPS_RETIRED.FUSED\"]]"
#define hpc_core2_UOPS_RETIRED_FUSED_VT_REF "t[hpc.core2_UOPS_RETIRED_FUSED]"

#define hpc_core2_UOPS_RETIRED_LD_IND_BR_VT_DEF "S[hpc.core2_UOPS_RETIRED_LD_IND_BR,p[event_umask,I,,1]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"UOPS_RETIRED.LD_IND_BR\"]]"
#define hpc_core2_UOPS_RETIRED_LD_IND_BR_VT_REF "t[hpc.core2_UOPS_RETIRED_LD_IND_BR]"

#define hpc_core2_UOPS_RETIRED_MACRO_FUSION_VT_DEF "S[hpc.core2_UOPS_RETIRED_MACRO_FUSION,p[event_umask,I,,4]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"UOPS_RETIRED.MACRO_FUSION\"]]"
#define hpc_core2_UOPS_RETIRED_MACRO_FUSION_VT_REF "t[hpc.core2_UOPS_RETIRED_MACRO_FUSION]"

#define hpc_core2_UOPS_RETIRED_NON_FUSED_VT_DEF "S[hpc.core2_UOPS_RETIRED_NON_FUSED,p[event_umask,I,,8]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"UOPS_RETIRED.NON_FUSED\"]]"
#define hpc_core2_UOPS_RETIRED_NON_FUSED_VT_REF "t[hpc.core2_UOPS_RETIRED_NON_FUSED]"

#define hpc_core2_UOPS_RETIRED_STD_STA_VT_DEF "S[hpc.core2_UOPS_RETIRED_STD_STA,p[event_umask,I,,2]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"UOPS_RETIRED.STD_STA\"]]"
#define hpc_core2_UOPS_RETIRED_STD_STA_VT_REF "t[hpc.core2_UOPS_RETIRED_STD_STA]"

#define hpc_core2_X87_OPS_RETIRED_ANY_VT_DEF "S[hpc.core2_X87_OPS_RETIRED_ANY,p[event_umask,I,,254]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"X87_OPS_RETIRED.ANY\"]]"
#define hpc_core2_X87_OPS_RETIRED_ANY_VT_REF "t[hpc.core2_X87_OPS_RETIRED_ANY]"

#define hpc_core2_X87_OPS_RETIRED_FXCH_VT_DEF "S[hpc.core2_X87_OPS_RETIRED_FXCH,p[event_umask,I,,1]p[c_mask,I,,0]p[inv,I,,0],n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"X87_OPS_RETIRED.FXCH\"]]"
#define hpc_core2_X87_OPS_RETIRED_FXCH_VT_REF "t[hpc.core2_X87_OPS_RETIRED_FXCH]"

#define HPC_CORE2_TYPE_ALL_VT_DEFS \
	hpc_core2_BACLEARS_VT_DEF \
	hpc_core2_BOGUS_BR_VT_DEF \
	hpc_core2_BR_BAC_MISSP_EXEC_VT_DEF \
	hpc_core2_BR_CALL_EXEC_VT_DEF \
	hpc_core2_BR_CALL_MISSP_EXEC_VT_DEF \
	hpc_core2_BR_CND_EXEC_VT_DEF \
	hpc_core2_BR_CND_MISSP_EXEC_VT_DEF \
	hpc_core2_BR_IND_CALL_EXEC_VT_DEF \
	hpc_core2_BR_IND_EXEC_VT_DEF \
	hpc_core2_BR_IND_MISSP_EXEC_VT_DEF \
	hpc_core2_BR_INST_DECODED_VT_DEF \
	hpc_core2_BR_INST_EXEC_VT_DEF \
	hpc_core2_BR_INST_RETIRED_ANY_VT_DEF \
	hpc_core2_BR_INST_RETIRED_MISPRED_VT_DEF \
	hpc_core2_BR_INST_RETIRED_MISPRED_NOT_TAKEN_VT_DEF \
	hpc_core2_BR_INST_RETIRED_MISPRED_TAKEN_VT_DEF \
	hpc_core2_BR_INST_RETIRED_PRED_NOT_TAKEN_VT_DEF \
	hpc_core2_BR_INST_RETIRED_PRED_TAKEN_VT_DEF \
	hpc_core2_BR_INST_RETIRED_TAKEN_VT_DEF \
	hpc_core2_BR_MISSP_EXEC_VT_DEF \
	hpc_core2_BR_RET_BAC_MISSP_EXEC_VT_DEF \
	hpc_core2_BR_RET_EXEC_VT_DEF \
	hpc_core2_BR_RET_MISSP_EXEC_VT_DEF \
	hpc_core2_BR_TKN_BUBBLE_1_VT_DEF \
	hpc_core2_BR_TKN_BUBBLE_2_VT_DEF \
	hpc_core2_BUSQ_EMPTY_VT_DEF \
	hpc_core2_BUS_BNR_DRV_VT_DEF \
	hpc_core2_BUS_DATA_RCV_VT_DEF \
	hpc_core2_BUS_DRDY_CLOCKS_VT_DEF \
	hpc_core2_BUS_HITM_DRV_VT_DEF \
	hpc_core2_BUS_HIT_DRV_VT_DEF \
	hpc_core2_BUS_IO_WAIT_VT_DEF \
	hpc_core2_BUS_LOCK_CLOCKS_VT_DEF \
	hpc_core2_BUS_REQUEST_OUTSTANDING_VT_DEF \
	hpc_core2_BUS_TRANS_ANY_VT_DEF \
	hpc_core2_BUS_TRANS_BRD_VT_DEF \
	hpc_core2_BUS_TRANS_BURST_VT_DEF \
	hpc_core2_BUS_TRANS_DEF_VT_DEF \
	hpc_core2_BUS_TRANS_IFETCH_VT_DEF \
	hpc_core2_BUS_TRANS_INVAL_VT_DEF \
	hpc_core2_BUS_TRANS_IO_VT_DEF \
	hpc_core2_BUS_TRANS_MEM_VT_DEF \
	hpc_core2_BUS_TRANS_P_VT_DEF \
	hpc_core2_BUS_TRANS_PWR_VT_DEF \
	hpc_core2_BUS_TRANS_RFO_VT_DEF \
	hpc_core2_BUS_TRANS_WB_VT_DEF \
	hpc_core2_CMP_SNOOP_VT_DEF \
	hpc_core2_CPU_CLK_UNHALTED_BUS_VT_DEF \
	hpc_core2_CPU_CLK_UNHALTED_CORE_P_VT_DEF \
	hpc_core2_CPU_CLK_UNHALTED_NO_OTHER_VT_DEF \
	hpc_core2_CYCLES_DIV_BUSY_VT_DEF \
	hpc_core2_CYCLES_INT_MASKED_VT_DEF \
	hpc_core2_CYCLES_INT_PENDING_AND_MASKED_VT_DEF \
	hpc_core2_CYCLES_L1I_MEM_STALLED_VT_DEF \
	hpc_core2_DELAYED_BYPASS_FP_VT_DEF \
	hpc_core2_DELAYED_BYPASS_LOAD_VT_DEF \
	hpc_core2_DELAYED_BYPASS_SIMD_VT_DEF \
	hpc_core2_DIV_VT_DEF \
	hpc_core2_DTLB_MISSES_ANY_VT_DEF \
	hpc_core2_DTLB_MISSES_L0_MISS_LD_VT_DEF \
	hpc_core2_DTLB_MISSES_MISS_LD_VT_DEF \
	hpc_core2_DTLB_MISSES_MISS_ST_VT_DEF \
	hpc_core2_EIST_TRANS_VT_DEF \
	hpc_core2_ESP_ADDITIONS_VT_DEF \
	hpc_core2_ESP_SYNCH_VT_DEF \
	hpc_core2_EXT_SNOOP_VT_DEF \
	hpc_core2_FP_ASSIST_VT_DEF \
	hpc_core2_FP_COMP_OPS_EXE_VT_DEF \
	hpc_core2_FP_MMX_TRANS_TO_FP_VT_DEF \
	hpc_core2_FP_MMX_TRANS_TO_MMX_VT_DEF \
	hpc_core2_HW_INT_RCV_VT_DEF \
	hpc_core2_IDLE_DURING_DIV_VT_DEF \
	hpc_core2_ILD_STALL_VT_DEF \
	hpc_core2_INST_QUEUE_FULL_VT_DEF \
	hpc_core2_INST_RETIRED_ANY_P_VT_DEF \
	hpc_core2_INST_RETIRED_LOADS_VT_DEF \
	hpc_core2_INST_RETIRED_OTHER_VT_DEF \
	hpc_core2_INST_RETIRED_STORES_VT_DEF \
	hpc_core2_ITLB_FLUSH_VT_DEF \
	hpc_core2_ITLB_LARGE_MISS_VT_DEF \
	hpc_core2_ITLB_MISSES_VT_DEF \
	hpc_core2_ITLB_MISS_RETIRED_VT_DEF \
	hpc_core2_ITLB_SMALL_MISS_VT_DEF \
	hpc_core2_L1D_ALL_CACHE_REF_VT_DEF \
	hpc_core2_L1D_ALL_REF_VT_DEF \
	hpc_core2_L1D_CACHE_LD_VT_DEF \
	hpc_core2_L1D_CACHE_LOCK_VT_DEF \
	hpc_core2_L1D_CACHE_LOCK_DURATION_VT_DEF \
	hpc_core2_L1D_CACHE_ST_VT_DEF \
	hpc_core2_L1D_M_EVICT_VT_DEF \
	hpc_core2_L1D_M_REPL_VT_DEF \
	hpc_core2_L1D_PEND_MISS_VT_DEF \
	hpc_core2_L1D_PREFETCH_REQUESTS_VT_DEF \
	hpc_core2_L1D_REPL_VT_DEF \
	hpc_core2_L1D_SPLIT_LOADS_VT_DEF \
	hpc_core2_L1D_SPLIT_STORES_VT_DEF \
	hpc_core2_L1I_MISSES_VT_DEF \
	hpc_core2_L1I_READS_VT_DEF \
	hpc_core2_L2_ADS_VT_DEF \
	hpc_core2_L2_DBUS_BUSY_RD_VT_DEF \
	hpc_core2_L2_IFETCH_VT_DEF \
	hpc_core2_L2_LD_VT_DEF \
	hpc_core2_L2_LINES_IN_VT_DEF \
	hpc_core2_L2_LINES_OUT_VT_DEF \
	hpc_core2_L2_LOCK_VT_DEF \
	hpc_core2_L2_M_LINES_IN_VT_DEF \
	hpc_core2_L2_M_LINES_OUT_VT_DEF \
	hpc_core2_L2_NO_REQ_VT_DEF \
	hpc_core2_L2_REJECT_BUSQ_VT_DEF \
	hpc_core2_L2_RQSTS_VT_DEF \
	hpc_core2_L2_RQSTS_SELF_DEMAND_I_STATE_VT_DEF \
	hpc_core2_L2_RQSTS_SELF_DEMAND_MESI_VT_DEF \
	hpc_core2_L2_ST_VT_DEF \
	hpc_core2_LOAD_BLOCK_L1D_VT_DEF \
	hpc_core2_LOAD_BLOCK_OVERLAP_STORE_VT_DEF \
	hpc_core2_LOAD_BLOCK_STA_VT_DEF \
	hpc_core2_LOAD_BLOCK_STD_VT_DEF \
	hpc_core2_LOAD_BLOCK_UNTIL_RETIRE_VT_DEF \
	hpc_core2_LOAD_HIT_PRE_VT_DEF \
	hpc_core2_MACHINE_NUKES_MEM_ORDER_VT_DEF \
	hpc_core2_MACHINE_NUKES_SMC_VT_DEF \
	hpc_core2_MACRO_INSTS_CISC_DECODED_VT_DEF \
	hpc_core2_MACRO_INSTS_DECODED_VT_DEF \
	hpc_core2_MEMORY_DISAMBIGUATION_RESET_VT_DEF \
	hpc_core2_MEMORY_DISAMBIGUATION_SUCCESS_VT_DEF \
	hpc_core2_MEM_LOAD_RETIRED_DTLB_MISS_VT_DEF \
	hpc_core2_MEM_LOAD_RETIRED_L1D_LINE_MISS_VT_DEF \
	hpc_core2_MEM_LOAD_RETIRED_L1D_MISS_VT_DEF \
	hpc_core2_MEM_LOAD_RETIRED_L2_LINE_MISS_VT_DEF \
	hpc_core2_MEM_LOAD_RETIRED_L2_MISS_VT_DEF \
	hpc_core2_MUL_VT_DEF \
	hpc_core2_PAGE_WALKS_COUNT_VT_DEF \
	hpc_core2_PAGE_WALKS_CYCLES_VT_DEF \
	hpc_core2_PREF_RQSTS_DN_VT_DEF \
	hpc_core2_PREF_RQSTS_UP_VT_DEF \
	hpc_core2_RAT_STALLS_ANY_VT_DEF \
	hpc_core2_RAT_STALLS_FLAGS_VT_DEF \
	hpc_core2_RAT_STALLS_FPSW_VT_DEF \
	hpc_core2_RAT_STALLS_PARTIAL_CYCLES_VT_DEF \
	hpc_core2_RAT_STALLS_ROB_READ_PORT_VT_DEF \
	hpc_core2_RESOURCE_STALLS_ANY_VT_DEF \
	hpc_core2_RESOURCE_STALLS_BR_MISS_CLEAR_VT_DEF \
	hpc_core2_RESOURCE_STALLS_FPCW_VT_DEF \
	hpc_core2_RESOURCE_STALLS_LD_ST_VT_DEF \
	hpc_core2_RESOURCE_STALLS_ROB_FULL_VT_DEF \
	hpc_core2_RESOURCE_STALLS_RS_FULL_VT_DEF \
	hpc_core2_RS_UOPS_DISPATCHED_VT_DEF \
	hpc_core2_RS_UOPS_DISPATCHED_PORT0_VT_DEF \
	hpc_core2_RS_UOPS_DISPATCHED_PORT1_VT_DEF \
	hpc_core2_RS_UOPS_DISPATCHED_PORT2_VT_DEF \
	hpc_core2_RS_UOPS_DISPATCHED_PORT3_VT_DEF \
	hpc_core2_RS_UOPS_DISPATCHED_PORT4_VT_DEF \
	hpc_core2_RS_UOPS_DISPATCHED_PORT5_VT_DEF \
	hpc_core2_SB_DRAIN_CYCLES_VT_DEF \
	hpc_core2_SEGMENT_REG_LOADS_VT_DEF \
	hpc_core2_SEG_REG_RENAMES_ANY_VT_DEF \
	hpc_core2_SEG_REG_RENAMES_DS_VT_DEF \
	hpc_core2_SEG_REG_RENAMES_ES_VT_DEF \
	hpc_core2_SEG_REG_RENAMES_FS_VT_DEF \
	hpc_core2_SEG_REG_RENAMES_GS_VT_DEF \
	hpc_core2_SEG_RENAME_STALLS_ANY_VT_DEF \
	hpc_core2_SEG_RENAME_STALLS_DS_VT_DEF \
	hpc_core2_SEG_RENAME_STALLS_ES_VT_DEF \
	hpc_core2_SEG_RENAME_STALLS_FS_VT_DEF \
	hpc_core2_SEG_RENAME_STALLS_GS_VT_DEF \
	hpc_core2_SIMD_ASSIST_VT_DEF \
	hpc_core2_SIMD_COMP_INST_RETIRED_PACKED_DOUBLE_VT_DEF \
	hpc_core2_SIMD_COMP_INST_RETIRED_PACKED_SINGLE_VT_DEF \
	hpc_core2_SIMD_COMP_INST_RETIRED_SCALAR_DOUBLE_VT_DEF \
	hpc_core2_SIMD_COMP_INST_RETIRED_SCALAR_SINGLE_VT_DEF \
	hpc_core2_SIMD_INSTR_RETIRED_VT_DEF \
	hpc_core2_SIMD_INST_RETIRED_ANY_VT_DEF \
	hpc_core2_SIMD_INST_RETIRED_PACKED_DOUBLE_VT_DEF \
	hpc_core2_SIMD_INST_RETIRED_PACKED_SINGLE_VT_DEF \
	hpc_core2_SIMD_INST_RETIRED_SCALAR_DOUBLE_VT_DEF \
	hpc_core2_SIMD_INST_RETIRED_SCALAR_SINGLE_VT_DEF \
	hpc_core2_SIMD_INST_RETIRED_VECTOR_VT_DEF \
	hpc_core2_SIMD_SAT_INSTR_RETIRED_VT_DEF \
	hpc_core2_SIMD_SAT_UOP_EXEC_VT_DEF \
	hpc_core2_SIMD_UOPS_EXEC_VT_DEF \
	hpc_core2_SIMD_UOP_TYPE_EXEC_ARITHMETIC_VT_DEF \
	hpc_core2_SIMD_UOP_TYPE_EXEC_LOGICAL_VT_DEF \
	hpc_core2_SIMD_UOP_TYPE_EXEC_MUL_VT_DEF \
	hpc_core2_SIMD_UOP_TYPE_EXEC_PACK_VT_DEF \
	hpc_core2_SIMD_UOP_TYPE_EXEC_SHIFT_VT_DEF \
	hpc_core2_SIMD_UOP_TYPE_EXEC_UNPACK_VT_DEF \
	hpc_core2_SNOOP_STALL_DRV_VT_DEF \
	hpc_core2_SSE_PRE_EXEC_L1_VT_DEF \
	hpc_core2_SSE_PRE_EXEC_L2_VT_DEF \
	hpc_core2_SSE_PRE_EXEC_NTA_VT_DEF \
	hpc_core2_SSE_PRE_EXEC_STORES_VT_DEF \
	hpc_core2_SSE_PRE_MISS_L1_VT_DEF \
	hpc_core2_SSE_PRE_MISS_L2_VT_DEF \
	hpc_core2_SSE_PRE_MISS_NTA_VT_DEF \
	hpc_core2_STORE_BLOCK_ORDER_VT_DEF \
	hpc_core2_STORE_BLOCK_SNOOP_VT_DEF \
	hpc_core2_THERMAL_TRIP_VT_DEF \
	hpc_core2_UOPS_RETIRED_ANY_VT_DEF \
	hpc_core2_UOPS_RETIRED_FUSED_VT_DEF \
	hpc_core2_UOPS_RETIRED_LD_IND_BR_VT_DEF \
	hpc_core2_UOPS_RETIRED_MACRO_FUSION_VT_DEF \
	hpc_core2_UOPS_RETIRED_NON_FUSED_VT_DEF \
	hpc_core2_UOPS_RETIRED_STD_STA_VT_DEF \
	hpc_core2_X87_OPS_RETIRED_ANY_VT_DEF \
	hpc_core2_X87_OPS_RETIRED_FXCH_VT_DEF \

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif
