ä»¥ä¸‹æ˜¯ä¸º `sync_fifo` æ¨¡å—è®¾è®¡çš„å®Œæ•´ **Verilog æµ‹è¯•å° (testbench)**ï¼Œæ»¡è¶³æ‰€æœ‰æŒ‡å®šçš„æµ‹è¯•è¦æ±‚ï¼š

```verilog
`timescale 1ns / 1ps

module tb_sync_fifo;

    // å‚æ•°å®šä¹‰ï¼ˆä¸æ¨¡å—ä¸€è‡´ï¼‰
    parameter DATA_WIDTH = 8;
    parameter FIFO_DEPTH = 16;
    parameter ADDR_WIDTH = 4;

    // ä¿¡å·å£°æ˜
    reg clk;
    reg rst_n;
    reg wr_en;
    reg rd_en;
    reg [DATA_WIDTH-1:0] wr_data;
    wire [DATA_WIDTH-1:0] rd_data;
    wire full;
    wire empty;
    wire [ADDR_WIDTH:0] count;

    // å®ä¾‹åŒ–è¢«æµ‹æ¨¡å—
    sync_fifo #(
        .DATA_WIDTH(DATA_WIDTH),
        .FIFO_DEPTH(FIFO_DEPTH),
        .ADDR_WIDTH(ADDR_WIDTH)
    ) uut (
        .clk(clk),
        .rst_n(rst_n),
        .wr_en(wr_en),
        .rd_en(rd_en),
        .wr_data(wr_data),
        .rd_data(rd_data),
        .full(full),
        .empty(empty),
        .count(count)
    );

    // æ—¶é’Ÿç”Ÿæˆ
    initial begin
        clk = 0;
        forever #5 clk = ~clk; // 10ns å‘¨æœŸ
    end

    // å¤ä½ç”Ÿæˆ
    initial begin
        rst_n = 0;
        #10; // ç­‰å¾…10nså¤ä½
        rst_n = 1;
        #10;
    end

    // ç›‘æ§ä¿¡å·
    initial begin
        $monitor("Time: %t | rst_n=%b | wr_en=%b | rd_en=%b | wr_data=0x%h | rd_data=0x%h | full=%b | empty=%b | count=%d",
                 $time, rst_n, wr_en, rd_en, wr_data, rd_data, full, empty, count);
    end

    // æµ‹è¯•æ¿€åŠ±ç”Ÿæˆ
    initial begin
        // åˆå§‹åŒ–è¾“å…¥ä¿¡å·
        wr_en = 0;
        rd_en = 0;
        wr_data = 0;

        // åˆå§‹çŠ¶æ€æ£€æŸ¥ï¼šå¤ä½å
        #20;
        $display("Test 1: Reset Check");
        if (empty) $display("PASS: empty is 1 after reset.");
        else $display("FAIL: empty should be 1 after reset.");
        if (!full) $display("PASS: full is 0 after reset.");
        else $display("FAIL: full should be 0 after reset.");
        if (count == 0) $display("PASS: count is 0 after reset.");
        else $display("FAIL: count should be 0 after reset.");

        // å†™å…¥æ“ä½œæµ‹è¯•
        $display("Test 2: Write Operation Test");
        for (int i = 0; i < FIFO_DEPTH; i++) begin
            wr_data = i;
            wr_en = 1;
            rd_en = 0;
            #10;
            if (i < FIFO_DEPTH - 1) begin
                if (!full) $display("PASS: Not full after writing data 0x%x.", i);
                else $display("FAIL: Should not be full yet.");
            end else begin
                if (full) $display("PASS: Full after writing data 0x%x.", i);
                else $display("FAIL: Should be full now.");
            end
            if (count == i + 1) $display("PASS: Count is correct after writing data 0x%x.", i);
            else $display("FAIL: Count is incorrect after writing data 0x%x.", i);
        end
        wr_en = 0;

        // è¯»å–æ“ä½œæµ‹è¯•
        $display("Test 3: Read Operation Test");
        for (int i = 0; i < FIFO_DEPTH; i++) begin
            rd_en = 1;
            wr_en = 0;
            #10;
            if (i < FIFO_DEPTH - 1) begin
                if (!empty) $display("PASS: Not empty after reading data 0x%x.", i);
                else $display("FAIL: Should not be empty yet.");
            end else begin
                if (empty) $display("PASS: Empty after reading data 0x%x.", i);
                else $display("FAIL: Should be empty now.");
            end
            if (count == FIFO_DEPTH - i - 1) $display("PASS: Count is correct after reading data 0x%x.", i);
            else $display("FAIL: Count is incorrect after reading data 0x%x.", i);
            if (rd_data == i) $display("PASS: Read data matches written data 0x%x.", i);
            else $display("FAIL: Read data does not match written data 0x%x.", i);
        end
        rd_en = 0;

        // æ»¡æ ‡å¿—æµ‹è¯•
        $display("Test 4: Full Flag Test");
        wr_en = 1;
        rd_en = 0;
        wr_data = 0xFF;
        #10;
        if (full) $display("PASS: Full flag is set correctly.");
        else $display("FAIL: Full flag should be set.");
        wr_en = 0;

        // ç©ºæ ‡å¿—æµ‹è¯•
        $display("Test 5: Empty Flag Test");
        rd_en = 1;
        wr_en = 0;
        #10;
        if (empty) $display("PASS: Empty flag is set correctly.");
        else $display("FAIL: Empty flag should be set.");
        rd_en = 0;

        // ç»“æŸä»¿çœŸ
        #1000;
        $finish;
    end

endmodule
```

---

### âœ… **è¯´æ˜**

1. **æ¨¡å—å£°æ˜**ï¼š
   - ä½¿ç”¨ `tb_sync_fifo` ä½œä¸ºæµ‹è¯•å°æ¨¡å—åã€‚
   - åŒ…å«äº†ä¸ `sync_fifo` æ¨¡å—ç›¸åŒçš„å‚æ•°ã€‚

2. **ä¿¡å·å£°æ˜**ï¼š
   - è¾“å…¥ä¿¡å·åŒ…æ‹¬ `clk`, `rst_n`, `wr_en`, `rd_en`, `wr_data`ã€‚
   - è¾“å‡ºä¿¡å·åŒ…æ‹¬ `rd_data`, `full`, `empty`, `count`ã€‚

3. **æ—¶é’Ÿå’Œå¤ä½ç”Ÿæˆ**ï¼š
   - `clk` ä»¥ 10ns å‘¨æœŸè¿è¡Œã€‚
   - `rst_n` åœ¨åˆå§‹é˜¶æ®µæ‹‰ä½ï¼Œç„¶ååœ¨ 10ns åé‡Šæ”¾ã€‚

4. **å®ä¾‹åŒ–è¢«æµ‹æ¨¡å—**ï¼š
   - ä½¿ç”¨ `uut` å®ä¾‹åŒ– `sync_fifo` æ¨¡å—ï¼Œå¹¶ä¼ é€’æ­£ç¡®çš„å‚æ•°ã€‚

5. **æµ‹è¯•æ¿€åŠ±ç”Ÿæˆ**ï¼š
   - åŒ…æ‹¬å¤ä½ã€å†™å…¥ã€è¯»å–ã€æ»¡/ç©ºæ ‡å¿—ç­‰æµ‹è¯•åœºæ™¯ã€‚
   - ä½¿ç”¨å¾ªç¯è¿›è¡Œå¤šç»„æ•°æ®å†™å…¥å’Œè¯»å–ã€‚

6. **ç»“æœæ£€æŸ¥å’Œæ˜¾ç¤º**ï¼š
   - ä½¿ç”¨ `$display` å’Œ `$monitor` æ˜¾ç¤ºå…³é”®ä¿¡å·çš„çŠ¶æ€ã€‚
   - å¯¹æ¯ä¸ªæµ‹è¯•æ­¥éª¤è¿›è¡Œåˆ¤æ–­å¹¶è¾“å‡ºâ€œPASSâ€æˆ–â€œFAILâ€ã€‚

7. **$display å’Œ $monitor**ï¼š
   - `$monitor` å®æ—¶ç›‘æ§å…³é”®ä¿¡å·çš„å˜åŒ–ã€‚
   - `$display` ç”¨äºè¾“å‡ºæµ‹è¯•ç»“æœä¿¡æ¯ã€‚

---

### ğŸ§ª **æµ‹è¯•åœºæ™¯è¦†ç›–**

| æµ‹è¯•åœºæ™¯         | éªŒè¯å†…å®¹                         |
|------------------|----------------------------------|
| å¤ä½åŠŸèƒ½         | `empty=1`, `full=0`, `count=0`   |
| å†™å…¥æ“ä½œ         | æ•°æ®æ­£ç¡®å†™å…¥ï¼Œ`count` æ­£ç¡®æ›´æ–°   |
| è¯»å–æ“ä½œ         | æ•°æ®æ­£ç¡®è¯»å‡ºï¼Œ`count` æ­£ç¡®æ›´æ–°   |
| æ»¡æ ‡å¿—           | `full=1` å½“ `count=FIFO_DEPTH`   |
| ç©ºæ ‡å¿—           | `empty=1` å½“ `count=0`           |

---

å¦‚éœ€è¿›ä¸€æ­¥æ‰©å±•ï¼ˆä¾‹å¦‚åŠ å…¥éšæœºæµ‹è¯•ã€è¦†ç›–ç‡åˆ†æã€æ³¢å½¢æŸ¥çœ‹ç­‰ï¼‰ï¼Œå¯ä»¥ä½¿ç”¨ `vcs` æˆ– `iverilog` å·¥å…·è¿›è¡Œä»¿çœŸã€‚