Loading db file '/home/IC/Projects/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct  1 23:25:59 2025
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Projects/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                1.59e-02 8.49e-02 1.05e+07    0.111 100.0
  A12 (uart_tr)                        1.30e-05 1.62e-03 5.58e+05 2.19e-03   2.0
    a3 (serializer)                    1.68e-06 9.07e-04 2.95e+05 1.20e-03   1.1
    a2 (parity_calc)                   4.47e-06 1.39e-04 1.03e+05 2.47e-04   0.2
    a1 (mux4_1)                        5.84e-06 7.76e-05 2.98e+04 1.13e-04   0.1
    a0 (fsm_uart)                      1.03e-06 4.95e-04 1.30e+05 6.25e-04   0.6
  A11 (clock_divider_1)                4.91e-05 8.86e-04 5.02e+05 1.44e-03   1.3
    add_49 (clock_divider_1_DW01_inc_0)
                                       3.62e-06 1.46e-05 8.44e+04 1.03e-04   0.1
  A13 (pre_mux)                        6.28e-08 5.65e-08 3.90e+04 3.92e-05   0.0
  A10 (clock_divider_0)                6.47e-07 6.18e-04 5.42e+05 1.16e-03   1.0
    add_49 (clock_divider_0_DW01_inc_0)
                                          0.000    0.000 8.47e+04 8.47e-05   0.1
  A9 (UART_RX)                         8.08e-04 1.74e-03 1.54e+06 4.08e-03   3.7
    U0_stp_chk (stp_chk)                  0.000 4.40e-05 1.79e+04 6.19e-05   0.1
    U0_par_chk (par_chk_DATA_WIDTH8)      0.000 4.40e-05 1.20e+05 1.64e-04   0.1
    U0_strt_chk (strt_chk)                0.000 4.40e-05 1.76e+04 6.17e-05   0.1
    U0_deserializer (deserializer_DATA_WIDTH8)
                                       2.27e-06 3.55e-04 2.41e+05 5.98e-04   0.5
    U0_data_sampling (data_sampling)   8.77e-06 2.13e-04 3.81e+05 6.03e-04   0.5
    U0_edge_bit_counter (edge_bit_counter)
                                       1.99e-04 6.65e-04 3.62e+05 1.23e-03   1.1
    U0_uart_fsm (uart_rx_fsm_DATA_WIDTH8)
                                       1.27e-04 3.26e-04 3.96e+05 8.49e-04   0.8
  A8 (pluse_gen)                       1.12e-05 1.67e-04 2.64e+04 2.04e-04   0.2
  A7 (reset_sync_1)                    8.28e-06 3.00e-04 2.78e+04 3.36e-04   0.3
  A6 (fifo_top)                        1.79e-03 3.37e-02 2.22e+06 3.77e-02  33.9
    A4 (BIT_SYNC_1)                       0.000 5.56e-04 7.82e+04 6.34e-04   0.6
    A3 (BIT_SYNC_0)                    6.68e-08 3.08e-03 8.15e+04 3.16e-03   2.8
    A2 (fifo_rptr)                     4.75e-07 5.63e-04 2.32e+05 7.96e-04   0.7
    A1 (fifo_memory)                   1.36e-03 2.49e-02 1.50e+06 2.77e-02  24.9
    A0 (fifo_wptr)                     9.41e-08 4.61e-03 3.29e+05 4.93e-03   4.4
  A5 (data_sync)                       1.30e-04 4.25e-03 1.87e+05 4.57e-03   4.1
  A4 (reset_sync_0)                    1.30e-05 1.30e-03 2.87e+04 1.35e-03   1.2
  A3 (reg_file)                        1.37e-03 2.96e-02 1.35e+06 3.23e-02  29.0
  A2 (CLK_GATE)                        8.15e-04 1.49e-03 2.13e+04 2.32e-03   2.1
  A1 (alu)                                0.000 6.59e-03 3.19e+06 9.77e-03   8.8
    mult_48 (alu_DW02_mult_0)             0.000    0.000 7.50e+05 7.50e-04   0.7
    add_40 (alu_DW01_add_0)               0.000    0.000 2.01e+05 2.01e-04   0.2
    sub_44 (alu_DW01_sub_0)               0.000    0.000 2.32e+05 2.32e-04   0.2
    div_52 (alu_DW_div_uns_0)             0.000    0.000 1.24e+06 1.24e-03   1.1
  A0 (sys_cnrt)                           0.000 1.54e-03 2.27e+05 1.76e-03   1.6
  b6 (mux2X1_5)                        9.92e-05 5.69e-05 7.54e+03 1.64e-04   0.1
  b5 (mux2X1_6)                        1.13e-05 4.11e-05 7.65e+03 6.00e-05   0.1
  b4 (mux2X1_0)                        5.54e-04 6.25e-05 7.61e+03 6.24e-04   0.6
  b3 (mux2X1_2)                        3.11e-04 8.40e-05 1.26e+04 4.08e-04   0.4
  b2 (mux2X1_3)                        1.26e-04 4.82e-05 1.26e+04 1.86e-04   0.2
  b1 (mux2X1_4)                        1.88e-04 8.06e-05 1.26e+04 2.81e-04   0.3
  b0 (mux2X1_1)                        8.67e-03 6.35e-04 1.24e+04 9.32e-03   8.4
1
