INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ronak/64_bit_RAM/64_bit_RAM.srcs/sources_1/new/64bit_single_port_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_single_port_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ronak/64_bit_RAM/64_bit_RAM.srcs/sim_1/new/bit_single_port_ram_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_single_port_ram_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ronak/64_bit_RAM/64_bit_RAM.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
