<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.h' l='105' type='void llvm::AMDGPULegalizerInfo::legalizeUDIV_UREM32Impl(llvm::MachineIRBuilder &amp; B, llvm::Register DstReg, llvm::Register Num, llvm::Register Den, bool IsRem) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2765' ll='2805' type='void llvm::AMDGPULegalizerInfo::legalizeUDIV_UREM32Impl(llvm::MachineIRBuilder &amp; B, llvm::Register DstReg, llvm::Register X, llvm::Register Y, bool IsDiv) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2814' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo19legalizeUDIV_UREM32ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2987' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo17legalizeUDIV_UREMERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3026' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo17legalizeSDIV_SREMERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
