#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Sep  7 12:18:00 2025
# Process ID: 26440
# Current directory: D:/Material/CSDP/CNN_FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15216 D:\Material\CSDP\CNN_FPGA\CNN_FPGA.xpr
# Log file: D:/Material/CSDP/CNN_FPGA/vivado.log
# Journal file: D:/Material/CSDP/CNN_FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Material/CSDP/CNN_FPGA/CNN_FPGA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Lenet_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {Lenet_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 12:25:27 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/IEEE162IEEE32.v ../../../sources_1/new/IntegrationConvPart.v ../../../sources_1/new/Lenet.v ../../../sources_1/imports/MaxPoolMulti.v ../../../sources_1/imports/MaxPoolSingle.v ../../../sources_1/imports/RFselector.v ../../../sources_1/imports/UsingTheRelu16.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/new/convLayerMulti.v ../../../sources_1/imports/convLayerSingle.v ../../../sources_1/imports/convUnit.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatAdd16.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/floatMult16.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/max.v ../../../sources_1/new/padding.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/processingElement16.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/Lenet_TB.v 
# -- Skipping module ANNfull
# -- Skipping module FindMax
# -- Skipping module IEEE162IEEE32
# -- Skipping module integrationConv
# -- Skipping module Lenet
# -- Skipping module MaxPoolMulti
# -- Skipping module MaxPoolSingle
# -- Skipping module RFselector
# -- Skipping module UsingTheRelu16
# -- Skipping module activationFunction
# -- Skipping module convLayerMulti
# -- Skipping module convLayerSingle
# -- Skipping module convUnit
# -- Skipping module floatAdd
# -- Skipping module floatAdd16
# -- Skipping module floatMult
# -- Skipping module floatMult16
# -- Skipping module layer
# -- Skipping module max
# -- Skipping module padding
# -- Skipping module processingElement
# -- Skipping module processingElement16
# -- Skipping module weightMemory
# -- Skipping module Lenet_TB
# 
# Top level modules:
# 	Lenet_TB
# End time: 12:25:27 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 12:25:27 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 12:25:27 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=24140)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Lenet_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {Lenet_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 12:29:14 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/IEEE162IEEE32.v ../../../sources_1/new/IntegrationConvPart.v ../../../sources_1/new/Lenet.v ../../../sources_1/imports/MaxPoolMulti.v ../../../sources_1/imports/MaxPoolSingle.v ../../../sources_1/imports/RFselector.v ../../../sources_1/imports/UsingTheRelu16.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/new/convLayerMulti.v ../../../sources_1/imports/convLayerSingle.v ../../../sources_1/imports/convUnit.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatAdd16.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/floatMult16.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/max.v ../../../sources_1/new/padding.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/processingElement16.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/Lenet_TB.v 
# -- Skipping module ANNfull
# -- Skipping module FindMax
# -- Skipping module IEEE162IEEE32
# -- Skipping module integrationConv
# -- Skipping module Lenet
# -- Skipping module MaxPoolMulti
# -- Skipping module MaxPoolSingle
# -- Skipping module RFselector
# -- Skipping module UsingTheRelu16
# -- Skipping module activationFunction
# -- Skipping module convLayerMulti
# -- Skipping module convLayerSingle
# -- Skipping module convUnit
# -- Skipping module floatAdd
# -- Skipping module floatAdd16
# -- Skipping module floatMult
# -- Skipping module floatMult16
# -- Skipping module layer
# -- Skipping module max
# -- Skipping module padding
# -- Skipping module processingElement
# -- Skipping module processingElement16
# -- Skipping module weightMemory
# -- Skipping module Lenet_TB
# 
# Top level modules:
# 	Lenet_TB
# End time: 12:29:14 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 12:29:14 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 12:29:14 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=17444)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Lenet_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {Lenet_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 13:01:25 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/IEEE162IEEE32.v ../../../sources_1/new/IntegrationConvPart.v ../../../sources_1/new/Lenet.v ../../../sources_1/imports/MaxPoolMulti.v ../../../sources_1/imports/MaxPoolSingle.v ../../../sources_1/imports/RFselector.v ../../../sources_1/imports/UsingTheRelu16.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/new/convLayerMulti.v ../../../sources_1/imports/convLayerSingle.v ../../../sources_1/imports/convUnit.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatAdd16.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/floatMult16.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/max.v ../../../sources_1/new/padding.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/processingElement16.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/Lenet_TB.v 
# -- Skipping module ANNfull
# -- Skipping module FindMax
# -- Skipping module IEEE162IEEE32
# -- Compiling module integrationConv
# -- Skipping module Lenet
# -- Skipping module MaxPoolMulti
# -- Skipping module MaxPoolSingle
# -- Skipping module RFselector
# -- Skipping module UsingTheRelu16
# -- Skipping module activationFunction
# -- Skipping module convLayerMulti
# -- Skipping module convLayerSingle
# -- Skipping module convUnit
# -- Skipping module floatAdd
# -- Skipping module floatAdd16
# -- Skipping module floatMult
# -- Skipping module floatMult16
# -- Skipping module layer
# -- Skipping module max
# -- Skipping module padding
# -- Skipping module processingElement
# -- Skipping module processingElement16
# -- Skipping module weightMemory
# -- Skipping module Lenet_TB
# 
# Top level modules:
# 	Lenet_TB
# End time: 13:01:25 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 13:01:25 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 13:01:25 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=1572)
set_property top convLayerMulti_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'convLayerMulti_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {convLayerMulti_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 14:29:34 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/imports/RFselector.v ../../../sources_1/new/convLayerMulti.v ../../../sources_1/imports/convLayerSingle.v ../../../sources_1/imports/convUnit.v ../../../sources_1/imports/floatAdd16.v ../../../sources_1/imports/floatMult16.v ../../../sources_1/new/padding.v ../../../sources_1/imports/processingElement16.v ../../../sources_1/TB/convLayerMulti_TB.v 
# -- Skipping module RFselector
# -- Skipping module convLayerMulti
# -- Skipping module convLayerSingle
# -- Skipping module convUnit
# -- Skipping module floatAdd16
# -- Skipping module floatMult16
# -- Skipping module padding
# -- Skipping module processingElement16
# -- Compiling module convLayerMulti_TB
# 
# Top level modules:
# 	convLayerMulti_TB
# End time: 14:29:34 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 14:29:34 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:29:34 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=11060)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'convLayerMulti_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {convLayerMulti_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:17:58 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/imports/RFselector.v ../../../sources_1/new/convLayerMulti.v ../../../sources_1/imports/convLayerSingle.v ../../../sources_1/imports/convUnit.v ../../../sources_1/imports/floatAdd16.v ../../../sources_1/imports/floatMult16.v ../../../sources_1/new/padding.v ../../../sources_1/imports/processingElement16.v ../../../sources_1/TB/convLayerMulti_TB.v 
# -- Skipping module RFselector
# -- Skipping module convLayerMulti
# -- Skipping module convLayerSingle
# -- Skipping module convUnit
# -- Skipping module floatAdd16
# -- Skipping module floatMult16
# -- Skipping module padding
# -- Skipping module processingElement16
# -- Compiling module convLayerMulti_TB
# 
# Top level modules:
# 	convLayerMulti_TB
# End time: 15:17:58 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:17:58 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 15:17:58 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=15944)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'convLayerMulti_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {convLayerMulti_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:19:45 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/imports/RFselector.v ../../../sources_1/new/convLayerMulti.v ../../../sources_1/imports/convLayerSingle.v ../../../sources_1/imports/convUnit.v ../../../sources_1/imports/floatAdd16.v ../../../sources_1/imports/floatMult16.v ../../../sources_1/new/padding.v ../../../sources_1/imports/processingElement16.v ../../../sources_1/TB/convLayerMulti_TB.v 
# -- Skipping module RFselector
# -- Skipping module convLayerMulti
# -- Skipping module convLayerSingle
# -- Skipping module convUnit
# -- Skipping module floatAdd16
# -- Skipping module floatMult16
# -- Skipping module padding
# -- Skipping module processingElement16
# -- Skipping module convLayerMulti_TB
# 
# Top level modules:
# 	convLayerMulti_TB
# End time: 15:19:45 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:19:45 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 15:19:45 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=8312)
set_property top Lenet_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Lenet_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {Lenet_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:35:31 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/IEEE162IEEE32.v ../../../sources_1/new/IntegrationConvPart.v ../../../sources_1/new/Lenet.v ../../../sources_1/imports/MaxPoolMulti.v ../../../sources_1/imports/MaxPoolSingle.v ../../../sources_1/imports/RFselector.v ../../../sources_1/imports/UsingTheRelu16.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/new/convLayerMulti.v ../../../sources_1/imports/convLayerSingle.v ../../../sources_1/imports/convUnit.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatAdd16.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/floatMult16.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/max.v ../../../sources_1/new/padding.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/processingElement16.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/Lenet_TB.v 
# -- Skipping module ANNfull
# -- Skipping module FindMax
# -- Skipping module IEEE162IEEE32
# -- Skipping module integrationConv
# -- Skipping module Lenet
# -- Skipping module MaxPoolMulti
# -- Skipping module MaxPoolSingle
# -- Skipping module RFselector
# -- Skipping module UsingTheRelu16
# -- Skipping module activationFunction
# -- Skipping module convLayerMulti
# -- Skipping module convLayerSingle
# -- Skipping module convUnit
# -- Skipping module floatAdd
# -- Skipping module floatAdd16
# -- Skipping module floatMult
# -- Skipping module floatMult16
# -- Skipping module layer
# -- Skipping module max
# -- Skipping module padding
# -- Skipping module processingElement
# -- Skipping module processingElement16
# -- Skipping module weightMemory
# -- Compiling module Lenet_TB
# 
# Top level modules:
# 	Lenet_TB
# End time: 15:35:31 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:35:31 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 15:35:31 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=12264)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Lenet_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {Lenet_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:14:45 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/IEEE162IEEE32.v ../../../sources_1/new/IntegrationConvPart.v ../../../sources_1/new/Lenet.v ../../../sources_1/imports/MaxPoolMulti.v ../../../sources_1/imports/MaxPoolSingle.v ../../../sources_1/imports/RFselector.v ../../../sources_1/imports/UsingTheRelu16.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/new/convLayerMulti.v ../../../sources_1/imports/convLayerSingle.v ../../../sources_1/imports/convUnit.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatAdd16.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/floatMult16.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/max.v ../../../sources_1/new/padding.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/processingElement16.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/Lenet_TB.v 
# -- Compiling module ANNfull
# -- Compiling module FindMax
# -- Skipping module IEEE162IEEE32
# -- Skipping module integrationConv
# -- Skipping module Lenet
# -- Skipping module MaxPoolMulti
# -- Skipping module MaxPoolSingle
# -- Skipping module RFselector
# -- Skipping module UsingTheRelu16
# -- Skipping module activationFunction
# -- Skipping module convLayerMulti
# -- Skipping module convLayerSingle
# -- Skipping module convUnit
# -- Skipping module floatAdd
# -- Skipping module floatAdd16
# -- Skipping module floatMult
# -- Skipping module floatMult16
# -- Skipping module layer
# -- Skipping module max
# -- Skipping module padding
# -- Skipping module processingElement
# -- Skipping module processingElement16
# -- Skipping module weightMemory
# -- Compiling module Lenet_TB
# 
# Top level modules:
# 	Lenet_TB
# End time: 16:14:45 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:14:45 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:14:45 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=9732)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Lenet_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {Lenet_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:18:50 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/IEEE162IEEE32.v ../../../sources_1/new/IntegrationConvPart.v ../../../sources_1/new/Lenet.v ../../../sources_1/imports/MaxPoolMulti.v ../../../sources_1/imports/MaxPoolSingle.v ../../../sources_1/imports/RFselector.v ../../../sources_1/imports/UsingTheRelu16.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/new/convLayerMulti.v ../../../sources_1/imports/convLayerSingle.v ../../../sources_1/imports/convUnit.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatAdd16.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/floatMult16.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/max.v ../../../sources_1/new/padding.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/processingElement16.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/Lenet_TB.v 
# -- Skipping module ANNfull
# -- Skipping module FindMax
# -- Skipping module IEEE162IEEE32
# -- Skipping module integrationConv
# -- Skipping module Lenet
# -- Skipping module MaxPoolMulti
# -- Skipping module MaxPoolSingle
# -- Skipping module RFselector
# -- Skipping module UsingTheRelu16
# -- Skipping module activationFunction
# -- Skipping module convLayerMulti
# -- Skipping module convLayerSingle
# -- Skipping module convUnit
# -- Skipping module floatAdd
# -- Skipping module floatAdd16
# -- Skipping module floatMult
# -- Skipping module floatMult16
# -- Skipping module layer
# -- Skipping module max
# -- Skipping module padding
# -- Skipping module processingElement
# -- Skipping module processingElement16
# -- Skipping module weightMemory
# -- Skipping module Lenet_TB
# 
# Top level modules:
# 	Lenet_TB
# End time: 16:18:50 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:18:50 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:18:50 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=27380)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Lenet_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {Lenet_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:21:24 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/IEEE162IEEE32.v ../../../sources_1/new/IntegrationConvPart.v ../../../sources_1/new/Lenet.v ../../../sources_1/imports/MaxPoolMulti.v ../../../sources_1/imports/MaxPoolSingle.v ../../../sources_1/imports/RFselector.v ../../../sources_1/imports/UsingTheRelu16.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/new/convLayerMulti.v ../../../sources_1/imports/convLayerSingle.v ../../../sources_1/imports/convUnit.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatAdd16.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/floatMult16.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/max.v ../../../sources_1/new/padding.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/processingElement16.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/Lenet_TB.v 
# -- Skipping module ANNfull
# -- Skipping module FindMax
# -- Skipping module IEEE162IEEE32
# -- Skipping module integrationConv
# -- Skipping module Lenet
# -- Skipping module MaxPoolMulti
# -- Skipping module MaxPoolSingle
# -- Skipping module RFselector
# -- Skipping module UsingTheRelu16
# -- Skipping module activationFunction
# -- Skipping module convLayerMulti
# -- Skipping module convLayerSingle
# -- Skipping module convUnit
# -- Skipping module floatAdd
# -- Skipping module floatAdd16
# -- Skipping module floatMult
# -- Skipping module floatMult16
# -- Skipping module layer
# -- Skipping module max
# -- Skipping module padding
# -- Skipping module processingElement
# -- Skipping module processingElement16
# -- Skipping module weightMemory
# -- Compiling module Lenet_TB
# 
# Top level modules:
# 	Lenet_TB
# End time: 16:21:24 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:21:24 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:21:24 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=14828)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Lenet_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {Lenet_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:23:21 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/IEEE162IEEE32.v ../../../sources_1/new/IntegrationConvPart.v ../../../sources_1/new/Lenet.v ../../../sources_1/imports/MaxPoolMulti.v ../../../sources_1/imports/MaxPoolSingle.v ../../../sources_1/imports/RFselector.v ../../../sources_1/imports/UsingTheRelu16.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/new/convLayerMulti.v ../../../sources_1/imports/convLayerSingle.v ../../../sources_1/imports/convUnit.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatAdd16.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/floatMult16.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/max.v ../../../sources_1/new/padding.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/processingElement16.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/Lenet_TB.v 
# -- Skipping module ANNfull
# -- Skipping module FindMax
# -- Skipping module IEEE162IEEE32
# -- Skipping module integrationConv
# -- Skipping module Lenet
# -- Skipping module MaxPoolMulti
# -- Skipping module MaxPoolSingle
# -- Skipping module RFselector
# -- Skipping module UsingTheRelu16
# -- Skipping module activationFunction
# -- Skipping module convLayerMulti
# -- Skipping module convLayerSingle
# -- Skipping module convUnit
# -- Skipping module floatAdd
# -- Skipping module floatAdd16
# -- Skipping module floatMult
# -- Skipping module floatMult16
# -- Skipping module layer
# -- Skipping module max
# -- Skipping module padding
# -- Skipping module processingElement
# -- Skipping module processingElement16
# -- Skipping module weightMemory
# -- Compiling module Lenet_TB
# 
# Top level modules:
# 	Lenet_TB
# End time: 16:23:21 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:23:21 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:23:21 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=21816)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Lenet_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {Lenet_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:25:52 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/IEEE162IEEE32.v ../../../sources_1/new/IntegrationConvPart.v ../../../sources_1/new/Lenet.v ../../../sources_1/imports/MaxPoolMulti.v ../../../sources_1/imports/MaxPoolSingle.v ../../../sources_1/imports/RFselector.v ../../../sources_1/imports/UsingTheRelu16.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/new/convLayerMulti.v ../../../sources_1/imports/convLayerSingle.v ../../../sources_1/imports/convUnit.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatAdd16.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/floatMult16.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/max.v ../../../sources_1/new/padding.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/processingElement16.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/Lenet_TB.v 
# -- Skipping module ANNfull
# -- Skipping module FindMax
# -- Skipping module IEEE162IEEE32
# -- Skipping module integrationConv
# -- Skipping module Lenet
# -- Skipping module MaxPoolMulti
# -- Skipping module MaxPoolSingle
# -- Skipping module RFselector
# -- Skipping module UsingTheRelu16
# -- Skipping module activationFunction
# -- Skipping module convLayerMulti
# -- Skipping module convLayerSingle
# -- Skipping module convUnit
# -- Skipping module floatAdd
# -- Skipping module floatAdd16
# -- Skipping module floatMult
# -- Skipping module floatMult16
# -- Skipping module layer
# -- Skipping module max
# -- Skipping module padding
# -- Skipping module processingElement
# -- Skipping module processingElement16
# -- Skipping module weightMemory
# -- Skipping module Lenet_TB
# 
# Top level modules:
# 	Lenet_TB
# End time: 16:25:52 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:25:52 on Sep 07,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:25:52 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Program launched (PID=18944)
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Lenet_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {Lenet_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:27:13 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/IEEE162IEEE32.v ../../../sources_1/new/IntegrationConvPart.v ../../../sources_1/new/Lenet.v ../../../sources_1/imports/MaxPoolMulti.v ../../../sources_1/imports/MaxPoolSingle.v ../../../sources_1/imports/RFselector.v ../../../sources_1/imports/UsingTheRelu16.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/new/convLayerMulti.v ../../../sources_1/imports/convLayerSingle.v ../../../sources_1/imports/convUnit.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatAdd16.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/floatMult16.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/max.v ../../../sources_1/new/padding.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/processingElement16.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/Lenet_TB.v 
# -- Skipping module ANNfull
# -- Skipping module FindMax
# -- Skipping module IEEE162IEEE32
# -- Skipping module integrationConv
# -- Skipping module Lenet
# -- Skipping module MaxPoolMulti
# -- Skipping module MaxPoolSingle
# -- Skipping module RFselector
# -- Skipping module UsingTheRelu16
# -- Skipping module activationFunction
# -- Skipping module convLayerMulti
# -- Skipping module convLayerSingle
# -- Skipping module convUnit
# -- Skipping module floatAdd
# -- Skipping module floatAdd16
# -- Skipping module floatMult
# -- Skipping module floatMult16
# -- Skipping module layer
# -- Skipping module max
# -- Skipping module padding
# -- Skipping module processingElement
# -- Skipping module processingElement16
# -- Skipping module weightMemory
# -- Compiling module Lenet_TB
# ** Error: ../../../sources_1/TB/Lenet_TB.v(65): (vlog-3373) Range of part-select [0:16384] into 'input_ANN' [16383:0] is reversed.
# ** Warning: ../../../sources_1/TB/Lenet_TB.v(65): (vlog-2697) LSB of part-select into 'input_ANN' is out of bounds.
# End time: 16:27:13 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# ** Error: D:/modeltech64_2019.2/win64/vlog failed.
# Error in macro ./Lenet_TB_compile.do line 41
# D:/modeltech64_2019.2/win64/vlog failed.
#     while executing
# "vlog -64 -incr -work xil_defaultlib  \
# "../../../sources_1/new/ANNfull.v" \
# "../../../sources_1/new/FindMax.v" \
# "../../../sources_1/imports/IEEE162IE..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1091.613 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1091.613 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\modeltech64_2019.2\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2019.2/Vivado_lib/modelsim.ini' copied to run dir:'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Lenet_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Material/CSDP/CNN_FPGA/CNN_FPGA.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_2019.2/tcl/vsim/pref.tcl

# 2019.2

# do {Lenet_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:27:36 on Sep 07,2025
# vlog -64 -incr -work xil_defaultlib ../../../sources_1/new/ANNfull.v ../../../sources_1/new/FindMax.v ../../../sources_1/imports/IEEE162IEEE32.v ../../../sources_1/new/IntegrationConvPart.v ../../../sources_1/new/Lenet.v ../../../sources_1/imports/MaxPoolMulti.v ../../../sources_1/imports/MaxPoolSingle.v ../../../sources_1/imports/RFselector.v ../../../sources_1/imports/UsingTheRelu16.v ../../../sources_1/imports/activationFunction.v ../../../sources_1/new/convLayerMulti.v ../../../sources_1/imports/convLayerSingle.v ../../../sources_1/imports/convUnit.v ../../../sources_1/imports/floatAdd.v ../../../sources_1/imports/floatAdd16.v ../../../sources_1/imports/floatMult.v ../../../sources_1/imports/floatMult16.v ../../../sources_1/imports/layer.v ../../../sources_1/imports/max.v ../../../sources_1/new/padding.v ../../../sources_1/imports/processingElement.v ../../../sources_1/imports/processingElement16.v ../../../sources_1/imports/weightMemory.v ../../../sources_1/TB/Lenet_TB.v 
# -- Skipping module ANNfull
# -- Skipping module FindMax
# -- Skipping module IEEE162IEEE32
# -- Skipping module integrationConv
# -- Skipping module Lenet
# -- Skipping module MaxPoolMulti
# -- Skipping module MaxPoolSingle
# -- Skipping module RFselector
# -- Skipping module UsingTheRelu16
# -- Skipping module activationFunction
# -- Skipping module convLayerMulti
# -- Skipping module convLayerSingle
# -- Skipping module convUnit
# -- Skipping module floatAdd
# -- Skipping module floatAdd16
# -- Skipping module floatMult
# -- Skipping module floatMult16
# -- Skipping module layer
# -- Skipping module max
# -- Skipping module padding
# -- Skipping module processingElement
# -- Skipping module processingElement16
# -- Skipping module weightMemory
# -- Compiling module Lenet_TB
# ** Error: ../../../sources_1/TB/Lenet_TB.v(65): (vlog-3373) Range of part-select [0:16384] into 'input_ANN' [16383:0] is reversed.
# ** Warning: ../../../sources_1/TB/Lenet_TB.v(65): (vlog-2697) LSB of part-select into 'input_ANN' is out of bounds.
# End time: 16:27:36 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# ** Error: D:/modeltech64_2019.2/win64/vlog failed.
# Error in macro ./Lenet_TB_compile.do line 41
# D:/modeltech64_2019.2/win64/vlog failed.
#     while executing
# "vlog -64 -incr -work xil_defaultlib  \
# "../../../sources_1/new/ANNfull.v" \
# "../../../sources_1/new/FindMax.v" \
# "../../../sources_1/imports/IEEE162IE..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:46 . Memory (MB): peak = 1091.613 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:01:46 . Memory (MB): peak = 1091.613 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep  7 16:29:23 2025...
