Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Tue Apr 23 18:58:41 2024
| Host              : 7ca2124810b8 running 64-bit unknown
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file logicnet_timing_summary_routed.rpt -pb logicnet_timing_summary_routed.pb -rpx logicnet_timing_summary_routed.rpx -warn_on_violation
| Design            : logicnet
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.29 11-17-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  543         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (488)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (488)
--------------------------------
 There are 488 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.450     -542.961                   2233                 2660        0.071        0.000                      0                 2660        0.225        0.000                       0                  3170  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 0.500}        1.000           1000.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.450     -542.961                   2233                 2660        0.071        0.000                      0                 2660        0.225        0.000                       0                  3170  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :         2233  Failing Endpoints,  Worst Slack       -0.450ns,  Total Violation     -542.961ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.450ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[503]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[375]_fret__15_fret/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.431ns  (logic 0.378ns (26.415%)  route 1.053ns (73.585%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.029     0.029    layer0_reg/clk
    SLICE_X73Y619        FDRE                                         r  layer0_reg/data_out_reg[503]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y619        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 f  layer0_reg/data_out_reg[503]/Q
                         net (fo=104, routed)         0.373     0.481    layer0_reg/data_out_reg[503]_0[22]
    SLICE_X76Y611        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     0.604 r  layer0_reg/g0_b1__138/O
                         net (fo=38, routed)          0.494     1.098    layer1_inst/layer1_N83_inst/data_out_reg[366]_fret__45[7]
    SLICE_X82Y608        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.088     1.186 r  layer1_inst/layer1_N83_inst/data_out[375]_fret__15_fret_i_2/O
                         net (fo=1, routed)           0.136     1.322    layer1_inst/layer1_N83_inst/data_out[375]_fret__15_fret_i_2_n_0
    SLICE_X83Y608        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     1.410 r  layer1_inst/layer1_N83_inst/data_out[375]_fret__15_fret_i_1/O
                         net (fo=1, routed)           0.050     1.460    layer1_reg/data_out_reg[375]_fret__15_fret_1
    SLICE_X83Y608        FDSE                                         r  layer1_reg/data_out_reg[375]_fret__15_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=3169, unset)         0.020     1.020    layer1_reg/clk
    SLICE_X83Y608        FDSE                                         r  layer1_reg/data_out_reg[375]_fret__15_fret/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X83Y608        FDSE (Setup_CFF_SLICEL_C_D)
                                                      0.025     1.010    layer1_reg/data_out_reg[375]_fret__15_fret
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -1.460    
  -------------------------------------------------------------------
                         slack                                 -0.450    

Slack (VIOLATED) :        -0.447ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[450]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[870]_fret__4/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.429ns  (logic 0.568ns (39.748%)  route 0.861ns (60.252%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.029     0.029    layer0_reg/clk
    SLICE_X75Y614        FDRE                                         r  layer0_reg/data_out_reg[450]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y614        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 f  layer0_reg/data_out_reg[450]/Q
                         net (fo=18, routed)          0.306     0.414    layer0_reg/M0w[450]
    SLICE_X75Y610        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149     0.563 r  layer0_reg/g0_b0__14/O
                         net (fo=65, routed)          0.340     0.903    layer1_inst/layer1_N66_inst/data_out_reg[39]_fret__1_fret[2]
    SLICE_X78Y609        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     1.052 r  layer1_inst/layer1_N66_inst/data_out[39]_fret__32_fret__0_i_2/O
                         net (fo=7, routed)           0.169     1.221    layer1_inst/layer1_N66_inst/data_out[39]_fret__32_fret__0_i_2_n_0
    SLICE_X77Y609        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     1.346 r  layer1_inst/layer1_N66_inst/data_out[870]_fret__4_i_2/O
                         net (fo=1, routed)           0.014     1.360    layer1_inst/layer1_N66_inst/data_out[870]_fret__4_i_2_n_0
    SLICE_X77Y609        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.066     1.426 r  layer1_inst/layer1_N66_inst/data_out_reg[870]_fret__4_i_1/O
                         net (fo=1, routed)           0.032     1.458    layer1_reg/data_out_reg[870]_fret__4_1
    SLICE_X77Y609        FDRE                                         r  layer1_reg/data_out_reg[870]_fret__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=3169, unset)         0.021     1.021    layer1_reg/clk
    SLICE_X77Y609        FDRE                                         r  layer1_reg/data_out_reg[870]_fret__4/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X77Y609        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     1.011    layer1_reg/data_out_reg[870]_fret__4
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -1.458    
  -------------------------------------------------------------------
                         slack                                 -0.447    

Slack (VIOLATED) :        -0.443ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[168]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[37]_fret__7_fret__0/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.448ns (31.461%)  route 0.976ns (68.539%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.030     0.030    layer0_reg/clk
    SLICE_X76Y615        FDRE                                         r  layer0_reg/data_out_reg[168]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y615        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  layer0_reg/data_out_reg[168]/Q
                         net (fo=12, routed)          0.395     0.503    layer0_reg/M0w[168]
    SLICE_X68Y618        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     0.626 r  layer0_reg/g0_b1__192/O
                         net (fo=23, routed)          0.235     0.861    layer1_inst/layer1_N68_inst/data_out_reg[37]_fret__9_fret__0[6]
    SLICE_X67Y618        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     1.010 r  layer1_inst/layer1_N68_inst/g0_b1__120_i_2__1/O
                         net (fo=2, routed)           0.280     1.290    layer1_inst/layer1_N68_inst/data_out_reg[131]_2
    SLICE_X63Y618        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     1.388 r  layer1_inst/layer1_N68_inst/data_out[37]_fret__7_fret__0_i_1/O
                         net (fo=1, routed)           0.066     1.454    layer1_reg/data_out_reg[37]_fret__7_fret__0_1
    SLICE_X63Y618        FDSE                                         r  layer1_reg/data_out_reg[37]_fret__7_fret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=3169, unset)         0.021     1.021    layer1_reg/clk
    SLICE_X63Y618        FDSE                                         r  layer1_reg/data_out_reg[37]_fret__7_fret__0/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X63Y618        FDSE (Setup_CFF_SLICEM_C_D)
                                                      0.025     1.011    layer1_reg/data_out_reg[37]_fret__7_fret__0
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -1.454    
  -------------------------------------------------------------------
                         slack                                 -0.443    

Slack (VIOLATED) :        -0.430ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[443]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[375]_fret__8_fret/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.413ns  (logic 0.440ns (31.139%)  route 0.973ns (68.861%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.028     0.028    layer0_reg/clk
    SLICE_X73Y616        FDRE                                         r  layer0_reg/data_out_reg[443]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y616        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     0.108 r  layer0_reg/data_out_reg[443]/Q
                         net (fo=10, routed)          0.344     0.452    layer0_reg/M0w[443]
    SLICE_X76Y613        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     0.542 r  layer0_reg/g0_b0__88/O
                         net (fo=101, routed)         0.451     0.993    layer1_inst/layer1_N83_inst/data_out_reg[366]_fret__45[0]
    SLICE_X81Y609        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     1.118 r  layer1_inst/layer1_N83_inst/data_out[375]_fret__7_i_1/O
                         net (fo=3, routed)           0.112     1.230    layer1_inst/layer1_N83_inst/data_out_reg[308]_5
    SLICE_X81Y609        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145     1.375 r  layer1_inst/layer1_N83_inst/data_out[375]_fret__8_fret_i_1/O
                         net (fo=1, routed)           0.066     1.441    layer1_reg/data_out_reg[375]_fret__8_fret_1
    SLICE_X81Y609        FDRE                                         r  layer1_reg/data_out_reg[375]_fret__8_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=3169, unset)         0.021     1.021    layer1_reg/clk
    SLICE_X81Y609        FDRE                                         r  layer1_reg/data_out_reg[375]_fret__8_fret/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X81Y609        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     1.011    layer1_reg/data_out_reg[375]_fret__8_fret
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -1.441    
  -------------------------------------------------------------------
                         slack                                 -0.430    

Slack (VIOLATED) :        -0.429ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[443]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[366]_fret__35_fret/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.380ns (26.912%)  route 1.032ns (73.088%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.028     0.028    layer0_reg/clk
    SLICE_X73Y616        FDRE                                         r  layer0_reg/data_out_reg[443]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y616        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     0.108 r  layer0_reg/data_out_reg[443]/Q
                         net (fo=10, routed)          0.344     0.452    layer0_reg/M0w[443]
    SLICE_X76Y613        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     0.542 r  layer0_reg/g0_b0__88/O
                         net (fo=101, routed)         0.440     0.982    layer1_inst/layer1_N64_inst/data_out_reg[366]_fret__35_fret[1]
    SLICE_X81Y609        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     1.070 r  layer1_inst/layer1_N64_inst/data_out[366]_fret__35_fret_i_2/O
                         net (fo=1, routed)           0.176     1.246    layer1_inst/layer1_N64_inst/data_out[366]_fret__35_fret_i_2_n_0
    SLICE_X81Y609        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     1.368 r  layer1_inst/layer1_N64_inst/data_out[366]_fret__35_fret_i_1/O
                         net (fo=1, routed)           0.072     1.440    layer1_reg/data_out_reg[366]_fret__35_fret_1
    SLICE_X81Y609        FDRE                                         r  layer1_reg/data_out_reg[366]_fret__35_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=3169, unset)         0.021     1.021    layer1_reg/clk
    SLICE_X81Y609        FDRE                                         r  layer1_reg/data_out_reg[366]_fret__35_fret/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X81Y609        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     1.011    layer1_reg/data_out_reg[366]_fret__35_fret
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                 -0.429    

Slack (VIOLATED) :        -0.428ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[878]_fret__0/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.507ns (35.983%)  route 0.902ns (64.017%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.030     0.030    layer0_reg/clk
    SLICE_X72Y616        FDRE                                         r  layer0_reg/data_out_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y616        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.108 r  layer0_reg/data_out_reg[37]/Q
                         net (fo=5, routed)           0.327     0.435    layer0_reg/M0w[37]
    SLICE_X69Y616        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     0.559 r  layer0_reg/g0_b0__0/O
                         net (fo=109, routed)         0.386     0.945    layer1_inst/layer1_N26_inst/data_out_reg[899]_fret__0_fret[0]
    SLICE_X66Y617        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     1.093 r  layer1_inst/layer1_N26_inst/data_out[878]_fret__0_i_7/O
                         net (fo=1, routed)           0.140     1.233    layer1_inst/layer1_N26_inst/data_out[878]_fret__0_i_7_n_0
    SLICE_X65Y617        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     1.323 r  layer1_inst/layer1_N26_inst/data_out[878]_fret__0_i_3/O
                         net (fo=1, routed)           0.017     1.340    layer1_inst/layer1_N26_inst/data_out[878]_fret__0_i_3_n_0
    SLICE_X65Y617        MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.067     1.407 r  layer1_inst/layer1_N26_inst/data_out_reg[878]_fret__0_i_1/O
                         net (fo=1, routed)           0.032     1.439    layer1_reg/data_out_reg[878]_fret__0_1
    SLICE_X65Y617        FDSE                                         r  layer1_reg/data_out_reg[878]_fret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=3169, unset)         0.021     1.021    layer1_reg/clk
    SLICE_X65Y617        FDSE                                         r  layer1_reg/data_out_reg[878]_fret__0/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X65Y617        FDSE (Setup_HFF_SLICEM_C_D)
                                                      0.025     1.011    layer1_reg/data_out_reg[878]_fret__0
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -1.439    
  -------------------------------------------------------------------
                         slack                                 -0.428    

Slack (VIOLATED) :        -0.421ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[443]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[367]_fret__7_fret/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.270ns (19.244%)  route 1.133ns (80.756%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.028     0.028    layer0_reg/clk
    SLICE_X73Y616        FDRE                                         r  layer0_reg/data_out_reg[443]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y616        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     0.108 r  layer0_reg/data_out_reg[443]/Q
                         net (fo=10, routed)          0.344     0.452    layer0_reg/M0w[443]
    SLICE_X76Y613        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     0.542 r  layer0_reg/g0_b0__88/O
                         net (fo=101, routed)         0.573     1.115    layer1_inst/layer1_N64_inst/data_out_reg[366]_fret__35_fret[1]
    SLICE_X82Y610        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     1.165 r  layer1_inst/layer1_N64_inst/data_out[367]_fret__7_fret_i_4/O
                         net (fo=2, routed)           0.166     1.331    layer1_inst/layer1_N64_inst/data_out[367]_fret__7_fret_i_4_n_0
    SLICE_X80Y610        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050     1.381 r  layer1_inst/layer1_N64_inst/data_out[367]_fret__7_fret_i_1/O
                         net (fo=1, routed)           0.050     1.431    layer1_reg/data_out_reg[367]_fret__7_fret_1
    SLICE_X80Y610        FDRE                                         r  layer1_reg/data_out_reg[367]_fret__7_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=3169, unset)         0.020     1.020    layer1_reg/clk
    SLICE_X80Y610        FDRE                                         r  layer1_reg/data_out_reg[367]_fret__7_fret/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X80Y610        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     1.010    layer1_reg/data_out_reg[367]_fret__7_fret
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                 -0.421    

Slack (VIOLATED) :        -0.421ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[887]_fret_fret__1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[185]_fret__10/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.426ns (30.407%)  route 0.975ns (69.593%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.030     0.030    layer1_reg/clk
    SLICE_X76Y609        FDRE                                         r  layer1_reg/data_out_reg[887]_fret_fret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y609        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.109 r  layer1_reg/data_out_reg[887]_fret_fret__1/Q
                         net (fo=2, routed)           0.276     0.385    layer1_inst/layer1_N66_inst/data_out_reg[132]_0
    SLICE_X72Y609        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     0.483 r  layer1_inst/layer1_N66_inst/data_out[132]_i_2/O
                         net (fo=1, routed)           0.204     0.687    layer1_inst/layer1_N66_inst/data_out[132]_i_2_n_0
    SLICE_X71Y607        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     0.837 r  layer1_inst/layer1_N66_inst/data_out[132]_i_1/O
                         net (fo=79, routed)          0.444     1.281    layer2_inst/layer2_N4_inst/M2[2]
    SLICE_X64Y603        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     1.380 r  layer2_inst/layer2_N4_inst/data_out[185]_fret__10_i_1/O
                         net (fo=1, routed)           0.051     1.431    layer2_reg/data_out_reg[185]_fret__10_1
    SLICE_X64Y603        FDRE                                         r  layer2_reg/data_out_reg[185]_fret__10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=3169, unset)         0.020     1.020    layer2_reg/clk
    SLICE_X64Y603        FDRE                                         r  layer2_reg/data_out_reg[185]_fret__10/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X64Y603        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     1.010    layer2_reg/data_out_reg[185]_fret__10
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                 -0.421    

Slack (VIOLATED) :        -0.420ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[443]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[367]_fret__6_fret/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.402ns  (logic 0.394ns (28.103%)  route 1.008ns (71.897%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.028     0.028    layer0_reg/clk
    SLICE_X73Y616        FDRE                                         r  layer0_reg/data_out_reg[443]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y616        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     0.108 r  layer0_reg/data_out_reg[443]/Q
                         net (fo=10, routed)          0.342     0.450    layer0_reg/M0w[443]
    SLICE_X76Y613        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     0.540 r  layer0_reg/g0_b1__66/O
                         net (fo=87, routed)          0.468     1.008    layer1_inst/layer1_N64_inst/data_out_reg[366]_fret__35_fret[2]
    SLICE_X81Y609        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     1.108 r  layer1_inst/layer1_N64_inst/data_out[367]_fret__6_fret_i_2/O
                         net (fo=1, routed)           0.150     1.258    layer1_inst/layer1_N64_inst/data_out[367]_fret__6_fret_i_2_n_0
    SLICE_X80Y608        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     1.382 r  layer1_inst/layer1_N64_inst/data_out[367]_fret__6_fret_i_1/O
                         net (fo=1, routed)           0.048     1.430    layer1_reg/data_out_reg[367]_fret__6_fret_1
    SLICE_X80Y608        FDRE                                         r  layer1_reg/data_out_reg[367]_fret__6_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=3169, unset)         0.020     1.020    layer1_reg/clk
    SLICE_X80Y608        FDRE                                         r  layer1_reg/data_out_reg[367]_fret__6_fret/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X80Y608        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     1.010    layer1_reg/data_out_reg[367]_fret__6_fret
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -1.430    
  -------------------------------------------------------------------
                         slack                                 -0.420    

Slack (VIOLATED) :        -0.417ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[572]_fret__6_fret__0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 0.401ns (28.704%)  route 0.996ns (71.296%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.030     0.030    layer0_reg/clk
    SLICE_X72Y616        FDRE                                         r  layer0_reg/data_out_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y616        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.108 r  layer0_reg/data_out_reg[37]/Q
                         net (fo=5, routed)           0.327     0.435    layer0_reg/M0w[37]
    SLICE_X69Y616        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     0.559 r  layer0_reg/g0_b0__0/O
                         net (fo=109, routed)         0.328     0.887    layer1_inst/layer1_N89_inst/data_out_reg[572]_fret__1[0]
    SLICE_X66Y618        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     1.036 r  layer1_inst/layer1_N89_inst/data_out[572]_fret__6_fret__0_i_3/O
                         net (fo=2, routed)           0.293     1.329    layer1_inst/layer1_N89_inst/data_out[572]_fret__6_fret__0_i_3_n_0
    SLICE_X67Y615        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.050     1.379 r  layer1_inst/layer1_N89_inst/data_out[572]_fret__6_fret__0_i_1/O
                         net (fo=1, routed)           0.048     1.427    layer1_reg/data_out_reg[572]_fret__6_fret__0_1
    SLICE_X67Y615        FDRE                                         r  layer1_reg/data_out_reg[572]_fret__6_fret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=3169, unset)         0.020     1.020    layer1_reg/clk
    SLICE_X67Y615        FDRE                                         r  layer1_reg/data_out_reg[572]_fret__6_fret__0/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X67Y615        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     1.010    layer1_reg/data_out_reg[572]_fret__6_fret__0
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -1.427    
  -------------------------------------------------------------------
                         slack                                 -0.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[406]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[890]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.053ns (43.443%)  route 0.069ns (56.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.013     0.013    layer0_reg/clk
    SLICE_X83Y605        FDRE                                         r  layer0_reg/data_out_reg[406]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y605        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  layer0_reg/data_out_reg[406]/Q
                         net (fo=2, routed)           0.053     0.105    layer0_reg/M0w[406]
    SLICE_X83Y605        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.119 r  layer0_reg/g0_b0__223/O
                         net (fo=1, routed)           0.016     0.135    layer1_reg/data_out_reg[1185]_0[271]
    SLICE_X83Y605        FDRE                                         r  layer1_reg/data_out_reg[890]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.018     0.018    layer1_reg/clk
    SLICE_X83Y605        FDRE                                         r  layer1_reg/data_out_reg[890]/C
                         clock pessimism              0.000     0.018    
    SLICE_X83Y605        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    layer1_reg/data_out_reg[890]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[406]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[891]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.053ns (43.089%)  route 0.070ns (56.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.013     0.013    layer0_reg/clk
    SLICE_X83Y605        FDRE                                         r  layer0_reg/data_out_reg[406]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y605        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 f  layer0_reg/data_out_reg[406]/Q
                         net (fo=2, routed)           0.053     0.105    layer0_reg/M0w[406]
    SLICE_X83Y605        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     0.119 r  layer0_reg/g0_b1__175/O
                         net (fo=1, routed)           0.017     0.136    layer1_reg/data_out_reg[1185]_0[272]
    SLICE_X83Y605        FDRE                                         r  layer1_reg/data_out_reg[891]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.018     0.018    layer1_reg/clk
    SLICE_X83Y605        FDRE                                         r  layer1_reg/data_out_reg[891]/C
                         clock pessimism              0.000     0.018    
    SLICE_X83Y605        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    layer1_reg/data_out_reg[891]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[502]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[1129]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.053ns (42.742%)  route 0.071ns (57.258%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.013     0.013    layer0_reg/clk
    SLICE_X58Y616        FDRE                                         r  layer0_reg/data_out_reg[502]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y616        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 f  layer0_reg/data_out_reg[502]/Q
                         net (fo=2, routed)           0.055     0.107    layer0_reg/M0w[502]
    SLICE_X58Y616        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     0.121 r  layer0_reg/g0_b1__221/O
                         net (fo=1, routed)           0.016     0.137    layer1_reg/data_out_reg[1185]_0[348]
    SLICE_X58Y616        FDRE                                         r  layer1_reg/data_out_reg[1129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.018     0.018    layer1_reg/clk
    SLICE_X58Y616        FDRE                                         r  layer1_reg/data_out_reg[1129]/C
                         clock pessimism              0.000     0.018    
    SLICE_X58Y616        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    layer1_reg/data_out_reg[1129]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[293]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[149]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.054ns (43.200%)  route 0.071ns (56.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.013     0.013    layer0_reg/clk
    SLICE_X66Y612        FDRE                                         r  layer0_reg/data_out_reg[293]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y612        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  layer0_reg/data_out_reg[293]/Q
                         net (fo=2, routed)           0.054     0.106    layer0_reg/M0w[293]
    SLICE_X68Y612        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     0.121 r  layer0_reg/g0_b1__28/O
                         net (fo=1, routed)           0.017     0.138    layer1_reg/data_out_reg[1185]_0[40]
    SLICE_X68Y612        FDRE                                         r  layer1_reg/data_out_reg[149]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.019     0.019    layer1_reg/clk
    SLICE_X68Y612        FDRE                                         r  layer1_reg/data_out_reg[149]/C
                         clock pessimism              0.000     0.019    
    SLICE_X68Y612        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    layer1_reg/data_out_reg[149]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[453]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[1069]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.062ns (48.062%)  route 0.067ns (51.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.013     0.013    layer0_reg/clk
    SLICE_X66Y613        FDRE                                         r  layer0_reg/data_out_reg[453]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y613        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  layer0_reg/data_out_reg[453]/Q
                         net (fo=2, routed)           0.051     0.104    layer0_reg/M0w[453]
    SLICE_X67Y613        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.022     0.126 r  layer0_reg/g0_b1__210/O
                         net (fo=1, routed)           0.016     0.142    layer1_reg/data_out_reg[1185]_0[328]
    SLICE_X67Y613        FDRE                                         r  layer1_reg/data_out_reg[1069]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.018     0.018    layer1_reg/clk
    SLICE_X67Y613        FDRE                                         r  layer1_reg/data_out_reg[1069]/C
                         clock pessimism              0.000     0.018    
    SLICE_X67Y613        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    layer1_reg/data_out_reg[1069]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[147]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[574]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.052ns (40.000%)  route 0.078ns (60.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.013     0.013    layer0_reg/clk
    SLICE_X61Y606        FDRE                                         r  layer0_reg/data_out_reg[147]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y606        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  layer0_reg/data_out_reg[147]/Q
                         net (fo=2, routed)           0.057     0.108    layer0_reg/M0w[147]
    SLICE_X61Y606        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.014     0.122 r  layer0_reg/g0_b0__144/O
                         net (fo=1, routed)           0.021     0.143    layer1_reg/data_out_reg[1185]_0[163]
    SLICE_X61Y606        FDRE                                         r  layer1_reg/data_out_reg[574]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.019     0.019    layer1_reg/clk
    SLICE_X61Y606        FDRE                                         r  layer1_reg/data_out_reg[574]/C
                         clock pessimism              0.000     0.019    
    SLICE_X61Y606        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.065    layer1_reg/data_out_reg[574]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[280]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[886]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.053ns (39.850%)  route 0.080ns (60.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.013     0.013    layer0_reg/clk
    SLICE_X72Y610        FDRE                                         r  layer0_reg/data_out_reg[280]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y610        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.052 f  layer0_reg/data_out_reg[280]/Q
                         net (fo=2, routed)           0.054     0.106    layer0_reg/M0w[280]
    SLICE_X72Y609        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.014     0.120 r  layer0_reg/g0_b0__222/O
                         net (fo=1, routed)           0.026     0.146    layer1_reg/data_out_reg[1185]_0[270]
    SLICE_X72Y609        FDRE                                         r  layer1_reg/data_out_reg[886]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.019     0.019    layer1_reg/clk
    SLICE_X72Y609        FDRE                                         r  layer1_reg/data_out_reg[886]/C
                         clock pessimism              0.000     0.019    
    SLICE_X72Y609        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.065    layer1_reg/data_out_reg[886]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[384]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[753]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.079ns (58.955%)  route 0.055ns (41.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.012     0.012    layer0_reg/clk
    SLICE_X68Y617        FDRE                                         r  layer0_reg/data_out_reg[384]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y617        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 f  layer0_reg/data_out_reg[384]/Q
                         net (fo=13, routed)          0.039     0.090    layer0_reg/M0w[384]
    SLICE_X68Y617        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.040     0.130 r  layer0_reg/g0_b1__144/O
                         net (fo=71, routed)          0.016     0.146    layer1_reg/data_out_reg[1185]_0[221]
    SLICE_X68Y617        FDRE                                         r  layer1_reg/data_out_reg[753]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.019     0.019    layer1_reg/clk
    SLICE_X68Y617        FDRE                                         r  layer1_reg/data_out_reg[753]/C
                         clock pessimism              0.000     0.019    
    SLICE_X68Y617        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.065    layer1_reg/data_out_reg[753]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[424]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[756]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.053ns (39.259%)  route 0.082ns (60.741%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.012     0.012    layer0_reg/clk
    SLICE_X73Y616        FDRE                                         r  layer0_reg/data_out_reg[424]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y616        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  layer0_reg/data_out_reg[424]/Q
                         net (fo=14, routed)          0.066     0.117    layer0_reg/M0w[424]
    SLICE_X73Y615        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.131 r  layer0_reg/g0_b0__189/O
                         net (fo=1, routed)           0.016     0.147    layer1_reg/data_out_reg[1185]_0[222]
    SLICE_X73Y615        FDRE                                         r  layer1_reg/data_out_reg[756]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.018     0.018    layer1_reg/clk
    SLICE_X73Y615        FDRE                                         r  layer1_reg/data_out_reg[756]/C
                         clock pessimism              0.000     0.018    
    SLICE_X73Y615        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    layer1_reg/data_out_reg[756]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[458]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[622]_fret_fret_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.062ns (45.926%)  route 0.073ns (54.074%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.013     0.013    layer0_reg/clk
    SLICE_X59Y622        FDRE                                         r  layer0_reg/data_out_reg[458]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y622        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 f  layer0_reg/data_out_reg[458]/Q
                         net (fo=9, routed)           0.056     0.108    layer0_reg/M0w[458]
    SLICE_X59Y622        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     0.131 r  layer0_reg/g0_b0__155__4/O
                         net (fo=1, routed)           0.017     0.148    layer1_reg/data_out_reg[622]_fret_fret_bret__3_1
    SLICE_X59Y622        FDRE                                         r  layer1_reg/data_out_reg[622]_fret_fret_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.019     0.019    layer1_reg/clk
    SLICE_X59Y622        FDRE                                         r  layer1_reg/data_out_reg[622]_fret_fret_bret__3/C
                         clock pessimism              0.000     0.019    
    SLICE_X59Y622        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    layer1_reg/data_out_reg[622]_fret_fret_bret__3
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X75Y609  layer0_reg/data_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X66Y619  layer0_reg/data_out_reg[100]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X69Y615  layer0_reg/data_out_reg[101]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X72Y614  layer0_reg/data_out_reg[102]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X83Y613  layer0_reg/data_out_reg[103]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X69Y617  layer0_reg/data_out_reg[104]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X64Y614  layer0_reg/data_out_reg[105]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X75Y606  layer0_reg/data_out_reg[107]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X66Y613  layer0_reg/data_out_reg[108]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X68Y621  layer0_reg/data_out_reg[109]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X75Y609  layer0_reg/data_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X75Y609  layer0_reg/data_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X66Y619  layer0_reg/data_out_reg[100]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X66Y619  layer0_reg/data_out_reg[100]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X69Y615  layer0_reg/data_out_reg[101]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X69Y615  layer0_reg/data_out_reg[101]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X72Y614  layer0_reg/data_out_reg[102]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X72Y614  layer0_reg/data_out_reg[102]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X83Y613  layer0_reg/data_out_reg[103]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X83Y613  layer0_reg/data_out_reg[103]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X75Y609  layer0_reg/data_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X75Y609  layer0_reg/data_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X66Y619  layer0_reg/data_out_reg[100]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X66Y619  layer0_reg/data_out_reg[100]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X69Y615  layer0_reg/data_out_reg[101]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X69Y615  layer0_reg/data_out_reg[101]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X72Y614  layer0_reg/data_out_reg[102]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X72Y614  layer0_reg/data_out_reg[102]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X83Y613  layer0_reg/data_out_reg[103]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X83Y613  layer0_reg/data_out_reg[103]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 layer3_reg/data_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.205ns  (logic 0.636ns (19.844%)  route 2.569ns (80.156%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.030     0.030    layer3_reg/clk
    SLICE_X61Y601        FDRE                                         r  layer3_reg/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y601        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 r  layer3_reg/data_out_reg[9]/Q
                         net (fo=182, routed)         1.613     1.721    layer3_reg/M3w[9]
    SLICE_X72Y569        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     1.866 r  layer3_reg/layer3_N6_inst/M4[13]_INST_0_i_64/O
                         net (fo=21, routed)          0.371     2.237    layer3_reg/layer3_N6_inst/M4[13]_INST_0_i_64_n_0
    SLICE_X69Y565        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     2.386 r  layer3_reg/layer3_N6_inst/M4[13]_INST_0_i_41/O
                         net (fo=2, routed)           0.335     2.721    layer3_reg/layer3_N6_inst/M4[13]_INST_0_i_41_n_0
    SLICE_X70Y568        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035     2.756 r  layer3_reg/layer3_N6_inst/M4[13]_INST_0_i_16/O
                         net (fo=1, routed)           0.009     2.765    layer3_reg/layer3_N6_inst/M4[13]_INST_0_i_16_n_0
    SLICE_X70Y568        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     2.822 r  layer3_reg/layer3_N6_inst/M4[13]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.822    layer3_reg/layer3_N6_inst/M4[13]_INST_0_i_6_n_0
    SLICE_X70Y568        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     2.848 r  layer3_reg/layer3_N6_inst/M4[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.241     3.089    layer3_reg/layer3_N6_inst/M4[13]_INST_0_i_1_n_0
    SLICE_X69Y567        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     3.235 r  layer3_reg/layer3_N6_inst/M4[13]_INST_0/O
                         net (fo=0)                   0.000     3.235    M4[13]
                                                                      r  M4[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3_reg/data_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.179ns  (logic 0.492ns (15.477%)  route 2.687ns (84.523%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.030     0.030    layer3_reg/clk
    SLICE_X61Y601        FDRE                                         r  layer3_reg/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y601        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 r  layer3_reg/data_out_reg[9]/Q
                         net (fo=182, routed)         1.829     1.937    layer3_reg/M3w[9]
    SLICE_X78Y576        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     1.987 r  layer3_reg/layer3_N1_inst/M4[2]_INST_0_i_61/O
                         net (fo=14, routed)          0.244     2.231    layer3_reg/layer3_N1_inst/M4[2]_INST_0_i_61_n_0
    SLICE_X79Y575        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     2.381 r  layer3_reg/layer3_N1_inst/M4[2]_INST_0_i_37/O
                         net (fo=2, routed)           0.295     2.676    layer3_reg/layer3_N1_inst/M4[2]_INST_0_i_37_n_0
    SLICE_X81Y575        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.038     2.714 r  layer3_reg/layer3_N1_inst/M4[2]_INST_0_i_16/O
                         net (fo=1, routed)           0.011     2.725    layer3_reg/layer3_N1_inst/M4[2]_INST_0_i_16_n_0
    SLICE_X81Y575        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     2.783 r  layer3_reg/layer3_N1_inst/M4[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.783    layer3_reg/layer3_N1_inst/M4[2]_INST_0_i_6_n_0
    SLICE_X81Y575        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     2.811 r  layer3_reg/layer3_N1_inst/M4[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.308     3.119    layer3_reg/layer3_N1_inst/M4[2]_INST_0_i_1_n_0
    SLICE_X78Y575        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     3.209 r  layer3_reg/layer3_N1_inst/M4[2]_INST_0/O
                         net (fo=0)                   0.000     3.209    M4[2]
                                                                      r  M4[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3_reg/data_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.703ns (22.346%)  route 2.443ns (77.654%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.030     0.030    layer3_reg/clk
    SLICE_X61Y601        FDRE                                         r  layer3_reg/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y601        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 r  layer3_reg/data_out_reg[9]/Q
                         net (fo=182, routed)         1.535     1.643    layer3_reg/M3w[9]
    SLICE_X75Y570        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     1.766 r  layer3_reg/layer3_N6_inst/M4[12]_INST_0_i_99/O
                         net (fo=5, routed)           0.298     2.064    layer3_reg/layer3_N6_inst/M4[12]_INST_0_i_99_n_0
    SLICE_X72Y568        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     2.162 r  layer3_reg/layer3_N6_inst/M4[12]_INST_0_i_53/O
                         net (fo=2, routed)           0.230     2.392    layer3_reg/layer3_N6_inst/M4[12]_INST_0_i_53_n_0
    SLICE_X72Y566        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145     2.537 r  layer3_reg/layer3_N6_inst/M4[12]_INST_0_i_18/O
                         net (fo=1, routed)           0.021     2.558    layer3_reg/layer3_N6_inst/M4[12]_INST_0_i_18_n_0
    SLICE_X72Y566        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     2.626 r  layer3_reg/layer3_N6_inst/M4[12]_INST_0_i_6/O
                         net (fo=1, routed)           0.297     2.923    layer3_reg/layer3_N6_inst/M4[12]_INST_0_i_6_n_0
    SLICE_X74Y568        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.122     3.045 r  layer3_reg/layer3_N6_inst/M4[12]_INST_0_i_1/O
                         net (fo=1, routed)           0.025     3.070    layer3_reg/layer3_N6_inst/M4[12]_INST_0_i_1_n_0
    SLICE_X74Y568        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     3.139 r  layer3_reg/layer3_N6_inst/M4[12]_INST_0/O
                         net (fo=0)                   0.037     3.176    M4[12]
                                                                      r  M4[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3_reg/data_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.127ns  (logic 0.717ns (22.929%)  route 2.410ns (77.071%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.029     0.029    layer3_reg/clk
    SLICE_X73Y593        FDRE                                         r  layer3_reg/data_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y593        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  layer3_reg/data_out_reg[17]/Q
                         net (fo=188, routed)         1.600     1.708    layer3_reg/M3w[17]
    SLICE_X77Y560        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     1.833 r  layer3_reg/layer3_N5_inst/M4[11]_INST_0_i_73/O
                         net (fo=13, routed)          0.254     2.087    layer3_reg/layer3_N5_inst/M4[11]_INST_0_i_73_n_0
    SLICE_X78Y560        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     2.177 r  layer3_reg/layer3_N5_inst/M4[11]_INST_0_i_38/O
                         net (fo=3, routed)           0.216     2.393    layer3_reg/layer3_N5_inst/M4[11]_INST_0_i_38_n_0
    SLICE_X79Y559        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     2.539 r  layer3_reg/layer3_N5_inst/M4[11]_INST_0_i_15/O
                         net (fo=1, routed)           0.009     2.548    layer3_reg/layer3_N5_inst/M4[11]_INST_0_i_15_n_0
    SLICE_X79Y559        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     2.611 r  layer3_reg/layer3_N5_inst/M4[11]_INST_0_i_5/O
                         net (fo=1, routed)           0.269     2.880    layer3_reg/layer3_N5_inst/M4[11]_INST_0_i_5_n_0
    SLICE_X76Y559        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     3.025 r  layer3_reg/layer3_N5_inst/M4[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.025     3.050    layer3_reg/layer3_N5_inst/M4[11]_INST_0_i_1_n_0
    SLICE_X76Y559        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     3.119 r  layer3_reg/layer3_N5_inst/M4[11]_INST_0/O
                         net (fo=0)                   0.037     3.156    M4[11]
                                                                      r  M4[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3_reg/data_out_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.081ns  (logic 0.634ns (20.578%)  route 2.447ns (79.422%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.029     0.029    layer3_reg/clk
    SLICE_X68Y584        FDRE                                         r  layer3_reg/data_out_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y584        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.109 r  layer3_reg/data_out_reg[55]/Q
                         net (fo=190, routed)         1.748     1.857    layer3_reg/M3w[55]
    SLICE_X77Y530        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     1.958 r  layer3_reg/layer3_N12_inst/M4[24]_INST_0_i_112/O
                         net (fo=3, routed)           0.231     2.189    layer3_reg/layer3_N12_inst/M4[24]_INST_0_i_112_n_0
    SLICE_X77Y530        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     2.313 r  layer3_reg/layer3_N12_inst/M4[24]_INST_0_i_57/O
                         net (fo=1, routed)           0.269     2.582    layer3_reg/layer3_N12_inst/M4[24]_INST_0_i_57_n_0
    SLICE_X82Y532        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.124     2.706 r  layer3_reg/layer3_N12_inst/M4[24]_INST_0_i_20/O
                         net (fo=1, routed)           0.009     2.715    layer3_reg/layer3_N12_inst/M4[24]_INST_0_i_20_n_0
    SLICE_X82Y532        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     2.772 r  layer3_reg/layer3_N12_inst/M4[24]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.772    layer3_reg/layer3_N12_inst/M4[24]_INST_0_i_6_n_0
    SLICE_X82Y532        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     2.798 r  layer3_reg/layer3_N12_inst/M4[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.190     2.988    layer3_reg/layer3_N12_inst/M4[24]_INST_0_i_1_n_0
    SLICE_X79Y532        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.110 r  layer3_reg/layer3_N12_inst/M4[24]_INST_0/O
                         net (fo=0)                   0.000     3.110    M4[24]
                                                                      r  M4[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3_reg/data_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.035ns  (logic 0.646ns (21.285%)  route 2.389ns (78.715%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.030     0.030    layer3_reg/clk
    SLICE_X61Y601        FDRE                                         r  layer3_reg/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y601        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 f  layer3_reg/data_out_reg[9]/Q
                         net (fo=182, routed)         1.739     1.847    layer3_reg/M3w[9]
    SLICE_X77Y573        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145     1.992 r  layer3_reg/layer3_N1_inst/M4[3]_INST_0_i_37/O
                         net (fo=5, routed)           0.197     2.189    layer3_reg/layer3_N1_inst/M4[3]_INST_0_i_37_n_0
    SLICE_X78Y571        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     2.299 r  layer3_reg/layer3_N1_inst/M4[3]_INST_0_i_40/O
                         net (fo=6, routed)           0.124     2.423    layer3_reg/layer3_N1_inst/M4[3]_INST_0_i_40_n_0
    SLICE_X77Y571        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     2.523 r  layer3_reg/layer3_N1_inst/M4[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.017     2.540    layer3_reg/layer3_N1_inst/M4[3]_INST_0_i_22_n_0
    SLICE_X77Y571        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.060     2.600 r  layer3_reg/layer3_N1_inst/M4[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     2.600    layer3_reg/layer3_N1_inst/M4[3]_INST_0_i_9_n_0
    SLICE_X77Y571        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     2.628 r  layer3_reg/layer3_N1_inst/M4[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.312     2.940    layer3_reg/layer3_N1_inst/M4[3]_INST_0_i_2_n_0
    SLICE_X77Y571        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     3.065 r  layer3_reg/layer3_N1_inst/M4[3]_INST_0/O
                         net (fo=0)                   0.000     3.065    M4[3]
                                                                      r  M4[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3_reg/data_out_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.009ns  (logic 0.476ns (15.819%)  route 2.533ns (84.181%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.030     0.030    layer3_reg/clk
    SLICE_X65Y592        FDRE                                         r  layer3_reg/data_out_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y592        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 r  layer3_reg/data_out_reg[50]/Q
                         net (fo=181, routed)         1.834     1.942    layer3_reg/M3w[50]
    SLICE_X87Y565        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.032 r  layer3_reg/layer3_N9_inst/M4[18]_INST_0_i_82/O
                         net (fo=1, routed)           0.252     2.284    layer3_reg/layer3_N9_inst/M4[18]_INST_0_i_82_n_0
    SLICE_X87Y565        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     2.408 r  layer3_reg/layer3_N9_inst/M4[18]_INST_0_i_46/O
                         net (fo=1, routed)           0.206     2.614    layer3_reg/layer3_N9_inst/M4[18]_INST_0_i_46_n_0
    SLICE_X86Y566        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     2.665 r  layer3_reg/layer3_N9_inst/M4[18]_INST_0_i_18/O
                         net (fo=1, routed)           0.192     2.857    layer3_reg/layer3_N9_inst/M4[18]_INST_0_i_18_n_0
    SLICE_X86Y569        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     2.907 r  layer3_reg/layer3_N9_inst/M4[18]_INST_0_i_6/O
                         net (fo=1, routed)           0.009     2.916    layer3_reg/layer3_N9_inst/M4[18]_INST_0_i_6_n_0
    SLICE_X86Y569        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     2.973 r  layer3_reg/layer3_N9_inst/M4[18]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.973    layer3_reg/layer3_N9_inst/M4[18]_INST_0_i_2_n_0
    SLICE_X86Y569        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     2.999 r  layer3_reg/layer3_N9_inst/M4[18]_INST_0/O
                         net (fo=0)                   0.040     3.039    M4[18]
                                                                      r  M4[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3_reg/data_out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.995ns  (logic 0.621ns (20.735%)  route 2.374ns (79.265%))
  Logic Levels:           5  (LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.030     0.030    layer3_reg/clk
    SLICE_X74Y585        FDRE                                         r  layer3_reg/data_out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y585        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  layer3_reg/data_out_reg[35]/Q
                         net (fo=173, routed)         1.600     1.708    layer3_reg/M3w[35]
    SLICE_X82Y554        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     1.857 r  layer3_reg/layer3_N0_inst/M4[0]_INST_0_i_68/O
                         net (fo=4, routed)           0.310     2.167    layer3_reg/layer3_N0_inst/M4[0]_INST_0_i_68_n_0
    SLICE_X83Y556        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     2.290 r  layer3_reg/layer3_N0_inst/M4[0]_INST_0_i_47/O
                         net (fo=1, routed)           0.219     2.509    layer3_reg/layer3_N0_inst/M4[0]_INST_0_i_47_n_0
    SLICE_X82Y556        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     2.608 r  layer3_reg/layer3_N0_inst/M4[0]_INST_0_i_14/O
                         net (fo=1, routed)           0.082     2.690    layer3_reg/layer3_N0_inst/M4[0]_INST_0_i_14_n_0
    SLICE_X82Y555        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     2.740 r  layer3_reg/layer3_N0_inst/M4[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.163     2.903    layer3_reg/layer3_N0_inst/M4[0]_INST_0_i_3_n_0
    SLICE_X80Y555        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122     3.025 r  layer3_reg/layer3_N0_inst/M4[0]_INST_0/O
                         net (fo=0)                   0.000     3.025    M4[0]
                                                                      r  M4[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3_reg/data_out_reg[55]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.948ns  (logic 0.600ns (20.353%)  route 2.348ns (79.647%))
  Logic Levels:           4  (LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.029     0.029    layer3_reg/clk
    SLICE_X68Y584        FDRE                                         r  layer3_reg/data_out_reg[55]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y584        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  layer3_reg/data_out_reg[55]_rep/Q
                         net (fo=181, routed)         1.944     2.054    layer3_reg/data_out_reg[55]_rep_n_0
    SLICE_X75Y572        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     2.202 r  layer3_reg/layer3_N11_inst/M4[23]_INST_0_i_8/O
                         net (fo=2, routed)           0.183     2.385    layer3_reg/layer3_N11_inst/M4[23]_INST_0_i_8_n_0
    SLICE_X74Y572        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     2.508 r  layer3_reg/layer3_N11_inst/M4[22]_INST_0_i_10/O
                         net (fo=1, routed)           0.171     2.679    layer3_reg/layer3_N11_inst/M4[22]_INST_0_i_10_n_0
    SLICE_X74Y573        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     2.802 r  layer3_reg/layer3_N11_inst/M4[22]_INST_0_i_2/O
                         net (fo=1, routed)           0.050     2.852    layer3_reg/layer3_N11_inst/M4[22]_INST_0_i_2_n_0
    SLICE_X74Y573        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     2.977 r  layer3_reg/layer3_N11_inst/M4[22]_INST_0/O
                         net (fo=0)                   0.000     2.977    M4[22]
                                                                      r  M4[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3_reg/data_out_reg[13]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.906ns  (logic 0.512ns (17.619%)  route 2.394ns (82.381%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.030     0.030    layer3_reg/clk
    SLICE_X77Y580        FDRE                                         r  layer3_reg/data_out_reg[13]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y580        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.107 f  layer3_reg/data_out_reg[13]_rep/Q
                         net (fo=118, routed)         1.283     1.390    layer3_reg/data_out_reg[13]_rep_n_0
    SLICE_X81Y563        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     1.427 r  layer3_reg/layer3_N13_inst/M4[27]_INST_0_i_48/O
                         net (fo=14, routed)          0.497     1.924    layer3_reg/layer3_N13_inst/M4[27]_INST_0_i_48_n_0
    SLICE_X82Y561        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     2.047 r  layer3_reg/layer3_N13_inst/M4[27]_INST_0_i_43/O
                         net (fo=2, routed)           0.296     2.343    layer3_reg/layer3_N13_inst/M4[27]_INST_0_i_43_n_0
    SLICE_X82Y561        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     2.442 r  layer3_reg/layer3_N13_inst/M4[27]_INST_0_i_20/O
                         net (fo=1, routed)           0.009     2.451    layer3_reg/layer3_N13_inst/M4[27]_INST_0_i_20_n_0
    SLICE_X82Y561        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     2.514 r  layer3_reg/layer3_N13_inst/M4[27]_INST_0_i_8/O
                         net (fo=1, routed)           0.264     2.778    layer3_reg/layer3_N13_inst/M4[27]_INST_0_i_8_n_0
    SLICE_X82Y561        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     2.828 r  layer3_reg/layer3_N13_inst/M4[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.008     2.836    layer3_reg/layer3_N13_inst/M4[27]_INST_0_i_2_n_0
    SLICE_X82Y561        MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.063     2.899 r  layer3_reg/layer3_N13_inst/M4[27]_INST_0/O
                         net (fo=0)                   0.037     2.936    M4[27]
                                                                      r  M4[27] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 layer3_reg/data_out_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.214ns  (logic 0.083ns (38.785%)  route 0.131ns (61.215%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.012     0.012    layer3_reg/clk
    SLICE_X69Y575        FDRE                                         r  layer3_reg/data_out_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y575        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  layer3_reg/data_out_reg[47]/Q
                         net (fo=156, routed)         0.109     0.160    layer3_reg/M3w[47]
    SLICE_X66Y573        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     0.183 r  layer3_reg/layer3_N4_inst/M4[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.007     0.190    layer3_reg/layer3_N4_inst/M4[9]_INST_0_i_5_n_0
    SLICE_X66Y573        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.010     0.200 r  layer3_reg/layer3_N4_inst/M4[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.200    layer3_reg/layer3_N4_inst/M4[9]_INST_0_i_2_n_0
    SLICE_X66Y573        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.011     0.211 r  layer3_reg/layer3_N4_inst/M4[9]_INST_0/O
                         net (fo=0)                   0.015     0.226    M4[9]
                                                                      r  M4[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3_reg/data_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.215ns  (logic 0.074ns (34.419%)  route 0.141ns (65.581%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.013     0.013    layer3_reg/clk
    SLICE_X76Y578        FDRE                                         r  layer3_reg/data_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y578        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 f  layer3_reg/data_out_reg[12]/Q
                         net (fo=128, routed)         0.120     0.171    layer3_reg/M3w[12]
    SLICE_X76Y574        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.014     0.185 r  layer3_reg/layer3_N11_inst/M4[23]_INST_0_i_2/O
                         net (fo=1, routed)           0.021     0.206    layer3_reg/layer3_N11_inst/M4[23]_INST_0_i_2_n_0
    SLICE_X76Y574        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.022     0.228 r  layer3_reg/layer3_N11_inst/M4[23]_INST_0/O
                         net (fo=0)                   0.000     0.228    M4[23]
                                                                      r  M4[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3_reg/data_out_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.080ns (36.199%)  route 0.141ns (63.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.012     0.012    layer3_reg/clk
    SLICE_X68Y589        FDRE                                         r  layer3_reg/data_out_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y589        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  layer3_reg/data_out_reg[36]/Q
                         net (fo=28, routed)          0.141     0.192    layer3_reg/M3w[36]
    SLICE_X63Y576        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     0.233 r  layer3_reg/layer3_N7_inst/M4[15]_INST_0/O
                         net (fo=0)                   0.000     0.233    M4[15]
                                                                      r  M4[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3_reg/data_out_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.053ns (21.633%)  route 0.192ns (78.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.013     0.013    layer3_reg/clk
    SLICE_X80Y591        FDRE                                         r  layer3_reg/data_out_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y591        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  layer3_reg/data_out_reg[42]/Q
                         net (fo=24, routed)          0.192     0.244    layer3_reg/M3w[42]
    SLICE_X83Y580        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     0.258 r  layer3_reg/layer3_N0_inst/M4[1]_INST_0/O
                         net (fo=0)                   0.000     0.258    M4[1]
                                                                      r  M4[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3_reg/data_out_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.053ns (20.949%)  route 0.200ns (79.051%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.013     0.013    layer3_reg/clk
    SLICE_X79Y578        FDRE                                         r  layer3_reg/data_out_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y578        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  layer3_reg/data_out_reg[56]/Q
                         net (fo=36, routed)          0.200     0.252    layer3_reg/M3w[56]
    SLICE_X85Y577        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.014     0.266 r  layer3_reg/layer3_N8_inst/M4[17]_INST_0/O
                         net (fo=0)                   0.000     0.266    M4[17]
                                                                      r  M4[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3_reg/data_out_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.089ns (33.585%)  route 0.176ns (66.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.013     0.013    layer3_reg/clk
    SLICE_X79Y578        FDRE                                         r  layer3_reg/data_out_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y578        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  layer3_reg/data_out_reg[56]/Q
                         net (fo=36, routed)          0.176     0.228    layer3_reg/M3w[56]
    SLICE_X86Y577        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     0.278 r  layer3_reg/layer3_N8_inst/M4[16]_INST_0/O
                         net (fo=0)                   0.000     0.278    M4[16]
                                                                      r  M4[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3_reg/data_out_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.084ns (31.227%)  route 0.185ns (68.773%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.012     0.012    layer3_reg/clk
    SLICE_X68Y589        FDRE                                         r  layer3_reg/data_out_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y589        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  layer3_reg/data_out_reg[36]/Q
                         net (fo=28, routed)          0.161     0.212    layer3_reg/M3w[36]
    SLICE_X62Y576        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     0.234 r  layer3_reg/layer3_N7_inst/M4[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.024     0.258    layer3_reg/layer3_N7_inst/M4[14]_INST_0_i_2_n_0
    SLICE_X62Y576        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     0.281 r  layer3_reg/layer3_N7_inst/M4[14]_INST_0/O
                         net (fo=0)                   0.000     0.281    M4[14]
                                                                      r  M4[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3_reg/data_out_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.062ns (22.963%)  route 0.208ns (77.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.012     0.012    layer3_reg/clk
    SLICE_X67Y579        FDRE                                         r  layer3_reg/data_out_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y579        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  layer3_reg/data_out_reg[46]/Q
                         net (fo=95, routed)          0.208     0.259    layer3_reg/M3w[46]
    SLICE_X66Y566        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     0.282 r  layer3_reg/layer3_N4_inst/M4[8]_INST_0/O
                         net (fo=0)                   0.000     0.282    M4[8]
                                                                      r  M4[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3_reg/data_out_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.074ns (25.694%)  route 0.214ns (74.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.012     0.012    layer3_reg/clk
    SLICE_X64Y591        FDRE                                         r  layer3_reg/data_out_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y591        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  layer3_reg/data_out_reg[51]/Q
                         net (fo=191, routed)         0.214     0.265    layer3_reg/M3w[51]
    SLICE_X69Y567        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.035     0.300 r  layer3_reg/layer3_N6_inst/M4[13]_INST_0/O
                         net (fo=0)                   0.000     0.300    M4[13]
                                                                      r  M4[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3_reg/data_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.054ns (18.750%)  route 0.234ns (81.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.013     0.013    layer3_reg/clk
    SLICE_X74Y581        FDRE                                         r  layer3_reg/data_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y581        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  layer3_reg/data_out_reg[10]/Q
                         net (fo=54, routed)          0.234     0.286    layer3_reg/M3w[10]
    SLICE_X78Y551        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     0.301 r  layer3_reg/layer3_N12_inst/M4[25]_INST_0/O
                         net (fo=0)                   0.000     0.301    M4[25]
                                                                      r  M4[25] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          3680 Endpoints
Min Delay          3680 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M0[0]
                            (input port)
  Destination:            layer0_reg/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[0] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[0]
    SLICE_X75Y609        FDRE                                         r  layer0_reg/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.020     0.020    layer0_reg/clk
    SLICE_X75Y609        FDRE                                         r  layer0_reg/data_out_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=3169, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X75Y609        FDRE                                         r  layer0_reg/data_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.020     0.020    layer0_reg/clk
    SLICE_X75Y609        FDRE                                         r  layer0_reg/data_out_reg[0]/C

Slack:                    inf
  Source:                 M0[100]
                            (input port)
  Destination:            layer0_reg/data_out_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[100] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[98]
    SLICE_X66Y619        FDRE                                         r  layer0_reg/data_out_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.020     0.020    layer0_reg/clk
    SLICE_X66Y619        FDRE                                         r  layer0_reg/data_out_reg[100]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[100]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=3169, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X66Y619        FDRE                                         r  layer0_reg/data_out_reg[100]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.020     0.020    layer0_reg/clk
    SLICE_X66Y619        FDRE                                         r  layer0_reg/data_out_reg[100]/C

Slack:                    inf
  Source:                 M0[101]
                            (input port)
  Destination:            layer0_reg/data_out_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[101] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[99]
    SLICE_X69Y615        FDRE                                         r  layer0_reg/data_out_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.020     0.020    layer0_reg/clk
    SLICE_X69Y615        FDRE                                         r  layer0_reg/data_out_reg[101]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[101]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=3169, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X69Y615        FDRE                                         r  layer0_reg/data_out_reg[101]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.020     0.020    layer0_reg/clk
    SLICE_X69Y615        FDRE                                         r  layer0_reg/data_out_reg[101]/C

Slack:                    inf
  Source:                 M0[102]
                            (input port)
  Destination:            layer0_reg/data_out_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[102] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[100]
    SLICE_X72Y614        FDRE                                         r  layer0_reg/data_out_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.021     0.021    layer0_reg/clk
    SLICE_X72Y614        FDRE                                         r  layer0_reg/data_out_reg[102]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[102]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=3169, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X72Y614        FDRE                                         r  layer0_reg/data_out_reg[102]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.021     0.021    layer0_reg/clk
    SLICE_X72Y614        FDRE                                         r  layer0_reg/data_out_reg[102]/C

Slack:                    inf
  Source:                 M0[103]
                            (input port)
  Destination:            layer0_reg/data_out_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[103] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[101]
    SLICE_X83Y613        FDRE                                         r  layer0_reg/data_out_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.020     0.020    layer0_reg/clk
    SLICE_X83Y613        FDRE                                         r  layer0_reg/data_out_reg[103]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[103]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=3169, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X83Y613        FDRE                                         r  layer0_reg/data_out_reg[103]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.020     0.020    layer0_reg/clk
    SLICE_X83Y613        FDRE                                         r  layer0_reg/data_out_reg[103]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M0[0]
                            (input port)
  Destination:            layer0_reg/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[0] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[0]
    SLICE_X75Y609        FDRE                                         r  layer0_reg/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.029     0.029    layer0_reg/clk
    SLICE_X75Y609        FDRE                                         r  layer0_reg/data_out_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=3169, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X75Y609        FDRE                                         r  layer0_reg/data_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.029     0.029    layer0_reg/clk
    SLICE_X75Y609        FDRE                                         r  layer0_reg/data_out_reg[0]/C

Slack:                    inf
  Source:                 M0[100]
                            (input port)
  Destination:            layer0_reg/data_out_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[100] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[98]
    SLICE_X66Y619        FDRE                                         r  layer0_reg/data_out_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.029     0.029    layer0_reg/clk
    SLICE_X66Y619        FDRE                                         r  layer0_reg/data_out_reg[100]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[100]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=3169, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X66Y619        FDRE                                         r  layer0_reg/data_out_reg[100]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.029     0.029    layer0_reg/clk
    SLICE_X66Y619        FDRE                                         r  layer0_reg/data_out_reg[100]/C

Slack:                    inf
  Source:                 M0[101]
                            (input port)
  Destination:            layer0_reg/data_out_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[101] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[99]
    SLICE_X69Y615        FDRE                                         r  layer0_reg/data_out_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.028     0.028    layer0_reg/clk
    SLICE_X69Y615        FDRE                                         r  layer0_reg/data_out_reg[101]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[101]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=3169, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X69Y615        FDRE                                         r  layer0_reg/data_out_reg[101]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.028     0.028    layer0_reg/clk
    SLICE_X69Y615        FDRE                                         r  layer0_reg/data_out_reg[101]/C

Slack:                    inf
  Source:                 M0[102]
                            (input port)
  Destination:            layer0_reg/data_out_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[102] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[100]
    SLICE_X72Y614        FDRE                                         r  layer0_reg/data_out_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.030     0.030    layer0_reg/clk
    SLICE_X72Y614        FDRE                                         r  layer0_reg/data_out_reg[102]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[102]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=3169, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X72Y614        FDRE                                         r  layer0_reg/data_out_reg[102]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.030     0.030    layer0_reg/clk
    SLICE_X72Y614        FDRE                                         r  layer0_reg/data_out_reg[102]/C

Slack:                    inf
  Source:                 M0[103]
                            (input port)
  Destination:            layer0_reg/data_out_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[103] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[101]
    SLICE_X83Y613        FDRE                                         r  layer0_reg/data_out_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.029     0.029    layer0_reg/clk
    SLICE_X83Y613        FDRE                                         r  layer0_reg/data_out_reg[103]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[103]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=3169, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X83Y613        FDRE                                         r  layer0_reg/data_out_reg[103]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3169, unset)         0.029     0.029    layer0_reg/clk
    SLICE_X83Y613        FDRE                                         r  layer0_reg/data_out_reg[103]/C





