// Seed: 2836799160
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    output wor id_2,
    input wor id_3,
    input supply1 id_4,
    output wand id_5
);
  logic id_7;
  ;
  wire [-1 : 1] id_8;
  assign id_8 = id_4;
  logic id_9 = -1'b0, id_10;
endmodule
module module_1 (
    output tri0 id_0
    , id_11,
    output wand id_1,
    output uwire id_2,
    input tri id_3
    , id_12,
    input tri0 id_4,
    input uwire id_5,
    output wor id_6,
    input supply0 id_7,
    input wand id_8,
    output tri id_9
);
  assign id_11 = 1 - 1;
  parameter id_13 = 1;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_1,
      id_5,
      id_8,
      id_9
  );
  assign modCall_1.id_10 = 0;
  wire id_14, id_15, id_16;
endmodule
