<module name="SS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CPSW_ID_VER" acronym="CPSW_ID_VER" offset="0x0" width="32" description="CPSW_3G ID version register">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="0x-" description="CPSW_3G Revision Value" range="" rwaccess="R"/>
  </register>
  <register id="CPSW_CONTROL" acronym="CPSW_CONTROL" offset="0x4" width="32" description="Switch control register">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EEE_EN" width="1" begin="4" end="4" resetval="0x0" description="EEE (Energy Efficient Ethernet) enable 0 &#8211; EEE is disabled. 1 &#8211; EEE is enabled" range="" rwaccess="RW"/>
    <bitfield id="DLR_EN" width="1" begin="3" end="3" resetval="0x0" description="DLR enable 0 - DLR is disabled. DLR packets will not be moved to queue priority 3 and will not be separated out onto dlr_cpdma_ch. 1 - DLR is disabled. DLR packets be moved to destination port transmit queue priority 3 and will be separated out onto dlr_cpdma_ch when packet is to egress on port 0." range="" rwaccess="RW"/>
    <bitfield id="RX_VLAN_ENCAP" width="1" begin="2" end="2" resetval="0x0" description="Port 0 VLAN Encapsulation (egress): 0 - Port 0 receive packets (from CPSW_3G) are not VLAN encapsulated. 1 - Port 0 receive packets (from CPSW_3G) are VLAN encapsulated." range="" rwaccess="RW"/>
    <bitfield id="VLAN_AWARE" width="1" begin="1" end="1" resetval="0x0" description="VLAN Aware Mode: 0 - CPSW_3G is in the VLAN unaware mode. 1 - CPSW_3G is in the VLAN aware mode." range="" rwaccess="RW"/>
    <bitfield id="FIFO_LOOPBACK" width="1" begin="0" end="0" resetval="0x0" description="FIFO Loopback Mode 0 - Loopback is disabled 1 - FIFO Loopback mode enabled. Each packet received is turned around and sent out on the same port's transmit path. Port 2 receive is fixed on channel zero. The RXSOFOVERRUN statistic will increment for every packet sent in FIFO loopback mode." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_SOFT_RESET" acronym="CPSW_SOFT_RESET" offset="0x8" width="32" description="Soft reset register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SOFT_RESET" width="1" begin="0" end="0" resetval="0x0" description="Software reset - Writing a one to this bit causes the 3G logic (INT, REGS, CPPI, and SPF modules) to be reset. After writing a one to this bit, it may be polled to determine if the reset has occurred. If a one is read, the reset has not yet occurred. If a zero is read then reset has occurred." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_STAT_PORT_EN" acronym="CPSW_STAT_PORT_EN" offset="0xC" width="32" description="Statistics port enable register">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="P2_STAT_EN" width="1" begin="2" end="2" resetval="0x0" description="Port 2 (GMII2 and Port 2 FIFO) Statistics Enable 0 - Port 2 statistics are not enabled. 1 - Port 2 statistics are enabled." range="" rwaccess="RW"/>
    <bitfield id="P1_STAT_EN" width="1" begin="1" end="1" resetval="0x0" description="Port 1 (GMII1 and Port 1 FIFO) Statistics Enable 0 - Port 1 statistics are not enabled. 1 - Port 1 statistics are enabled." range="" rwaccess="RW"/>
    <bitfield id="P0_STAT_EN" width="1" begin="0" end="0" resetval="0x0" description="Port 0 Statistics Enable 0 - Port 0 statistics are not enabled 1 - Port 0 statistics are enabled. FIFO overruns (SOFOVERRUNS) are the only port 0 statistics that are enabled to be kept." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_PTYPE" acronym="CPSW_PTYPE" offset="0x10" width="32" description="Transmit priority type register">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="P2_PRI3_SHAPE_EN" width="1" begin="21" end="21" resetval="0x0" description="Port 2 Queue Priority 3 Transmit Shape Enable - If there is only one shaping queue then it must be priority 3." range="" rwaccess="RW"/>
    <bitfield id="P2_PRI2_SHAPE_EN" width="1" begin="20" end="20" resetval="0x0" description="Port 2 Queue Priority 2 Transmit Shape Enable - If there are two shaping queues then they must be priorities 3 and 2." range="" rwaccess="RW"/>
    <bitfield id="P2_PRI1_SHAPE_EN" width="1" begin="19" end="19" resetval="0x0" description="Port 2 Queue Priority 1 Transmit Shape Enable - If there are three shaping queues all three bits should be set." range="" rwaccess="RW"/>
    <bitfield id="P1_PRI3_SHAPE_EN" width="1" begin="18" end="18" resetval="0x0" description="Port 1 Queue Priority 3 Transmit Shape Enable - If there is only one shaping queue then it must be priority 3." range="" rwaccess="RW"/>
    <bitfield id="P1_PRI2_SHAPE_EN" width="1" begin="17" end="17" resetval="0x0" description="Port 1 Queue Priority 2 Transmit Shape Enable- If there are two shaping queues then they must be priorities 3 and 2." range="" rwaccess="RW"/>
    <bitfield id="P1_PRI1_SHAPE_EN" width="1" begin="16" end="16" resetval="0x0" description="Port 1 Queue Priority 1 Transmit Shape Enable- If there are three shaping queues all three bits should be set." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="P2_PTYPE_ESC" width="1" begin="10" end="10" resetval="0x0" description="Port 2 Priority Type Escalate - 0 - Port 2 priority type fixed 1 - Port 2 priority type escalate Escalate should not be used with queue shaping." range="" rwaccess="RW"/>
    <bitfield id="P1_PTYPE_ESC" width="1" begin="9" end="9" resetval="0x0" description="Port 1 Priority Type Escalate - 0 - Port 1 priority type fixed 1 - Port 1 priority type escalate Escalate should not be used with queue shaping." range="" rwaccess="RW"/>
    <bitfield id="P0_PTYPE_ESC" width="1" begin="8" end="8" resetval="0x0" description="Port 0 Priority Type Escalate - 0 - Port 0 priority type fixed 1 - Port 0 priority type escalate Escalate should not be used with queue shaping." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ESC_PRI_LD_VAL" width="5" begin="4" end="0" resetval="0x0" description="Escalate Priority Load Value When a port is in escalate priority, this is the number of higher priority packets sent before the next lower priority is allowed to send a packet. Escalate priority allows lower priority packets to be sent at a fixed rate relative to the next higher priority." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_SOFT_IDLE" acronym="CPSW_SOFT_IDLE" offset="0x14" width="32" description="Software idle">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SOFT_IDLE" width="1" begin="0" end="0" resetval="0x0" description="Software Idle - Setting this bit causes the switch fabric to stop forwarding packets at the next start of packet." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_THRU_RATE" acronym="CPSW_THRU_RATE" offset="0x18" width="32" description="Throughput rate">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SL_RX_THRU_RATE" width="4" begin="15" end="12" resetval="0x3" description="CPGMAC_SL Switch FIFO receive through rate. This register value is the maximum throughput of the ethernet ports to the crossbar SCR. The default is one 8-byte word for every 3 MAIN_CLK periods maximum." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="11" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CPDMA_THRU_RATE" width="4" begin="3" end="0" resetval="0x3" description="CPDMA Switch FIFO receive through rate. This register value is the maximum throughput of the CPDMA host port to the crossbar SCR. The default is one 8-byte word for every 3 MAIN_CLK periods maximum." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_GAP_THRESH" acronym="CPSW_GAP_THRESH" offset="0x1C" width="32" description="CPGMAC_SL short gap threshold">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GAP_THRESH" width="5" begin="4" end="0" resetval="0xB" description="CPGMAC_SL Short Gap Threshold - This is the CPGMAC_SL associated FIFO transmit block usage value for triggering TX_SHORT_GAP." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_TX_START_WDS" acronym="CPSW_TX_START_WDS" offset="0x20" width="32" description="Transmit start words">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TX_START_WDS" width="11" begin="10" end="0" resetval="0x20" description="FIFO Packet Transmit (egress) Start Words. This value is the number of required packet words in the transmit FIFO before the packet egress will begin. This value is non-zero to preclude underrun. Decimal 32 is the recommended value. It should not be increased unnecessairly to prevent adding to the switch latency." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_FLOW_CONTROL" acronym="CPSW_FLOW_CONTROL" offset="0x24" width="32" description="Flow control">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="P2_FLOW_EN" width="1" begin="2" end="2" resetval="0x0" description="Port 2 Receive flow control enable" range="" rwaccess="RW"/>
    <bitfield id="P1_FLOW_EN" width="1" begin="1" end="1" resetval="0x0" description="Port 1 Receive flow control enable" range="" rwaccess="RW"/>
    <bitfield id="P0_FLOW_EN" width="1" begin="0" end="0" resetval="0x1" description="Port 0 Receive flow control enable" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_VLAN_LTYPE" acronym="CPSW_VLAN_LTYPE" offset="0x28" width="32" description="LTYPE1 and LTYPE 2 Register">
    <bitfield id="VLAN_LTYPE2" width="16" begin="31" end="16" resetval="0x8100" description="Time Sync VLAN LTYPE2 This VLAN LTYPE value is used for tx and rx. This is the inner VLAN if both are present." range="" rwaccess="RW"/>
    <bitfield id="VLAN_LTYPE1" width="16" begin="15" end="0" resetval="0x8100" description="Time Sync VLAN LTYPE1 This VLAN LTYPE value is used for tx and rx. This is the outer VLAN if both are present." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_TS_LTYPE" acronym="CPSW_TS_LTYPE" offset="0x2C" width="32" description="VLAN_LTYPE1 and VLAN_LTYPE2 Register">
    <bitfield id="TS_LTYPE2" width="16" begin="31" end="16" resetval="0x0" description="Time Sync LTYPE2 This is an Ethertype value to match for tx and rx time sync packets." range="" rwaccess="RW"/>
    <bitfield id="TS_LTYPE1" width="16" begin="15" end="0" resetval="0x0" description="Time Sync LTYPE1 This is an ethertype value to match for tx and rx time sync packets." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_DLR_LTYPE" acronym="CPSW_DLR_LTYPE" offset="0x30" width="32" description="DLR LTYPE register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DLR_LTYPE" width="16" begin="15" end="0" resetval="0x80E1" description="DLR LTYPE. This is the ethertype value to match for DLR packets." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_EEE_PRESCALE" acronym="CPSW_EEE_PRESCALE" offset="0x34" width="32" description="EEE Pre-scale Counter Load Value Register">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EEE_PRESCALE" width="12" begin="11" end="0" resetval="0x0" description="Energy Efficient Ethernet Pre-scale count load value &#8211; This value is loaded into the EEE pre-scale counter each time the pre-scale count decrements to zero. The EEE counters are enabled to decrement each time the pre-scale counter reaches zero (and the EEE counters are enabled to count time). If this value is zero then the EEE counters decrement on every clock. If this value is 0x001 then the counters decrement on every other clock (and so on)." range="" rwaccess="RW"/>
  </register>
</module>
