# Reading pref.tcl
# do TLC_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/rudra/VHDL_Codes/Project/TLC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:05:47 on Jun 14,2024
# vcom -reportprogress 300 -93 -work work C:/Users/rudra/VHDL_Codes/Project/TLC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clockgen
# -- Compiling architecture body1 of clockgen
# -- Compiling entity TLC
# -- Compiling architecture body1 of TLC
# End time: 16:05:47 on Jun 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/rudra/VHDL_Codes/Project/test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:05:47 on Jun 14,2024
# vcom -reportprogress 300 -93 -work work C:/Users/rudra/VHDL_Codes/Project/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity test
# -- Compiling architecture behavior of test
# End time: 16:05:47 on Jun 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  test
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" test 
# Start time: 16:05:47 on Jun 14,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test(behavior)
# Loading work.tlc(body1)
# Loading work.clockgen(body1)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 24 ms
# Break key hit
# Break in Process clock_process at C:/Users/rudra/VHDL_Codes/Project/test.vhd line 54
# End time: 16:05:59 on Jun 14,2024, Elapsed time: 0:00:12
# Errors: 0, Warnings: 0
