#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Feb 26 20:55:33 2020
# Process ID: 2476
# Current directory: C:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.runs/impl_1
# Command line: vivado.exe -log pwm_bd_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source pwm_bd_wrapper.tcl -notrace
# Log file: C:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.runs/impl_1/pwm_bd_wrapper.vdi
# Journal file: C:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source pwm_bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/2_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: link_design -top pwm_bd_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ip/pwm_bd_T_conf_0_0/pwm_bd_T_conf_0_0.dcp' for cell 'pwm_bd_i/T_conf_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ip/pwm_bd_processing_system7_0_0/pwm_bd_processing_system7_0_0.dcp' for cell 'pwm_bd_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ip/pwm_bd_pwm_at_0_0/pwm_bd_pwm_at_0_0.dcp' for cell 'pwm_bd_i/pwm_at_0'
INFO: [Netlist 29-17] Analyzing 4990 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ip/pwm_bd_processing_system7_0_0/pwm_bd_processing_system7_0_0.xdc] for cell 'pwm_bd_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/sources_1/bd/pwm_bd/ip/pwm_bd_processing_system7_0_0/pwm_bd_processing_system7_0_0.xdc] for cell 'pwm_bd_i/processing_system7_0/inst'
Parsing XDC File [C:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 853.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 853.816 ; gain = 481.891
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 860.566 ; gain = 4.766

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d1cd68d8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1462.754 ; gain = 601.965

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e6ab4c6b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1560.215 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 26 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 12080abf7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1560.215 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 206 cells and removed 543 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 109d56c9b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1560.215 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 88 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 109d56c9b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1560.215 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 195070fab

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1560.215 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 195070fab

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1560.215 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              26  |                                              0  |
|  Constant propagation         |             206  |             543  |                                              0  |
|  Sweep                        |               0  |              88  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.229 . Memory (MB): peak = 1560.215 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 195070fab

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1560.215 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 195070fab

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.249 . Memory (MB): peak = 1560.215 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 195070fab

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1560.215 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1560.215 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 195070fab

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1560.215 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:42 . Memory (MB): peak = 1560.215 ; gain = 704.414
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1560.215 ; gain = 0.000
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.408 . Memory (MB): peak = 1560.215 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1560.215 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.runs/impl_1/pwm_bd_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1560.215 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file pwm_bd_wrapper_drc_opted.rpt -pb pwm_bd_wrapper_drc_opted.pb -rpx pwm_bd_wrapper_drc_opted.rpx
Command: report_drc -file pwm_bd_wrapper_drc_opted.rpt -pb pwm_bd_wrapper_drc_opted.pb -rpx pwm_bd_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.runs/impl_1/pwm_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1560.215 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1560.215 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d1c8d4f1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.291 . Memory (MB): peak = 1560.215 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1560.215 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13b3d2257

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1560.215 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b2150aaa

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1798.492 ; gain = 238.277

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b2150aaa

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1798.492 ; gain = 238.277
Phase 1 Placer Initialization | Checksum: 1b2150aaa

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1798.492 ; gain = 238.277

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 217316aae

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 1798.492 ; gain = 238.277

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D17/Mux_mp/MP_array[17][0] could not be optimized because driver pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D17/Mux_mp/sum0_i_3 could not be replicated
INFO: [Physopt 32-117] Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D16/Mux_mp/MP_array[16][1] could not be optimized because driver pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D16/Mux_mp/sum0_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D17/Mux_mp/MP_array[17][1] could not be optimized because driver pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D17/Mux_mp/sum0_i_2 could not be replicated
INFO: [Physopt 32-117] Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D17/Mux_mp/MP_array[17][4] could not be optimized because driver pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D17/Mux_mp/i___0 could not be replicated
INFO: [Physopt 32-117] Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D17/Mux_mp/MP_array[17][3] could not be optimized because driver pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D17/Mux_mp/sum0_i_1 could not be replicated
INFO: [Physopt 32-117] Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D26/Mux_mp/C[2] could not be optimized because driver pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D26/Mux_mp/i___3 could not be replicated
INFO: [Physopt 32-117] Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D10/Mux_mp/MP_array[10][0] could not be optimized because driver pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D10/Mux_mp/i___2 could not be replicated
INFO: [Physopt 32-117] Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D26/Mux_mp/C[4] could not be optimized because driver pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D26/Mux_mp/i___0 could not be replicated
INFO: [Physopt 32-117] Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D10/Mux_mp/MP_array[10][2] could not be optimized because driver pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D10/Mux_mp/i___0 could not be replicated
INFO: [Physopt 32-117] Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D10/Mux_mp/MP_array[10][7] could not be optimized because driver pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D10/Mux_mp/i___3 could not be replicated
INFO: [Physopt 32-117] Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D10/Mux_mp/MP_array[10][4] could not be optimized because driver pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D10/Mux_mp/i___1 could not be replicated
INFO: [Physopt 32-46] Identified 186 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/cnt_M/B[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/cnt_M/B[5]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/cnt_M/B[6]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/cnt_M/B[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/cnt_M/B[2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/cnt_M/B[4]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/transition_handler/cnt_M/B[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/cnt_M/B[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/cnt_M/B[4]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/cnt_M/B[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/cnt_M/B[5]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/cnt_M/B[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/cnt_M/B[2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/cnt_M/B[6]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/cnt_M/B[4]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/cnt_M/B[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/cnt_M/B[5]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/cnt_M/B[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/cnt_M/B[6]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/cnt_M/B[2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/cnt_M/B[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/cnt_M/B[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/cnt_M/B[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/cnt_M/B[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/cnt_M/B[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/cnt_M/B[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/cnt_M/B[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/cnt_M/B[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/cnt_M/B[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/cnt_M/B[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/cnt_M/B[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/cnt_M/B[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/transition_handler/cnt_M/B[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/cnt_M/B[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/cnt_M/B[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/cnt_M/B[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/cnt_M/B[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/cnt_M/B[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/transition_handler/cnt_M/B[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/cnt_M/B[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/cnt_M/B[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/cnt_M/B[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/cnt_M/B[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/cnt_M/B[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/cnt_M/B[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/cnt_M/B[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/cnt_M/B[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/cnt_M/B[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/cnt_M/B[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/cnt_M/B[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/cnt_M/B[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/cnt_M/B[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/cnt_M/B[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/cnt_M/B[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/cnt_M/B[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/cnt_M/B[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/cnt_M/B[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/cnt_M/B[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/transition_handler/cnt_M/B[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/cnt_M/B[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/cnt_M/B[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/cnt_M/B[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/cnt_M/B[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/cnt_M/B[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/cnt_M/B[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/cnt_M/B[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/cnt_M/B[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/cnt_M/B[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/cnt_M/B[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/cnt_M/B[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/cnt_M/B[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/cnt_M/B[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/cnt_M/B[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/cnt_M/B[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/cnt_M/B[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/cnt_M/B[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/cnt_M/B[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/cnt_M/B[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/cnt_M/B[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/cnt_M/B[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/cnt_M/B[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/transition_handler/cnt_M/B[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/cnt_M/B[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/cnt_M/B[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/transition_handler/cnt_M/B[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/cnt_M/B[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/cnt_M/B[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/cnt_M/B[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/cnt_M/B[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/cnt_M/B[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/cnt_M/B[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/cnt_M/B[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/transition_handler/cnt_M/B[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/transition_handler/cnt_M/B[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/cnt_M/B[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/cnt_M/B[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/transition_handler/cnt_M/B[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/cnt_M/B[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/cnt_M/B[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/cnt_M/B[5]. Replicated 1 times.
INFO: [Common 17-14] Message 'Physopt 32-81' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-232] Optimized 184 nets. Created 212 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 184 nets or cells. Created 212 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.632 . Memory (MB): peak = 1798.492 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1798.492 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Fanout                        |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |          212  |              0  |                   184  |           0  |           1  |  00:00:25  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |          212  |              0  |                   184  |           0  |           7  |  00:00:25  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 18850c292

Time (s): cpu = 00:02:49 ; elapsed = 00:01:59 . Memory (MB): peak = 1798.492 ; gain = 238.277
Phase 2 Global Placement | Checksum: 1ce1b3c52

Time (s): cpu = 00:02:52 ; elapsed = 00:02:02 . Memory (MB): peak = 1798.492 ; gain = 238.277

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ce1b3c52

Time (s): cpu = 00:02:52 ; elapsed = 00:02:02 . Memory (MB): peak = 1798.492 ; gain = 238.277

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14cabe2d8

Time (s): cpu = 00:03:06 ; elapsed = 00:02:11 . Memory (MB): peak = 1798.492 ; gain = 238.277

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20a214d05

Time (s): cpu = 00:03:06 ; elapsed = 00:02:12 . Memory (MB): peak = 1798.492 ; gain = 238.277

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1eaf543c1

Time (s): cpu = 00:03:07 ; elapsed = 00:02:12 . Memory (MB): peak = 1798.492 ; gain = 238.277

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 20691e165

Time (s): cpu = 00:03:24 ; elapsed = 00:02:26 . Memory (MB): peak = 1798.492 ; gain = 238.277

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2193ad93e

Time (s): cpu = 00:03:41 ; elapsed = 00:02:43 . Memory (MB): peak = 1798.492 ; gain = 238.277

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1e9fe223b

Time (s): cpu = 00:03:44 ; elapsed = 00:02:48 . Memory (MB): peak = 1798.492 ; gain = 238.277

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 248d226df

Time (s): cpu = 00:03:45 ; elapsed = 00:02:48 . Memory (MB): peak = 1798.492 ; gain = 238.277

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 19c6a24ca

Time (s): cpu = 00:04:04 ; elapsed = 00:03:03 . Memory (MB): peak = 1798.492 ; gain = 238.277
Phase 3 Detail Placement | Checksum: 19c6a24ca

Time (s): cpu = 00:04:04 ; elapsed = 00:03:04 . Memory (MB): peak = 1798.492 ; gain = 238.277

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a763a98c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net pwm_bd_i/pwm_at_0/U0/pwm_mpm/comparator/rst_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a763a98c

Time (s): cpu = 00:04:25 ; elapsed = 00:03:18 . Memory (MB): peak = 1803.195 ; gain = 242.980
INFO: [Place 30-746] Post Placement Timing Summary WNS=-8.323. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 19e92efd8

Time (s): cpu = 00:04:49 ; elapsed = 00:03:35 . Memory (MB): peak = 1804.453 ; gain = 244.238
Phase 4.1 Post Commit Optimization | Checksum: 19e92efd8

Time (s): cpu = 00:04:49 ; elapsed = 00:03:36 . Memory (MB): peak = 1804.453 ; gain = 244.238

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19e92efd8

Time (s): cpu = 00:04:50 ; elapsed = 00:03:36 . Memory (MB): peak = 1804.453 ; gain = 244.238

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19e92efd8

Time (s): cpu = 00:04:50 ; elapsed = 00:03:37 . Memory (MB): peak = 1804.453 ; gain = 244.238

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1804.453 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1dabbc566

Time (s): cpu = 00:04:51 ; elapsed = 00:03:37 . Memory (MB): peak = 1804.453 ; gain = 244.238
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1dabbc566

Time (s): cpu = 00:04:51 ; elapsed = 00:03:37 . Memory (MB): peak = 1804.453 ; gain = 244.238
Ending Placer Task | Checksum: fb128ad4

Time (s): cpu = 00:04:51 ; elapsed = 00:03:37 . Memory (MB): peak = 1804.453 ; gain = 244.238
INFO: [Common 17-83] Releasing license: Implementation
179 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:57 ; elapsed = 00:03:42 . Memory (MB): peak = 1804.453 ; gain = 244.238
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1804.453 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1804.453 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 1804.453 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.runs/impl_1/pwm_bd_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 1804.453 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file pwm_bd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.361 . Memory (MB): peak = 1804.453 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file pwm_bd_wrapper_utilization_placed.rpt -pb pwm_bd_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file pwm_bd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.286 . Memory (MB): peak = 1804.453 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 63ae605 ConstDB: 0 ShapeSum: f4d7a4cf RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 120845963

Time (s): cpu = 00:01:03 ; elapsed = 00:00:44 . Memory (MB): peak = 1913.492 ; gain = 83.094
Post Restoration Checksum: NetGraph: 24835c8d NumContArr: fc00fcd6 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 120845963

Time (s): cpu = 00:01:03 ; elapsed = 00:00:45 . Memory (MB): peak = 1946.242 ; gain = 115.844

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 120845963

Time (s): cpu = 00:01:04 ; elapsed = 00:00:45 . Memory (MB): peak = 1953.695 ; gain = 123.297

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 120845963

Time (s): cpu = 00:01:04 ; elapsed = 00:00:45 . Memory (MB): peak = 1953.695 ; gain = 123.297
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2c5c2976b

Time (s): cpu = 00:01:27 ; elapsed = 00:01:00 . Memory (MB): peak = 2000.160 ; gain = 169.762
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.189 | TNS=-17989.156| WHS=-0.143 | THS=-48.951|

Phase 2 Router Initialization | Checksum: 252e763e0

Time (s): cpu = 00:01:37 ; elapsed = 00:01:07 . Memory (MB): peak = 2136.734 ; gain = 306.336

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 239b5a9ab

Time (s): cpu = 00:01:50 ; elapsed = 00:01:14 . Memory (MB): peak = 2136.734 ; gain = 306.336

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5264
 Number of Nodes with overlaps = 351
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.180 | TNS=-25139.326| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 193fdcc83

Time (s): cpu = 00:02:39 ; elapsed = 00:01:44 . Memory (MB): peak = 2136.734 ; gain = 306.336

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 935
 Number of Nodes with overlaps = 484
 Number of Nodes with overlaps = 153
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.077 | TNS=-24874.689| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 103e05db3

Time (s): cpu = 00:03:14 ; elapsed = 00:02:11 . Memory (MB): peak = 2136.734 ; gain = 306.336

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 640
 Number of Nodes with overlaps = 191
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.055 | TNS=-24744.941| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 17cfb4536

Time (s): cpu = 00:03:34 ; elapsed = 00:02:27 . Memory (MB): peak = 2136.734 ; gain = 306.336
Phase 4 Rip-up And Reroute | Checksum: 17cfb4536

Time (s): cpu = 00:03:34 ; elapsed = 00:02:28 . Memory (MB): peak = 2136.734 ; gain = 306.336

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1f3579317

Time (s): cpu = 00:03:37 ; elapsed = 00:02:30 . Memory (MB): peak = 2136.734 ; gain = 306.336
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.915 | TNS=-24111.127| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 189e3b580

Time (s): cpu = 00:04:00 ; elapsed = 00:02:42 . Memory (MB): peak = 2165.152 ; gain = 334.754

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 189e3b580

Time (s): cpu = 00:04:01 ; elapsed = 00:02:42 . Memory (MB): peak = 2165.152 ; gain = 334.754
Phase 5 Delay and Skew Optimization | Checksum: 189e3b580

Time (s): cpu = 00:04:01 ; elapsed = 00:02:42 . Memory (MB): peak = 2165.152 ; gain = 334.754

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20de595a6

Time (s): cpu = 00:04:05 ; elapsed = 00:02:45 . Memory (MB): peak = 2165.152 ; gain = 334.754
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.917 | TNS=-22855.275| WHS=0.077  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 20de595a6

Time (s): cpu = 00:04:06 ; elapsed = 00:02:45 . Memory (MB): peak = 2165.152 ; gain = 334.754
Phase 6 Post Hold Fix | Checksum: 20de595a6

Time (s): cpu = 00:04:06 ; elapsed = 00:02:45 . Memory (MB): peak = 2165.152 ; gain = 334.754

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.96464 %
  Global Horizontal Routing Utilization  = 8.95986 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 44.1441%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 59.4595%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 75%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2083994e0

Time (s): cpu = 00:04:06 ; elapsed = 00:02:46 . Memory (MB): peak = 2165.152 ; gain = 334.754

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2083994e0

Time (s): cpu = 00:04:07 ; elapsed = 00:02:46 . Memory (MB): peak = 2165.152 ; gain = 334.754

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f5997ac9

Time (s): cpu = 00:04:13 ; elapsed = 00:02:53 . Memory (MB): peak = 2165.152 ; gain = 334.754

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.917 | TNS=-22855.275| WHS=0.077  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1f5997ac9

Time (s): cpu = 00:04:13 ; elapsed = 00:02:54 . Memory (MB): peak = 2165.152 ; gain = 334.754
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:13 ; elapsed = 00:02:54 . Memory (MB): peak = 2165.152 ; gain = 334.754

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
199 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:22 ; elapsed = 00:02:59 . Memory (MB): peak = 2165.152 ; gain = 360.699
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2165.152 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 2165.152 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 2165.152 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.runs/impl_1/pwm_bd_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 2165.152 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file pwm_bd_wrapper_drc_routed.rpt -pb pwm_bd_wrapper_drc_routed.pb -rpx pwm_bd_wrapper_drc_routed.rpx
Command: report_drc -file pwm_bd_wrapper_drc_routed.rpt -pb pwm_bd_wrapper_drc_routed.pb -rpx pwm_bd_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.runs/impl_1/pwm_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2165.152 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file pwm_bd_wrapper_methodology_drc_routed.rpt -pb pwm_bd_wrapper_methodology_drc_routed.pb -rpx pwm_bd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file pwm_bd_wrapper_methodology_drc_routed.rpt -pb pwm_bd_wrapper_methodology_drc_routed.pb -rpx pwm_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.runs/impl_1/pwm_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 2179.922 ; gain = 14.770
INFO: [runtcl-4] Executing : report_power -file pwm_bd_wrapper_power_routed.rpt -pb pwm_bd_wrapper_power_summary_routed.pb -rpx pwm_bd_wrapper_power_routed.rpx
Command: report_power -file pwm_bd_wrapper_power_routed.rpt -pb pwm_bd_wrapper_power_summary_routed.pb -rpx pwm_bd_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
211 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 2213.914 ; gain = 33.992
INFO: [runtcl-4] Executing : report_route_status -file pwm_bd_wrapper_route_status.rpt -pb pwm_bd_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file pwm_bd_wrapper_timing_summary_routed.rpt -pb pwm_bd_wrapper_timing_summary_routed.pb -rpx pwm_bd_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file pwm_bd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file pwm_bd_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file pwm_bd_wrapper_bus_skew_routed.rpt -pb pwm_bd_wrapper_bus_skew_routed.pb -rpx pwm_bd_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force pwm_bd_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/UtoD/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/UtoD/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/UtoD/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/UtoD/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/multi/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/UtoD/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/UtoD/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/UtoD/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/UtoD/multiplier/C__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/UtoD/multiplier/C__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/standard_transition/multi/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/UtoD/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/UtoD/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/UtoD/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/UtoD/multiplier/C__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/UtoD/multiplier/C__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/standard_transition/multi/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/UtoD/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/UtoD/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/UtoD/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/UtoD/multiplier/C__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/UtoD/multiplier/C__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/standard_transition/multi/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/UtoD/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/UtoD/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/UtoD/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/UtoD/multiplier/C__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/UtoD/multiplier/C__0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/UtoD/multiplier/C__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/standard_transition/multi/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/UtoD/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/UtoD/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/UtoD/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/UtoD/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/UtoD/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/standard_transition/multi/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/UtoD/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/UtoD/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/UtoD/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/UtoD/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/UtoD/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/standard_transition/multi/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/DtoU/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/DtoU/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/DtoU/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/DtoU/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/DtoU/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/DtoU/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/DtoU/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/UtoD/add2/sum0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/UtoD/add2/sum0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/UtoD/add2/sum0 input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/UtoD/add2/sum0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/UtoD/multiplier/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/UtoD/multiplier/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/UtoD/multiplier/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/standard_transition/multi/C/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/standard_transition/multi/C input pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/standard_transition/multi/C/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/UtoD/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/UtoD/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/UtoD/multiplier/C__0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/UtoD/multiplier/C__0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/UtoD/multiplier/C__0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/UtoD/multiplier/C__0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/UtoD/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/UtoD/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/UtoD/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/UtoD/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/UtoD/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/UtoD/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/UtoD/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/UtoD/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/UtoD/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/UtoD/multiplier/C__0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/UtoD/multiplier/C__0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/UtoD/multiplier/C__0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/UtoD/multiplier/C__0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/UtoD/multiplier/C__0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/standard_transition/multi/C__0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/standard_transition/multi/C__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/UtoD/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/UtoD/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/standard_transition/multi/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/DtoU/add2/sum0 output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/DtoU/multiplier/C output pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Common 17-14] Message 'DRC DPOP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/UtoD/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/UtoD/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/UtoD/multiplier/C__0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/UtoD/multiplier/C__0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/UtoD/multiplier/C__0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/UtoD/multiplier/C__0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/UtoD/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/UtoD/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/UtoD/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/UtoD/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/UtoD/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/UtoD/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/UtoD/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/UtoD/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/UtoD/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/UtoD/multiplier/C__0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/UtoD/multiplier/C__0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/UtoD/multiplier/C__0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/UtoD/multiplier/C__0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/UtoD/multiplier/C__0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/UtoD/multiplier/C__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/standard_transition/multi/C__0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/transition_handler/standard_transition/multi/C__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/UtoD/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/UtoD/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/UtoD/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/UtoD/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/standard_transition/multi/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/transition_handler/standard_transition/multi/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/DtoU/add2/sum0 multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/DtoU/add2/sum0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/DtoU/multiplier/C multiplier stage pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/DtoU/multiplier/C/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Common 17-14] Message 'DRC DPOP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D11/Mux_mp/MP_array[11][2] is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D11/Mux_mp/i___3/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D11/Mux_mp/i___3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D14/Mux_mp/MP_array[14][3] is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D14/Mux_mp/i___3/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D14/Mux_mp/i___3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D15/Mux_mp/MP_array[15][0] is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D15/Mux_mp/i___0/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D15/Mux_mp/i___0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D24/Mux_mp/MP_array24[24]_58[3] is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D24/Mux_mp/i___0/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D24/Mux_mp/i___0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D25/Mux_mp/MP_array[25][8] is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D25/Mux_mp/i___0/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D25/Mux_mp/i___0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D29/Mux_mp/MP_array[29][2] is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D29/Mux_mp/i___3/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D29/Mux_mp/i___3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D32/Mux_mp/MP_array[32][3] is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D32/Mux_mp/i___3/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D32/Mux_mp/i___3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D33/Mux_mp/MP_array[33][0] is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D33/Mux_mp/i___0/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D33/Mux_mp/i___0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D6/Mux_mp/MP_array6[6]_41[3] is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D6/Mux_mp/i___0/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D6/Mux_mp/i___0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D7/Mux_mp/MP_array[7][8] is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D7/Mux_mp/i___0/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D7/Mux_mp/i___0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___82_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___82/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___82. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___83_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___83/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___83. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___84_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___84/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___84. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___85_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___85/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___85. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___86_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___86/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___86. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___87_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___87/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___87. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___88_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___88/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___88. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___89_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___89/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___89. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___90_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___90/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___90. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___91_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___91/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___91. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___92_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___92/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___92. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___93_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___93/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___93. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___94_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___94/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___94. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___95_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___95/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/i___95. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___103_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___103/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___103. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___104_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___104/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___104. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___105_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___105/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___105. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___106_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___106/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___106. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___107_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___107/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___107. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___108_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___108/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___108. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___109_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___109/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___109. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___110_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___110/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___110. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___111_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___111/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___111. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___112_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___112/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___112. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___113_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___113/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___113. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___114_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___114/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___114. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___115_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___115/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___115. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___116_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___116/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___116. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___102_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___102/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___102. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___52_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___52/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___52. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___54_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___54/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___54. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___56_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___56/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___56. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___58_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___58/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___58. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___60_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___60/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___60. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___62_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___62/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___62. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___64_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___64/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___64. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___66_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___66/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___66. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___68_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___68/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___68. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___70_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___70/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___70. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___72_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___72/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___72. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___74_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___74/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___74. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___76_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___76/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___76. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___78_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___78/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/i___78. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___52_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___52/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___52. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___54_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___54/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___54. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___56_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___56/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___56. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___58_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___58/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___58. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___60_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___60/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___60. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___62_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___62/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___62. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___64_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___64/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___64. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___66_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___66/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___66. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___68_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___68/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___68. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___70_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___70/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___70. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___72_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___72/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___72. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___74_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___74/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___74. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___76_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___76/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___76. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___78_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___78/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/i___78. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___57_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___57/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___57. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___59_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___59/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___59. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___61_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___61/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___61. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___63_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___63/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___63. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___65_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___65/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___65. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___67_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___67/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___67. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___69_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___69/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___69. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___71_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___71/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___71. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___73_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___73/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___73. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___75_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___75/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___75. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___77_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___77/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___77. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___79_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___79/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___79. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___81_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___81/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___81. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___83_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___83/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/i___83. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___49_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___49/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___49. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___51_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___51/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___51. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___53_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___53/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___53. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___55_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___55/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___55. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___57_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___57/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___57. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___59_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___59/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___59. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___61_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___61/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___61. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___63_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___63/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___63. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___65_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___65/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___65. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___67_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___67/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___67. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___69_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___69/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___69. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___71_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___71/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___71. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___73_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___73/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___73. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___75_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___75/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/i___75. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___48_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___48/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___48. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___50_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___50/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___50. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___52_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___52/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___52. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___54_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___54/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___54. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___56_n_0 is a gated clock net sourced by a combinational pin pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___56/O, cell pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/i___56. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Common 17-14] Message 'DRC PDRC-153' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1468 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./pwm_bd_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'C:/Users/Pietro/Desktop/Miceli_Pietro/PWM/3_block_diagram/pwm_bd.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Feb 26 21:06:33 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
236 Infos, 701 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:17 ; elapsed = 00:00:58 . Memory (MB): peak = 2668.250 ; gain = 454.336
INFO: [Common 17-206] Exiting Vivado at Wed Feb 26 21:06:34 2020...
