INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/Lab/TaehyunKim/DDS/AD9910/JHPARK/JeonghyunPark/AD9910_CODE-AD9910V1_1/Verilog17/AD9910V2_SERDES/AD9910V2_SERDES.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/Lab/TaehyunKim/DDS/AD9910/JHPARK/JeonghyunPark/AD9910_CODE-AD9910V1_1/Verilog17/AD9910V2_SERDES/AD9910V2_SERDES.srcs/sources_1/ip/CLK500MHZ_GEN/CLK500MHZ_GEN_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK500MHZ_GEN_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/Lab/TaehyunKim/DDS/AD9910/JHPARK/JeonghyunPark/AD9910_CODE-AD9910V1_1/Verilog17/AD9910V2_SERDES/AD9910V2_SERDES.srcs/sources_1/ip/CLK500MHZ_GEN/CLK500MHZ_GEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK500MHZ_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/Lab/TaehyunKim/DDS/AD9910/JHPARK/JeonghyunPark/AD9910_CODE-AD9910V1_1/Verilog17/AD9910V2_SERDES/AD9910V2_SERDES.srcs/sources_1/new/ascii2hex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascii2hex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/Lab/TaehyunKim/DDS/AD9910/JHPARK/JeonghyunPark/AD9910_CODE-AD9910V1_1/Verilog17/AD9910V2_SERDES/AD9910V2_SERDES.srcs/sources_1/new/async_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/Lab/TaehyunKim/DDS/AD9910/JHPARK/JeonghyunPark/AD9910_CODE-AD9910V1_1/Verilog17/AD9910V2_SERDES/AD9910V2_SERDES.srcs/sources_1/new/async_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/Lab/TaehyunKim/DDS/AD9910/JHPARK/JeonghyunPark/AD9910_CODE-AD9910V1_1/Verilog17/AD9910V2_SERDES/AD9910V2_SERDES.srcs/sources_1/new/data_receiver_v1_00.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/Lab/TaehyunKim/DDS/AD9910/JHPARK/JeonghyunPark/AD9910_CODE-AD9910V1_1/Verilog17/AD9910V2_SERDES/AD9910V2_SERDES.srcs/sources_1/new/hex2ascii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2ascii
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Jeonghyun/Lab/TaehyunKim/DDS/AD9910/JHPARK/JeonghyunPark/AD9910_CODE-AD9910V1_1/Verilog17/AD9910V2_SERDES/AD9910V2_SERDES.srcs/sources_1/new/led_intensity_adjust.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_intensity_adjust
