<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: MipsSEInstrInfo.cpp Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('MipsSEInstrInfo_8cpp_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">MipsSEInstrInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="MipsSEInstrInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- MipsSEInstrInfo.cpp - Mips32/64 Instruction Information -----------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file contains the Mips32/64 implementation of the TargetInstrInfo class.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MipsSEInstrInfo_8h.html">MipsSEInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MipsInstPrinter_8h.html">InstPrinter/MipsInstPrinter.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MipsMachineFunction_8h.html">MipsMachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MipsTargetMachine_8h.html">MipsTargetMachine.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="STLExtras_8h.html">llvm/ADT/STLExtras.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegistry_8h.html">llvm/Support/TargetRegistry.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="classllvm_1_1MipsSEInstrInfo.html#a308712bd3614ad5b5b90d6a13ce6bb7b">   27</a></span>&#160;<a class="code" href="classllvm_1_1MipsSEInstrInfo.html#a308712bd3614ad5b5b90d6a13ce6bb7b">MipsSEInstrInfo::MipsSEInstrInfo</a>(<a class="code" href="classllvm_1_1MipsTargetMachine.html">MipsTargetMachine</a> &amp;tm)</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;  : <a class="code" href="classllvm_1_1MipsInstrInfo.html">MipsInstrInfo</a>(tm,</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;                  tm.getRelocationModel() == Reloc::<a class="code" href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568adc2075e13a68142b26e05ac08bbfc320">PIC_</a> ? Mips::<a class="code" href="Target_2ARM_2README_8txt.html#a90cca76dd78688687e0d697679dbc799">B</a> : Mips::J),</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;    RI(*tm.getSubtargetImpl()),</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;    IsN64(tm.getSubtarget&lt;<a class="code" href="classllvm_1_1MipsSubtarget.html">MipsSubtarget</a>&gt;().isABI_N64()) {}</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="classllvm_1_1MipsSEInstrInfo.html#a5918a5825a485304d3e556a1cc05467c">   33</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1MipsRegisterInfo.html">MipsRegisterInfo</a> &amp;<a class="code" href="classllvm_1_1MipsSEInstrInfo.html#a5918a5825a485304d3e556a1cc05467c">MipsSEInstrInfo::getRegisterInfo</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <span class="keywordflow">return</span> RI;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;}</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/// isLoadFromStackSlot - If the specified machine instruction is a direct</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/// load from a stack slot, return the virtual or physical register number of</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/// the destination along with the FrameIndex of the loaded stack slot.  If</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/// not, return 0.  This predicate must return 0 if the instruction has</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/// any side effects other than loading from the stack slot.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MipsSEInstrInfo.html#a8820f0f6dba309697ebcd77524f169db">MipsSEInstrInfo::</a></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="classllvm_1_1MipsSEInstrInfo.html#a8820f0f6dba309697ebcd77524f169db">   43</a></span>&#160;<a class="code" href="classllvm_1_1MipsSEInstrInfo.html#a8820f0f6dba309697ebcd77524f169db">isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>, <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>();</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <span class="keywordflow">if</span> ((Opc == Mips::LW)   || (Opc == <a class="code" href="namespacellvm_1_1A64DB.html#a6fce8157775f3ec93f326b52b0f1e0f5ad61b145eb8cbab18feb1b2e2ce269a7e">Mips::LD</a>)   ||</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;      (Opc == Mips::LWC1) || (Opc == Mips::LDC1) || (Opc == Mips::LDC164)) {</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <span class="keywordflow">if</span> ((MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ab0d5ec413fa43a1e470dafb6cafda9b5">isFI</a>()) &amp;&amp; <span class="comment">// is a stack slot</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">isImm</a>()) &amp;&amp;  <span class="comment">// the imm is zero</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        (<a class="code" href="classllvm_1_1MipsInstrInfo.html#af03c3a21729a37e92433af2736766eb3">isZeroImm</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2)))) {</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;      FrameIndex = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac9485ae7d6fedd71ad4460f72c799c98">getIndex</a>();</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;      <span class="keywordflow">return</span> MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    }</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  }</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;}</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/// isStoreToStackSlot - If the specified machine instruction is a direct</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/// store to a stack slot, return the virtual or physical register number of</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/// the source reg along with the FrameIndex of the loaded stack slot.  If</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/// not, return 0.  This predicate must return 0 if the instruction has</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/// any side effects other than storing to the stack slot.</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MipsSEInstrInfo.html#a030f87cf2818077fcc65b998d687d9ac">MipsSEInstrInfo::</a></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="classllvm_1_1MipsSEInstrInfo.html#a030f87cf2818077fcc65b998d687d9ac">   66</a></span>&#160;<a class="code" href="classllvm_1_1MipsSEInstrInfo.html#a030f87cf2818077fcc65b998d687d9ac">isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>, <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>();</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <span class="keywordflow">if</span> ((Opc == Mips::SW)   || (Opc == Mips::SD)   ||</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;      (Opc == Mips::SWC1) || (Opc == Mips::SDC1) || (Opc == Mips::SDC164)) {</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="keywordflow">if</span> ((MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ab0d5ec413fa43a1e470dafb6cafda9b5">isFI</a>()) &amp;&amp; <span class="comment">// is a stack slot</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">isImm</a>()) &amp;&amp;  <span class="comment">// the imm is zero</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        (<a class="code" href="classllvm_1_1MipsInstrInfo.html#af03c3a21729a37e92433af2736766eb3">isZeroImm</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2)))) {</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;      FrameIndex = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac9485ae7d6fedd71ad4460f72c799c98">getIndex</a>();</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;      <span class="keywordflow">return</span> MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    }</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  }</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;}</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="classllvm_1_1MipsSEInstrInfo.html#ad010b09f17fdb0dc97ea23af3414702b">   82</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MipsSEInstrInfo.html#ad010b09f17fdb0dc97ea23af3414702b">MipsSEInstrInfo::copyPhysReg</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                                  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL,</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                                  <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SrcReg,</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                                  <span class="keywordtype">bool</span> KillSrc)<span class="keyword"> const </span>{</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="keywordtype">unsigned</span> Opc = 0, ZeroReg = 0;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="keywordflow">if</span> (Mips::GPR32RegClass.contains(DestReg)) { <span class="comment">// Copy to CPU Reg.</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="keywordflow">if</span> (Mips::GPR32RegClass.contains(SrcReg))</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;      Opc = Mips::ADDu, ZeroReg = Mips::ZERO;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::CCRRegClass.contains(SrcReg))</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;      Opc = Mips::CFC1;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::FGR32RegClass.contains(SrcReg))</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;      Opc = Mips::MFC1;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::HI32RegClass.contains(SrcReg))</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;      Opc = <a class="code" href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122a2a748b4e6332ee6f1fcdef61e71112ce">Mips::MFHI</a>, SrcReg = 0;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::LO32RegClass.contains(SrcReg))</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;      Opc = <a class="code" href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ae4189aa234aa339a28c96ba4619b6127">Mips::MFLO</a>, SrcReg = 0;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::HI32DSPRegClass.contains(SrcReg))</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;      Opc = Mips::MFHI_DSP;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::LO32DSPRegClass.contains(SrcReg))</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;      Opc = Mips::MFLO_DSP;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::DSPCCRegClass.contains(SrcReg)) {</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;      <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Mips::RDDSP), DestReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(1 &lt;&lt; 4)</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(SrcReg, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    }</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::MSACtrlRegClass.contains(SrcReg))</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;      Opc = Mips::CFCMSA;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  }</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::GPR32RegClass.contains(SrcReg)) { <span class="comment">// Copy from CPU Reg.</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <span class="keywordflow">if</span> (Mips::CCRRegClass.contains(DestReg))</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;      Opc = Mips::CTC1;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::FGR32RegClass.contains(DestReg))</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;      Opc = Mips::MTC1;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::HI32RegClass.contains(DestReg))</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;      Opc = Mips::MTHI, DestReg = 0;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::LO32RegClass.contains(DestReg))</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;      Opc = Mips::MTLO, DestReg = 0;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::HI32DSPRegClass.contains(DestReg))</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;      Opc = Mips::MTHI_DSP;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::LO32DSPRegClass.contains(DestReg))</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;      Opc = Mips::MTLO_DSP;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::DSPCCRegClass.contains(DestReg)) {</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;      <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Mips::WRDSP))</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(1 &lt;&lt; 4)</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(DestReg, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    }</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::MSACtrlRegClass.contains(DestReg))</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;      Opc = Mips::CTCMSA;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  }</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::FGR32RegClass.contains(DestReg, SrcReg))</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    Opc = Mips::FMOV_S;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::AFGR64RegClass.contains(DestReg, SrcReg))</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    Opc = Mips::FMOV_D32;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::FGR64RegClass.contains(DestReg, SrcReg))</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    Opc = Mips::FMOV_D64;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::GPR64RegClass.contains(DestReg)) { <span class="comment">// Copy to CPU64 Reg.</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <span class="keywordflow">if</span> (Mips::GPR64RegClass.contains(SrcReg))</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;      Opc = Mips::DADDu, ZeroReg = Mips::ZERO_64;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::HI64RegClass.contains(SrcReg))</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;      Opc = Mips::MFHI64, SrcReg = 0;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::LO64RegClass.contains(SrcReg))</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;      Opc = Mips::MFLO64, SrcReg = 0;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::FGR64RegClass.contains(SrcReg))</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;      Opc = Mips::DMFC1;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  }</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::GPR64RegClass.contains(SrcReg)) { <span class="comment">// Copy from CPU64 Reg.</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="keywordflow">if</span> (Mips::HI64RegClass.contains(DestReg))</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;      Opc = Mips::MTHI64, DestReg = 0;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::LO64RegClass.contains(DestReg))</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;      Opc = Mips::MTLO64, DestReg = 0;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::FGR64RegClass.contains(DestReg))</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;      Opc = Mips::DMTC1;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  }</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::MSA128BRegClass.contains(DestReg)) { <span class="comment">// Copy to MSA reg</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="keywordflow">if</span> (Mips::MSA128BRegClass.contains(SrcReg))</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;      Opc = Mips::MOVE_V;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  }</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  assert(Opc &amp;&amp; <span class="stringliteral">&quot;Cannot copy registers&quot;</span>);</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Opc));</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="keywordflow">if</span> (DestReg)</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(DestReg, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>);</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keywordflow">if</span> (SrcReg)</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="keywordflow">if</span> (ZeroReg)</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(ZeroReg);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;}</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MipsSEInstrInfo.html#a8555c243c6c66f405e4f70709b92557a">MipsSEInstrInfo::</a></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="classllvm_1_1MipsSEInstrInfo.html#a8555c243c6c66f405e4f70709b92557a">  177</a></span>&#160;<a class="code" href="classllvm_1_1MipsSEInstrInfo.html#a8555c243c6c66f405e4f70709b92557a">storeRegToStack</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> FI,</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI,</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                int64_t Offset)<span class="keyword"> const </span>{</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="keywordflow">if</span> (I != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>()) DL = I-&gt;getDebugLoc();</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = <a class="code" href="classllvm_1_1MipsInstrInfo.html#a04dd31b6fb4c2346427f702a02ba9776">GetMemOperand</a>(MBB, FI, <a class="code" href="classllvm_1_1MachineMemOperand.html#a120d548151541463831d22519eb9b82faed357b1367bc90a56fefa4d1b0e17374">MachineMemOperand::MOStore</a>);</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="keywordtype">unsigned</span> Opc = 0;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="keywordflow">if</span> (Mips::GPR32RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    Opc = Mips::SW;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::GPR64RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    Opc = Mips::SD;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::ACC64RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    Opc = Mips::STORE_ACC64;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::ACC64DSPRegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    Opc = Mips::STORE_ACC64DSP;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::ACC128RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    Opc = Mips::STORE_ACC128;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::DSPCCRegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    Opc = Mips::STORE_CCOND_DSP;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::FGR32RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    Opc = Mips::SWC1;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::AFGR64RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    Opc = Mips::SDC1;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::FGR64RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    Opc = Mips::SDC164;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#afdb5953dce337bafb4df1acb1125512a">hasType</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>))</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    Opc = Mips::ST_B;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#afdb5953dce337bafb4df1acb1125512a">hasType</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a>) || RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#afdb5953dce337bafb4df1acb1125512a">hasType</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>))</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    Opc = Mips::ST_H;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#afdb5953dce337bafb4df1acb1125512a">hasType</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>) || RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#afdb5953dce337bafb4df1acb1125512a">hasType</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca49615145fd6c985a530ec3743d053475">MVT::v4f32</a>))</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    Opc = Mips::ST_W;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#afdb5953dce337bafb4df1acb1125512a">hasType</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a>) || RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#afdb5953dce337bafb4df1acb1125512a">hasType</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>))</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    Opc = Mips::ST_D;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  assert(Opc &amp;&amp; <span class="stringliteral">&quot;Register class not handled!&quot;</span>);</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Opc)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(isKill))</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a626648c4c0b3a79d0128473f3b72b88d">addFrameIndex</a>(FI).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Offset).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a384beeba0ba566bd452979f538197559">addMemOperand</a>(MMO);</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;}</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MipsSEInstrInfo.html#a1af0bd5b0048ab4012c18802ac260904">MipsSEInstrInfo::</a></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="classllvm_1_1MipsSEInstrInfo.html#a1af0bd5b0048ab4012c18802ac260904">  220</a></span>&#160;<a class="code" href="classllvm_1_1MipsSEInstrInfo.html#a1af0bd5b0048ab4012c18802ac260904">loadRegFromStack</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;                 <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">int</span> FI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI, int64_t Offset)<span class="keyword"> const </span>{</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <span class="keywordflow">if</span> (I != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>()) DL = I-&gt;getDebugLoc();</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = <a class="code" href="classllvm_1_1MipsInstrInfo.html#a04dd31b6fb4c2346427f702a02ba9776">GetMemOperand</a>(MBB, FI, <a class="code" href="classllvm_1_1MachineMemOperand.html#a120d548151541463831d22519eb9b82fa7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a>);</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="keywordtype">unsigned</span> Opc = 0;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="keywordflow">if</span> (Mips::GPR32RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    Opc = Mips::LW;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::GPR64RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    Opc = <a class="code" href="namespacellvm_1_1A64DB.html#a6fce8157775f3ec93f326b52b0f1e0f5ad61b145eb8cbab18feb1b2e2ce269a7e">Mips::LD</a>;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::ACC64RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    Opc = Mips::LOAD_ACC64;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::ACC64DSPRegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    Opc = Mips::LOAD_ACC64DSP;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::ACC128RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    Opc = Mips::LOAD_ACC128;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::DSPCCRegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    Opc = Mips::LOAD_CCOND_DSP;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::FGR32RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    Opc = Mips::LWC1;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::AFGR64RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    Opc = Mips::LDC1;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mips::FGR64RegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    Opc = Mips::LDC164;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#afdb5953dce337bafb4df1acb1125512a">hasType</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>))</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    Opc = Mips::LD_B;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#afdb5953dce337bafb4df1acb1125512a">hasType</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a>) || RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#afdb5953dce337bafb4df1acb1125512a">hasType</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>))</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    Opc = Mips::LD_H;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#afdb5953dce337bafb4df1acb1125512a">hasType</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>) || RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#afdb5953dce337bafb4df1acb1125512a">hasType</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca49615145fd6c985a530ec3743d053475">MVT::v4f32</a>))</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    Opc = Mips::LD_W;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#afdb5953dce337bafb4df1acb1125512a">hasType</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a>) || RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#afdb5953dce337bafb4df1acb1125512a">hasType</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>))</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    Opc = Mips::LD_D;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  assert(Opc &amp;&amp; <span class="stringliteral">&quot;Register class not handled!&quot;</span>);</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Opc), DestReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a626648c4c0b3a79d0128473f3b72b88d">addFrameIndex</a>(FI).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Offset)</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a384beeba0ba566bd452979f538197559">addMemOperand</a>(MMO);</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;}</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="classllvm_1_1MipsSEInstrInfo.html#a049ac85c15f20b0a9411d6f047c8cfe6">  260</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MipsSEInstrInfo.html#a049ac85c15f20b0a9411d6f047c8cfe6">MipsSEInstrInfo::expandPostRAPseudo</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MI-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>();</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <span class="keywordflow">switch</span>(MI-&gt;getDesc().getOpcode()) {</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="keywordflow">case</span> Mips::RetRA:</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    expandRetRA(MBB, MI, Mips::RET);</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <span class="keywordflow">case</span> Mips::PseudoMFHI:</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    expandPseudoMFHiLo(MBB, MI, <a class="code" href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122a2a748b4e6332ee6f1fcdef61e71112ce">Mips::MFHI</a>);</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="keywordflow">case</span> Mips::PseudoMFLO:</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    expandPseudoMFHiLo(MBB, MI, <a class="code" href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ae4189aa234aa339a28c96ba4619b6127">Mips::MFLO</a>);</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="keywordflow">case</span> Mips::PseudoMFHI64:</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    expandPseudoMFHiLo(MBB, MI, Mips::MFHI64);</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <span class="keywordflow">case</span> Mips::PseudoMFLO64:</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    expandPseudoMFHiLo(MBB, MI, Mips::MFLO64);</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <span class="keywordflow">case</span> Mips::PseudoMTLOHI:</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    expandPseudoMTLoHi(MBB, MI, Mips::MTLO, Mips::MTHI, <span class="keyword">false</span>);</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <span class="keywordflow">case</span> Mips::PseudoMTLOHI64:</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    expandPseudoMTLoHi(MBB, MI, Mips::MTLO64, Mips::MTHI64, <span class="keyword">false</span>);</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="keywordflow">case</span> Mips::PseudoMTLOHI_DSP:</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    expandPseudoMTLoHi(MBB, MI, Mips::MTLO_DSP, Mips::MTHI_DSP, <span class="keyword">true</span>);</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keywordflow">case</span> Mips::PseudoCVT_S_W:</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    expandCvtFPInt(MBB, MI, Mips::CVT_S_W, Mips::MTC1, <span class="keyword">false</span>);</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="keywordflow">case</span> Mips::PseudoCVT_D32_W:</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    expandCvtFPInt(MBB, MI, Mips::CVT_D32_W, Mips::MTC1, <span class="keyword">false</span>);</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <span class="keywordflow">case</span> Mips::PseudoCVT_S_L:</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    expandCvtFPInt(MBB, MI, Mips::CVT_S_L, Mips::DMTC1, <span class="keyword">true</span>);</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <span class="keywordflow">case</span> Mips::PseudoCVT_D64_W:</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    expandCvtFPInt(MBB, MI, Mips::CVT_D64_W, Mips::MTC1, <span class="keyword">true</span>);</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <span class="keywordflow">case</span> Mips::PseudoCVT_D64_L:</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    expandCvtFPInt(MBB, MI, Mips::CVT_D64_L, Mips::DMTC1, <span class="keyword">true</span>);</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122a88ffa8113b6c4225bf003666059d414d">Mips::BuildPairF64</a>:</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    expandBuildPairF64(MBB, MI, <span class="keyword">false</span>);</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <span class="keywordflow">case</span> Mips::BuildPairF64_64:</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    expandBuildPairF64(MBB, MI, <span class="keyword">true</span>);</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122a1545eb8951c999495303a078459ca3e4">Mips::ExtractElementF64</a>:</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    expandExtractElementF64(MBB, MI, <span class="keyword">false</span>);</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <span class="keywordflow">case</span> Mips::ExtractElementF64_64:</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    expandExtractElementF64(MBB, MI, <span class="keyword">true</span>);</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <span class="keywordflow">case</span> Mips::MIPSeh_return32:</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <span class="keywordflow">case</span> Mips::MIPSeh_return64:</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    expandEhReturn(MBB, MI);</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  }</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a537a9265c55392ab47d44954f27db538">erase</a>(MI);</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;}</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">/// getOppositeBranchOpc - Return the inverse of the specified</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">/// opcode, e.g. turning BEQ to BNE.</span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="classllvm_1_1MipsSEInstrInfo.html#a04de379432f277afb193900bc00af95a">  329</a></span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MipsSEInstrInfo.html#a04de379432f277afb193900bc00af95a">MipsSEInstrInfo::getOppositeBranchOpc</a>(<span class="keywordtype">unsigned</span> Opc)<span class="keyword"> const </span>{</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <span class="keywordflow">default</span>:           <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Illegal opcode!&quot;</span>);</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <span class="keywordflow">case</span> Mips::BEQ:    <span class="keywordflow">return</span> Mips::BNE;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <span class="keywordflow">case</span> Mips::BNE:    <span class="keywordflow">return</span> Mips::BEQ;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <span class="keywordflow">case</span> Mips::BGTZ:   <span class="keywordflow">return</span> Mips::BLEZ;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <span class="keywordflow">case</span> Mips::BGEZ:   <span class="keywordflow">return</span> Mips::BLTZ;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="keywordflow">case</span> Mips::BLTZ:   <span class="keywordflow">return</span> Mips::BGEZ;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <span class="keywordflow">case</span> Mips::BLEZ:   <span class="keywordflow">return</span> Mips::BGTZ;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <span class="keywordflow">case</span> Mips::BEQ64:  <span class="keywordflow">return</span> Mips::BNE64;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <span class="keywordflow">case</span> Mips::BNE64:  <span class="keywordflow">return</span> Mips::BEQ64;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <span class="keywordflow">case</span> Mips::BGTZ64: <span class="keywordflow">return</span> Mips::BLEZ64;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <span class="keywordflow">case</span> Mips::BGEZ64: <span class="keywordflow">return</span> Mips::BLTZ64;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <span class="keywordflow">case</span> Mips::BLTZ64: <span class="keywordflow">return</span> Mips::BGEZ64;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <span class="keywordflow">case</span> Mips::BLEZ64: <span class="keywordflow">return</span> Mips::BGTZ64;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="keywordflow">case</span> Mips::BC1T:   <span class="keywordflow">return</span> Mips::BC1F;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="keywordflow">case</span> Mips::BC1F:   <span class="keywordflow">return</span> Mips::BC1T;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  }</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;}</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">/// Adjust SP by Amount bytes.</span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="classllvm_1_1MipsSEInstrInfo.html#a8e2bfbfbee33dd9f63972fed94032389">  350</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MipsSEInstrInfo.html#a8e2bfbfbee33dd9f63972fed94032389">MipsSEInstrInfo::adjustStackPtr</a>(<span class="keywordtype">unsigned</span> SP, int64_t Amount,</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;                                     <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;                                     <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MipsSubtarget.html">MipsSubtarget</a> &amp;STI = <a class="code" href="classllvm_1_1MipsInstrInfo.html#af2fa603f3d1a6a5c1dd0665ecc71b64a">TM</a>.<a class="code" href="classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1MipsSubtarget.html">MipsSubtarget</a>&gt;();</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = I != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>() ? I-&gt;getDebugLoc() : <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>();</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="keywordtype">unsigned</span> ADDu = STI.<a class="code" href="classllvm_1_1MipsSubtarget.html#adf2bbcacec5329d8a9805781c3c29a1d">isABI_N64</a>() ? Mips::DADDu : Mips::ADDu;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <span class="keywordtype">unsigned</span> ADDiu = STI.<a class="code" href="classllvm_1_1MipsSubtarget.html#adf2bbcacec5329d8a9805781c3c29a1d">isABI_N64</a>() ? Mips::DADDiu : Mips::ADDiu;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a3b9662928ee4d58fef185abfe20e8184">isInt&lt;16&gt;</a>(Amount))<span class="comment">// addi sp, sp, amount</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(ADDiu), SP).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(SP).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Amount);</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <span class="keywordflow">else</span> { <span class="comment">// Expand immediate that doesn&#39;t fit in 16-bit.</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a> = <a class="code" href="classllvm_1_1MipsSEInstrInfo.html#a17aec93c851e28f0cbd4b38bece6d4c5">loadImmediate</a>(Amount, MBB, I, DL, 0);</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(ADDu), SP).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(SP).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(Reg, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  }</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;}</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">/// This function generates the sequence of instructions needed to get the</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">/// result of adding register REG and immediate IMM.</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="classllvm_1_1MipsSEInstrInfo.html#a17aec93c851e28f0cbd4b38bece6d4c5">  369</a></span>&#160;<a class="code" href="classllvm_1_1MipsSEInstrInfo.html#a17aec93c851e28f0cbd4b38bece6d4c5">MipsSEInstrInfo::loadImmediate</a>(int64_t Imm, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;                               <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> II, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL,</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;                               <span class="keywordtype">unsigned</span> *NewImm)<span class="keyword"> const </span>{</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  <a class="code" href="classllvm_1_1MipsAnalyzeImmediate.html">MipsAnalyzeImmediate</a> AnalyzeImm;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MipsSubtarget.html">MipsSubtarget</a> &amp;STI = <a class="code" href="classllvm_1_1MipsInstrInfo.html#af2fa603f3d1a6a5c1dd0665ecc71b64a">TM</a>.<a class="code" href="classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1MipsSubtarget.html">MipsSubtarget</a>&gt;();</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;RegInfo = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <span class="keywordtype">unsigned</span> Size = STI.<a class="code" href="classllvm_1_1MipsSubtarget.html#adf2bbcacec5329d8a9805781c3c29a1d">isABI_N64</a>() ? 64 : 32;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <span class="keywordtype">unsigned</span> LUi = STI.<a class="code" href="classllvm_1_1MipsSubtarget.html#adf2bbcacec5329d8a9805781c3c29a1d">isABI_N64</a>() ? Mips::LUi64 : Mips::LUi;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <span class="keywordtype">unsigned</span> ZEROReg = STI.<a class="code" href="classllvm_1_1MipsSubtarget.html#adf2bbcacec5329d8a9805781c3c29a1d">isABI_N64</a>() ? Mips::ZERO_64 : Mips::ZERO;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = STI.<a class="code" href="classllvm_1_1MipsSubtarget.html#adf2bbcacec5329d8a9805781c3c29a1d">isABI_N64</a>() ?</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    &amp;Mips::GPR64RegClass : &amp;Mips::GPR32RegClass;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <span class="keywordtype">bool</span> LastInstrIsADDiu = NewImm;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVector.html">MipsAnalyzeImmediate::InstSeq</a> &amp;Seq =</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    AnalyzeImm.<a class="code" href="classllvm_1_1MipsAnalyzeImmediate.html#a80ac42236b215222ea27330943ff3f99">Analyze</a>(Imm, Size, LastInstrIsADDiu);</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <a class="code" href="classT.html">MipsAnalyzeImmediate::InstSeq::const_iterator</a> Inst = Seq.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a8a045d250952c0867382a9840ee18fdf">begin</a>();</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  assert(Seq.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">size</a>() &amp;&amp; (!LastInstrIsADDiu || (Seq.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">size</a>() &gt; 1)));</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <span class="comment">// The first instruction can be a LUi, which is different from other</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <span class="comment">// instructions (ADDiu, ORI and SLL) in that it does not have a register</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <span class="comment">// operand.</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a> = RegInfo.createVirtualRegister(RC);</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <span class="keywordflow">if</span> (Inst-&gt;Opc == LUi)</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, II, DL, <span class="keyword">get</span>(LUi), Reg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(SignExtend64&lt;16&gt;(Inst-&gt;ImmOpnd));</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, II, DL, <span class="keyword">get</span>(Inst-&gt;Opc), Reg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(ZEROReg)</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(SignExtend64&lt;16&gt;(Inst-&gt;ImmOpnd));</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <span class="comment">// Build the remaining instructions in Seq.</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <span class="keywordflow">for</span> (++Inst; Inst != Seq.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a075e34e98605d0e7c289763a104869ac">end</a>() - LastInstrIsADDiu; ++Inst)</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, II, DL, <span class="keyword">get</span>(Inst-&gt;Opc), <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>).addReg(Reg, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(SignExtend64&lt;16&gt;(Inst-&gt;ImmOpnd));</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <span class="keywordflow">if</span> (LastInstrIsADDiu)</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    *NewImm = Inst-&gt;ImmOpnd;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;}</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="keywordtype">unsigned</span> MipsSEInstrInfo::getAnalyzableBrOpc(<span class="keywordtype">unsigned</span> Opc)<span class="keyword"> const </span>{</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <span class="keywordflow">return</span> (Opc == Mips::BEQ    || Opc == Mips::BNE    || Opc == Mips::BGTZ   ||</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;          Opc == Mips::BGEZ   || Opc == Mips::BLTZ   || Opc == Mips::BLEZ   ||</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;          Opc == Mips::BEQ64  || Opc == Mips::BNE64  || Opc == Mips::BGTZ64 ||</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;          Opc == Mips::BGEZ64 || Opc == Mips::BLTZ64 || Opc == Mips::BLEZ64 ||</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;          Opc == Mips::BC1T   || Opc == Mips::BC1F   || Opc == <a class="code" href="Target_2ARM_2README_8txt.html#a90cca76dd78688687e0d697679dbc799">Mips::B</a>      ||</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;          Opc == Mips::J) ?</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;         Opc : 0;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;}</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="keywordtype">void</span> MipsSEInstrInfo::expandRetRA(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;                                <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;                                <span class="keywordtype">unsigned</span> Opc)<span class="keyword"> const </span>{</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getDebugLoc(), <span class="keyword">get</span>(Opc)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(Mips::RA);</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;}</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;std::pair&lt;bool, bool&gt;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;MipsSEInstrInfo::compareOpndSize(<span class="keywordtype">unsigned</span> Opc,</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = <span class="keyword">get</span>(Opc);</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  assert(Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a53c07a5f15c9d1ccad93dc1c57f79c09">NumOperands</a> == 2 &amp;&amp; <span class="stringliteral">&quot;Unary instruction expected.&quot;</span>);</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MipsRegisterInfo.html">MipsRegisterInfo</a> *RI = &amp;<a class="code" href="classllvm_1_1MipsSEInstrInfo.html#a5918a5825a485304d3e556a1cc05467c">getRegisterInfo</a>();</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <span class="keywordtype">unsigned</span> DstRegSize = getRegClass(Desc, 0, RI, MF)-&gt;getSize();</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <span class="keywordtype">unsigned</span> SrcRegSize = getRegClass(Desc, 1, RI, MF)-&gt;getSize();</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <span class="keywordflow">return</span> std::make_pair(DstRegSize &gt; SrcRegSize, DstRegSize &lt; SrcRegSize);</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;}</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="keywordtype">void</span> MipsSEInstrInfo::expandPseudoMFHiLo(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;                                         <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;                                         <span class="keywordtype">unsigned</span> NewOpc)<span class="keyword"> const </span>{</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getDebugLoc(), <span class="keyword">get</span>(NewOpc), <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOperand(0).getReg());</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;}</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="keywordtype">void</span> MipsSEInstrInfo::expandPseudoMTLoHi(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;                                         <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;                                         <span class="keywordtype">unsigned</span> LoOpc,</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;                                         <span class="keywordtype">unsigned</span> HiOpc,</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;                                         <span class="keywordtype">bool</span> HasExplicitDef)<span class="keyword"> const </span>{</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <span class="comment">// Expand</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  <span class="comment">//  lo_hi pseudomtlohi $gpr0, $gpr1</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  <span class="comment">// to these two instructions:</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <span class="comment">//  mtlo $gpr0</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  <span class="comment">//  mthi $gpr1</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getDebugLoc();</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;SrcLo = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOperand(1), &amp;SrcHi = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOperand(2);</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> LoInst = <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, <span class="keyword">get</span>(LoOpc));</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> HiInst = <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, <span class="keyword">get</span>(HiOpc));</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  LoInst.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(SrcLo.<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>(), <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(SrcLo.<a class="code" href="classllvm_1_1MachineOperand.html#aa21b508be8c212bdb0b28d734ab0ddb8">isKill</a>()));</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  HiInst.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(SrcHi.getReg(), <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(SrcHi.isKill()));</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <span class="comment">// Add lo/hi registers if the mtlo/hi instructions created have explicit</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  <span class="comment">// def registers.</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="keywordflow">if</span> (HasExplicitDef) {</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    <span class="keywordtype">unsigned</span> DstReg = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOperand(0).getReg();</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    <span class="keywordtype">unsigned</span> DstLo = <a class="code" href="classllvm_1_1MipsSEInstrInfo.html#a5918a5825a485304d3e556a1cc05467c">getRegisterInfo</a>().getSubReg(DstReg, Mips::sub_lo);</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    <span class="keywordtype">unsigned</span> DstHi = <a class="code" href="classllvm_1_1MipsSEInstrInfo.html#a5918a5825a485304d3e556a1cc05467c">getRegisterInfo</a>().getSubReg(DstReg, Mips::sub_hi);</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    LoInst.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(DstLo, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>);</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    HiInst.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(DstHi, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>);</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  }</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;}</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="keywordtype">void</span> MipsSEInstrInfo::expandCvtFPInt(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;                                     <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;                                     <span class="keywordtype">unsigned</span> CvtOpc, <span class="keywordtype">unsigned</span> MovOpc,</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;                                     <span class="keywordtype">bool</span> IsI64)<span class="keyword"> const </span>{</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;CvtDesc = <span class="keyword">get</span>(CvtOpc), &amp;MovDesc = <span class="keyword">get</span>(MovOpc);</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dst = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOperand(0), &amp;Src = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOperand(1);</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <span class="keywordtype">unsigned</span> DstReg = Dst.<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>(), SrcReg = Src.getReg(), TmpReg = DstReg;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  <span class="keywordtype">unsigned</span> KillSrc =  <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(Src.isKill());</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getDebugLoc();</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;  <span class="keywordtype">bool</span> DstIsLarger, SrcIsLarger;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  <a class="code" href="namespacellvm.html#a7dc3e2c002713fec56bdbf16aa704576">tie</a>(DstIsLarger, SrcIsLarger) = compareOpndSize(CvtOpc, *MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>());</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  <span class="keywordflow">if</span> (DstIsLarger)</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    TmpReg = <a class="code" href="classllvm_1_1MipsSEInstrInfo.html#a5918a5825a485304d3e556a1cc05467c">getRegisterInfo</a>().getSubReg(DstReg, Mips::sub_lo);</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  <span class="keywordflow">if</span> (SrcIsLarger)</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;    DstReg = <a class="code" href="classllvm_1_1MipsSEInstrInfo.html#a5918a5825a485304d3e556a1cc05467c">getRegisterInfo</a>().getSubReg(DstReg, Mips::sub_lo);</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, MovDesc, TmpReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(SrcReg, KillSrc);</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, CvtDesc, DstReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(TmpReg, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;}</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="keywordtype">void</span> MipsSEInstrInfo::expandExtractElementF64(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;                                              <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                                              <span class="keywordtype">bool</span> FP64)<span class="keyword"> const </span>{</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  <span class="keywordtype">unsigned</span> DstReg = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOperand(0).getReg();</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  <span class="keywordtype">unsigned</span> SrcReg = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOperand(1).getReg();</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOperand(2).getImm();</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> dl = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getDebugLoc();</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  assert(N &lt; 2 &amp;&amp; <span class="stringliteral">&quot;Invalid immediate&quot;</span>);</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <span class="keywordtype">unsigned</span> SubIdx = N ? Mips::sub_hi : Mips::sub_lo;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <span class="keywordtype">unsigned</span> SubReg = <a class="code" href="classllvm_1_1MipsSEInstrInfo.html#a5918a5825a485304d3e556a1cc05467c">getRegisterInfo</a>().getSubReg(SrcReg, SubIdx);</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <span class="keywordflow">if</span> (SubIdx == Mips::sub_hi &amp;&amp; FP64)</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, dl, <span class="keyword">get</span>(Mips::MFHC1), DstReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(SubReg);</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, dl, <span class="keyword">get</span>(Mips::MFC1), DstReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(SubReg);</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;}</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="keywordtype">void</span> MipsSEInstrInfo::expandBuildPairF64(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;                                         <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;                                         <span class="keywordtype">bool</span> FP64)<span class="keyword"> const </span>{</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  <span class="keywordtype">unsigned</span> DstReg = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOperand(0).getReg();</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="keywordtype">unsigned</span> LoReg = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOperand(1).getReg(), HiReg = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOperand(2).getReg();</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a>&amp; Mtc1Tdd = <span class="keyword">get</span>(Mips::MTC1);</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> dl = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getDebugLoc();</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;TRI = <a class="code" href="classllvm_1_1MipsSEInstrInfo.html#a5918a5825a485304d3e556a1cc05467c">getRegisterInfo</a>();</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  <span class="comment">// For FP32 mode:</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  <span class="comment">//   mtc1 Lo, $fp</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  <span class="comment">//   mtc1 Hi, $fp + 1</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <span class="comment">// For FP64 mode:</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  <span class="comment">//   mtc1 Lo, $fp</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  <span class="comment">//   mthc1 Hi, $fp</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, dl, Mtc1Tdd, TRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#af77f29dbf27c325e25aae091aba01c2a">getSubReg</a>(DstReg, Mips::sub_lo))</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    .addReg(LoReg);</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  <span class="keywordflow">if</span> (FP64)</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;    <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, dl, <span class="keyword">get</span>(Mips::MTHC1), TRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#af77f29dbf27c325e25aae091aba01c2a">getSubReg</a>(DstReg, Mips::sub_hi))</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;      .addReg(HiReg);</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, dl, Mtc1Tdd, TRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#af77f29dbf27c325e25aae091aba01c2a">getSubReg</a>(DstReg, Mips::sub_hi))</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;      .addReg(HiReg);</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;}</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="keywordtype">void</span> MipsSEInstrInfo::expandEhReturn(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;                                     <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  <span class="comment">// This pseudo instruction is generated as part of the lowering of</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <span class="comment">// ISD::EH_RETURN. We convert it to a stack increment by OffsetReg, and</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  <span class="comment">// indirect jump to TargetReg</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MipsSubtarget.html">MipsSubtarget</a> &amp;STI = <a class="code" href="classllvm_1_1MipsInstrInfo.html#af2fa603f3d1a6a5c1dd0665ecc71b64a">TM</a>.<a class="code" href="classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1MipsSubtarget.html">MipsSubtarget</a>&gt;();</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  <span class="keywordtype">unsigned</span> ADDU = STI.<a class="code" href="classllvm_1_1MipsSubtarget.html#adf2bbcacec5329d8a9805781c3c29a1d">isABI_N64</a>() ? Mips::DADDu : Mips::ADDu;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  <span class="keywordtype">unsigned</span> JR = STI.<a class="code" href="classllvm_1_1MipsSubtarget.html#adf2bbcacec5329d8a9805781c3c29a1d">isABI_N64</a>() ? Mips::JR64 : Mips::JR;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <span class="keywordtype">unsigned</span> SP = STI.<a class="code" href="classllvm_1_1MipsSubtarget.html#adf2bbcacec5329d8a9805781c3c29a1d">isABI_N64</a>() ? Mips::SP_64 : Mips::SP;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <span class="keywordtype">unsigned</span> RA = STI.<a class="code" href="classllvm_1_1MipsSubtarget.html#adf2bbcacec5329d8a9805781c3c29a1d">isABI_N64</a>() ? Mips::RA_64 : Mips::RA;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  <span class="keywordtype">unsigned</span> T9 = STI.<a class="code" href="classllvm_1_1MipsSubtarget.html#adf2bbcacec5329d8a9805781c3c29a1d">isABI_N64</a>() ? Mips::T9_64 : Mips::T9;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  <span class="keywordtype">unsigned</span> ZERO = STI.<a class="code" href="classllvm_1_1MipsSubtarget.html#adf2bbcacec5329d8a9805781c3c29a1d">isABI_N64</a>() ? Mips::ZERO_64 : Mips::ZERO;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  <span class="keywordtype">unsigned</span> OffsetReg = I-&gt;getOperand(0).getReg();</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  <span class="keywordtype">unsigned</span> TargetReg = I-&gt;getOperand(1).getReg();</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  <span class="comment">// addu $ra, $v0, $zero</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  <span class="comment">// addu $sp, $sp, $v1</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  <span class="comment">// jr   $ra</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MipsInstrInfo.html#af2fa603f3d1a6a5c1dd0665ecc71b64a">TM</a>.<a class="code" href="classllvm_1_1TargetMachine.html#a87f1815c4b56735aaadbbcdfdf32cf4f">getRelocationModel</a>() == <a class="code" href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568adc2075e13a68142b26e05ac08bbfc320">Reloc::PIC_</a>)</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, I, I-&gt;getDebugLoc(), <a class="code" href="classllvm_1_1MipsInstrInfo.html#af2fa603f3d1a6a5c1dd0665ecc71b64a">TM</a>.<a class="code" href="classllvm_1_1MipsTargetMachine.html#adf36deab51188c23d3da7a16c238363e">getInstrInfo</a>()-&gt;get(ADDU), T9)</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;        .addReg(TargetReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(ZERO);</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, I, I-&gt;getDebugLoc(), <a class="code" href="classllvm_1_1MipsInstrInfo.html#af2fa603f3d1a6a5c1dd0665ecc71b64a">TM</a>.<a class="code" href="classllvm_1_1MipsTargetMachine.html#adf36deab51188c23d3da7a16c238363e">getInstrInfo</a>()-&gt;get(ADDU), RA)</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;      .addReg(TargetReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(ZERO);</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, I, I-&gt;getDebugLoc(), <a class="code" href="classllvm_1_1MipsInstrInfo.html#af2fa603f3d1a6a5c1dd0665ecc71b64a">TM</a>.<a class="code" href="classllvm_1_1MipsTargetMachine.html#adf36deab51188c23d3da7a16c238363e">getInstrInfo</a>()-&gt;get(ADDU), SP)</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;      .addReg(SP).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(OffsetReg);</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, I, I-&gt;getDebugLoc(), <a class="code" href="classllvm_1_1MipsInstrInfo.html#af2fa603f3d1a6a5c1dd0665ecc71b64a">TM</a>.<a class="code" href="classllvm_1_1MipsTargetMachine.html#adf36deab51188c23d3da7a16c238363e">getInstrInfo</a>()-&gt;get(JR)).addReg(RA);</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;}</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;</div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="namespacellvm.html#adaa56875f841ab90fd53237af200748b">  569</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1MipsInstrInfo.html">MipsInstrInfo</a> *<a class="code" href="namespacellvm.html#adaa56875f841ab90fd53237af200748b">llvm::createMipsSEInstrInfo</a>(<a class="code" href="classllvm_1_1MipsTargetMachine.html">MipsTargetMachine</a> &amp;<a class="code" href="classllvm_1_1MipsInstrInfo.html#af2fa603f3d1a6a5c1dd0665ecc71b64a">TM</a>) {</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classllvm_1_1MipsSEInstrInfo.html#a308712bd3614ad5b5b90d6a13ce6bb7b">MipsSEInstrInfo</a>(TM);</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;}</div><div class="ttc" id="classllvm_1_1MipsSEInstrInfo_html_a5918a5825a485304d3e556a1cc05467c"><div class="ttname"><a href="classllvm_1_1MipsSEInstrInfo.html#a5918a5825a485304d3e556a1cc05467c">llvm::MipsSEInstrInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const MipsRegisterInfo &amp; getRegisterInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="MipsSEInstrInfo_8cpp_source.html#l00033">MipsSEInstrInfo.cpp:33</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_af03c3a21729a37e92433af2736766eb3"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#af03c3a21729a37e92433af2736766eb3">llvm::MipsInstrInfo::isZeroImm</a></div><div class="ttdeci">bool isZeroImm(const MachineOperand &amp;op) const </div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8cpp_source.html#l00044">MipsInstrInfo.cpp:44</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_a075e34e98605d0e7c289763a104869ac"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateCommon.html#a075e34e98605d0e7c289763a104869ac">llvm::SmallVectorTemplateCommon::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00114">SmallVector.h:114</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_a22a311dfe4c28a897de8a9365a4f0a84"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">llvm::SmallVectorTemplateCommon::size</a></div><div class="ttdeci">size_type size() const </div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00127">SmallVector.h:127</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_af2e482ff2a9253ec6bc2285491496bd6"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00137">MachineBasicBlock.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_a120d548151541463831d22519eb9b82fa7d12be6206e5b0026c71bbcd5cb76494"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a120d548151541463831d22519eb9b82fa7d12be6206e5b0026c71bbcd5cb76494">llvm::MachineMemOperand::MOLoad</a></div><div class="ttdoc">The memory access reads data. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00093">MachineMemOperand.h:93</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a537a9265c55392ab47d44954f27db538"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a537a9265c55392ab47d44954f27db538">llvm::MachineBasicBlock::erase</a></div><div class="ttdeci">instr_iterator erase(instr_iterator I)</div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_a120d548151541463831d22519eb9b82faed357b1367bc90a56fefa4d1b0e17374"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a120d548151541463831d22519eb9b82faed357b1367bc90a56fefa4d1b0e17374">llvm::MachineMemOperand::MOStore</a></div><div class="ttdoc">The memory access writes data. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00095">MachineMemOperand.h:95</a></div></div>
<div class="ttc" id="classllvm_1_1MipsSEInstrInfo_html_a8e2bfbfbee33dd9f63972fed94032389"><div class="ttname"><a href="classllvm_1_1MipsSEInstrInfo.html#a8e2bfbfbee33dd9f63972fed94032389">llvm::MipsSEInstrInfo::adjustStackPtr</a></div><div class="ttdeci">void adjustStackPtr(unsigned SP, int64_t Amount, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I) const </div><div class="ttdoc">Adjust SP by Amount bytes. </div><div class="ttdef"><b>Definition:</b> <a href="MipsSEInstrInfo_8cpp_source.html#l00350">MipsSEInstrInfo.cpp:350</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a87f1815c4b56735aaadbbcdfdf32cf4f"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a87f1815c4b56735aaadbbcdfdf32cf4f">llvm::TargetMachine::getRelocationModel</a></div><div class="ttdeci">Reloc::Model getRelocationModel() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetMachine_8cpp_source.html#l00091">TargetMachine.cpp:91</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">List of target independent CodeGen pass IDs. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00022">APFloat.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1MipsTargetMachine_html_adf36deab51188c23d3da7a16c238363e"><div class="ttname"><a href="classllvm_1_1MipsTargetMachine.html#adf36deab51188c23d3da7a16c238363e">llvm::MipsTargetMachine::getInstrInfo</a></div><div class="ttdeci">virtual const MipsInstrInfo * getInstrInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="MipsTargetMachine_8h_source.html#l00061">MipsTargetMachine.h:61</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00075">MachineFunction.h:75</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a079b254e749130fbe5d740f314ca92daa9ddde91ef09476d28a088fe57f8e2921"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa9ddde91ef09476d28a088fe57f8e2921">llvm::RegState::Kill</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00033">MachineInstrBuilder.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00137">MCInstrDesc.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1MipsSEInstrInfo_html_a04de379432f277afb193900bc00af95a"><div class="ttname"><a href="classllvm_1_1MipsSEInstrInfo.html#a04de379432f277afb193900bc00af95a">llvm::MipsSEInstrInfo::getOppositeBranchOpc</a></div><div class="ttdeci">virtual unsigned getOppositeBranchOpc(unsigned Opc) const </div><div class="ttdef"><b>Definition:</b> <a href="MipsSEInstrInfo_8cpp_source.html#l00329">MipsSEInstrInfo.cpp:329</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a079b254e749130fbe5d740f314ca92daa0fec8ba6f4a4dc758b725205985eee99"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa0fec8ba6f4a4dc758b725205985eee99">llvm::RegState::Implicit</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00032">MachineInstrBuilder.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1MipsSubtarget_html"><div class="ttname"><a href="classllvm_1_1MipsSubtarget.html">llvm::MipsSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsSubtarget_8h_source.html#l00032">MipsSubtarget.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca97a9e92da302a5dd0ff02cf2587d7db3"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97a9e92da302a5dd0ff02cf2587d7db3">llvm::MVT::v8i16</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00080">ValueTypes.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00028">DebugLoc.h:28</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a7a7035feda1dc16252a7a15a7e230122a1545eb8951c999495303a078459ca3e4"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122a1545eb8951c999495303a078459ca3e4">llvm::MipsISD::ExtractElementF64</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00096">MipsISelLowering.h:96</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00238">MachineBasicBlock.h:238</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50cae3d1acb736016d92ec470470f1c26065"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cae3d1acb736016d92ec470470f1c26065">llvm::MVT::v16i8</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00074">ValueTypes.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_af2fa603f3d1a6a5c1dd0665ecc71b64a"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#af2fa603f3d1a6a5c1dd0665ecc71b64a">llvm::MipsInstrInfo::TM</a></div><div class="ttdeci">MipsTargetMachine &amp; TM</div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8h_source.html#l00032">MipsInstrInfo.h:32</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a079b254e749130fbe5d740f314ca92daa833922eca2ad0eab70573ba1f5fba9af"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa833922eca2ad0eab70573ba1f5fba9af">llvm::RegState::ImplicitDefine</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00040">MachineInstrBuilder.h:40</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a546839a5c4bcf9f9450967155f48de41"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a></div><div class="ttdeci">Reg</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00428">X86DisassemblerDecoder.h:428</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00082">MachineMemOperand.h:82</a></div></div>
<div class="ttc" id="MipsMachineFunction_8h_html"><div class="ttname"><a href="MipsMachineFunction_8h.html">MipsMachineFunction.h</a></div></div>
<div class="ttc" id="namespacellvm_html_adaa56875f841ab90fd53237af200748b"><div class="ttname"><a href="namespacellvm.html#adaa56875f841ab90fd53237af200748b">llvm::createMipsSEInstrInfo</a></div><div class="ttdeci">const MipsInstrInfo * createMipsSEInstrInfo(MipsTargetMachine &amp;TM)</div><div class="ttdef"><b>Definition:</b> <a href="MipsSEInstrInfo_8cpp_source.html#l00569">MipsSEInstrInfo.cpp:569</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2ac18ceda9f2857fea2e5cc4e8bf4ff5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const </div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00226">MachineOperand.h:226</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="ErrorHandling_8h_source.html#l00103">ErrorHandling.h:103</a></div></div>
<div class="ttc" id="MipsSEInstrInfo_8h_html"><div class="ttname"><a href="MipsSEInstrInfo_8h.html">MipsSEInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="STLExtras_8h_html"><div class="ttname"><a href="STLExtras_8h.html">STLExtras.h</a></div></div>
<div class="ttc" id="MipsTargetMachine_8h_html"><div class="ttname"><a href="MipsTargetMachine_8h.html">MipsTargetMachine.h</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html"><div class="ttname"><a href="ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a9f1fae6a5dbb6e378ca85df1fded8515"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00083">MachineInstrBuilder.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aa21b508be8c212bdb0b28d734ab0ddb8"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aa21b508be8c212bdb0b28d734ab0ddb8">llvm::MachineOperand::isKill</a></div><div class="ttdeci">bool isKill() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00289">MachineOperand.h:289</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab0d5ec413fa43a1e470dafb6cafda9b5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab0d5ec413fa43a1e470dafb6cafda9b5">llvm::MachineOperand::isFI</a></div><div class="ttdeci">bool isFI() const </div><div class="ttdoc">isFI - Tests if this is a MO_FrameIndex operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00234">MachineOperand.h:234</a></div></div>
<div class="ttc" id="classllvm_1_1MipsSubtarget_html_adf2bbcacec5329d8a9805781c3c29a1d"><div class="ttname"><a href="classllvm_1_1MipsSubtarget.html#adf2bbcacec5329d8a9805781c3c29a1d">llvm::MipsSubtarget::isABI_N64</a></div><div class="ttdeci">bool isABI_N64() const </div><div class="ttdef"><b>Definition:</b> <a href="MipsSubtarget_8h_source.html#l00140">MipsSubtarget.h:140</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00261">MachineInstr.h:261</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a7a7035feda1dc16252a7a15a7e230122a88ffa8113b6c4225bf003666059d414d"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122a88ffa8113b6c4225bf003666059d414d">llvm::MipsISD::BuildPairF64</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00095">MipsISelLowering.h:95</a></div></div>
<div class="ttc" id="classllvm_1_1MipsAnalyzeImmediate_html_a80ac42236b215222ea27330943ff3f99"><div class="ttname"><a href="classllvm_1_1MipsAnalyzeImmediate.html#a80ac42236b215222ea27330943ff3f99">llvm::MipsAnalyzeImmediate::Analyze</a></div><div class="ttdeci">const InstSeq &amp; Analyze(uint64_t Imm, unsigned Size, bool LastInstrIsADDiu)</div><div class="ttdef"><b>Definition:</b> <a href="MipsAnalyzeImmediate_8cpp_source.html#l00125">MipsAnalyzeImmediate.cpp:125</a></div></div>
<div class="ttc" id="classllvm_1_1MipsSEInstrInfo_html_a8820f0f6dba309697ebcd77524f169db"><div class="ttname"><a href="classllvm_1_1MipsSEInstrInfo.html#a8820f0f6dba309697ebcd77524f169db">llvm::MipsSEInstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">virtual unsigned isLoadFromStackSlot(const MachineInstr *MI, int &amp;FrameIndex) const </div><div class="ttdef"><b>Definition:</b> <a href="MipsSEInstrInfo_8cpp_source.html#l00043">MipsSEInstrInfo.cpp:43</a></div></div>
<div class="ttc" id="namespacellvm_html_aac57d4100e9a9d02522fbd724568397d"><div class="ttname"><a href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">llvm::getKillRegState</a></div><div class="ttdeci">unsigned getKillRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00389">MachineInstrBuilder.h:389</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a53c07a5f15c9d1ccad93dc1c57f79c09"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a53c07a5f15c9d1ccad93dc1c57f79c09">llvm::MCInstrDesc::NumOperands</a></div><div class="ttdeci">unsigned short NumOperands</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00140">MCInstrDesc.h:140</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca83cf3151949430d75a783f36e2a1ffd8"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca83cf3151949430d75a783f36e2a1ffd8">llvm::MVT::v2f64</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00106">ValueTypes.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1MipsSEInstrInfo_html_a308712bd3614ad5b5b90d6a13ce6bb7b"><div class="ttname"><a href="classllvm_1_1MipsSEInstrInfo.html#a308712bd3614ad5b5b90d6a13ce6bb7b">llvm::MipsSEInstrInfo::MipsSEInstrInfo</a></div><div class="ttdeci">MipsSEInstrInfo(MipsTargetMachine &amp;TM)</div><div class="ttdef"><b>Definition:</b> <a href="MipsSEInstrInfo_8cpp_source.html#l00027">MipsSEInstrInfo.cpp:27</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ac51be7ff80fe8d6ae5e8c0acb194908a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">bundle_iterator&lt; MachineInstr, instr_iterator &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00212">MachineBasicBlock.h:212</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html">llvm::MipsInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8h_source.html#l00029">MipsInstrInfo.h:29</a></div></div>
<div class="ttc" id="CommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="MipsInstPrinter_8h_html"><div class="ttname"><a href="MipsInstPrinter_8h.html">MipsInstPrinter.h</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca49615145fd6c985a530ec3743d053475"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca49615145fd6c985a530ec3743d053475">llvm::MVT::v4f32</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00102">ValueTypes.h:102</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00267">MachineInstr.h:267</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_af77f29dbf27c325e25aae091aba01c2a"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#af77f29dbf27c325e25aae091aba01c2a">llvm::MCRegisterInfo::getSubReg</a></div><div class="ttdeci">unsigned getSubReg(unsigned Reg, unsigned Idx) const </div><div class="ttdoc">Returns the physical register number of sub-register &quot;Index&quot; for physical register RegNo...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00026">MCRegisterInfo.cpp:26</a></div></div>
<div class="ttc" id="classllvm_1_1MipsRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MipsRegisterInfo.html">llvm::MipsRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsRegisterInfo_8h_source.html#l00027">MipsRegisterInfo.h:27</a></div></div>
<div class="ttc" id="namespacellvm_1_1Reloc_html_af59f6dc86e80aaf56f1afd155eebf568adc2075e13a68142b26e05ac08bbfc320"><div class="ttname"><a href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568adc2075e13a68142b26e05ac08bbfc320">llvm::Reloc::PIC_</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00025">CodeGen.h:25</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a7a7035feda1dc16252a7a15a7e230122a2a748b4e6332ee6f1fcdef61e71112ce"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122a2a748b4e6332ee6f1fcdef61e71112ce">llvm::MipsISD::MFHI</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00073">MipsISelLowering.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca0f87637b0102ab8e9f085bf80358fabc"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca0f87637b0102ab8e9f085bf80358fabc">llvm::MVT::v2i64</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00089">ValueTypes.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca4b321667ee9d821362ffabd3c24d17b1"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca4b321667ee9d821362ffabd3c24d17b1">llvm::MVT::v4i32</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00085">ValueTypes.h:85</a></div></div>
<div class="ttc" id="classllvm_1_1MipsSEInstrInfo_html_ad010b09f17fdb0dc97ea23af3414702b"><div class="ttname"><a href="classllvm_1_1MipsSEInstrInfo.html#ad010b09f17fdb0dc97ea23af3414702b">llvm::MipsSEInstrInfo::copyPhysReg</a></div><div class="ttdeci">virtual void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, DebugLoc DL, unsigned DestReg, unsigned SrcReg, bool KillSrc) const </div><div class="ttdef"><b>Definition:</b> <a href="MipsSEInstrInfo_8cpp_source.html#l00082">MipsSEInstrInfo.cpp:82</a></div></div>
<div class="ttc" id="namespacellvm_html_a980570dc1410d4ef53806f82028ca381"><div class="ttname"><a href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, DebugLoc DL, const MCInstrDesc &amp;MCID)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00223">MachineInstrBuilder.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1MipsTargetMachine_html"><div class="ttname"><a href="classllvm_1_1MipsTargetMachine.html">llvm::MipsTargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsTargetMachine_8h_source.html#l00034">MipsTargetMachine.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00219">TargetRegisterInfo.h:219</a></div></div>
<div class="ttc" id="classT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a5af2fed99951774b6a14d30ec6e73792"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">llvm::TargetMachine::getSubtarget</a></div><div class="ttdeci">const STC &amp; getSubtarget() const </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00132">Target/TargetMachine.h:132</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector&lt; Inst, 7 &gt;</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a7a7035feda1dc16252a7a15a7e230122ae4189aa234aa339a28c96ba4619b6127"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ae4189aa234aa339a28c96ba4619b6127">llvm::MipsISD::MFLO</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00074">MipsISelLowering.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a626648c4c0b3a79d0128473f3b72b88d"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a626648c4c0b3a79d0128473f3b72b88d">llvm::MachineInstrBuilder::addFrameIndex</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addFrameIndex(int Idx) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00104">MachineInstrBuilder.h:104</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64DB_html_a6fce8157775f3ec93f326b52b0f1e0f5ad61b145eb8cbab18feb1b2e2ce269a7e"><div class="ttname"><a href="namespacellvm_1_1A64DB.html#a6fce8157775f3ec93f326b52b0f1e0f5ad61b145eb8cbab18feb1b2e2ce269a7e">llvm::A64DB::LD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00177">AArch64BaseInfo.h:177</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00062">ISDOpcodes.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00030">MachineRegisterInfo.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_a8a045d250952c0867382a9840ee18fdf"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateCommon.html#a8a045d250952c0867382a9840ee18fdf">llvm::SmallVectorTemplateCommon::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00112">SmallVector.h:112</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00050">MachineInstr.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1MipsSEInstrInfo_html_a8555c243c6c66f405e4f70709b92557a"><div class="ttname"><a href="classllvm_1_1MipsSEInstrInfo.html#a8555c243c6c66f405e4f70709b92557a">llvm::MipsSEInstrInfo::storeRegToStack</a></div><div class="ttdeci">virtual void storeRegToStack(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, int64_t Offset) const </div><div class="ttdef"><b>Definition:</b> <a href="MipsSEInstrInfo_8cpp_source.html#l00177">MipsSEInstrInfo.cpp:177</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac9485ae7d6fedd71ad4460f72c799c98"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac9485ae7d6fedd71ad4460f72c799c98">llvm::MachineOperand::getIndex</a></div><div class="ttdeci">int getIndex() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00422">MachineOperand.h:422</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00167">MachineFunction.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a384beeba0ba566bd452979f538197559"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a384beeba0ba566bd452979f538197559">llvm::MachineInstrBuilder::addMemOperand</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMemOperand(MachineMemOperand *MMO) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00154">MachineInstrBuilder.h:154</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="classllvm_1_1MipsSEInstrInfo_html_a1af0bd5b0048ab4012c18802ac260904"><div class="ttname"><a href="classllvm_1_1MipsSEInstrInfo.html#a1af0bd5b0048ab4012c18802ac260904">llvm::MipsSEInstrInfo::loadRegFromStack</a></div><div class="ttdeci">virtual void loadRegFromStack(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, int64_t Offset) const </div><div class="ttdef"><b>Definition:</b> <a href="MipsSEInstrInfo_8cpp_source.html#l00220">MipsSEInstrInfo.cpp:220</a></div></div>
<div class="ttc" id="classllvm_1_1MipsSEInstrInfo_html_a049ac85c15f20b0a9411d6f047c8cfe6"><div class="ttname"><a href="classllvm_1_1MipsSEInstrInfo.html#a049ac85c15f20b0a9411d6f047c8cfe6">llvm::MipsSEInstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">virtual bool expandPostRAPseudo(MachineBasicBlock::iterator MI) const </div><div class="ttdef"><b>Definition:</b> <a href="MipsSEInstrInfo_8cpp_source.html#l00260">MipsSEInstrInfo.cpp:260</a></div></div>
<div class="ttc" id="classllvm_1_1MipsSEInstrInfo_html_a17aec93c851e28f0cbd4b38bece6d4c5"><div class="ttname"><a href="classllvm_1_1MipsSEInstrInfo.html#a17aec93c851e28f0cbd4b38bece6d4c5">llvm::MipsSEInstrInfo::loadImmediate</a></div><div class="ttdeci">unsigned loadImmediate(int64_t Imm, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator II, DebugLoc DL, unsigned *NewImm) const </div><div class="ttdef"><b>Definition:</b> <a href="MipsSEInstrInfo_8cpp_source.html#l00369">MipsSEInstrInfo.cpp:369</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_afdb5953dce337bafb4df1acb1125512a"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#afdb5953dce337bafb4df1acb1125512a">llvm::TargetRegisterClass::hasType</a></div><div class="ttdeci">bool hasType(EVT vt) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00104">TargetRegisterInfo.h:104</a></div></div>
<div class="ttc" id="namespacellvm_html_a3b9662928ee4d58fef185abfe20e8184"><div class="ttname"><a href="namespacellvm.html#a3b9662928ee4d58fef185abfe20e8184">llvm::isInt&lt; 16 &gt;</a></div><div class="ttdeci">bool isInt&lt; 16 &gt;(int64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00272">MathExtras.h:272</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca50f3b0ea1ad253b69f760ff2feb47539"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca50f3b0ea1ad253b69f760ff2feb47539">llvm::MVT::v8f16</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00099">ValueTypes.h:99</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00259">MachineOperand.h:259</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64CC_html_af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442"><div class="ttname"><a href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">llvm::A64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00035">AArch64BaseInfo.h:35</a></div></div>
<div class="ttc" id="TargetRegistry_8h_html"><div class="ttname"><a href="TargetRegistry_8h.html">TargetRegistry.h</a></div></div>
<div class="ttc" id="classllvm_1_1MipsInstrInfo_html_a04dd31b6fb4c2346427f702a02ba9776"><div class="ttname"><a href="classllvm_1_1MipsInstrInfo.html#a04dd31b6fb4c2346427f702a02ba9776">llvm::MipsInstrInfo::GetMemOperand</a></div><div class="ttdeci">MachineMemOperand * GetMemOperand(MachineBasicBlock &amp;MBB, int FI, unsigned Flag) const </div><div class="ttdef"><b>Definition:</b> <a href="MipsInstrInfo_8cpp_source.html#l00057">MipsInstrInfo.cpp:57</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a5125cce72b214df09ca8f93dcbbf4c3a"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(unsigned RegNo, unsigned flags=0, unsigned SubReg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00064">MachineInstrBuilder.h:64</a></div></div>
<div class="ttc" id="Target_2ARM_2README_8txt_html_a90cca76dd78688687e0d697679dbc799"><div class="ttname"><a href="Target_2ARM_2README_8txt.html#a90cca76dd78688687e0d697679dbc799">B</a></div><div class="ttdeci">compiles ldr LCPI1_0 ldr ldr mov lsr tst moveq r1 ldr LCPI1_1 and r0 bx lr It would be better to do something like to fold the shift into the conditional ldr LCPI1_0 ldr ldr tst movne lsr ldr LCPI1_1 and r0 bx lr it saves an instruction and a register It might be profitable to cse MOVi16 if there are lots of bit immediates with the same bottom half Robert Muth started working on an alternate jump table implementation that does not put the tables in line in the text This is more like the llvm default jump table implementation This might be useful sometime Several revisions of patches are on the mailing beginning while CMP sets them like a subtract Therefore to be able to use CMN for comparisons other than the Z we ll need additional logic to reverse the conditionals associated with the comparison Perhaps a pseudo instruction for the with a post codegen pass to clean up and handle the condition codes See PR5694 for testcase Given the following on int B</div><div class="ttdef"><b>Definition:</b> <a href="Target_2ARM_2README_8txt_source.html#l00592">Target/ARM/README.txt:592</a></div></div>
<div class="ttc" id="namespacellvm_html_a7dc3e2c002713fec56bdbf16aa704576"><div class="ttname"><a href="namespacellvm.html#a7dc3e2c002713fec56bdbf16aa704576">llvm::tie</a></div><div class="ttdeci">tier&lt; T1, T2 &gt; tie(T1 &amp;f, T2 &amp;s)</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l00216">STLExtras.h:216</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5">llvm::RegState::Define</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00031">MachineInstrBuilder.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MipsSEInstrInfo_html_a030f87cf2818077fcc65b998d687d9ac"><div class="ttname"><a href="classllvm_1_1MipsSEInstrInfo.html#a030f87cf2818077fcc65b998d687d9ac">llvm::MipsSEInstrInfo::isStoreToStackSlot</a></div><div class="ttdeci">virtual unsigned isStoreToStackSlot(const MachineInstr *MI, int &amp;FrameIndex) const </div><div class="ttdef"><b>Definition:</b> <a href="MipsSEInstrInfo_8cpp_source.html#l00066">MipsSEInstrInfo.cpp:66</a></div></div>
<div class="ttc" id="classllvm_1_1MipsAnalyzeImmediate_html"><div class="ttname"><a href="classllvm_1_1MipsAnalyzeImmediate.html">llvm::MipsAnalyzeImmediate</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsAnalyzeImmediate_8h_source.html#l00017">MipsAnalyzeImmediate.h:17</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:00:16 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
