Analysis & Synthesis report for rc4
Tue Mar 10 00:18:41 2020
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Parallel Compilation
  6. Analysis & Synthesis Source Files Read
  7. Analysis & Synthesis Resource Usage Summary
  8. Analysis & Synthesis Resource Utilization by Entity
  9. Analysis & Synthesis RAM Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for multicore_controller:multicore_c|s_memory:s_mem_1|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1
 16. Source assignments for multicore_controller:multicore_c|d_memory:d_mem_1|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|altsyncram_nop2:altsyncram1
 17. Source assignments for multicore_controller:multicore_c|e_rom:rom_1|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|altsyncram_e0v2:altsyncram1
 18. Source assignments for multicore_controller:multicore_c|s_memory:s_mem_2|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1
 19. Source assignments for multicore_controller:multicore_c|d_memory:d_mem_2|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|altsyncram_nop2:altsyncram1
 20. Source assignments for multicore_controller:multicore_c|e_rom:rom_2|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|altsyncram_e0v2:altsyncram1
 21. Source assignments for multicore_controller:multicore_c|s_memory:s_mem_3|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1
 22. Source assignments for multicore_controller:multicore_c|d_memory:d_mem_3|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|altsyncram_nop2:altsyncram1
 23. Source assignments for multicore_controller:multicore_c|e_rom:rom_3|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|altsyncram_e0v2:altsyncram1
 24. Source assignments for multicore_controller:multicore_c|s_memory:s_mem_4|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1
 25. Source assignments for multicore_controller:multicore_c|d_memory:d_mem_4|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|altsyncram_nop2:altsyncram1
 26. Source assignments for multicore_controller:multicore_c|e_rom:rom_4|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|altsyncram_e0v2:altsyncram1
 27. Parameter Settings for User Entity Instance: multicore_controller:multicore_c|s_memory:s_mem_1|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: multicore_controller:multicore_c|d_memory:d_mem_1|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: multicore_controller:multicore_c|e_rom:rom_1|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: multicore_controller:multicore_c|top_controller:core_1
 31. Parameter Settings for User Entity Instance: multicore_controller:multicore_c|top_controller:core_1|s_initializer:init
 32. Parameter Settings for User Entity Instance: multicore_controller:multicore_c|top_controller:core_1|s_swapper:swap
 33. Parameter Settings for User Entity Instance: multicore_controller:multicore_c|top_controller:core_1|decrypter:decr
 34. Parameter Settings for User Entity Instance: multicore_controller:multicore_c|s_memory:s_mem_2|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: multicore_controller:multicore_c|d_memory:d_mem_2|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: multicore_controller:multicore_c|e_rom:rom_2|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: multicore_controller:multicore_c|top_controller:core_2
 38. Parameter Settings for User Entity Instance: multicore_controller:multicore_c|top_controller:core_2|s_initializer:init
 39. Parameter Settings for User Entity Instance: multicore_controller:multicore_c|top_controller:core_2|s_swapper:swap
 40. Parameter Settings for User Entity Instance: multicore_controller:multicore_c|top_controller:core_2|decrypter:decr
 41. Parameter Settings for User Entity Instance: multicore_controller:multicore_c|s_memory:s_mem_3|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: multicore_controller:multicore_c|d_memory:d_mem_3|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: multicore_controller:multicore_c|e_rom:rom_3|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: multicore_controller:multicore_c|top_controller:core_3
 45. Parameter Settings for User Entity Instance: multicore_controller:multicore_c|top_controller:core_3|s_initializer:init
 46. Parameter Settings for User Entity Instance: multicore_controller:multicore_c|top_controller:core_3|s_swapper:swap
 47. Parameter Settings for User Entity Instance: multicore_controller:multicore_c|top_controller:core_3|decrypter:decr
 48. Parameter Settings for User Entity Instance: multicore_controller:multicore_c|s_memory:s_mem_4|altsyncram:altsyncram_component
 49. Parameter Settings for User Entity Instance: multicore_controller:multicore_c|d_memory:d_mem_4|altsyncram:altsyncram_component
 50. Parameter Settings for User Entity Instance: multicore_controller:multicore_c|e_rom:rom_4|altsyncram:altsyncram_component
 51. Parameter Settings for User Entity Instance: multicore_controller:multicore_c|top_controller:core_4
 52. Parameter Settings for User Entity Instance: multicore_controller:multicore_c|top_controller:core_4|s_initializer:init
 53. Parameter Settings for User Entity Instance: multicore_controller:multicore_c|top_controller:core_4|s_swapper:swap
 54. Parameter Settings for User Entity Instance: multicore_controller:multicore_c|top_controller:core_4|decrypter:decr
 55. Parameter Settings for Inferred Entity Instance: multicore_controller:multicore_c|top_controller:core_1|s_swapper:swap|lpm_divide:Mod0
 56. Parameter Settings for Inferred Entity Instance: multicore_controller:multicore_c|top_controller:core_2|s_swapper:swap|lpm_divide:Mod0
 57. Parameter Settings for Inferred Entity Instance: multicore_controller:multicore_c|top_controller:core_3|s_swapper:swap|lpm_divide:Mod0
 58. Parameter Settings for Inferred Entity Instance: multicore_controller:multicore_c|top_controller:core_4|s_swapper:swap|lpm_divide:Mod0
 59. altsyncram Parameter Settings by Entity Instance
 60. Port Connectivity Checks: "SevenSegmentDisplayDecoder:sevenSeg5"
 61. Port Connectivity Checks: "SevenSegmentDisplayDecoder:sevenSeg4"
 62. Port Connectivity Checks: "SevenSegmentDisplayDecoder:sevenSeg3"
 63. Port Connectivity Checks: "SevenSegmentDisplayDecoder:sevenSeg2"
 64. Port Connectivity Checks: "SevenSegmentDisplayDecoder:sevenSeg1"
 65. Port Connectivity Checks: "SevenSegmentDisplayDecoder:sevenSeg0"
 66. Port Connectivity Checks: "multicore_controller:multicore_c|top_controller:core_4"
 67. Port Connectivity Checks: "multicore_controller:multicore_c|d_memory:d_mem_4"
 68. Port Connectivity Checks: "multicore_controller:multicore_c|top_controller:core_3"
 69. Port Connectivity Checks: "multicore_controller:multicore_c|d_memory:d_mem_3"
 70. Port Connectivity Checks: "multicore_controller:multicore_c|top_controller:core_2"
 71. Port Connectivity Checks: "multicore_controller:multicore_c|d_memory:d_mem_2"
 72. Port Connectivity Checks: "multicore_controller:multicore_c|top_controller:core_1"
 73. Port Connectivity Checks: "multicore_controller:multicore_c|d_memory:d_mem_1"
 74. In-System Memory Content Editor Settings
 75. Post-Synthesis Netlist Statistics for Top Partition
 76. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 77. Elapsed Time Per Partition
 78. Analysis & Synthesis Messages
 79. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Mar 10 00:18:41 2020       ;
; Quartus II 64-Bit Version       ; 14.1.0 Build 186 12/03/2014 SJ Full Version ;
; Revision Name                   ; rc4                                         ;
; Top-level Entity Name           ; ksa                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1433                                        ;
; Total pins                      ; 67                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 17,408                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ksa                ; rc4                ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Extract Verilog State Machines                                                  ; Off                ; On                 ;
; Extract VHDL State Machines                                                     ; Off                ; On                 ;
; Iteration limit for non-constant Verilog loops                                  ; 5000               ; 250                ;
; Auto ROM Replacement                                                            ; Off                ; On                 ;
; Auto RAM Replacement                                                            ; Off                ; On                 ;
; Synchronization Register Chain Length                                           ; 2                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Off                ; Normal compilation ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+----------------------+--------------------------+
; Name                 ; Setting                  ;
+----------------------+--------------------------+
; CYCLONEII_SAFE_WRITE ; RESTRUCTURE              ;
+----------------------+--------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                       ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                            ; Library     ;
+--------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; multicore_controller.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/multicore_controller.sv                                ;             ;
; ksa.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv                                                 ;             ;
; s_memory.v                                             ; yes             ; User Wizard-Generated File                   ; C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/s_memory.v                                             ;             ;
; s_initializer.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/s_initializer.sv                                       ;             ;
; top_controller.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/top_controller.sv                                      ;             ;
; s_swapper.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/s_swapper.sv                                           ;             ;
; decrypter.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/decrypter.sv                                           ;             ;
; d_memory.v                                             ; yes             ; User Wizard-Generated File                   ; C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/d_memory.v                                             ;             ;
; e_rom.v                                                ; yes             ; User Wizard-Generated File                   ; C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/e_rom.v                                                ;             ;
; altsyncram.tdf                                         ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                           ;             ;
; stratix_ram_block.inc                                  ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                    ;             ;
; lpm_mux.inc                                            ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                              ;             ;
; lpm_decode.inc                                         ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                           ;             ;
; aglobal141.inc                                         ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc                                                                                                           ;             ;
; a_rdenreg.inc                                          ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                            ;             ;
; altrom.inc                                             ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altrom.inc                                                                                                               ;             ;
; altram.inc                                             ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altram.inc                                                                                                               ;             ;
; altdpram.inc                                           ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                             ;             ;
; db/altsyncram_2d32.tdf                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/altsyncram_2d32.tdf                                 ;             ;
; db/altsyncram_dsp2.tdf                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/altsyncram_dsp2.tdf                                 ;             ;
; sld_mod_ram_rom.vhd                                    ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                                                      ;             ;
; sld_jtag_endpoint_adapter.sv                           ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.sv                                                                                             ;             ;
; sld_rom_sr.vhd                                         ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                           ;             ;
; db/altsyncram_oa32.tdf                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/altsyncram_oa32.tdf                                 ;             ;
; db/altsyncram_nop2.tdf                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/altsyncram_nop2.tdf                                 ;             ;
; db/altsyncram_79t1.tdf                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/altsyncram_79t1.tdf                                 ;             ;
; db/altsyncram_e0v2.tdf                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/altsyncram_e0v2.tdf                                 ;             ;
; message.mif                                            ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/message.mif                                            ;             ;
; sevensegmentdisplaydecoder.v                           ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/sevensegmentdisplaydecoder.v                           ;             ;
; sld_hub.vhd                                            ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                              ; work        ;
; db/ip/sld73f98f60/alt_sld_fab.v                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/ip/sld73f98f60/alt_sld_fab.v                        ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                         ;             ;
; lpm_divide.tdf                                         ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                                           ;             ;
; abs_divider.inc                                        ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/abs_divider.inc                                                                                                          ;             ;
; sign_div_unsign.inc                                    ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                                      ;             ;
; db/lpm_divide_62m.tdf                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/lpm_divide_62m.tdf                                  ;             ;
; db/sign_div_unsign_9kh.tdf                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/sign_div_unsign_9kh.tdf                             ;             ;
; db/alt_u_div_ose.tdf                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/alt_u_div_ose.tdf                                   ;             ;
+--------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1570           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 2434           ;
;     -- 7 input functions                    ; 12             ;
;     -- 6 input functions                    ; 498            ;
;     -- 5 input functions                    ; 380            ;
;     -- 4 input functions                    ; 489            ;
;     -- <=3 input functions                  ; 1055           ;
;                                             ;                ;
; Dedicated logic registers                   ; 1433           ;
;                                             ;                ;
; I/O pins                                    ; 67             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 17408          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 920            ;
; Total fan-out                               ; 16485          ;
; Average fan-out                             ; 4.01           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                          ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                      ; Library Name ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ksa                                                                                                ; 2434 (29)         ; 1433 (0)     ; 17408             ; 0          ; 67   ; 0            ; |ksa                                                                                                                                                                                                                     ; work         ;
;    |SevenSegmentDisplayDecoder:sevenSeg0|                                                           ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:sevenSeg0                                                                                                                                                                                ; work         ;
;    |SevenSegmentDisplayDecoder:sevenSeg1|                                                           ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:sevenSeg1                                                                                                                                                                                ; work         ;
;    |SevenSegmentDisplayDecoder:sevenSeg2|                                                           ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:sevenSeg2                                                                                                                                                                                ; work         ;
;    |SevenSegmentDisplayDecoder:sevenSeg3|                                                           ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:sevenSeg3                                                                                                                                                                                ; work         ;
;    |SevenSegmentDisplayDecoder:sevenSeg4|                                                           ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:sevenSeg4                                                                                                                                                                                ; work         ;
;    |SevenSegmentDisplayDecoder:sevenSeg5|                                                           ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:sevenSeg5                                                                                                                                                                                ; work         ;
;    |multicore_controller:multicore_c|                                                               ; 2033 (58)         ; 1220 (0)     ; 17408             ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c                                                                                                                                                                                    ; work         ;
;       |d_memory:d_mem_1|                                                                            ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_1                                                                                                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_1|altsyncram:altsyncram_component                                                                                                                                   ; work         ;
;             |altsyncram_oa32:auto_generated|                                                        ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_1|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated                                                                                                    ; work         ;
;                |altsyncram_nop2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_1|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|altsyncram_nop2:altsyncram1                                                                        ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 38 (21)           ; 31 (22)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_1|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                          ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_1|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                       ; work         ;
;       |d_memory:d_mem_2|                                                                            ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_2                                                                                                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_2|altsyncram:altsyncram_component                                                                                                                                   ; work         ;
;             |altsyncram_oa32:auto_generated|                                                        ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_2|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated                                                                                                    ; work         ;
;                |altsyncram_nop2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_2|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|altsyncram_nop2:altsyncram1                                                                        ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 38 (21)           ; 31 (22)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_2|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                          ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_2|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                       ; work         ;
;       |d_memory:d_mem_3|                                                                            ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_3                                                                                                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_3|altsyncram:altsyncram_component                                                                                                                                   ; work         ;
;             |altsyncram_oa32:auto_generated|                                                        ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_3|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated                                                                                                    ; work         ;
;                |altsyncram_nop2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_3|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|altsyncram_nop2:altsyncram1                                                                        ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 38 (21)           ; 31 (22)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_3|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                          ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_3|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                       ; work         ;
;       |d_memory:d_mem_4|                                                                            ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_4                                                                                                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_4|altsyncram:altsyncram_component                                                                                                                                   ; work         ;
;             |altsyncram_oa32:auto_generated|                                                        ; 38 (0)            ; 31 (0)       ; 256               ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_4|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated                                                                                                    ; work         ;
;                |altsyncram_nop2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_4|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|altsyncram_nop2:altsyncram1                                                                        ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 38 (21)           ; 31 (22)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_4|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                          ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_4|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                       ; work         ;
;       |e_rom:rom_1|                                                                                 ; 41 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|e_rom:rom_1                                                                                                                                                                        ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 41 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|e_rom:rom_1|altsyncram:altsyncram_component                                                                                                                                        ; work         ;
;             |altsyncram_79t1:auto_generated|                                                        ; 41 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|e_rom:rom_1|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated                                                                                                         ; work         ;
;                |altsyncram_e0v2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|e_rom:rom_1|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|altsyncram_e0v2:altsyncram1                                                                             ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 41 (23)           ; 34 (25)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|e_rom:rom_1|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                               ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 18 (18)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|e_rom:rom_1|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                            ; work         ;
;       |e_rom:rom_2|                                                                                 ; 41 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|e_rom:rom_2                                                                                                                                                                        ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 41 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|e_rom:rom_2|altsyncram:altsyncram_component                                                                                                                                        ; work         ;
;             |altsyncram_79t1:auto_generated|                                                        ; 41 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|e_rom:rom_2|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated                                                                                                         ; work         ;
;                |altsyncram_e0v2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|e_rom:rom_2|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|altsyncram_e0v2:altsyncram1                                                                             ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 41 (23)           ; 34 (25)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|e_rom:rom_2|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                               ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 18 (18)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|e_rom:rom_2|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                            ; work         ;
;       |e_rom:rom_3|                                                                                 ; 41 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|e_rom:rom_3                                                                                                                                                                        ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 41 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|e_rom:rom_3|altsyncram:altsyncram_component                                                                                                                                        ; work         ;
;             |altsyncram_79t1:auto_generated|                                                        ; 41 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|e_rom:rom_3|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated                                                                                                         ; work         ;
;                |altsyncram_e0v2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|e_rom:rom_3|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|altsyncram_e0v2:altsyncram1                                                                             ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 41 (23)           ; 34 (25)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|e_rom:rom_3|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                               ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 18 (18)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|e_rom:rom_3|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                            ; work         ;
;       |e_rom:rom_4|                                                                                 ; 41 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|e_rom:rom_4                                                                                                                                                                        ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 41 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|e_rom:rom_4|altsyncram:altsyncram_component                                                                                                                                        ; work         ;
;             |altsyncram_79t1:auto_generated|                                                        ; 41 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|e_rom:rom_4|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated                                                                                                         ; work         ;
;                |altsyncram_e0v2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|e_rom:rom_4|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|altsyncram_e0v2:altsyncram1                                                                             ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 41 (23)           ; 34 (25)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|e_rom:rom_4|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                               ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 18 (18)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|e_rom:rom_4|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                            ; work         ;
;       |s_memory:s_mem_1|                                                                            ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_1                                                                                                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_1|altsyncram:altsyncram_component                                                                                                                                   ; work         ;
;             |altsyncram_2d32:auto_generated|                                                        ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_1|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated                                                                                                    ; work         ;
;                |altsyncram_dsp2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_1|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1                                                                        ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 40 (23)           ; 34 (25)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_1|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                          ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_1|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                       ; work         ;
;       |s_memory:s_mem_2|                                                                            ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_2                                                                                                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_2|altsyncram:altsyncram_component                                                                                                                                   ; work         ;
;             |altsyncram_2d32:auto_generated|                                                        ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_2|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated                                                                                                    ; work         ;
;                |altsyncram_dsp2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_2|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1                                                                        ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 40 (23)           ; 34 (25)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_2|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                          ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_2|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                       ; work         ;
;       |s_memory:s_mem_3|                                                                            ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_3                                                                                                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_3|altsyncram:altsyncram_component                                                                                                                                   ; work         ;
;             |altsyncram_2d32:auto_generated|                                                        ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_3|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated                                                                                                    ; work         ;
;                |altsyncram_dsp2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_3|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1                                                                        ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 40 (23)           ; 34 (25)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_3|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                          ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_3|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                       ; work         ;
;       |s_memory:s_mem_4|                                                                            ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_4                                                                                                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_4|altsyncram:altsyncram_component                                                                                                                                   ; work         ;
;             |altsyncram_2d32:auto_generated|                                                        ; 40 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_4|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated                                                                                                    ; work         ;
;                |altsyncram_dsp2:altsyncram1|                                                        ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_4|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1                                                                        ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                          ; 40 (23)           ; 34 (25)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_4|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                          ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                              ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_4|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                       ; work         ;
;       |top_controller:core_1|                                                                       ; 371 (101)         ; 206 (28)     ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|top_controller:core_1                                                                                                                                                              ; work         ;
;          |decrypter:decr|                                                                           ; 146 (146)         ; 103 (103)    ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|top_controller:core_1|decrypter:decr                                                                                                                                               ; work         ;
;          |s_initializer:init|                                                                       ; 21 (21)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|top_controller:core_1|s_initializer:init                                                                                                                                           ; work         ;
;          |s_swapper:swap|                                                                           ; 103 (64)          ; 62 (62)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|top_controller:core_1|s_swapper:swap                                                                                                                                               ; work         ;
;             |lpm_divide:Mod0|                                                                       ; 39 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|top_controller:core_1|s_swapper:swap|lpm_divide:Mod0                                                                                                                               ; work         ;
;                |lpm_divide_62m:auto_generated|                                                      ; 39 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|top_controller:core_1|s_swapper:swap|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                                                                 ; work         ;
;                   |sign_div_unsign_9kh:divider|                                                     ; 39 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|top_controller:core_1|s_swapper:swap|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                                                                     ; work         ;
;                      |alt_u_div_ose:divider|                                                        ; 39 (39)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|top_controller:core_1|s_swapper:swap|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider                                               ; work         ;
;       |top_controller:core_2|                                                                       ; 376 (101)         ; 206 (28)     ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|top_controller:core_2                                                                                                                                                              ; work         ;
;          |decrypter:decr|                                                                           ; 151 (151)         ; 103 (103)    ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|top_controller:core_2|decrypter:decr                                                                                                                                               ; work         ;
;          |s_initializer:init|                                                                       ; 21 (21)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|top_controller:core_2|s_initializer:init                                                                                                                                           ; work         ;
;          |s_swapper:swap|                                                                           ; 103 (64)          ; 62 (62)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|top_controller:core_2|s_swapper:swap                                                                                                                                               ; work         ;
;             |lpm_divide:Mod0|                                                                       ; 39 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|top_controller:core_2|s_swapper:swap|lpm_divide:Mod0                                                                                                                               ; work         ;
;                |lpm_divide_62m:auto_generated|                                                      ; 39 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|top_controller:core_2|s_swapper:swap|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                                                                 ; work         ;
;                   |sign_div_unsign_9kh:divider|                                                     ; 39 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|top_controller:core_2|s_swapper:swap|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                                                                     ; work         ;
;                      |alt_u_div_ose:divider|                                                        ; 39 (39)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|top_controller:core_2|s_swapper:swap|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider                                               ; work         ;
;       |top_controller:core_3|                                                                       ; 376 (101)         ; 206 (28)     ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|top_controller:core_3                                                                                                                                                              ; work         ;
;          |decrypter:decr|                                                                           ; 151 (151)         ; 103 (103)    ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|top_controller:core_3|decrypter:decr                                                                                                                                               ; work         ;
;          |s_initializer:init|                                                                       ; 21 (21)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|top_controller:core_3|s_initializer:init                                                                                                                                           ; work         ;
;          |s_swapper:swap|                                                                           ; 103 (64)          ; 62 (62)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|top_controller:core_3|s_swapper:swap                                                                                                                                               ; work         ;
;             |lpm_divide:Mod0|                                                                       ; 39 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|top_controller:core_3|s_swapper:swap|lpm_divide:Mod0                                                                                                                               ; work         ;
;                |lpm_divide_62m:auto_generated|                                                      ; 39 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|top_controller:core_3|s_swapper:swap|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                                                                 ; work         ;
;                   |sign_div_unsign_9kh:divider|                                                     ; 39 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|top_controller:core_3|s_swapper:swap|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                                                                     ; work         ;
;                      |alt_u_div_ose:divider|                                                        ; 39 (39)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|top_controller:core_3|s_swapper:swap|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider                                               ; work         ;
;       |top_controller:core_4|                                                                       ; 376 (101)         ; 206 (28)     ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|top_controller:core_4                                                                                                                                                              ; work         ;
;          |decrypter:decr|                                                                           ; 151 (151)         ; 103 (103)    ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|top_controller:core_4|decrypter:decr                                                                                                                                               ; work         ;
;          |s_initializer:init|                                                                       ; 21 (21)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|top_controller:core_4|s_initializer:init                                                                                                                                           ; work         ;
;          |s_swapper:swap|                                                                           ; 103 (64)          ; 62 (62)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|top_controller:core_4|s_swapper:swap                                                                                                                                               ; work         ;
;             |lpm_divide:Mod0|                                                                       ; 39 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|top_controller:core_4|s_swapper:swap|lpm_divide:Mod0                                                                                                                               ; work         ;
;                |lpm_divide_62m:auto_generated|                                                      ; 39 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|top_controller:core_4|s_swapper:swap|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                                                                 ; work         ;
;                   |sign_div_unsign_9kh:divider|                                                     ; 39 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|top_controller:core_4|s_swapper:swap|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                                                                     ; work         ;
;                      |alt_u_div_ose:divider|                                                        ; 39 (39)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ksa|multicore_controller:multicore_c|top_controller:core_4|s_swapper:swap|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider                                               ; work         ;
;    |sld_hub:auto_hub|                                                                               ; 330 (1)           ; 213 (0)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub                                                                                                                                                                                                    ; work         ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric| ; 329 (2)           ; 213 (16)     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                        ; alt_sld_fab  ;
;          |alt_sld_fab_sldfabric:sldfabric|                                                          ; 327 (0)           ; 197 (0)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab  ;
;             |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                          ; 327 (283)         ; 197 (167)    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; work         ;
;                |sld_rom_sr:hub_info_reg|                                                            ; 25 (25)           ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; work         ;
;                |sld_shadow_jsm:shadow_jsm|                                                          ; 19 (19)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; work         ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+------+-------------+
; Name                                                                                                                                                    ; Type       ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+------+-------------+
; multicore_controller:multicore_c|d_memory:d_mem_1|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|altsyncram_nop2:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None        ;
; multicore_controller:multicore_c|d_memory:d_mem_2|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|altsyncram_nop2:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None        ;
; multicore_controller:multicore_c|d_memory:d_mem_3|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|altsyncram_nop2:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None        ;
; multicore_controller:multicore_c|d_memory:d_mem_4|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|altsyncram_nop2:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None        ;
; multicore_controller:multicore_c|e_rom:rom_1|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|altsyncram_e0v2:altsyncram1|ALTSYNCRAM      ; M10K block ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; message.mif ;
; multicore_controller:multicore_c|e_rom:rom_2|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|altsyncram_e0v2:altsyncram1|ALTSYNCRAM      ; M10K block ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; message.mif ;
; multicore_controller:multicore_c|e_rom:rom_3|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|altsyncram_e0v2:altsyncram1|ALTSYNCRAM      ; M10K block ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; message.mif ;
; multicore_controller:multicore_c|e_rom:rom_4|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|altsyncram_e0v2:altsyncram1|ALTSYNCRAM      ; M10K block ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; message.mif ;
; multicore_controller:multicore_c|s_memory:s_mem_1|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None        ;
; multicore_controller:multicore_c|s_memory:s_mem_2|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None        ;
; multicore_controller:multicore_c|s_memory:s_mem_3|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None        ;
; multicore_controller:multicore_c|s_memory:s_mem_4|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_1                                                                                            ; d_memory.v      ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_2                                                                                            ; d_memory.v      ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_3                                                                                            ; d_memory.v      ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_4                                                                                            ; d_memory.v      ;
; Altera ; ROM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|multicore_controller:multicore_c|e_rom:rom_1                                                                                                 ; e_rom.v         ;
; Altera ; ROM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|multicore_controller:multicore_c|e_rom:rom_2                                                                                                 ; e_rom.v         ;
; Altera ; ROM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|multicore_controller:multicore_c|e_rom:rom_3                                                                                                 ; e_rom.v         ;
; Altera ; ROM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|multicore_controller:multicore_c|e_rom:rom_4                                                                                                 ; e_rom.v         ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_1                                                                                            ; s_memory.v      ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_2                                                                                            ; s_memory.v      ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_3                                                                                            ; s_memory.v      ;
; Altera ; RAM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_4                                                                                            ; s_memory.v      ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                                                             ; Reason for Removal                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; multicore_controller:multicore_c|top_controller:core_4|state[0..3,7..10]                                                                                                  ; Stuck at GND due to stuck port data_in ;
; multicore_controller:multicore_c|top_controller:core_4|decrypter:decr|state[6,7,10]                                                                                       ; Stuck at GND due to stuck port data_in ;
; multicore_controller:multicore_c|top_controller:core_4|s_swapper:swap|state[5,6]                                                                                          ; Stuck at GND due to stuck port data_in ;
; multicore_controller:multicore_c|top_controller:core_3|state[0..3,7..10]                                                                                                  ; Stuck at GND due to stuck port data_in ;
; multicore_controller:multicore_c|top_controller:core_3|decrypter:decr|state[6,7,10]                                                                                       ; Stuck at GND due to stuck port data_in ;
; multicore_controller:multicore_c|top_controller:core_3|s_swapper:swap|state[5,6]                                                                                          ; Stuck at GND due to stuck port data_in ;
; multicore_controller:multicore_c|top_controller:core_2|state[0..3,7..10]                                                                                                  ; Stuck at GND due to stuck port data_in ;
; multicore_controller:multicore_c|top_controller:core_2|decrypter:decr|state[6,7,10]                                                                                       ; Stuck at GND due to stuck port data_in ;
; multicore_controller:multicore_c|top_controller:core_2|s_swapper:swap|state[5,6]                                                                                          ; Stuck at GND due to stuck port data_in ;
; multicore_controller:multicore_c|top_controller:core_1|state[0..3,7..10]                                                                                                  ; Stuck at GND due to stuck port data_in ;
; multicore_controller:multicore_c|top_controller:core_1|decrypter:decr|state[6,7,10]                                                                                       ; Stuck at GND due to stuck port data_in ;
; multicore_controller:multicore_c|top_controller:core_1|s_swapper:swap|state[5,6]                                                                                          ; Stuck at GND due to stuck port data_in ;
; multicore_controller:multicore_c|s_memory:s_mem_1|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; multicore_controller:multicore_c|d_memory:d_mem_1|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; multicore_controller:multicore_c|e_rom:rom_1|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]      ; Stuck at GND due to stuck port data_in ;
; multicore_controller:multicore_c|s_memory:s_mem_2|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; multicore_controller:multicore_c|d_memory:d_mem_2|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; multicore_controller:multicore_c|e_rom:rom_2|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]      ; Stuck at GND due to stuck port data_in ;
; multicore_controller:multicore_c|s_memory:s_mem_3|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; multicore_controller:multicore_c|d_memory:d_mem_3|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; multicore_controller:multicore_c|e_rom:rom_3|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]      ; Stuck at GND due to stuck port data_in ;
; multicore_controller:multicore_c|s_memory:s_mem_4|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; multicore_controller:multicore_c|d_memory:d_mem_4|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; multicore_controller:multicore_c|e_rom:rom_4|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]      ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 64                                                                                                                                    ;                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1433  ;
; Number of registers using Synchronous Clear  ; 110   ;
; Number of registers using Synchronous Load   ; 225   ;
; Number of registers using Asynchronous Clear ; 639   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1118  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                        ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; multicore_controller:multicore_c|top_controller:core_1|decrypter:decr|state[1]                                                                                                                           ; 27      ;
; multicore_controller:multicore_c|top_controller:core_3|decrypter:decr|state[1]                                                                                                                           ; 24      ;
; multicore_controller:multicore_c|top_controller:core_2|decrypter:decr|state[1]                                                                                                                           ; 24      ;
; multicore_controller:multicore_c|top_controller:core_4|decrypter:decr|state[1]                                                                                                                           ; 24      ;
; multicore_controller:multicore_c|top_controller:core_1|s_swapper:swap|state[1]                                                                                                                           ; 16      ;
; multicore_controller:multicore_c|top_controller:core_1|s_initializer:init|state[1]                                                                                                                       ; 14      ;
; multicore_controller:multicore_c|top_controller:core_3|s_swapper:swap|state[1]                                                                                                                           ; 16      ;
; multicore_controller:multicore_c|top_controller:core_3|s_initializer:init|state[1]                                                                                                                       ; 14      ;
; multicore_controller:multicore_c|top_controller:core_2|s_swapper:swap|state[1]                                                                                                                           ; 16      ;
; multicore_controller:multicore_c|top_controller:core_2|s_initializer:init|state[1]                                                                                                                       ; 14      ;
; multicore_controller:multicore_c|top_controller:core_4|s_swapper:swap|state[1]                                                                                                                           ; 16      ;
; multicore_controller:multicore_c|top_controller:core_4|s_initializer:init|state[1]                                                                                                                       ; 14      ;
; multicore_controller:multicore_c|top_controller:core_1|decrypter:decr|index_i[0]                                                                                                                         ; 3       ;
; multicore_controller:multicore_c|top_controller:core_2|decrypter:decr|index_i[0]                                                                                                                         ; 3       ;
; multicore_controller:multicore_c|top_controller:core_3|decrypter:decr|index_i[0]                                                                                                                         ; 3       ;
; multicore_controller:multicore_c|top_controller:core_4|decrypter:decr|index_i[0]                                                                                                                         ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; Total number of inverted registers = 19                                                                                                                                                                  ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_1|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_1|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_1|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_1|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|multicore_controller:multicore_c|e_rom:rom_1|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|multicore_controller:multicore_c|e_rom:rom_1|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_2|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_2|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_2|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_2|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|multicore_controller:multicore_c|e_rom:rom_2|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|multicore_controller:multicore_c|e_rom:rom_2|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_3|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_3|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_3|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_3|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|multicore_controller:multicore_c|e_rom:rom_3|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|multicore_controller:multicore_c|e_rom:rom_3|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_4|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_4|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_4|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_4|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|multicore_controller:multicore_c|e_rom:rom_4|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|multicore_controller:multicore_c|e_rom:rom_4|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_1|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_1|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|multicore_controller:multicore_c|e_rom:rom_1|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_2|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_2|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|multicore_controller:multicore_c|e_rom:rom_2|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_3|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_3|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|multicore_controller:multicore_c|e_rom:rom_3|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_4|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_4|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|multicore_controller:multicore_c|e_rom:rom_4|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|multicore_controller:multicore_c|top_controller:core_4|decrypter:decr|data_s[1]                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|multicore_controller:multicore_c|top_controller:core_3|decrypter:decr|data_s[3]                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|multicore_controller:multicore_c|top_controller:core_2|decrypter:decr|data_s[3]                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|multicore_controller:multicore_c|top_controller:core_1|decrypter:decr|data_s[3]                                                                                                                                                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_1|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_1|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|multicore_controller:multicore_c|e_rom:rom_1|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_2|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_2|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|multicore_controller:multicore_c|e_rom:rom_2|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_3|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_3|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|multicore_controller:multicore_c|e_rom:rom_3|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_4|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_4|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ksa|multicore_controller:multicore_c|e_rom:rom_4|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |ksa|multicore_controller:multicore_c|top_controller:core_4|decrypter:decr|address_s[5]                                                                                                                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |ksa|multicore_controller:multicore_c|top_controller:core_3|decrypter:decr|address_s[1]                                                                                                                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |ksa|multicore_controller:multicore_c|top_controller:core_2|decrypter:decr|address_s[4]                                                                                                                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |ksa|multicore_controller:multicore_c|top_controller:core_1|decrypter:decr|address_s[1]                                                                                                                                                ;
; 32:1               ; 8 bits    ; 168 LEs       ; 0 LEs                ; 168 LEs                ; Yes        ; |ksa|multicore_controller:multicore_c|top_controller:core_1|s_initializer:init|count[1]                                                                                                                                                ;
; 32:1               ; 8 bits    ; 168 LEs       ; 0 LEs                ; 168 LEs                ; Yes        ; |ksa|multicore_controller:multicore_c|top_controller:core_2|s_initializer:init|count[7]                                                                                                                                                ;
; 32:1               ; 8 bits    ; 168 LEs       ; 0 LEs                ; 168 LEs                ; Yes        ; |ksa|multicore_controller:multicore_c|top_controller:core_3|s_initializer:init|count[0]                                                                                                                                                ;
; 32:1               ; 8 bits    ; 168 LEs       ; 0 LEs                ; 168 LEs                ; Yes        ; |ksa|multicore_controller:multicore_c|top_controller:core_4|s_initializer:init|count[5]                                                                                                                                                ;
; 6:1                ; 20 bits   ; 80 LEs        ; 20 LEs               ; 60 LEs                 ; Yes        ; |ksa|multicore_controller:multicore_c|top_controller:core_2|secret_key[2]                                                                                                                                                              ;
; 6:1                ; 20 bits   ; 80 LEs        ; 20 LEs               ; 60 LEs                 ; Yes        ; |ksa|multicore_controller:multicore_c|top_controller:core_3|secret_key[3]                                                                                                                                                              ;
; 6:1                ; 20 bits   ; 80 LEs        ; 20 LEs               ; 60 LEs                 ; Yes        ; |ksa|multicore_controller:multicore_c|top_controller:core_4|secret_key[18]                                                                                                                                                             ;
; 64:1               ; 8 bits    ; 336 LEs       ; 0 LEs                ; 336 LEs                ; Yes        ; |ksa|multicore_controller:multicore_c|top_controller:core_1|s_swapper:swap|data[6]                                                                                                                                                     ;
; 64:1               ; 8 bits    ; 336 LEs       ; 0 LEs                ; 336 LEs                ; Yes        ; |ksa|multicore_controller:multicore_c|top_controller:core_2|s_swapper:swap|data[7]                                                                                                                                                     ;
; 64:1               ; 8 bits    ; 336 LEs       ; 0 LEs                ; 336 LEs                ; Yes        ; |ksa|multicore_controller:multicore_c|top_controller:core_3|s_swapper:swap|data[5]                                                                                                                                                     ;
; 64:1               ; 8 bits    ; 336 LEs       ; 0 LEs                ; 336 LEs                ; Yes        ; |ksa|multicore_controller:multicore_c|top_controller:core_4|s_swapper:swap|data[6]                                                                                                                                                     ;
; 34:1               ; 8 bits    ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |ksa|multicore_controller:multicore_c|top_controller:core_1|s_swapper:swap|index_i[5]                                                                                                                                                  ;
; 34:1               ; 8 bits    ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |ksa|multicore_controller:multicore_c|top_controller:core_1|s_swapper:swap|index_j[4]                                                                                                                                                  ;
; 34:1               ; 8 bits    ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |ksa|multicore_controller:multicore_c|top_controller:core_2|s_swapper:swap|index_i[7]                                                                                                                                                  ;
; 34:1               ; 8 bits    ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |ksa|multicore_controller:multicore_c|top_controller:core_2|s_swapper:swap|index_j[2]                                                                                                                                                  ;
; 34:1               ; 8 bits    ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |ksa|multicore_controller:multicore_c|top_controller:core_3|s_swapper:swap|index_i[4]                                                                                                                                                  ;
; 34:1               ; 8 bits    ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |ksa|multicore_controller:multicore_c|top_controller:core_3|s_swapper:swap|index_j[0]                                                                                                                                                  ;
; 34:1               ; 8 bits    ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |ksa|multicore_controller:multicore_c|top_controller:core_4|s_swapper:swap|index_i[4]                                                                                                                                                  ;
; 34:1               ; 8 bits    ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |ksa|multicore_controller:multicore_c|top_controller:core_4|s_swapper:swap|index_j[2]                                                                                                                                                  ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_1|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                          ;
; 24:1               ; 4 bits    ; 64 LEs        ; 28 LEs               ; 36 LEs                 ; Yes        ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_1|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                          ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ksa|multicore_controller:multicore_c|e_rom:rom_1|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                               ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_2|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                          ;
; 24:1               ; 4 bits    ; 64 LEs        ; 28 LEs               ; 36 LEs                 ; Yes        ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_2|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                          ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ksa|multicore_controller:multicore_c|e_rom:rom_2|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                               ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_3|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                          ;
; 24:1               ; 4 bits    ; 64 LEs        ; 28 LEs               ; 36 LEs                 ; Yes        ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_3|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                          ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ksa|multicore_controller:multicore_c|e_rom:rom_3|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                               ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ksa|multicore_controller:multicore_c|s_memory:s_mem_4|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                          ;
; 24:1               ; 4 bits    ; 64 LEs        ; 28 LEs               ; 36 LEs                 ; Yes        ; |ksa|multicore_controller:multicore_c|d_memory:d_mem_4|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                          ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ksa|multicore_controller:multicore_c|e_rom:rom_4|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                               ;
; 34:1               ; 8 bits    ; 176 LEs       ; 16 LEs               ; 160 LEs                ; Yes        ; |ksa|multicore_controller:multicore_c|top_controller:core_1|s_swapper:swap|address[3]                                                                                                                                                  ;
; 34:1               ; 8 bits    ; 176 LEs       ; 16 LEs               ; 160 LEs                ; Yes        ; |ksa|multicore_controller:multicore_c|top_controller:core_2|s_swapper:swap|address[6]                                                                                                                                                  ;
; 34:1               ; 8 bits    ; 176 LEs       ; 16 LEs               ; 160 LEs                ; Yes        ; |ksa|multicore_controller:multicore_c|top_controller:core_3|s_swapper:swap|address[0]                                                                                                                                                  ;
; 34:1               ; 8 bits    ; 176 LEs       ; 16 LEs               ; 160 LEs                ; Yes        ; |ksa|multicore_controller:multicore_c|top_controller:core_4|s_swapper:swap|address[2]                                                                                                                                                  ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |ksa|multicore_controller:multicore_c|top_controller:core_1|data_s[3]                                                                                                                                                                  ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |ksa|multicore_controller:multicore_c|top_controller:core_1|secret_key                                                                                                                                                                 ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |ksa|multicore_controller:multicore_c|top_controller:core_2|address_s[0]                                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |ksa|multicore_controller:multicore_c|top_controller:core_2|secret_key                                                                                                                                                                 ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |ksa|multicore_controller:multicore_c|top_controller:core_3|data_s[4]                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |ksa|multicore_controller:multicore_c|top_controller:core_3|secret_key                                                                                                                                                                 ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |ksa|multicore_controller:multicore_c|top_controller:core_4|data_s[3]                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |ksa|multicore_controller:multicore_c|top_controller:core_4|secret_key                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ksa|multicore_controller:multicore_c|top_controller:core_1|s_swapper:swap|key_value                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ksa|multicore_controller:multicore_c|top_controller:core_2|s_swapper:swap|key_value                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ksa|multicore_controller:multicore_c|top_controller:core_3|s_swapper:swap|key_value                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ksa|multicore_controller:multicore_c|top_controller:core_4|s_swapper:swap|key_value                                                                                                                                                   ;
; 20:1               ; 24 bits   ; 312 LEs       ; 240 LEs              ; 72 LEs                 ; No         ; |ksa|multicore_controller:multicore_c|Mux10                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][4]                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][0]                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][0]                          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[11][0]                          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[12][0]                          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]                    ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                    ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                    ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][1]                    ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][0]                    ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][0]                    ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][1]                    ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[9][1]                    ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[10][1]                   ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[11][2]                   ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[12][0]                   ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 108:1              ; 4 bits    ; 288 LEs       ; 180 LEs              ; 108 LEs                ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
; 28:1               ; 2 bits    ; 36 LEs        ; 22 LEs               ; 14 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                             ;
; 28:1               ; 5 bits    ; 90 LEs        ; 40 LEs               ; 50 LEs                 ; Yes        ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_controller:multicore_c|s_memory:s_mem_1|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_controller:multicore_c|d_memory:d_mem_1|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|altsyncram_nop2:altsyncram1 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_controller:multicore_c|e_rom:rom_1|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|altsyncram_e0v2:altsyncram1 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_controller:multicore_c|s_memory:s_mem_2|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_controller:multicore_c|d_memory:d_mem_2|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|altsyncram_nop2:altsyncram1 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_controller:multicore_c|e_rom:rom_2|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|altsyncram_e0v2:altsyncram1 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_controller:multicore_c|s_memory:s_mem_3|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_controller:multicore_c|d_memory:d_mem_3|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|altsyncram_nop2:altsyncram1 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_controller:multicore_c|e_rom:rom_3|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|altsyncram_e0v2:altsyncram1 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_controller:multicore_c|s_memory:s_mem_4|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_controller:multicore_c|d_memory:d_mem_4|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|altsyncram_nop2:altsyncram1 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multicore_controller:multicore_c|e_rom:rom_4|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|altsyncram_e0v2:altsyncram1 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_controller:multicore_c|s_memory:s_mem_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_2d32      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_controller:multicore_c|d_memory:d_mem_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_oa32      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_controller:multicore_c|e_rom:rom_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; message.mif          ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_79t1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_controller:multicore_c|top_controller:core_1 ;
+----------------+--------------+---------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                                ;
+----------------+--------------+---------------------------------------------------------------------+
; IDLE           ; 000000000000 ; Unsigned Binary                                                     ;
; S_INIT         ; 000000010000 ; Unsigned Binary                                                     ;
; S_SWAP         ; 000000100000 ; Unsigned Binary                                                     ;
; DECRYPTER      ; 000001000000 ; Unsigned Binary                                                     ;
; DONE           ; 100000000000 ; Unsigned Binary                                                     ;
+----------------+--------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_controller:multicore_c|top_controller:core_1|s_initializer:init ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; INCREMENT      ; 00001 ; Unsigned Binary                                                                               ;
; WRITE_DATA     ; 01011 ; Unsigned Binary                                                                               ;
; CONFIRM_DATA   ; 00100 ; Unsigned Binary                                                                               ;
; IDLE           ; 00010 ; Unsigned Binary                                                                               ;
; DONE           ; 10011 ; Unsigned Binary                                                                               ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_controller:multicore_c|top_controller:core_1|s_swapper:swap ;
+----------------------+----------+----------------------------------------------------------------------------------+
; Parameter Name       ; Value    ; Type                                                                             ;
+----------------------+----------+----------------------------------------------------------------------------------+
; IDLE                 ; 00000010 ; Unsigned Binary                                                                  ;
; SI_RETRIEVE          ; 00000100 ; Unsigned Binary                                                                  ;
; SI_RETRIEVE_WAIT     ; 00000101 ; Unsigned Binary                                                                  ;
; GET_J                ; 00001001 ; Unsigned Binary                                                                  ;
; SJ_RETRIEVE          ; 00000110 ; Unsigned Binary                                                                  ;
; SJ_RETRIEVE_WAIT     ; 00000111 ; Unsigned Binary                                                                  ;
; SI_STORE_NEW         ; 00011000 ; Unsigned Binary                                                                  ;
; SI_STORE_NEW_CONFIRM ; 00011001 ; Unsigned Binary                                                                  ;
; SJ_STORE_NEW         ; 00011100 ; Unsigned Binary                                                                  ;
; SJ_STORE_NEW_CONFIRM ; 00011101 ; Unsigned Binary                                                                  ;
; INCREMENT_I          ; 00001000 ; Unsigned Binary                                                                  ;
; DONE                 ; 10001011 ; Unsigned Binary                                                                  ;
; BULLSHIT             ; 00001010 ; Unsigned Binary                                                                  ;
+----------------------+----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_controller:multicore_c|top_controller:core_1|decrypter:decr ;
+----------------------+--------------+------------------------------------------------------------------------------+
; Parameter Name       ; Value        ; Type                                                                         ;
+----------------------+--------------+------------------------------------------------------------------------------+
; IDLE                 ; 000000000010 ; Unsigned Binary                                                              ;
; SI_RETRIEVE          ; 000000000100 ; Unsigned Binary                                                              ;
; BULLSHIT_WAIT        ; 000000001010 ; Unsigned Binary                                                              ;
; SI_RETRIEVE_WAIT     ; 000000000101 ; Unsigned Binary                                                              ;
; GET_J                ; 000000001001 ; Unsigned Binary                                                              ;
; SJ_RETRIEVE          ; 000000000110 ; Unsigned Binary                                                              ;
; SJ_RETRIEVE_WAIT     ; 000000000111 ; Unsigned Binary                                                              ;
; SI_STORE_NEW         ; 000000011000 ; Unsigned Binary                                                              ;
; SI_STORE_NEW_CONFIRM ; 000000011001 ; Unsigned Binary                                                              ;
; SJ_STORE_NEW         ; 000000011100 ; Unsigned Binary                                                              ;
; SJ_STORE_NEW_CONFIRM ; 000000011101 ; Unsigned Binary                                                              ;
; GET_F_ADDRESS        ; 001000001010 ; Unsigned Binary                                                              ;
; BULLSHIT_WAIT_NEW    ; 000000001011 ; Unsigned Binary                                                              ;
; F_RETRIEVE           ; 000000001100 ; Unsigned Binary                                                              ;
; ENC_RETRIEVE         ; 000000001101 ; Unsigned Binary                                                              ;
; BULLSHIT_WAIT_K      ; 000000001110 ; Unsigned Binary                                                              ;
; ENC_RETRIEVE_WAIT    ; 000000001111 ; Unsigned Binary                                                              ;
; D_STORE              ; 000000100000 ; Unsigned Binary                                                              ;
; D_STORE_CONFIRM      ; 000000100001 ; Unsigned Binary                                                              ;
; CHECK_D              ; 000100000000 ; Unsigned Binary                                                              ;
; INCREMENT            ; 000000001000 ; Unsigned Binary                                                              ;
; DONE                 ; 100000001011 ; Unsigned Binary                                                              ;
+----------------------+--------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_controller:multicore_c|s_memory:s_mem_2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_2d32      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_controller:multicore_c|d_memory:d_mem_2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_oa32      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_controller:multicore_c|e_rom:rom_2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; message.mif          ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_79t1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_controller:multicore_c|top_controller:core_2 ;
+----------------+--------------+---------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                                ;
+----------------+--------------+---------------------------------------------------------------------+
; IDLE           ; 000000000000 ; Unsigned Binary                                                     ;
; S_INIT         ; 000000010000 ; Unsigned Binary                                                     ;
; S_SWAP         ; 000000100000 ; Unsigned Binary                                                     ;
; DECRYPTER      ; 000001000000 ; Unsigned Binary                                                     ;
; DONE           ; 100000000000 ; Unsigned Binary                                                     ;
+----------------+--------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_controller:multicore_c|top_controller:core_2|s_initializer:init ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; INCREMENT      ; 00001 ; Unsigned Binary                                                                               ;
; WRITE_DATA     ; 01011 ; Unsigned Binary                                                                               ;
; CONFIRM_DATA   ; 00100 ; Unsigned Binary                                                                               ;
; IDLE           ; 00010 ; Unsigned Binary                                                                               ;
; DONE           ; 10011 ; Unsigned Binary                                                                               ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_controller:multicore_c|top_controller:core_2|s_swapper:swap ;
+----------------------+----------+----------------------------------------------------------------------------------+
; Parameter Name       ; Value    ; Type                                                                             ;
+----------------------+----------+----------------------------------------------------------------------------------+
; IDLE                 ; 00000010 ; Unsigned Binary                                                                  ;
; SI_RETRIEVE          ; 00000100 ; Unsigned Binary                                                                  ;
; SI_RETRIEVE_WAIT     ; 00000101 ; Unsigned Binary                                                                  ;
; GET_J                ; 00001001 ; Unsigned Binary                                                                  ;
; SJ_RETRIEVE          ; 00000110 ; Unsigned Binary                                                                  ;
; SJ_RETRIEVE_WAIT     ; 00000111 ; Unsigned Binary                                                                  ;
; SI_STORE_NEW         ; 00011000 ; Unsigned Binary                                                                  ;
; SI_STORE_NEW_CONFIRM ; 00011001 ; Unsigned Binary                                                                  ;
; SJ_STORE_NEW         ; 00011100 ; Unsigned Binary                                                                  ;
; SJ_STORE_NEW_CONFIRM ; 00011101 ; Unsigned Binary                                                                  ;
; INCREMENT_I          ; 00001000 ; Unsigned Binary                                                                  ;
; DONE                 ; 10001011 ; Unsigned Binary                                                                  ;
; BULLSHIT             ; 00001010 ; Unsigned Binary                                                                  ;
+----------------------+----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_controller:multicore_c|top_controller:core_2|decrypter:decr ;
+----------------------+--------------+------------------------------------------------------------------------------+
; Parameter Name       ; Value        ; Type                                                                         ;
+----------------------+--------------+------------------------------------------------------------------------------+
; IDLE                 ; 000000000010 ; Unsigned Binary                                                              ;
; SI_RETRIEVE          ; 000000000100 ; Unsigned Binary                                                              ;
; BULLSHIT_WAIT        ; 000000001010 ; Unsigned Binary                                                              ;
; SI_RETRIEVE_WAIT     ; 000000000101 ; Unsigned Binary                                                              ;
; GET_J                ; 000000001001 ; Unsigned Binary                                                              ;
; SJ_RETRIEVE          ; 000000000110 ; Unsigned Binary                                                              ;
; SJ_RETRIEVE_WAIT     ; 000000000111 ; Unsigned Binary                                                              ;
; SI_STORE_NEW         ; 000000011000 ; Unsigned Binary                                                              ;
; SI_STORE_NEW_CONFIRM ; 000000011001 ; Unsigned Binary                                                              ;
; SJ_STORE_NEW         ; 000000011100 ; Unsigned Binary                                                              ;
; SJ_STORE_NEW_CONFIRM ; 000000011101 ; Unsigned Binary                                                              ;
; GET_F_ADDRESS        ; 001000001010 ; Unsigned Binary                                                              ;
; BULLSHIT_WAIT_NEW    ; 000000001011 ; Unsigned Binary                                                              ;
; F_RETRIEVE           ; 000000001100 ; Unsigned Binary                                                              ;
; ENC_RETRIEVE         ; 000000001101 ; Unsigned Binary                                                              ;
; BULLSHIT_WAIT_K      ; 000000001110 ; Unsigned Binary                                                              ;
; ENC_RETRIEVE_WAIT    ; 000000001111 ; Unsigned Binary                                                              ;
; D_STORE              ; 000000100000 ; Unsigned Binary                                                              ;
; D_STORE_CONFIRM      ; 000000100001 ; Unsigned Binary                                                              ;
; CHECK_D              ; 000100000000 ; Unsigned Binary                                                              ;
; INCREMENT            ; 000000001000 ; Unsigned Binary                                                              ;
; DONE                 ; 100000001011 ; Unsigned Binary                                                              ;
+----------------------+--------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_controller:multicore_c|s_memory:s_mem_3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_2d32      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_controller:multicore_c|d_memory:d_mem_3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_oa32      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_controller:multicore_c|e_rom:rom_3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; message.mif          ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_79t1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_controller:multicore_c|top_controller:core_3 ;
+----------------+--------------+---------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                                ;
+----------------+--------------+---------------------------------------------------------------------+
; IDLE           ; 000000000000 ; Unsigned Binary                                                     ;
; S_INIT         ; 000000010000 ; Unsigned Binary                                                     ;
; S_SWAP         ; 000000100000 ; Unsigned Binary                                                     ;
; DECRYPTER      ; 000001000000 ; Unsigned Binary                                                     ;
; DONE           ; 100000000000 ; Unsigned Binary                                                     ;
+----------------+--------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_controller:multicore_c|top_controller:core_3|s_initializer:init ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; INCREMENT      ; 00001 ; Unsigned Binary                                                                               ;
; WRITE_DATA     ; 01011 ; Unsigned Binary                                                                               ;
; CONFIRM_DATA   ; 00100 ; Unsigned Binary                                                                               ;
; IDLE           ; 00010 ; Unsigned Binary                                                                               ;
; DONE           ; 10011 ; Unsigned Binary                                                                               ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_controller:multicore_c|top_controller:core_3|s_swapper:swap ;
+----------------------+----------+----------------------------------------------------------------------------------+
; Parameter Name       ; Value    ; Type                                                                             ;
+----------------------+----------+----------------------------------------------------------------------------------+
; IDLE                 ; 00000010 ; Unsigned Binary                                                                  ;
; SI_RETRIEVE          ; 00000100 ; Unsigned Binary                                                                  ;
; SI_RETRIEVE_WAIT     ; 00000101 ; Unsigned Binary                                                                  ;
; GET_J                ; 00001001 ; Unsigned Binary                                                                  ;
; SJ_RETRIEVE          ; 00000110 ; Unsigned Binary                                                                  ;
; SJ_RETRIEVE_WAIT     ; 00000111 ; Unsigned Binary                                                                  ;
; SI_STORE_NEW         ; 00011000 ; Unsigned Binary                                                                  ;
; SI_STORE_NEW_CONFIRM ; 00011001 ; Unsigned Binary                                                                  ;
; SJ_STORE_NEW         ; 00011100 ; Unsigned Binary                                                                  ;
; SJ_STORE_NEW_CONFIRM ; 00011101 ; Unsigned Binary                                                                  ;
; INCREMENT_I          ; 00001000 ; Unsigned Binary                                                                  ;
; DONE                 ; 10001011 ; Unsigned Binary                                                                  ;
; BULLSHIT             ; 00001010 ; Unsigned Binary                                                                  ;
+----------------------+----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_controller:multicore_c|top_controller:core_3|decrypter:decr ;
+----------------------+--------------+------------------------------------------------------------------------------+
; Parameter Name       ; Value        ; Type                                                                         ;
+----------------------+--------------+------------------------------------------------------------------------------+
; IDLE                 ; 000000000010 ; Unsigned Binary                                                              ;
; SI_RETRIEVE          ; 000000000100 ; Unsigned Binary                                                              ;
; BULLSHIT_WAIT        ; 000000001010 ; Unsigned Binary                                                              ;
; SI_RETRIEVE_WAIT     ; 000000000101 ; Unsigned Binary                                                              ;
; GET_J                ; 000000001001 ; Unsigned Binary                                                              ;
; SJ_RETRIEVE          ; 000000000110 ; Unsigned Binary                                                              ;
; SJ_RETRIEVE_WAIT     ; 000000000111 ; Unsigned Binary                                                              ;
; SI_STORE_NEW         ; 000000011000 ; Unsigned Binary                                                              ;
; SI_STORE_NEW_CONFIRM ; 000000011001 ; Unsigned Binary                                                              ;
; SJ_STORE_NEW         ; 000000011100 ; Unsigned Binary                                                              ;
; SJ_STORE_NEW_CONFIRM ; 000000011101 ; Unsigned Binary                                                              ;
; GET_F_ADDRESS        ; 001000001010 ; Unsigned Binary                                                              ;
; BULLSHIT_WAIT_NEW    ; 000000001011 ; Unsigned Binary                                                              ;
; F_RETRIEVE           ; 000000001100 ; Unsigned Binary                                                              ;
; ENC_RETRIEVE         ; 000000001101 ; Unsigned Binary                                                              ;
; BULLSHIT_WAIT_K      ; 000000001110 ; Unsigned Binary                                                              ;
; ENC_RETRIEVE_WAIT    ; 000000001111 ; Unsigned Binary                                                              ;
; D_STORE              ; 000000100000 ; Unsigned Binary                                                              ;
; D_STORE_CONFIRM      ; 000000100001 ; Unsigned Binary                                                              ;
; CHECK_D              ; 000100000000 ; Unsigned Binary                                                              ;
; INCREMENT            ; 000000001000 ; Unsigned Binary                                                              ;
; DONE                 ; 100000001011 ; Unsigned Binary                                                              ;
+----------------------+--------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_controller:multicore_c|s_memory:s_mem_4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_2d32      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_controller:multicore_c|d_memory:d_mem_4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_oa32      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_controller:multicore_c|e_rom:rom_4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; message.mif          ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_79t1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_controller:multicore_c|top_controller:core_4 ;
+----------------+--------------+---------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                                ;
+----------------+--------------+---------------------------------------------------------------------+
; IDLE           ; 000000000000 ; Unsigned Binary                                                     ;
; S_INIT         ; 000000010000 ; Unsigned Binary                                                     ;
; S_SWAP         ; 000000100000 ; Unsigned Binary                                                     ;
; DECRYPTER      ; 000001000000 ; Unsigned Binary                                                     ;
; DONE           ; 100000000000 ; Unsigned Binary                                                     ;
+----------------+--------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_controller:multicore_c|top_controller:core_4|s_initializer:init ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; INCREMENT      ; 00001 ; Unsigned Binary                                                                               ;
; WRITE_DATA     ; 01011 ; Unsigned Binary                                                                               ;
; CONFIRM_DATA   ; 00100 ; Unsigned Binary                                                                               ;
; IDLE           ; 00010 ; Unsigned Binary                                                                               ;
; DONE           ; 10011 ; Unsigned Binary                                                                               ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_controller:multicore_c|top_controller:core_4|s_swapper:swap ;
+----------------------+----------+----------------------------------------------------------------------------------+
; Parameter Name       ; Value    ; Type                                                                             ;
+----------------------+----------+----------------------------------------------------------------------------------+
; IDLE                 ; 00000010 ; Unsigned Binary                                                                  ;
; SI_RETRIEVE          ; 00000100 ; Unsigned Binary                                                                  ;
; SI_RETRIEVE_WAIT     ; 00000101 ; Unsigned Binary                                                                  ;
; GET_J                ; 00001001 ; Unsigned Binary                                                                  ;
; SJ_RETRIEVE          ; 00000110 ; Unsigned Binary                                                                  ;
; SJ_RETRIEVE_WAIT     ; 00000111 ; Unsigned Binary                                                                  ;
; SI_STORE_NEW         ; 00011000 ; Unsigned Binary                                                                  ;
; SI_STORE_NEW_CONFIRM ; 00011001 ; Unsigned Binary                                                                  ;
; SJ_STORE_NEW         ; 00011100 ; Unsigned Binary                                                                  ;
; SJ_STORE_NEW_CONFIRM ; 00011101 ; Unsigned Binary                                                                  ;
; INCREMENT_I          ; 00001000 ; Unsigned Binary                                                                  ;
; DONE                 ; 10001011 ; Unsigned Binary                                                                  ;
; BULLSHIT             ; 00001010 ; Unsigned Binary                                                                  ;
+----------------------+----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicore_controller:multicore_c|top_controller:core_4|decrypter:decr ;
+----------------------+--------------+------------------------------------------------------------------------------+
; Parameter Name       ; Value        ; Type                                                                         ;
+----------------------+--------------+------------------------------------------------------------------------------+
; IDLE                 ; 000000000010 ; Unsigned Binary                                                              ;
; SI_RETRIEVE          ; 000000000100 ; Unsigned Binary                                                              ;
; BULLSHIT_WAIT        ; 000000001010 ; Unsigned Binary                                                              ;
; SI_RETRIEVE_WAIT     ; 000000000101 ; Unsigned Binary                                                              ;
; GET_J                ; 000000001001 ; Unsigned Binary                                                              ;
; SJ_RETRIEVE          ; 000000000110 ; Unsigned Binary                                                              ;
; SJ_RETRIEVE_WAIT     ; 000000000111 ; Unsigned Binary                                                              ;
; SI_STORE_NEW         ; 000000011000 ; Unsigned Binary                                                              ;
; SI_STORE_NEW_CONFIRM ; 000000011001 ; Unsigned Binary                                                              ;
; SJ_STORE_NEW         ; 000000011100 ; Unsigned Binary                                                              ;
; SJ_STORE_NEW_CONFIRM ; 000000011101 ; Unsigned Binary                                                              ;
; GET_F_ADDRESS        ; 001000001010 ; Unsigned Binary                                                              ;
; BULLSHIT_WAIT_NEW    ; 000000001011 ; Unsigned Binary                                                              ;
; F_RETRIEVE           ; 000000001100 ; Unsigned Binary                                                              ;
; ENC_RETRIEVE         ; 000000001101 ; Unsigned Binary                                                              ;
; BULLSHIT_WAIT_K      ; 000000001110 ; Unsigned Binary                                                              ;
; ENC_RETRIEVE_WAIT    ; 000000001111 ; Unsigned Binary                                                              ;
; D_STORE              ; 000000100000 ; Unsigned Binary                                                              ;
; D_STORE_CONFIRM      ; 000000100001 ; Unsigned Binary                                                              ;
; CHECK_D              ; 000100000000 ; Unsigned Binary                                                              ;
; INCREMENT            ; 000000001000 ; Unsigned Binary                                                              ;
; DONE                 ; 100000001011 ; Unsigned Binary                                                              ;
+----------------------+--------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multicore_controller:multicore_c|top_controller:core_1|s_swapper:swap|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                                      ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                      ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                               ;
+------------------------+----------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multicore_controller:multicore_c|top_controller:core_2|s_swapper:swap|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                                      ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                      ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                               ;
+------------------------+----------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multicore_controller:multicore_c|top_controller:core_3|s_swapper:swap|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                                      ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                      ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                               ;
+------------------------+----------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multicore_controller:multicore_c|top_controller:core_4|s_swapper:swap|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                                      ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                      ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                               ;
+------------------------+----------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                              ;
+-------------------------------------------+-----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances                ; 12                                                                                ;
; Entity Instance                           ; multicore_controller:multicore_c|s_memory:s_mem_1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; multicore_controller:multicore_c|d_memory:d_mem_1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; multicore_controller:multicore_c|e_rom:rom_1|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; multicore_controller:multicore_c|s_memory:s_mem_2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; multicore_controller:multicore_c|d_memory:d_mem_2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; multicore_controller:multicore_c|e_rom:rom_2|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; multicore_controller:multicore_c|s_memory:s_mem_3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; multicore_controller:multicore_c|d_memory:d_mem_3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; multicore_controller:multicore_c|e_rom:rom_3|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; multicore_controller:multicore_c|s_memory:s_mem_4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; multicore_controller:multicore_c|d_memory:d_mem_4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; multicore_controller:multicore_c|e_rom:rom_4|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
+-------------------------------------------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegmentDisplayDecoder:sevenSeg5"                                                                                                                                  ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ssOut ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegmentDisplayDecoder:sevenSeg4"                                                                                                                                  ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ssOut ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegmentDisplayDecoder:sevenSeg3"                                                                                                                                  ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ssOut ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegmentDisplayDecoder:sevenSeg2"                                                                                                                                  ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ssOut ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegmentDisplayDecoder:sevenSeg1"                                                                                                                                  ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ssOut ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegmentDisplayDecoder:sevenSeg0"                                                                                                                                  ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ssOut ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_controller:multicore_c|top_controller:core_4" ;
+----------------------+-------+----------+------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                  ;
+----------------------+-------+----------+------------------------------------------+
; starting_key[19..2]  ; Input ; Info     ; Stuck at VCC                             ;
; starting_key[23..22] ; Input ; Info     ; Stuck at GND                             ;
; starting_key[21]     ; Input ; Info     ; Stuck at VCC                             ;
; starting_key[20]     ; Input ; Info     ; Stuck at GND                             ;
; starting_key[1]      ; Input ; Info     ; Stuck at GND                             ;
; starting_key[0]      ; Input ; Info     ; Stuck at VCC                             ;
+----------------------+-------+----------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_controller:multicore_c|d_memory:d_mem_4"                                                                                                                                 ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (5 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_controller:multicore_c|top_controller:core_3" ;
+----------------------+-------+----------+------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                  ;
+----------------------+-------+----------+------------------------------------------+
; starting_key[20..1]  ; Input ; Info     ; Stuck at VCC                             ;
; starting_key[23..21] ; Input ; Info     ; Stuck at GND                             ;
; starting_key[0]      ; Input ; Info     ; Stuck at GND                             ;
+----------------------+-------+----------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_controller:multicore_c|d_memory:d_mem_3"                                                                                                                                 ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (5 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_controller:multicore_c|top_controller:core_2" ;
+----------------------+-------+----------+------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                  ;
+----------------------+-------+----------+------------------------------------------+
; starting_key[19..0]  ; Input ; Info     ; Stuck at VCC                             ;
; starting_key[23..20] ; Input ; Info     ; Stuck at GND                             ;
+----------------------+-------+----------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_controller:multicore_c|d_memory:d_mem_2"                                                                                                                                 ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (5 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_controller:multicore_c|top_controller:core_1" ;
+--------------+-------+----------+--------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                          ;
+--------------+-------+----------+--------------------------------------------------+
; starting_key ; Input ; Info     ; Stuck at GND                                     ;
+--------------+-------+----------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multicore_controller:multicore_c|d_memory:d_mem_1"                                                                                                                                 ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (5 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                     ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                               ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; 0              ; S           ; 8     ; 256   ; Read/Write ; multicore_controller:multicore_c|s_memory:s_mem_1|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated ;
; 1              ; D           ; 8     ; 32    ; Read/Write ; multicore_controller:multicore_c|d_memory:d_mem_1|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated ;
; 2              ; E           ; 8     ; 256   ; Read/Write ; multicore_controller:multicore_c|e_rom:rom_1|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated      ;
; 3              ; S           ; 8     ; 256   ; Read/Write ; multicore_controller:multicore_c|s_memory:s_mem_2|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated ;
; 4              ; D           ; 8     ; 32    ; Read/Write ; multicore_controller:multicore_c|d_memory:d_mem_2|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated ;
; 5              ; E           ; 8     ; 256   ; Read/Write ; multicore_controller:multicore_c|e_rom:rom_2|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated      ;
; 6              ; S           ; 8     ; 256   ; Read/Write ; multicore_controller:multicore_c|s_memory:s_mem_3|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated ;
; 7              ; D           ; 8     ; 32    ; Read/Write ; multicore_controller:multicore_c|d_memory:d_mem_3|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated ;
; 8              ; E           ; 8     ; 256   ; Read/Write ; multicore_controller:multicore_c|e_rom:rom_3|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated      ;
; 9              ; S           ; 8     ; 256   ; Read/Write ; multicore_controller:multicore_c|s_memory:s_mem_4|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated ;
; 10             ; D           ; 8     ; 32    ; Read/Write ; multicore_controller:multicore_c|d_memory:d_mem_4|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated ;
; 11             ; E           ; 8     ; 256   ; Read/Write ; multicore_controller:multicore_c|e_rom:rom_4|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated      ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1220                        ;
;     CLR               ; 252                         ;
;     ENA               ; 541                         ;
;     ENA CLR           ; 68                          ;
;     ENA CLR SCLR      ; 96                          ;
;     ENA CLR SLD       ; 64                          ;
;     ENA SLD           ; 160                         ;
;     plain             ; 39                          ;
; arriav_lcell_comb     ; 2110                        ;
;     arith             ; 460                         ;
;         0 data inputs ; 28                          ;
;         1 data inputs ; 320                         ;
;         2 data inputs ; 64                          ;
;         3 data inputs ; 28                          ;
;         4 data inputs ; 20                          ;
;     extend            ; 8                           ;
;         7 data inputs ; 8                           ;
;     normal            ; 1610                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 297                         ;
;         3 data inputs ; 98                          ;
;         4 data inputs ; 440                         ;
;         5 data inputs ; 343                         ;
;         6 data inputs ; 425                         ;
;     shared            ; 32                          ;
;         3 data inputs ; 32                          ;
; boundary_port         ; 319                         ;
; stratixv_ram_block    ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 13.10                       ;
; Average LUT depth     ; 3.37                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 213                                      ;
;     CLR               ; 3                                        ;
;     ENA               ; 26                                       ;
;     ENA CLR           ; 155                                      ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 7                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 14                                       ;
; arriav_lcell_comb     ; 330                                      ;
;     arith             ; 7                                        ;
;         1 data inputs ; 7                                        ;
;     extend            ; 4                                        ;
;         7 data inputs ; 4                                        ;
;     normal            ; 319                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 7                                        ;
;         2 data inputs ; 27                                       ;
;         3 data inputs ; 145                                      ;
;         4 data inputs ; 29                                       ;
;         5 data inputs ; 37                                       ;
;         6 data inputs ; 73                                       ;
; boundary_port         ; 712                                      ;
;                       ;                                          ;
; Max LUT depth         ; 5.00                                     ;
; Average LUT depth     ; 1.72                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:05     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Full Version
    Info: Processing started: Tue Mar 10 00:18:05 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file multicore_controller.sv
    Info (12023): Found entity 1: multicore_controller
Info (12021): Found 1 design units, including 1 entities, in source file ksa.sv
    Info (12023): Found entity 1: ksa
Info (12021): Found 1 design units, including 1 entities, in source file s_memory.v
    Info (12023): Found entity 1: s_memory
Info (12021): Found 1 design units, including 1 entities, in source file s_initializer.sv
    Info (12023): Found entity 1: s_initializer
Info (12021): Found 1 design units, including 1 entities, in source file top_controller.sv
    Info (12023): Found entity 1: top_controller
Info (12021): Found 1 design units, including 1 entities, in source file s_swapper.sv
    Info (12023): Found entity 1: s_swapper
Info (12021): Found 1 design units, including 1 entities, in source file decrypter.sv
    Info (12023): Found entity 1: decrypter
Info (12021): Found 1 design units, including 1 entities, in source file d_memory.v
    Info (12023): Found entity 1: d_memory
Info (12021): Found 1 design units, including 1 entities, in source file e_rom.v
    Info (12023): Found entity 1: e_rom
Info (12127): Elaborating entity "ksa" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at ksa.sv(34): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at ksa.sv(35): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at ksa.sv(36): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at ksa.sv(37): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at ksa.sv(38): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at ksa.sv(39): truncated value with size 8 to match size of target (7)
Warning (10034): Output port "SW" at ksa.sv(5) has no driver
Info (12128): Elaborating entity "multicore_controller" for hierarchy "multicore_controller:multicore_c"
Info (10264): Verilog HDL Case Statement information at multicore_controller.sv(48): all case item expressions in this case statement are onehot
Warning (10034): Output port "LED[8..0]" at multicore_controller.sv(5) has no driver
Info (12128): Elaborating entity "s_memory" for hierarchy "multicore_controller:multicore_c|s_memory:s_mem_1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "multicore_controller:multicore_c|s_memory:s_mem_1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "multicore_controller:multicore_c|s_memory:s_mem_1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "multicore_controller:multicore_c|s_memory:s_mem_1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2d32.tdf
    Info (12023): Found entity 1: altsyncram_2d32
Info (12128): Elaborating entity "altsyncram_2d32" for hierarchy "multicore_controller:multicore_c|s_memory:s_mem_1|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dsp2.tdf
    Info (12023): Found entity 1: altsyncram_dsp2
Info (12128): Elaborating entity "altsyncram_dsp2" for hierarchy "multicore_controller:multicore_c|s_memory:s_mem_1|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "multicore_controller:multicore_c|s_memory:s_mem_1|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "multicore_controller:multicore_c|s_memory:s_mem_1|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "multicore_controller:multicore_c|s_memory:s_mem_1|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1392508928"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "multicore_controller:multicore_c|s_memory:s_mem_1|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "multicore_controller:multicore_c|s_memory:s_mem_1|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "d_memory" for hierarchy "multicore_controller:multicore_c|d_memory:d_mem_1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "multicore_controller:multicore_c|d_memory:d_mem_1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "multicore_controller:multicore_c|d_memory:d_mem_1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "multicore_controller:multicore_c|d_memory:d_mem_1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=D"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oa32.tdf
    Info (12023): Found entity 1: altsyncram_oa32
Info (12128): Elaborating entity "altsyncram_oa32" for hierarchy "multicore_controller:multicore_c|d_memory:d_mem_1|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nop2.tdf
    Info (12023): Found entity 1: altsyncram_nop2
Info (12128): Elaborating entity "altsyncram_nop2" for hierarchy "multicore_controller:multicore_c|d_memory:d_mem_1|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|altsyncram_nop2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "multicore_controller:multicore_c|d_memory:d_mem_1|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "multicore_controller:multicore_c|d_memory:d_mem_1|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "multicore_controller:multicore_c|d_memory:d_mem_1|altsyncram:altsyncram_component|altsyncram_oa32:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1140850688"
    Info (12134): Parameter "NUMWORDS" = "32"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "5"
Info (12128): Elaborating entity "e_rom" for hierarchy "multicore_controller:multicore_c|e_rom:rom_1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "multicore_controller:multicore_c|e_rom:rom_1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "multicore_controller:multicore_c|e_rom:rom_1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "multicore_controller:multicore_c|e_rom:rom_1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "message.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_79t1.tdf
    Info (12023): Found entity 1: altsyncram_79t1
Info (12128): Elaborating entity "altsyncram_79t1" for hierarchy "multicore_controller:multicore_c|e_rom:rom_1|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e0v2.tdf
    Info (12023): Found entity 1: altsyncram_e0v2
Info (12128): Elaborating entity "altsyncram_e0v2" for hierarchy "multicore_controller:multicore_c|e_rom:rom_1|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|altsyncram_e0v2:altsyncram1"
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (32) in the Memory Initialization File "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/message.mif" -- setting initial value for remaining addresses to 0
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "multicore_controller:multicore_c|e_rom:rom_1|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "multicore_controller:multicore_c|e_rom:rom_1|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "multicore_controller:multicore_c|e_rom:rom_1|altsyncram:altsyncram_component|altsyncram_79t1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1157627904"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "top_controller" for hierarchy "multicore_controller:multicore_c|top_controller:core_1"
Info (12128): Elaborating entity "s_initializer" for hierarchy "multicore_controller:multicore_c|top_controller:core_1|s_initializer:init"
Info (12128): Elaborating entity "s_swapper" for hierarchy "multicore_controller:multicore_c|top_controller:core_1|s_swapper:swap"
Info (12128): Elaborating entity "decrypter" for hierarchy "multicore_controller:multicore_c|top_controller:core_1|decrypter:decr"
Warning (12125): Using design file sevensegmentdisplaydecoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SevenSegmentDisplayDecoder
Info (12128): Elaborating entity "SevenSegmentDisplayDecoder" for hierarchy "SevenSegmentDisplayDecoder:sevenSeg0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 5 modules, 5 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_splitter
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "multicore_controller:multicore_c|top_controller:core_1|s_swapper:swap|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "multicore_controller:multicore_c|top_controller:core_2|s_swapper:swap|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "multicore_controller:multicore_c|top_controller:core_3|s_swapper:swap|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "multicore_controller:multicore_c|top_controller:core_4|s_swapper:swap|Mod0"
Info (12130): Elaborated megafunction instantiation "multicore_controller:multicore_c|top_controller:core_1|s_swapper:swap|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "multicore_controller:multicore_c|top_controller:core_1|s_swapper:swap|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf
    Info (12023): Found entity 1: lpm_divide_62m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf
    Info (12023): Found entity 1: alt_u_div_ose
Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SW[0]" is stuck at GND
    Warning (13410): Pin "SW[1]" is stuck at GND
    Warning (13410): Pin "SW[2]" is stuck at GND
    Warning (13410): Pin "SW[3]" is stuck at GND
    Warning (13410): Pin "SW[4]" is stuck at GND
    Warning (13410): Pin "SW[5]" is stuck at GND
    Warning (13410): Pin "SW[6]" is stuck at GND
    Warning (13410): Pin "SW[7]" is stuck at GND
    Warning (13410): Pin "SW[8]" is stuck at GND
    Warning (13410): Pin "SW[9]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/output_files/rc4.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (15752): Ignored 12 Virtual Pin logic option assignments
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[1]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_EN".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[5]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_RS".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[0]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_ON".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[2]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[3]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_RW".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[6]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[7]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[4]".
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
Info (21057): Implemented 3144 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 63 output pins
    Info (21061): Implemented 2976 logic cells
    Info (21064): Implemented 96 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 49 warnings
    Info: Peak virtual memory: 4930 megabytes
    Info: Processing ended: Tue Mar 10 00:18:41 2020
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:01:08


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/output_files/rc4.map.smsg.


