#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x5620d5e9ddf0 .scope module, "tb_regs" "tb_regs" 2 3;
 .timescale -9 -9;
v0x5620d5eb9850_0 .var "clk", 0 0;
v0x5620d5eb9910_0 .var "ex_reg_waddr_o", 4 0;
v0x5620d5eb99b0_0 .var "ex_reg_wdata_o", 31 0;
v0x5620d5eb9a50_0 .var "ex_reg_we_o", 0 0;
v0x5620d5eb9af0_0 .var "reg1_raddr_o", 4 0;
v0x5620d5eb9b90_0 .var "reg2_raddr_o", 4 0;
v0x5620d5eb9c30_0 .var "rst", 0 0;
S_0x5620d5e9df80 .scope module, "regs_uut" "regs" 2 11, 3 2 0, S_0x5620d5e9ddf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we_i";
    .port_info 3 /INPUT 32 "wdata_i";
    .port_info 4 /INPUT 5 "waddr_i";
    .port_info 5 /INPUT 1 "jtag_we_i";
    .port_info 6 /INPUT 32 "jtag_data_i";
    .port_info 7 /INPUT 5 "jtag_addr_i";
    .port_info 8 /OUTPUT 32 "jtag_data_o";
    .port_info 9 /OUTPUT 32 "rdata1_o";
    .port_info 10 /OUTPUT 32 "rdata2_o";
    .port_info 11 /INPUT 5 "raddr1_i";
    .port_info 12 /INPUT 5 "raddr2_i";
v0x5620d5e88b50_0 .net "clk", 0 0, v0x5620d5eb9850_0;  1 drivers
o0x7ff3737fe048 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x5620d5e88fc0_0 .net "jtag_addr_i", 4 0, o0x7ff3737fe048;  0 drivers
o0x7ff3737fe078 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5620d5e895a0_0 .net "jtag_data_i", 31 0, o0x7ff3737fe078;  0 drivers
v0x5620d5e89780_0 .var "jtag_data_o", 31 0;
o0x7ff3737fe0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5620d5e89980_0 .net "jtag_we_i", 0 0, o0x7ff3737fe0d8;  0 drivers
v0x5620d5e89b80_0 .net "raddr1_i", 4 0, v0x5620d5eb9af0_0;  1 drivers
v0x5620d5e89d80_0 .net "raddr2_i", 4 0, v0x5620d5eb9b90_0;  1 drivers
v0x5620d5eb8cf0_0 .var "rdata1_o", 31 0;
v0x5620d5eb8dd0_0 .var "rdata2_o", 31 0;
v0x5620d5eb8eb0 .array "regs_mem", 31 0, 31 0;
v0x5620d5eb9370_0 .net "rst", 0 0, v0x5620d5eb9c30_0;  1 drivers
v0x5620d5eb9430_0 .net "waddr_i", 4 0, v0x5620d5eb9910_0;  1 drivers
v0x5620d5eb9510_0 .net "wdata_i", 31 0, v0x5620d5eb99b0_0;  1 drivers
v0x5620d5eb95f0_0 .net "we_i", 0 0, v0x5620d5eb9a50_0;  1 drivers
v0x5620d5eb8eb0_0 .array/port v0x5620d5eb8eb0, 0;
v0x5620d5eb8eb0_1 .array/port v0x5620d5eb8eb0, 1;
v0x5620d5eb8eb0_2 .array/port v0x5620d5eb8eb0, 2;
E_0x5620d5e95420/0 .event edge, v0x5620d5e88fc0_0, v0x5620d5eb8eb0_0, v0x5620d5eb8eb0_1, v0x5620d5eb8eb0_2;
v0x5620d5eb8eb0_3 .array/port v0x5620d5eb8eb0, 3;
v0x5620d5eb8eb0_4 .array/port v0x5620d5eb8eb0, 4;
v0x5620d5eb8eb0_5 .array/port v0x5620d5eb8eb0, 5;
v0x5620d5eb8eb0_6 .array/port v0x5620d5eb8eb0, 6;
E_0x5620d5e95420/1 .event edge, v0x5620d5eb8eb0_3, v0x5620d5eb8eb0_4, v0x5620d5eb8eb0_5, v0x5620d5eb8eb0_6;
v0x5620d5eb8eb0_7 .array/port v0x5620d5eb8eb0, 7;
v0x5620d5eb8eb0_8 .array/port v0x5620d5eb8eb0, 8;
v0x5620d5eb8eb0_9 .array/port v0x5620d5eb8eb0, 9;
v0x5620d5eb8eb0_10 .array/port v0x5620d5eb8eb0, 10;
E_0x5620d5e95420/2 .event edge, v0x5620d5eb8eb0_7, v0x5620d5eb8eb0_8, v0x5620d5eb8eb0_9, v0x5620d5eb8eb0_10;
v0x5620d5eb8eb0_11 .array/port v0x5620d5eb8eb0, 11;
v0x5620d5eb8eb0_12 .array/port v0x5620d5eb8eb0, 12;
v0x5620d5eb8eb0_13 .array/port v0x5620d5eb8eb0, 13;
v0x5620d5eb8eb0_14 .array/port v0x5620d5eb8eb0, 14;
E_0x5620d5e95420/3 .event edge, v0x5620d5eb8eb0_11, v0x5620d5eb8eb0_12, v0x5620d5eb8eb0_13, v0x5620d5eb8eb0_14;
v0x5620d5eb8eb0_15 .array/port v0x5620d5eb8eb0, 15;
v0x5620d5eb8eb0_16 .array/port v0x5620d5eb8eb0, 16;
v0x5620d5eb8eb0_17 .array/port v0x5620d5eb8eb0, 17;
v0x5620d5eb8eb0_18 .array/port v0x5620d5eb8eb0, 18;
E_0x5620d5e95420/4 .event edge, v0x5620d5eb8eb0_15, v0x5620d5eb8eb0_16, v0x5620d5eb8eb0_17, v0x5620d5eb8eb0_18;
v0x5620d5eb8eb0_19 .array/port v0x5620d5eb8eb0, 19;
v0x5620d5eb8eb0_20 .array/port v0x5620d5eb8eb0, 20;
v0x5620d5eb8eb0_21 .array/port v0x5620d5eb8eb0, 21;
v0x5620d5eb8eb0_22 .array/port v0x5620d5eb8eb0, 22;
E_0x5620d5e95420/5 .event edge, v0x5620d5eb8eb0_19, v0x5620d5eb8eb0_20, v0x5620d5eb8eb0_21, v0x5620d5eb8eb0_22;
v0x5620d5eb8eb0_23 .array/port v0x5620d5eb8eb0, 23;
v0x5620d5eb8eb0_24 .array/port v0x5620d5eb8eb0, 24;
v0x5620d5eb8eb0_25 .array/port v0x5620d5eb8eb0, 25;
v0x5620d5eb8eb0_26 .array/port v0x5620d5eb8eb0, 26;
E_0x5620d5e95420/6 .event edge, v0x5620d5eb8eb0_23, v0x5620d5eb8eb0_24, v0x5620d5eb8eb0_25, v0x5620d5eb8eb0_26;
v0x5620d5eb8eb0_27 .array/port v0x5620d5eb8eb0, 27;
v0x5620d5eb8eb0_28 .array/port v0x5620d5eb8eb0, 28;
v0x5620d5eb8eb0_29 .array/port v0x5620d5eb8eb0, 29;
v0x5620d5eb8eb0_30 .array/port v0x5620d5eb8eb0, 30;
E_0x5620d5e95420/7 .event edge, v0x5620d5eb8eb0_27, v0x5620d5eb8eb0_28, v0x5620d5eb8eb0_29, v0x5620d5eb8eb0_30;
v0x5620d5eb8eb0_31 .array/port v0x5620d5eb8eb0, 31;
E_0x5620d5e95420/8 .event edge, v0x5620d5eb8eb0_31;
E_0x5620d5e95420 .event/or E_0x5620d5e95420/0, E_0x5620d5e95420/1, E_0x5620d5e95420/2, E_0x5620d5e95420/3, E_0x5620d5e95420/4, E_0x5620d5e95420/5, E_0x5620d5e95420/6, E_0x5620d5e95420/7, E_0x5620d5e95420/8;
E_0x5620d5e94fb0/0 .event edge, v0x5620d5e89d80_0, v0x5620d5eb9430_0, v0x5620d5eb9510_0, v0x5620d5eb8eb0_0;
E_0x5620d5e94fb0/1 .event edge, v0x5620d5eb8eb0_1, v0x5620d5eb8eb0_2, v0x5620d5eb8eb0_3, v0x5620d5eb8eb0_4;
E_0x5620d5e94fb0/2 .event edge, v0x5620d5eb8eb0_5, v0x5620d5eb8eb0_6, v0x5620d5eb8eb0_7, v0x5620d5eb8eb0_8;
E_0x5620d5e94fb0/3 .event edge, v0x5620d5eb8eb0_9, v0x5620d5eb8eb0_10, v0x5620d5eb8eb0_11, v0x5620d5eb8eb0_12;
E_0x5620d5e94fb0/4 .event edge, v0x5620d5eb8eb0_13, v0x5620d5eb8eb0_14, v0x5620d5eb8eb0_15, v0x5620d5eb8eb0_16;
E_0x5620d5e94fb0/5 .event edge, v0x5620d5eb8eb0_17, v0x5620d5eb8eb0_18, v0x5620d5eb8eb0_19, v0x5620d5eb8eb0_20;
E_0x5620d5e94fb0/6 .event edge, v0x5620d5eb8eb0_21, v0x5620d5eb8eb0_22, v0x5620d5eb8eb0_23, v0x5620d5eb8eb0_24;
E_0x5620d5e94fb0/7 .event edge, v0x5620d5eb8eb0_25, v0x5620d5eb8eb0_26, v0x5620d5eb8eb0_27, v0x5620d5eb8eb0_28;
E_0x5620d5e94fb0/8 .event edge, v0x5620d5eb8eb0_29, v0x5620d5eb8eb0_30, v0x5620d5eb8eb0_31;
E_0x5620d5e94fb0 .event/or E_0x5620d5e94fb0/0, E_0x5620d5e94fb0/1, E_0x5620d5e94fb0/2, E_0x5620d5e94fb0/3, E_0x5620d5e94fb0/4, E_0x5620d5e94fb0/5, E_0x5620d5e94fb0/6, E_0x5620d5e94fb0/7, E_0x5620d5e94fb0/8;
E_0x5620d5e5d860/0 .event edge, v0x5620d5e89b80_0, v0x5620d5eb9430_0, v0x5620d5eb9510_0, v0x5620d5eb8eb0_0;
E_0x5620d5e5d860/1 .event edge, v0x5620d5eb8eb0_1, v0x5620d5eb8eb0_2, v0x5620d5eb8eb0_3, v0x5620d5eb8eb0_4;
E_0x5620d5e5d860/2 .event edge, v0x5620d5eb8eb0_5, v0x5620d5eb8eb0_6, v0x5620d5eb8eb0_7, v0x5620d5eb8eb0_8;
E_0x5620d5e5d860/3 .event edge, v0x5620d5eb8eb0_9, v0x5620d5eb8eb0_10, v0x5620d5eb8eb0_11, v0x5620d5eb8eb0_12;
E_0x5620d5e5d860/4 .event edge, v0x5620d5eb8eb0_13, v0x5620d5eb8eb0_14, v0x5620d5eb8eb0_15, v0x5620d5eb8eb0_16;
E_0x5620d5e5d860/5 .event edge, v0x5620d5eb8eb0_17, v0x5620d5eb8eb0_18, v0x5620d5eb8eb0_19, v0x5620d5eb8eb0_20;
E_0x5620d5e5d860/6 .event edge, v0x5620d5eb8eb0_21, v0x5620d5eb8eb0_22, v0x5620d5eb8eb0_23, v0x5620d5eb8eb0_24;
E_0x5620d5e5d860/7 .event edge, v0x5620d5eb8eb0_25, v0x5620d5eb8eb0_26, v0x5620d5eb8eb0_27, v0x5620d5eb8eb0_28;
E_0x5620d5e5d860/8 .event edge, v0x5620d5eb8eb0_29, v0x5620d5eb8eb0_30, v0x5620d5eb8eb0_31;
E_0x5620d5e5d860 .event/or E_0x5620d5e5d860/0, E_0x5620d5e5d860/1, E_0x5620d5e5d860/2, E_0x5620d5e5d860/3, E_0x5620d5e5d860/4, E_0x5620d5e5d860/5, E_0x5620d5e5d860/6, E_0x5620d5e5d860/7, E_0x5620d5e5d860/8;
E_0x5620d5e7fc20 .event posedge, v0x5620d5e88b50_0;
    .scope S_0x5620d5e9df80;
T_0 ;
    %wait E_0x5620d5e7fc20;
    %load/vec4 v0x5620d5eb9370_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5620d5eb9370_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x5620d5eb95f0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0x5620d5eb9430_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x5620d5eb9510_0;
    %load/vec4 v0x5620d5eb9430_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5620d5eb8eb0, 0, 4;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x5620d5e89980_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_0.9, 4;
    %load/vec4 v0x5620d5e88fc0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %load/vec4 v0x5620d5e895a0_0;
    %load/vec4 v0x5620d5eb9430_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5620d5eb8eb0, 0, 4;
T_0.7 ;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5620d5e9df80;
T_1 ;
    %wait E_0x5620d5e5d860;
    %load/vec4 v0x5620d5e89b80_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5620d5eb8cf0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5620d5e89b80_0;
    %load/vec4 v0x5620d5eb9430_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x5620d5eb9510_0;
    %assign/vec4 v0x5620d5eb8cf0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5620d5e89b80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5620d5eb8eb0, 4;
    %assign/vec4 v0x5620d5eb8cf0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5620d5e9df80;
T_2 ;
    %wait E_0x5620d5e94fb0;
    %load/vec4 v0x5620d5e89d80_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5620d5eb8dd0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5620d5e89d80_0;
    %load/vec4 v0x5620d5eb9430_0;
    %cmp/e;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x5620d5eb9510_0;
    %assign/vec4 v0x5620d5eb8dd0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5620d5e89d80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5620d5eb8eb0, 4;
    %assign/vec4 v0x5620d5eb8dd0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5620d5e9df80;
T_3 ;
    %wait E_0x5620d5e95420;
    %load/vec4 v0x5620d5e88fc0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5620d5e89780_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5620d5e88fc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5620d5eb8eb0, 4;
    %assign/vec4 v0x5620d5e89780_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5620d5e9ddf0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5620d5eb9850_0, 0, 1;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x5620d5eb9850_0;
    %inv;
    %store/vec4 v0x5620d5eb9850_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x5620d5e9ddf0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5620d5eb9c30_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5620d5eb9c30_0, 0, 1;
    %delay 10, 0;
    %wait E_0x5620d5e7fc20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5620d5eb9a50_0, 0, 1;
    %pushi/vec4 268374016, 0, 32;
    %store/vec4 v0x5620d5eb99b0_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5620d5eb9910_0, 0, 5;
    %wait E_0x5620d5e7fc20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5620d5eb9a50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5620d5eb99b0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5620d5eb9910_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5620d5eb9af0_0, 0, 5;
    %wait E_0x5620d5e7fc20;
    %wait E_0x5620d5e7fc20;
    %wait E_0x5620d5e7fc20;
    %wait E_0x5620d5e7fc20;
    %wait E_0x5620d5e7fc20;
    %vpi_call 2 45 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5620d5e9ddf0;
T_6 ;
    %vpi_call 2 48 "$dumpfile", "this.vcd" {0 0 0};
    %vpi_call 2 49 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5620d5e9ddf0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_regs.v";
    "./../core/regs.v";
