<?xml version='1.0' encoding='utf-8'?>
<!--This is an ISE project configuration file.-->
<!--It holds project specific layout data for the projectmgr plugin.-->
<!--Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.-->
<Project version="2" owner="projectmgr" name="tp4-reh" >
   <!--This is an ISE project configuration file.-->
   <ItemView engineview="SynthesisOnly" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/adder - adder_beh C:|Users|Martin|Documents|SistDig|SistDig-TP4|reh|comps|adder.vhd</ClosedNode>
         <ClosedNode>/clear_video_ram - clear_video_ram_arch C:|Users|Martin|Documents|SistDig|SistDig-TP4|reh|video_ram|clear_video_ram.vhd</ClosedNode>
         <ClosedNode>/cordic - cordic_arq C:|Users|Martin|Documents|SistDig|SistDig-TP4|reh|cordic.vhd</ClosedNode>
         <ClosedNode>/cordic - cordic_arq C:|Users|Martin|Documents|SistDig|SistDig-TP4|reh|cordic_bkp.vhd</ClosedNode>
         <ClosedNode>/cordic - cordic_arq C:|Users|Martin|Documents|SistDig|SistDig-TP4|reh|cordic|cordic.vhd</ClosedNode>
         <ClosedNode>/delay_reg - delay_arch C:|Users|Martin|Documents|SistDig|SistDig-TP4|reh|comps|delay.vhd</ClosedNode>
         <ClosedNode>/ffd - ffd_arq C:|Users|Martin|Documents|SistDig|SistDig-TP4|reh|comps|ffd.vhd</ClosedNode>
         <ClosedNode>/ffd_serie - ffd_serie_arq C:|Users|Martin|Documents|SistDig|SistDig-TP4|reh|comps|ffd_serie.vhd</ClosedNode>
         <ClosedNode>/multiplier - multiplier_arq C:|Users|Martin|Documents|SistDig|SistDig-TP4|reh|comps|multiplier.vhd</ClosedNode>
         <ClosedNode>/pos_rotator - pos_rotator_arq C:|Users|Martin|Documents|SistDig|SistDig-TP4|reh|pos_rotator.vhd</ClosedNode>
         <ClosedNode>/registroNb - registroNb_arq C:|Users|Martin|Documents|SistDig|SistDig-TP4|reh|comps|registroNb.vhd</ClosedNode>
         <ClosedNode>/tp4 - tp4_arq C:|Users|Martin|Documents|SistDig|SistDig-TP4|reh|tp4.vhd</ClosedNode>
         <ClosedNode>/uart - uart_arq C:|Users|Martin|Documents|SistDig|SistDig-TP4|reh|uart|uart.vhd</ClosedNode>
         <ClosedNode>/video_ram - video_ram_arq C:|Users|Martin|Documents|SistDig|SistDig-TP4|reh|video_ram|video_ram.vhd</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>tp4 - tp4_arq (C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/tp4.vhd)</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000010000000000000000000000000000000002020000000100000001000000640000013d000000020000000000000000000000000200000064ffffffff0000008100000003000000020000013d0000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >true</UserChangedColumnWidths>
      <CurrentItem>tp4 - tp4_arq (C:/Users/Martin/Documents/SistDig/SistDig-TP4/reh/tp4.vhd)</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Configure Target Device</ClosedNode>
         <ClosedNode>Design Utilities/Compile HDL Simulation Libraries</ClosedNode>
         <ClosedNode>Implement Design</ClosedNode>
         <ClosedNode>Synthesize - XST</ClosedNode>
         <ClosedNode>User Constraints</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Design Utilities</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000000000000000000153000000010000000100000000000000000000000064ffffffff000000810000000000000001000001530000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>Design Utilities</CurrentItem>
   </ItemView>
   <ItemView guiview="File" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems/>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000000000000010000000000000000000000000000000000000392000000040101000100000000000000000000000064ffffffff000000810000000000000004000000420000000100000000000000240000000100000000000000660000000100000000000002c60000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>adder.vhd</CurrentItem>
   </ItemView>
   <ItemView guiview="Library" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>floatfixlib</ClosedNode>
         <ClosedNode>work</ClosedNode>
      </ClosedNodes>
      <SelectedItems/>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000000000000010000000000000000000000000000000000000109000000010001000100000000000000000000000064ffffffff000000810000000000000001000001090000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>work</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_VHDL_ARCHITECTURE" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Configure Target Device</ClosedNode>
         <ClosedNode>Design Utilities</ClosedNode>
         <ClosedNode>Implement Design</ClosedNode>
         <ClosedNode>Synthesize - XST</ClosedNode>
         <ClosedNode>User Constraints</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Generate Programming File</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000000000000000000153000000010000000100000000000000000000000064ffffffff000000810000000000000001000001530000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>Generate Programming File</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_VHDL_PACKAGE_DECL" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems/>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" />
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <SourceProcessView>000000ff00000000000000020000011b0000011b01000000050100000002</SourceProcessView>
   <CurrentView>Implementation</CurrentView>
</Project>
