{
  "design": {
    "design_info": {
      "boundary_crc": "0x30207F727FD66277",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../CntNbits_L_Sim_ILA_MA.gen/sources_1/bd/Cnt4bits_ILA_MA",
      "name": "Cnt4bits_ILA_MA",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz": "",
      "rst_clk_wiz_100M": "",
      "system_ila_0": "",
      "CntNbits_L_MA_0": "",
      "Divblock_0": "",
      "util_vector_logic_0": ""
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "Cnt4bits_ILA_MA_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "Load_MA": {
        "direction": "I"
      },
      "UnD_MA": {
        "direction": "I"
      },
      "CE_MA": {
        "direction": "I",
        "parameters": {
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "Din_MA": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "Q_MA": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "TC_MA": {
        "direction": "O"
      },
      "SEL_MA": {
        "direction": "I",
        "left": "1",
        "right": "0"
      }
    },
    "components": {
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "14",
        "xci_name": "Cnt4bits_ILA_MA_clk_wiz_0",
        "xci_path": "ip\\Cnt4bits_ILA_MA_clk_wiz_0\\Cnt4bits_ILA_MA_clk_wiz_0.xci",
        "inst_hier_path": "clk_wiz",
        "parameters": {
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "100"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "rst_clk_wiz_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "15",
        "xci_name": "Cnt4bits_ILA_MA_rst_clk_wiz_100M_0",
        "xci_path": "ip\\Cnt4bits_ILA_MA_rst_clk_wiz_100M_0\\Cnt4bits_ILA_MA_rst_clk_wiz_100M_0.xci",
        "inst_hier_path": "rst_clk_wiz_100M",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "system_ila_0": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "ip_revision": "17",
        "xci_name": "Cnt4bits_ILA_MA_system_ila_0_0",
        "xci_path": "ip\\Cnt4bits_ILA_MA_system_ila_0_0\\Cnt4bits_ILA_MA_system_ila_0_0.xci",
        "inst_hier_path": "system_ila_0",
        "parameters": {
          "C_MON_TYPE": {
            "value": "NATIVE"
          },
          "C_NUM_OF_PROBES": {
            "value": "8"
          },
          "C_PROBE0_TYPE": {
            "value": "0"
          },
          "C_PROBE1_TYPE": {
            "value": "0"
          },
          "C_PROBE2_TYPE": {
            "value": "0"
          },
          "C_PROBE3_TYPE": {
            "value": "0"
          },
          "C_PROBE4_TYPE": {
            "value": "0"
          },
          "C_PROBE5_TYPE": {
            "value": "0"
          },
          "C_PROBE6_TYPE": {
            "value": "0"
          }
        }
      },
      "CntNbits_L_MA_0": {
        "vlnv": "xilinx.com:module_ref:CntNbits_L_MA:1.0",
        "ip_revision": "1",
        "xci_name": "Cnt4bits_ILA_MA_CntNbits_L_MA_0_0",
        "xci_path": "ip\\Cnt4bits_ILA_MA_CntNbits_L_MA_0_0\\Cnt4bits_ILA_MA_CntNbits_L_MA_0_0.xci",
        "inst_hier_path": "CntNbits_L_MA_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "CntNbits_L_MA",
          "boundary_crc": "0x0"
        },
        "ports": {
          "RESETn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "RESETn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "Load_MA": {
            "direction": "I"
          },
          "UnD_MA": {
            "direction": "I"
          },
          "CE_MA": {
            "direction": "I",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          },
          "Din_MA": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "Q_MA": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "TC_MA": {
            "direction": "O"
          }
        }
      },
      "Divblock_0": {
        "vlnv": "xilinx.com:module_ref:Divblock:1.0",
        "ip_revision": "1",
        "xci_name": "Cnt4bits_ILA_MA_Divblock_0_0",
        "xci_path": "ip\\Cnt4bits_ILA_MA_Divblock_0_0\\Cnt4bits_ILA_MA_Divblock_0_0.xci",
        "inst_hier_path": "Divblock_0",
        "parameters": {
          "DIV_RATE1": {
            "value": "8"
          },
          "DIV_RATE2": {
            "value": "20000000"
          },
          "DIV_RATE3": {
            "value": "100000000"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Divblock",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "RESETn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "SEL": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RESETn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "CE_OUT": {
            "direction": "O",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "4",
        "xci_name": "Cnt4bits_ILA_MA_util_vector_logic_0_0",
        "xci_path": "ip\\Cnt4bits_ILA_MA_util_vector_logic_0_0\\Cnt4bits_ILA_MA_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      }
    },
    "nets": {
      "CE_CNT_MA": {
        "ports": [
          "util_vector_logic_0/Res",
          "CntNbits_L_MA_0/CE_MA",
          "system_ila_0/probe7"
        ]
      },
      "CE_MelnicAnastasia_0_1": {
        "ports": [
          "CE_MA",
          "system_ila_0/probe0",
          "util_vector_logic_0/Op1"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "CntNbits_L_MA_0_Q_MA": {
        "ports": [
          "CntNbits_L_MA_0/Q_MA",
          "system_ila_0/probe1",
          "Q_MA"
        ]
      },
      "CntNbits_L_MA_0_TC_MA": {
        "ports": [
          "CntNbits_L_MA_0/TC_MA",
          "system_ila_0/probe2",
          "TC_MA"
        ]
      },
      "Din_MelnicAnastasia_0_1": {
        "ports": [
          "Din_MA",
          "system_ila_0/probe3",
          "CntNbits_L_MA_0/Din_MA"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "Divblock_0_CE_OUT": {
        "ports": [
          "Divblock_0/CE_OUT",
          "util_vector_logic_0/Op2"
        ]
      },
      "Load_MelnicAnastasia_0_1": {
        "ports": [
          "Load_MA",
          "system_ila_0/probe4",
          "CntNbits_L_MA_0/Load_MA"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "SEL_0_1": {
        "ports": [
          "SEL_MA",
          "Divblock_0/SEL"
        ]
      },
      "UnD_MelnicAnastasia_0_1": {
        "ports": [
          "UnD_MA",
          "system_ila_0/probe6",
          "CntNbits_L_MA_0/UnD_MA"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "rst_clk_wiz_100M/slowest_sync_clk",
          "system_ila_0/clk",
          "CntNbits_L_MA_0/CLK",
          "Divblock_0/CLK"
        ]
      },
      "clk_wiz_locked": {
        "ports": [
          "clk_wiz/locked",
          "rst_clk_wiz_100M/dcm_locked"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz/resetn",
          "rst_clk_wiz_100M/ext_reset_in"
        ]
      },
      "rst_clk_wiz_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_100M/peripheral_aresetn",
          "system_ila_0/probe5",
          "CntNbits_L_MA_0/RESETn",
          "Divblock_0/RESETn"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz/clk_in1"
        ]
      }
    }
  }
}