m255
K4
z2
!s11f vlog 2019.4 2019.10, Oct 15 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/u1081888/Matrix-Processing-Unit/verilog/Modelsim/MAU
T_opt
!s110 1669789016
V^dfLa7mo<Rce8YTEKPimn1
04 6 4 work tb_FSM fast 0
=1-18c04d8fb2e0-6386f558-b5c27-3d32c2
o-quiet -auto_acc_if_foreign -work work
Z0 tCvgOpt 0
n@_opt
OL;O;2019.4;69
vAdder
Z1 !s110 1669789006
!i10b 1
!s100 FY1fERCfMYNRMHK87G^Ck0
!s11b W6Nk7ab[D5CZHg_<3hNoa2
I6d<PjGDYXE>8:Q2Z0GcJI0
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 d/home/u1081888/Matrix-Processing-Unit/verilog/Modelsim/FSM
Z4 w1669761694
8/home/u1081888/Matrix-Processing-Unit/verilog/Arithmetic-Units/design/Adder.v
F/home/u1081888/Matrix-Processing-Unit/verilog/Arithmetic-Units/design/Adder.v
!i122 -1
L0 1
Z5 OL;L;2019.4;69
r1
!s85 0
31
Z6 !s108 1669789006.000000
!s107 /home/u1081888/Matrix-Processing-Unit/verilog/Arithmetic-Units/design/Adder.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/u1081888/Matrix-Processing-Unit/verilog/Arithmetic-Units/design/Adder.v|
!i113 0
Z7 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R0
n@adder
vbram
Z8 !s110 1669789007
!i10b 1
!s100 JGJGEMEBcY@WMz^QHGfT83
!s11b JPd4dXX;ZKIkThFcC@17F2
Ilk;mMD9Z8RK`R>4Vm4Ib>0
R2
R3
Z9 w1669761602
8/home/u1081888/Matrix-Processing-Unit/verilog/Local-Memory/design/bram.v
F/home/u1081888/Matrix-Processing-Unit/verilog/Local-Memory/design/bram.v
!i122 -1
L0 2
R5
r1
!s85 0
31
Z10 !s108 1669789007.000000
!s107 /home/u1081888/Matrix-Processing-Unit/verilog/Local-Memory/design/bram.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/u1081888/Matrix-Processing-Unit/verilog/Local-Memory/design/bram.v|
!i113 0
R7
R0
vFSM
R8
!i10b 1
!s100 m[^N>KQ1i[8a3A=1G0C2m0
!s11b a@ajm>ZL;^Xh]Z3hUFJPA3
IMAV7nM:nkiTNNFkG>V`:41
R2
R3
w1669787649
8/home/u1081888/Matrix-Processing-Unit/verilog/FSM/design/FSM.v
F/home/u1081888/Matrix-Processing-Unit/verilog/FSM/design/FSM.v
!i122 -1
L0 2
R5
r1
!s85 0
31
R10
!s107 /home/u1081888/Matrix-Processing-Unit/verilog/FSM/design/FSM.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/u1081888/Matrix-Processing-Unit/verilog/FSM/design/FSM.v|
!i113 0
R7
R0
n@f@s@m
vMultiplier
R1
!i10b 1
!s100 92G9VO51bCJmkcgT:FlmN0
!s11b `D8iEn7Oc8K^7c_V8Ff?I3
I3gYDL<g55@S2H]_ila;D60
R2
R3
R4
8/home/u1081888/Matrix-Processing-Unit/verilog/Arithmetic-Units/design/Multiplier.v
F/home/u1081888/Matrix-Processing-Unit/verilog/Arithmetic-Units/design/Multiplier.v
!i122 -1
L0 1
R5
r1
!s85 0
31
R6
!s107 /home/u1081888/Matrix-Processing-Unit/verilog/Arithmetic-Units/design/Multiplier.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/u1081888/Matrix-Processing-Unit/verilog/Arithmetic-Units/design/Multiplier.v|
!i113 0
R7
R0
n@multiplier
vmux2to1
R8
!i10b 1
!s100 d3[f5n9`ba7EH;60TjQ402
!s11b oK]AePbPG91_F9b4GC1DG0
IQbl`Q:G0dDMWnAO`bn_<^0
R2
R3
R9
8/home/u1081888/Matrix-Processing-Unit/verilog/MUX/design/mux2to1.v
F/home/u1081888/Matrix-Processing-Unit/verilog/MUX/design/mux2to1.v
!i122 -1
L0 1
R5
r1
!s85 0
31
R10
!s107 /home/u1081888/Matrix-Processing-Unit/verilog/MUX/design/mux2to1.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/u1081888/Matrix-Processing-Unit/verilog/MUX/design/mux2to1.v|
!i113 0
R7
R0
vmux4to1
R8
!i10b 1
!s100 0VROcTjQcIPCoz0Kj84_J2
!s11b c]Om]AWF5259h>^I:ll4b0
I0OoN18SGOI36LWnH@8noP3
R2
R3
R9
8/home/u1081888/Matrix-Processing-Unit/verilog/MUX/design/mux4to1.v
F/home/u1081888/Matrix-Processing-Unit/verilog/MUX/design/mux4to1.v
!i122 -1
L0 1
R5
r1
!s85 0
31
R10
!s107 /home/u1081888/Matrix-Processing-Unit/verilog/MUX/design/mux4to1.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/u1081888/Matrix-Processing-Unit/verilog/MUX/design/mux4to1.v|
!i113 0
R7
R0
vShifter
R8
!i10b 1
!s100 icd6hbe`4bLo_]b2GCXZg1
!s11b eHJe259Y[SYV0SL5i96Z91
IcPVHD7S2[Q`I]m_L2L9RT2
R2
R3
R4
8/home/u1081888/Matrix-Processing-Unit/verilog/Arithmetic-Units/design/Shifter.v
F/home/u1081888/Matrix-Processing-Unit/verilog/Arithmetic-Units/design/Shifter.v
!i122 -1
L0 1
R5
r1
!s85 0
31
R10
!s107 /home/u1081888/Matrix-Processing-Unit/verilog/Arithmetic-Units/design/Shifter.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/u1081888/Matrix-Processing-Unit/verilog/Arithmetic-Units/design/Shifter.v|
!i113 0
R7
R0
n@shifter
vSubtractor
R8
!i10b 1
!s100 7>m;2?kC]T@^8H]5eU3P?1
!s11b i7cIhhOT96Lm_YV`1>?4C0
IO:V]zA>IoQ4fm6KoE6D6W0
R2
R3
R4
8/home/u1081888/Matrix-Processing-Unit/verilog/Arithmetic-Units/design/Subtractor.v
F/home/u1081888/Matrix-Processing-Unit/verilog/Arithmetic-Units/design/Subtractor.v
!i122 -1
L0 1
R5
r1
!s85 0
31
R10
!s107 /home/u1081888/Matrix-Processing-Unit/verilog/Arithmetic-Units/design/Subtractor.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/u1081888/Matrix-Processing-Unit/verilog/Arithmetic-Units/design/Subtractor.v|
!i113 0
R7
R0
n@subtractor
vtb_FSM
R8
!i10b 1
!s100 3DlCoKo?@OZlY^hTVGTfZ0
!s11b ME5OCVS^C1GKc`Z9o1A6M1
IEZ]L@h3LBHZ7U6F3<9=MT3
R2
R3
w1669773219
8/home/u1081888/Matrix-Processing-Unit/verilog/FSM/test/tb_FSM.v
F/home/u1081888/Matrix-Processing-Unit/verilog/FSM/test/tb_FSM.v
!i122 -1
L0 1
R5
r1
!s85 0
31
R10
!s107 /home/u1081888/Matrix-Processing-Unit/verilog/FSM/test/tb_FSM.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/u1081888/Matrix-Processing-Unit/verilog/FSM/test/tb_FSM.v|
!i113 0
R7
R0
ntb_@f@s@m
