---
{"title":"Parallel Processing","permalink":"/en/2017/07/1080443.html","layout":"syllabus_details","texts":{"name":"Course title","category":"Course category","requirement":"Requirement","credits":"Credit","department":"Department","grades":"Year","semester":"Semester","course_type":"Course type","course_code":"Course code","instructor":"Instructor(s)","facility_affiliation":"Facility affiliation","office":"Office","email":"Email address","course_description":"Course description","expected_learning":"Expected Learning","course_schedule":"Course schedule","prerequisites":"Prerequisites","texts_and_materials":"Required Text(s) and Materials","references":"References","assessment":"Assessment/Grading","message_from_instructor":"Message from instructor(s)","course_keywords":"Course keywords","office_hours":"Office hours","remarks_1":"Remarks 1","remarks_2":"Remarks 2","related_url":"Related URL","course_language":"Lecture Language","taught_language":"Language Subject","last_update":"Last update","__title":"Parallel Processing"},"contents":{"id":"2017-1080443-en","year":2017,"requirement":"","credits":2,"course_code":"1080443","email":"","course_description":"Currently, high performance computers consist of multiple computers connected via network and perform parallel processing efficiently. In this class, we discuss processor technologies especially on cache memory in a computing system.\nCache technology for multi-processing is discussed, too.\n","expected_learning":"Advanced knowledge on inner processor architecture and system architecture for the future advanced computing system.","course_schedule":"Lectures in the class are given as follows.\n1. What is computer architecture?\n2. Bottleneck of Von Neumann architecture\n3. Numerical description in a computer system 1: integer and fixed point numbers\n4. Numerical description in a computer system 2: floating point numbers\n5. Virtual memory technology\n6. How to implement virtual memory with hardware\n7. Cache memory technology\n8. How to implement cache memory with hardware\n9. Multi-level cache system for a high-end processor\n10. New cache memory system for a multi-core processor architecture\n","prerequisites":"","texts_and_materials":"PPT file given in every lecture","assessment":"Small report in each lecture\nFinal report on dedicated topics in advanced computing system","message_from_instructor":"","course_keywords":"","office_hours":"","remarks_1":"","remarks_2":"","related_url":"","course_language":"English","taught_language":"English","last_update":"3/22/2017 1:47:56 PM","name":{"id":1356,"ja":"並列処理特論","en":"Parallel Processing"},"instructor":{"id":667,"ja":"中條 拓伯","en":"NAKAJO Hironori"},"present_lang":{"id":2,"lang_name":"English","lang_code":"en"},"grades":{"id":11},"neutral_department":"Graduate School of Engineering(Doctor)","category":"courses for doctoral programs","department":"","semester":"Fall","course_type":"Fall","facility_affiliation":"Faculty of Engineering","office":"BASE 223","day_period":"Tue.4","references":"John L. Hennessy and David Patterson: \"Computer Architecture Quantitative Approach 5th Edition\""}}
---