// Seed: 3397265117
module module_0 (
    input supply0 id_0,
    output tri1 id_1,
    input tri id_2,
    input tri1 id_3,
    input tri id_4,
    input uwire id_5,
    output supply0 id_6,
    input supply0 id_7,
    input supply0 id_8,
    input uwire id_9,
    output supply0 id_10,
    output tri1 id_11,
    input wor id_12,
    input uwire id_13,
    output tri0 id_14,
    output tri id_15,
    input tri id_16,
    output supply1 id_17,
    output supply1 id_18,
    output wor id_19
);
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output tri0  id_0,
    input  wand  id_1,
    input  wire  id_2,
    input  wor   id_3,
    input  uwire id_4,
    output wire  id_5
);
  logic id_7;
  ;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_4,
      id_2,
      id_3,
      id_3,
      id_5,
      id_1,
      id_2,
      id_4,
      id_0,
      id_0,
      id_4,
      id_2,
      id_0,
      id_5,
      id_1,
      id_5,
      id_5,
      id_0
  );
endmodule
