Analysis & Synthesis report for rare-gba
Sun May 24 19:15:03 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |DE10_Nano_golden_top|I2C_HDMI_Config:I2C_HDMI_Config|mSetup_ST
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: clock_div:div2
 14. Parameter Settings for User Entity Instance: clock_div:div_xtal
 15. Parameter Settings for User Entity Instance: ram_infer:ram_infer
 16. Parameter Settings for User Entity Instance: I2C_HDMI_Config:I2C_HDMI_Config
 17. Port Connectivity Checks: "I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd"
 18. Port Connectivity Checks: "I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0"
 19. Port Connectivity Checks: "I2C_HDMI_Config:I2C_HDMI_Config"
 20. Port Connectivity Checks: "vgaHdmi:vgaHdmi"
 21. Port Connectivity Checks: "gba_fb:gba_fb"
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun May 24 19:15:03 2020       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; rare-gba                                    ;
; Top-level Entity Name           ; DE10_Nano_golden_top                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 103                                         ;
; Total pins                      ; 145                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                               ;
+---------------------------------------------------------------------------------+----------------------+--------------------+
; Option                                                                          ; Setting              ; Default Value      ;
+---------------------------------------------------------------------------------+----------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7         ;                    ;
; Top-level entity name                                                           ; DE10_Nano_golden_top ; rare-gba           ;
; Family name                                                                     ; Cyclone V            ; Cyclone V          ;
; Use smart compilation                                                           ; Off                  ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                   ; On                 ;
; Enable compact report table                                                     ; Off                  ; Off                ;
; Restructure Multiplexers                                                        ; Auto                 ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                  ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                  ; Off                ;
; Preserve fewer node names                                                       ; On                   ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable               ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001         ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993            ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                 ; Auto               ;
; Safe State Machine                                                              ; Off                  ; Off                ;
; Extract Verilog State Machines                                                  ; On                   ; On                 ;
; Extract VHDL State Machines                                                     ; On                   ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                  ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                 ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                  ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                   ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                   ; On                 ;
; Parallel Synthesis                                                              ; On                   ; On                 ;
; DSP Block Balancing                                                             ; Auto                 ; Auto               ;
; NOT Gate Push-Back                                                              ; On                   ; On                 ;
; Power-Up Don't Care                                                             ; On                   ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                  ; Off                ;
; Remove Duplicate Registers                                                      ; On                   ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                  ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                  ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                  ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                  ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                  ; Off                ;
; Ignore SOFT Buffers                                                             ; On                   ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                  ; Off                ;
; Optimization Technique                                                          ; Balanced             ; Balanced           ;
; Carry Chain Length                                                              ; 70                   ; 70                 ;
; Auto Carry Chains                                                               ; On                   ; On                 ;
; Auto Open-Drain Pins                                                            ; On                   ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                  ; Off                ;
; Auto ROM Replacement                                                            ; On                   ; On                 ;
; Auto RAM Replacement                                                            ; On                   ; On                 ;
; Auto DSP Block Replacement                                                      ; On                   ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                 ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                 ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                   ; On                 ;
; Strict RAM Replacement                                                          ; Off                  ; Off                ;
; Allow Synchronous Control Signals                                               ; On                   ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                  ; Off                ;
; Auto Resource Sharing                                                           ; Off                  ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                  ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                  ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                  ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                   ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                  ; Off                ;
; Timing-Driven Synthesis                                                         ; On                   ; On                 ;
; Report Parameter Settings                                                       ; On                   ; On                 ;
; Report Source Assignments                                                       ; On                   ; On                 ;
; Report Connectivity Checks                                                      ; On                   ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                  ; Off                ;
; Synchronization Register Chain Length                                           ; 3                    ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation   ; Normal compilation ;
; HDL message level                                                               ; Level2               ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                  ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                 ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                 ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                  ; 100                ;
; Clock MUX Protection                                                            ; On                   ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                  ; Off                ;
; Block Design Naming                                                             ; Auto                 ; Auto               ;
; SDC constraint protection                                                       ; Off                  ; Off                ;
; Synthesis Effort                                                                ; Auto                 ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                   ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                  ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium               ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                 ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                   ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                   ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                  ; Off                ;
+---------------------------------------------------------------------------------+----------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                  ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                    ; Library ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------+---------+
; DE10_Nano_golden_top.v           ; yes             ; User Verilog HDL File  ; C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v ;         ;
; i2c/I2C_Controller.v             ; yes             ; User Verilog HDL File  ; C:/intelFPGA_lite/18.1/projects/rare-gba/i2c/I2C_Controller.v   ;         ;
; i2c/I2C_HDMI_Config.v            ; yes             ; User Verilog HDL File  ; C:/intelFPGA_lite/18.1/projects/rare-gba/i2c/I2C_HDMI_Config.v  ;         ;
; i2c/I2C_WRITE_WDATA.v            ; yes             ; User Verilog HDL File  ; C:/intelFPGA_lite/18.1/projects/rare-gba/i2c/I2C_WRITE_WDATA.v  ;         ;
; vgaHdmi.v                        ; yes             ; User Verilog HDL File  ; C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v              ;         ;
; gba_fb.v                         ; yes             ; User Verilog HDL File  ; C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v               ;         ;
; ram_infer.v                      ; yes             ; User Verilog HDL File  ; C:/intelFPGA_lite/18.1/projects/rare-gba/ram_infer.v            ;         ;
; clock_div.v                      ; yes             ; User Verilog HDL File  ; C:/intelFPGA_lite/18.1/projects/rare-gba/clock_div.v            ;         ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                 ;
+---------------------------------------------+-----------------------------------------------+
; Resource                                    ; Usage                                         ;
+---------------------------------------------+-----------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 86                                            ;
;                                             ;                                               ;
; Combinational ALUT usage for logic          ; 142                                           ;
;     -- 7 input functions                    ; 5                                             ;
;     -- 6 input functions                    ; 24                                            ;
;     -- 5 input functions                    ; 30                                            ;
;     -- 4 input functions                    ; 14                                            ;
;     -- <=3 input functions                  ; 69                                            ;
;                                             ;                                               ;
; Dedicated logic registers                   ; 103                                           ;
;                                             ;                                               ;
; I/O pins                                    ; 145                                           ;
;                                             ;                                               ;
; Total DSP Blocks                            ; 0                                             ;
;                                             ;                                               ;
; Maximum fan-out node                        ; I2C_HDMI_Config:I2C_HDMI_Config|mI2C_CTRL_CLK ;
; Maximum fan-out                             ; 54                                            ;
; Total fan-out                               ; 1101                                          ;
; Average fan-out                             ; 1.75                                          ;
+---------------------------------------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                               ;
+--------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node           ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                         ; Entity Name          ; Library Name ;
+--------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------+----------------------+--------------+
; |DE10_Nano_golden_top                ; 142 (0)             ; 103 (0)                   ; 0                 ; 0          ; 145  ; 0            ; |DE10_Nano_golden_top                                                                       ; DE10_Nano_golden_top ; work         ;
;    |I2C_HDMI_Config:I2C_HDMI_Config| ; 102 (50)            ; 70 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_golden_top|I2C_HDMI_Config:I2C_HDMI_Config                                       ; I2C_HDMI_Config      ; work         ;
;       |I2C_Controller:u0|            ; 52 (0)              ; 28 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_golden_top|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0                     ; I2C_Controller       ; work         ;
;          |I2C_WRITE_WDATA:wrd|       ; 52 (52)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_golden_top|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd ; I2C_WRITE_WDATA      ; work         ;
;    |clock_div:div_xtal|              ; 40 (40)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Nano_golden_top|clock_div:div_xtal                                                    ; clock_div            ; work         ;
+--------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------+
; State Machine - |DE10_Nano_golden_top|I2C_HDMI_Config:I2C_HDMI_Config|mSetup_ST ;
+----------------+----------------+----------------+------------------------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001               ;
+----------------+----------------+----------------+------------------------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0                            ;
; mSetup_ST.0001 ; 1              ; 0              ; 1                            ;
; mSetup_ST.0010 ; 1              ; 1              ; 0                            ;
+----------------+----------------+----------------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                           ;
+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Register name                                                                    ; Reason for Removal                                                                        ;
+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; vgaHdmi:vgaHdmi|o_RGBchannel[1,2]                                                ; Stuck at GND due to stuck port clock_enable                                               ;
; vgaHdmi:vgaHdmi|o_rdaddr[0]                                                      ; Stuck at GND due to stuck port clock_enable                                               ;
; vgaHdmi:vgaHdmi|o_RGBchannel[0,3]                                                ; Stuck at GND due to stuck port clock_enable                                               ;
; ram_infer:ram_infer|q[10]                                                        ; Lost fanout                                                                               ;
; vgaHdmi:vgaHdmi|o_RGBchannel[4]                                                  ; Stuck at GND due to stuck port clock_enable                                               ;
; ram_infer:ram_infer|q[11]                                                        ; Lost fanout                                                                               ;
; vgaHdmi:vgaHdmi|o_RGBchannel[5]                                                  ; Stuck at GND due to stuck port clock_enable                                               ;
; ram_infer:ram_infer|q[12]                                                        ; Lost fanout                                                                               ;
; vgaHdmi:vgaHdmi|o_RGBchannel[6]                                                  ; Stuck at GND due to stuck port clock_enable                                               ;
; ram_infer:ram_infer|q[13]                                                        ; Lost fanout                                                                               ;
; vgaHdmi:vgaHdmi|o_RGBchannel[7]                                                  ; Stuck at GND due to stuck port clock_enable                                               ;
; ram_infer:ram_infer|q[14]                                                        ; Lost fanout                                                                               ;
; vgaHdmi:vgaHdmi|o_RGBchannel[8..11]                                              ; Stuck at GND due to stuck port clock_enable                                               ;
; ram_infer:ram_infer|q[5]                                                         ; Lost fanout                                                                               ;
; vgaHdmi:vgaHdmi|o_RGBchannel[12]                                                 ; Stuck at GND due to stuck port clock_enable                                               ;
; ram_infer:ram_infer|q[6]                                                         ; Lost fanout                                                                               ;
; vgaHdmi:vgaHdmi|o_RGBchannel[13]                                                 ; Stuck at GND due to stuck port clock_enable                                               ;
; ram_infer:ram_infer|q[7]                                                         ; Lost fanout                                                                               ;
; vgaHdmi:vgaHdmi|o_RGBchannel[14]                                                 ; Stuck at GND due to stuck port clock_enable                                               ;
; ram_infer:ram_infer|q[8]                                                         ; Lost fanout                                                                               ;
; vgaHdmi:vgaHdmi|o_RGBchannel[15]                                                 ; Stuck at GND due to stuck port clock_enable                                               ;
; ram_infer:ram_infer|q[9]                                                         ; Lost fanout                                                                               ;
; vgaHdmi:vgaHdmi|o_RGBchannel[16..19]                                             ; Stuck at GND due to stuck port clock_enable                                               ;
; ram_infer:ram_infer|q[0]                                                         ; Lost fanout                                                                               ;
; vgaHdmi:vgaHdmi|o_RGBchannel[20]                                                 ; Stuck at GND due to stuck port clock_enable                                               ;
; ram_infer:ram_infer|q[1]                                                         ; Lost fanout                                                                               ;
; vgaHdmi:vgaHdmi|o_RGBchannel[21]                                                 ; Stuck at GND due to stuck port clock_enable                                               ;
; ram_infer:ram_infer|q[2]                                                         ; Lost fanout                                                                               ;
; vgaHdmi:vgaHdmi|o_RGBchannel[22]                                                 ; Stuck at GND due to stuck port clock_enable                                               ;
; ram_infer:ram_infer|q[3]                                                         ; Lost fanout                                                                               ;
; vgaHdmi:vgaHdmi|o_RGBchannel[23]                                                 ; Stuck at GND due to stuck port clock_enable                                               ;
; ram_infer:ram_infer|q[4]                                                         ; Lost fanout                                                                               ;
; gba_fb:gba_fb|o_data[0..14]                                                      ; Lost fanout                                                                               ;
; gba_fb:gba_fb|o_wraddr[0..15]                                                    ; Lost fanout                                                                               ;
; vgaHdmi:vgaHdmi|o_dataEnable                                                     ; Stuck at GND due to stuck port data_in                                                    ;
; vgaHdmi:vgaHdmi|o_rdaddr[1..15]                                                  ; Stuck at GND due to stuck port clock_enable                                               ;
; vgaHdmi:vgaHdmi|pixelH[0..9]                                                     ; Lost fanout                                                                               ;
; vgaHdmi:vgaHdmi|pixelV[0..9]                                                     ; Lost fanout                                                                               ;
; vgaHdmi:vgaHdmi|o_vsync                                                          ; Stuck at VCC due to stuck port data_in                                                    ;
; vgaHdmi:vgaHdmi|o_hsync                                                          ; Stuck at VCC due to stuck port data_in                                                    ;
; vgaHdmi:vgaHdmi|o_vgaClock                                                       ; Stuck at GND due to stuck port data_in                                                    ;
; gba_fb:gba_fb|lp_count[1..7]                                                     ; Lost fanout                                                                               ;
; gba_fb:gba_fb|v_count[0..7]                                                      ; Lost fanout                                                                               ;
; gba_fb:gba_fb|lp_count[0]                                                        ; Lost fanout                                                                               ;
; gba_fb:gba_fb|h_count[0..7]                                                      ; Lost fanout                                                                               ;
; clock_div:div2|count[0..28]                                                      ; Lost fanout                                                                               ;
; clock_div:div2|out                                                               ; Lost fanout                                                                               ;
; clock_div:div2|count[29..31]                                                     ; Lost fanout                                                                               ;
; I2C_HDMI_Config:I2C_HDMI_Config|mI2C_DATA[23]                                    ; Stuck at GND due to stuck port data_in                                                    ;
; I2C_HDMI_Config:I2C_HDMI_Config|mI2C_DATA[20..22]                                ; Stuck at VCC due to stuck port data_in                                                    ;
; I2C_HDMI_Config:I2C_HDMI_Config|mI2C_DATA[18,19]                                 ; Stuck at GND due to stuck port data_in                                                    ;
; I2C_HDMI_Config:I2C_HDMI_Config|mI2C_DATA[17]                                    ; Stuck at VCC due to stuck port data_in                                                    ;
; I2C_HDMI_Config:I2C_HDMI_Config|mI2C_DATA[16]                                    ; Stuck at GND due to stuck port data_in                                                    ;
; I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[6,7]    ; Merged with I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[5]   ;
; I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|BYTE[3..7] ; Merged with I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|BYTE[2] ;
; I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|BYTE[2]    ; Stuck at GND due to stuck port data_in                                                    ;
; I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[5]      ; Stuck at GND due to stuck port clock_enable                                               ;
; I2C_HDMI_Config:I2C_HDMI_Config|mSetup_ST~9                                      ; Lost fanout                                                                               ;
; I2C_HDMI_Config:I2C_HDMI_Config|mSetup_ST~10                                     ; Lost fanout                                                                               ;
; I2C_HDMI_Config:I2C_HDMI_Config|LUT_INDEX[5]                                     ; Stuck at GND due to stuck port data_in                                                    ;
; Total Number of Removed Registers = 187                                          ;                                                                                           ;
+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                      ;
+----------------------------------+--------------------------------+------------------------------------------------------------------------------+
; Register name                    ; Reason for Removal             ; Registers Removed due to This Register                                       ;
+----------------------------------+--------------------------------+------------------------------------------------------------------------------+
; vgaHdmi:vgaHdmi|o_rdaddr[0]      ; Stuck at GND                   ; gba_fb:gba_fb|o_data[0], gba_fb:gba_fb|o_data[1], gba_fb:gba_fb|o_data[2],   ;
;                                  ; due to stuck port clock_enable ; gba_fb:gba_fb|o_data[3], gba_fb:gba_fb|o_data[4], gba_fb:gba_fb|o_data[5],   ;
;                                  ;                                ; gba_fb:gba_fb|o_data[6], gba_fb:gba_fb|o_data[7], gba_fb:gba_fb|o_data[8],   ;
;                                  ;                                ; vgaHdmi:vgaHdmi|pixelV[9]                                                    ;
; clock_div:div2|count[28]         ; Lost Fanouts                   ; clock_div:div2|count[27], clock_div:div2|count[0], clock_div:div2|count[29], ;
;                                  ;                                ; clock_div:div2|count[30], clock_div:div2|count[31]                           ;
; vgaHdmi:vgaHdmi|o_RGBchannel[2]  ; Stuck at GND                   ; ram_infer:ram_infer|q[14], clock_div:div2|out                                ;
;                                  ; due to stuck port clock_enable ;                                                                              ;
; vgaHdmi:vgaHdmi|o_RGBchannel[1]  ; Stuck at GND                   ; ram_infer:ram_infer|q[13]                                                    ;
;                                  ; due to stuck port clock_enable ;                                                                              ;
; vgaHdmi:vgaHdmi|o_RGBchannel[0]  ; Stuck at GND                   ; ram_infer:ram_infer|q[12]                                                    ;
;                                  ; due to stuck port clock_enable ;                                                                              ;
; vgaHdmi:vgaHdmi|o_RGBchannel[3]  ; Stuck at GND                   ; ram_infer:ram_infer|q[10]                                                    ;
;                                  ; due to stuck port clock_enable ;                                                                              ;
; vgaHdmi:vgaHdmi|o_RGBchannel[4]  ; Stuck at GND                   ; ram_infer:ram_infer|q[11]                                                    ;
;                                  ; due to stuck port clock_enable ;                                                                              ;
; vgaHdmi:vgaHdmi|o_RGBchannel[8]  ; Stuck at GND                   ; ram_infer:ram_infer|q[7]                                                     ;
;                                  ; due to stuck port clock_enable ;                                                                              ;
; vgaHdmi:vgaHdmi|o_RGBchannel[9]  ; Stuck at GND                   ; ram_infer:ram_infer|q[8]                                                     ;
;                                  ; due to stuck port clock_enable ;                                                                              ;
; vgaHdmi:vgaHdmi|o_RGBchannel[10] ; Stuck at GND                   ; ram_infer:ram_infer|q[9]                                                     ;
;                                  ; due to stuck port clock_enable ;                                                                              ;
; vgaHdmi:vgaHdmi|o_RGBchannel[11] ; Stuck at GND                   ; ram_infer:ram_infer|q[5]                                                     ;
;                                  ; due to stuck port clock_enable ;                                                                              ;
; vgaHdmi:vgaHdmi|o_RGBchannel[12] ; Stuck at GND                   ; ram_infer:ram_infer|q[6]                                                     ;
;                                  ; due to stuck port clock_enable ;                                                                              ;
; vgaHdmi:vgaHdmi|o_RGBchannel[16] ; Stuck at GND                   ; ram_infer:ram_infer|q[2]                                                     ;
;                                  ; due to stuck port clock_enable ;                                                                              ;
; vgaHdmi:vgaHdmi|o_RGBchannel[17] ; Stuck at GND                   ; ram_infer:ram_infer|q[3]                                                     ;
;                                  ; due to stuck port clock_enable ;                                                                              ;
; vgaHdmi:vgaHdmi|o_RGBchannel[18] ; Stuck at GND                   ; ram_infer:ram_infer|q[4]                                                     ;
;                                  ; due to stuck port clock_enable ;                                                                              ;
; vgaHdmi:vgaHdmi|o_RGBchannel[19] ; Stuck at GND                   ; ram_infer:ram_infer|q[0]                                                     ;
;                                  ; due to stuck port clock_enable ;                                                                              ;
; vgaHdmi:vgaHdmi|o_RGBchannel[20] ; Stuck at GND                   ; ram_infer:ram_infer|q[1]                                                     ;
;                                  ; due to stuck port clock_enable ;                                                                              ;
; gba_fb:gba_fb|o_wraddr[0]        ; Lost Fanouts                   ; gba_fb:gba_fb|h_count[0]                                                     ;
; gba_fb:gba_fb|o_wraddr[1]        ; Lost Fanouts                   ; gba_fb:gba_fb|h_count[1]                                                     ;
; gba_fb:gba_fb|o_wraddr[2]        ; Lost Fanouts                   ; gba_fb:gba_fb|h_count[2]                                                     ;
; gba_fb:gba_fb|o_wraddr[3]        ; Lost Fanouts                   ; gba_fb:gba_fb|h_count[3]                                                     ;
+----------------------------------+--------------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 103   ;
; Number of registers using Synchronous Clear  ; 57    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 31    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 36    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE10_Nano_golden_top|I2C_HDMI_Config:I2C_HDMI_Config|LUT_INDEX[1]                                  ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE10_Nano_golden_top|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|CNT[0]  ;
; 66:1               ; 5 bits    ; 220 LEs       ; 125 LEs              ; 95 LEs                 ; Yes        ; |DE10_Nano_golden_top|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ST[0]   ;
; 67:1               ; 3 bits    ; 132 LEs       ; 6 LEs                ; 126 LEs                ; Yes        ; |DE10_Nano_golden_top|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|BYTE[2] ;
; 37:1               ; 8 bits    ; 192 LEs       ; 16 LEs               ; 176 LEs                ; Yes        ; |DE10_Nano_golden_top|I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|A[8]    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_div:div2 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; NTH_CLOCK      ; 2     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_div:div_xtal ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; NTH_CLOCK      ; 12    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_infer:ram_infer ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; RAM_DATA_WIDTH ; 15    ; Signed Integer                          ;
; RAM_ADDR_WIDTH ; 16    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_HDMI_Config:I2C_HDMI_Config ;
+----------------+----------+--------------------------------------------------+
; Parameter Name ; Value    ; Type                                             ;
+----------------+----------+--------------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                                   ;
; I2C_Freq       ; 20000    ; Signed Integer                                   ;
; LUT_SIZE       ; 31       ; Signed Integer                                   ;
+----------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd"                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_NUM       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_NUM[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_NUM[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_NUM[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ST             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; CNT            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; BYTE           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0"                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_HDMI_Config:I2C_HDMI_Config"                                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; READY ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "vgaHdmi:vgaHdmi" ;
+---------+-------+----------+----------------+
; Port    ; Type  ; Severity ; Details        ;
+---------+-------+----------+----------------+
; i_reset ; Input ; Info     ; Stuck at VCC   ;
+---------+-------+----------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gba_fb:gba_fb"                                                                                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_B  ; Input ; Warning  ; Input port expression (6 bits) is wider than the input port (5 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 103                         ;
;     CLR               ; 11                          ;
;     CLR SCLR          ; 16                          ;
;     ENA               ; 23                          ;
;     ENA CLR           ; 4                           ;
;     ENA SCLR          ; 9                           ;
;     SCLR              ; 32                          ;
;     plain             ; 8                           ;
; arriav_io_obuf        ; 95                          ;
; arriav_lcell_comb     ; 144                         ;
;     arith             ; 56                          ;
;         1 data inputs ; 56                          ;
;     extend            ; 5                           ;
;         7 data inputs ; 5                           ;
;     normal            ; 83                          ;
;         0 data inputs ; 2                           ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 8                           ;
;         4 data inputs ; 14                          ;
;         5 data inputs ; 30                          ;
;         6 data inputs ; 24                          ;
; boundary_port         ; 145                         ;
;                       ;                             ;
; Max LUT depth         ; 4.10                        ;
; Average LUT depth     ; 1.71                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun May 24 19:14:54 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rare-gba -c rare-gba
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file de10_nano_golden_top.v
    Info (12023): Found entity 1: DE10_Nano_golden_top File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file i2c/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/intelFPGA_lite/18.1/projects/rare-gba/i2c/I2C_Controller.v Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file i2c/i2c_hdmi_config.v
    Info (12023): Found entity 1: I2C_HDMI_Config File: C:/intelFPGA_lite/18.1/projects/rare-gba/i2c/I2C_HDMI_Config.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file i2c/i2c_write_wdata.v
    Info (12023): Found entity 1: I2C_WRITE_WDATA File: C:/intelFPGA_lite/18.1/projects/rare-gba/i2c/I2C_WRITE_WDATA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vgahdmi.v
    Info (12023): Found entity 1: vgaHdmi File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gba_fb.v
    Info (12023): Found entity 1: gba_fb File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file output_files/test_fb.v
    Info (12023): Found entity 1: test_fb File: C:/intelFPGA_lite/18.1/projects/rare-gba/output_files/test_fb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram_infer.v
    Info (12023): Found entity 1: ram_infer File: C:/intelFPGA_lite/18.1/projects/rare-gba/ram_infer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_div.v
    Info (12023): Found entity 1: clock_div File: C:/intelFPGA_lite/18.1/projects/rare-gba/clock_div.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at DE10_Nano_golden_top.v(56): created implicit net for "HDMI_I2S0" File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 56
Warning (10236): Verilog HDL Implicit Net warning at DE10_Nano_golden_top.v(142): created implicit net for "locked" File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 142
Info (12127): Elaborating entity "DE10_Nano_golden_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE10_Nano_golden_top.v(56): object "HDMI_I2S0" assigned a value but never read File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 56
Warning (10030): Net "locked" at DE10_Nano_golden_top.v(142) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 142
Warning (10034): Output port "ADC_CONVST" at DE10_Nano_golden_top.v(6) has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 6
Warning (10034): Output port "ADC_SCK" at DE10_Nano_golden_top.v(7) has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 7
Warning (10034): Output port "ADC_SDI" at DE10_Nano_golden_top.v(8) has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 8
Info (12128): Elaborating entity "clock_div" for hierarchy "clock_div:div2" File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 67
Info (12128): Elaborating entity "clock_div" for hierarchy "clock_div:div_xtal" File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 75
Info (12128): Elaborating entity "ram_infer" for hierarchy "ram_infer:ram_infer" File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 91
Info (12128): Elaborating entity "gba_fb" for hierarchy "gba_fb:gba_fb" File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 112
Warning (10230): Verilog HDL assignment warning at gba_fb.v(37): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 37
Warning (10230): Verilog HDL assignment warning at gba_fb.v(43): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 43
Warning (10034): Output port "o_LED" at gba_fb.v(21) has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v Line: 21
Info (12128): Elaborating entity "vgaHdmi" for hierarchy "vgaHdmi:vgaHdmi" File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 151
Warning (10230): Verilog HDL assignment warning at vgaHdmi.v(37): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v Line: 37
Info (12128): Elaborating entity "I2C_HDMI_Config" for hierarchy "I2C_HDMI_Config:I2C_HDMI_Config" File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 166
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0" File: C:/intelFPGA_lite/18.1/projects/rare-gba/i2c/I2C_HDMI_Config.v Line: 78
Info (12128): Elaborating entity "I2C_WRITE_WDATA" for hierarchy "I2C_HDMI_Config:I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd" File: C:/intelFPGA_lite/18.1/projects/rare-gba/i2c/I2C_Controller.v Line: 84
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[0]" and its non-tri-state driver. File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 12
    Warning (13035): Inserted always-enabled tri-state buffer between "HDMI_I2C_SCL" and its non-tri-state driver. File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 25
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 21
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 21
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 21
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 21
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 21
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 21
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 21
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 21
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 21
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 21
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 21
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 21
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 21
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 21
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 21
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 21
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 22
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 22
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 22
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 22
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 22
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 13
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 21
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 21
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 21
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 21
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 21
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 21
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 21
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 21
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 21
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 21
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 21
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 21
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 21
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 21
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 21
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 21
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 21
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 21
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 21
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 21
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 22
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 22
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 22
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 22
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 22
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 22
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 22
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 22
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 22
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 22
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 22
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 22
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 22
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 22
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 22
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 22
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 22
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 22
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 22
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 22
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 22
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 22
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 22
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 22
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 22
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 22
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 22
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 22
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 22
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 22
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 22
    Warning (13040): bidirectional pin "HDMI_I2S" has no driver File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 27
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "ARDUINO_IO[1]" is fed by GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 12
    Warning (13033): The pin "ARDUINO_IO[2]" is fed by GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 12
    Warning (13033): The pin "ARDUINO_IO[3]" is fed by GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 12
    Warning (13033): The pin "ARDUINO_IO[4]" is fed by GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 12
    Warning (13033): The pin "ARDUINO_IO[5]" is fed by GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 12
    Warning (13033): The pin "ARDUINO_IO[6]" is fed by GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 12
    Warning (13033): The pin "ARDUINO_IO[7]" is fed by GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 12
    Warning (13033): The pin "ARDUINO_IO[8]" is fed by GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 12
    Warning (13033): The pin "ARDUINO_IO[9]" is fed by GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 12
    Warning (13033): The pin "ARDUINO_IO[10]" is fed by GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 12
    Warning (13033): The pin "ARDUINO_IO[11]" is fed by GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 12
    Warning (13033): The pin "ARDUINO_IO[12]" is fed by GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 12
    Warning (13033): The pin "ARDUINO_IO[13]" is fed by GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 12
    Warning (13033): The pin "ARDUINO_IO[14]" is fed by GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 12
    Warning (13033): The pin "ARDUINO_IO[15]" is fed by GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 12
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "ARDUINO_IO[0]~synth" File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 12
    Warning (13010): Node "HDMI_I2C_SCL~synth" File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 25
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 6
    Warning (13410): Pin "ADC_SCK" is stuck at GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 7
    Warning (13410): Pin "ADC_SDI" is stuck at GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 8
    Warning (13410): Pin "HDMI_TX_CLK" is stuck at GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 31
    Warning (13410): Pin "HDMI_TX_D[0]" is stuck at GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[1]" is stuck at GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[2]" is stuck at GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[3]" is stuck at GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[4]" is stuck at GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[5]" is stuck at GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[6]" is stuck at GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[7]" is stuck at GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[8]" is stuck at GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[9]" is stuck at GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[10]" is stuck at GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[11]" is stuck at GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[12]" is stuck at GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[13]" is stuck at GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[14]" is stuck at GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[15]" is stuck at GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[16]" is stuck at GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[17]" is stuck at GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[18]" is stuck at GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[19]" is stuck at GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[20]" is stuck at GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[21]" is stuck at GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[22]" is stuck at GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[23]" is stuck at GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 32
    Warning (13410): Pin "HDMI_TX_DE" is stuck at GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 33
    Warning (13410): Pin "HDMI_TX_HS" is stuck at VCC File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 34
    Warning (13410): Pin "HDMI_TX_VS" is stuck at VCC File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 36
    Warning (13410): Pin "LED[0]" is stuck at GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 42
    Warning (13410): Pin "LED[1]" is stuck at GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 42
    Warning (13410): Pin "LED[2]" is stuck at GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 42
    Warning (13410): Pin "LED[3]" is stuck at GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 42
    Warning (13410): Pin "LED[4]" is stuck at GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 42
    Warning (13410): Pin "LED[5]" is stuck at GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 42
    Warning (13410): Pin "LED[6]" is stuck at GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 42
    Warning (13410): Pin "LED[7]" is stuck at GND File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 42
Info (286030): Timing-Driven Synthesis is running
Info (17049): 125 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 3 assignments for entity "pll_50_25" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_50_25 -sip pll_50_25.sip -library lib_pll_50_25 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_50_25 -sip pll_50_25.sip -library lib_pll_50_25 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_50_25 -sip pll_50_25.sip -library lib_pll_50_25 was ignored
Warning (20013): Ignored 3 assignments for entity "pll_gba_xtal" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gba_xtal -sip pll_gba_xtal.sip -library lib_pll_gba_xtal was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gba_xtal -sip pll_gba_xtal.sip -library lib_pll_gba_xtal was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gba_xtal -sip pll_gba_xtal.sip -library lib_pll_gba_xtal was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_SDO" File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 9
    Warning (15610): No output dependent on input pin "FPGA_CLK2_50" File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 17
    Warning (15610): No output dependent on input pin "FPGA_CLK3_50" File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 18
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 39
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 46
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 46
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 46
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v Line: 46
Info (21057): Implemented 287 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 39 output pins
    Info (21060): Implemented 95 bidirectional pins
    Info (21061): Implemented 142 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 167 warnings
    Info: Peak virtual memory: 4859 megabytes
    Info: Processing ended: Sun May 24 19:15:03 2020
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:18


