<html><body><samp><pre>
<!@TC:1512573642>
#Build: Synplify Pro L-2016.09M-2, Build 065R, Nov 16 2016
#install: C:\Microsemi\Libero_SoC_v11.8\SynplifyPro
#OS: Windows 8 6.2
#Hostname: EECS373-07

# Wed Dec 06 10:20:42 2017

#Implementation: synthesis

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 117R, built Nov 17 2016</a>
@N: : <!@TM:1512573645> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp2016q3p1, Build 127R, built Nov 24 2016</a>
@N: : <!@TM:1512573645> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\smartfusion.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"N:\Git\locknet373\smartfusion\lockNET_SF\smartgen\RSA_64b_RAM\RSA_64b_RAM.v" (library work)
@I::"N:\Git\locknet373\smartfusion\lockNET_SF\hdl\neopixel.v" (library work)
@I::"N:\Git\locknet373\smartfusion\lockNET_SF\hdl\servo.v" (library work)
@I::"N:\Git\locknet373\smartfusion\lockNET_SF\hdl\MonMult.v" (library work)
@I::"N:\Git\locknet373\smartfusion\lockNET_SF\hdl\RSA.v" (library work)
@I::"N:\Git\locknet373\smartfusion\lockNET_SF\hdl\apb3_interface.v" (library work)
@I::"N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v" (library work)
@I::"N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\mss_tshell.v" (library work)
@I::"N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v" (library work)
@I::"N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\lockNET_SF_MSS.v" (library work)
@I::"N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v" (library COREAPB3_LIB)
@I::"N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF\lockNET_SF.v" (library work)
Verilog syntax check successful!
File N:\Git\locknet373\smartfusion\lockNET_SF\hdl\RSA.v changed - recompiling
File N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF\lockNET_SF.v changed - recompiling
Selecting top level module lockNET_SF
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\hdl\neopixel.v:13:7:13:15:@N:CG364:@XP_MSG">neopixel.v(13)</a><!@TM:1512573645> | Synthesizing module neopixel in library work.

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\hdl\neopixel.v:29:8:29:18:@W:CG360:@XP_MSG">neopixel.v(29)</a><!@TM:1512573645> | Removing wire read_pulse, as there is no assignment to it.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\hdl\servo.v:4:7:4:12:@N:CG364:@XP_MSG">servo.v(4)</a><!@TM:1512573645> | Synthesizing module servo in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\hdl\MonMult.v:24:7:24:14:@N:CG364:@XP_MSG">MonMult.v(24)</a><!@TM:1512573645> | Synthesizing module MonMult in library work.

<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\hdl\MonMult.v:51:8:51:10:@W:CL118:@XP_MSG">MonMult.v(51)</a><!@TM:1512573645> | Latch generated from always block for signal add_n[63:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\hdl\MonMult.v:51:8:51:10:@W:CL118:@XP_MSG">MonMult.v(51)</a><!@TM:1512573645> | Latch generated from always block for signal state_n[2:0]; possible missing assignment in an if or case statement.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\hdl\RSA.v:32:7:32:10:@N:CG364:@XP_MSG">RSA.v(32)</a><!@TM:1512573645> | Synthesizing module rsa in library work.

<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\hdl\RSA.v:232:4:232:6:@W:CL118:@XP_MSG">RSA.v(232)</a><!@TM:1512573645> | Latch generated from always block for signal read_wait_counter_n[2:0]; possible missing assignment in an if or case statement.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\hdl\apb3_interface.v:2:7:2:21:@N:CG364:@XP_MSG">apb3_interface.v(2)</a><!@TM:1512573645> | Synthesizing module apb3_interface in library work.

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\hdl\apb3_interface.v:58:12:58:21:@W:CG360:@XP_MSG">apb3_interface.v(58)</a><!@TM:1512573645> | Removing wire NP_PRDATA, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\hdl\apb3_interface.v:59:12:59:24:@W:CG360:@XP_MSG">apb3_interface.v(59)</a><!@TM:1512573645> | Removing wire SERVO_PRDATA, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG775:@XP_HELP">CG775</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:13:0:13:8:@W:CG775:@XP_MSG">coreapb3.v(13)</a><!@TM:1512573645> | Found Component CoreAPB3 in library COREAPB3_LIB</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3_muxptob3.v:13:0:13:7:@N:CG364:@XP_MSG">coreapb3_muxptob3.v(13)</a><!@TM:1512573645> | Synthesizing module CAPB3II in library COREAPB3_LIB.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:13:0:13:8:@N:CG364:@XP_MSG">coreapb3.v(13)</a><!@TM:1512573645> | Synthesizing module CoreAPB3 in library COREAPB3_LIB.

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b0
	APBSLOT2ENABLE=1'b0
	APBSLOT3ENABLE=1'b0
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b001100
	UPR_NIBBLE_POSN=4'b0010
	FAMILY=32'b00000000000000000000000000010010
	SYNC_RESET=32'b00000000000000000000000000000000
	CAPB3OOl=32'b00000000000000000000000000000000
	CAPB3IOl=32'b00000000000000000000000000000001
	CAPB3lOl=32'b00000000000000000000000000000010
	CAPB3OIl=32'b00000000000000000000000000000011
	CAPB3IIl=32'b00000000000000000000000000000100
	CAPB3lIl=32'b00000000000000000000000000000101
	CAPB3Oll=32'b00000000000000000000000000000110
	CAPB3Ill=32'b00000000000000000000000000000111
	CAPB3lll=32'b00000000000000000000000000001000
	CAPB3O0l=32'b00000000000000000000000000001001
	CAPB3I0l=32'b00000000000000000000000000001010
	CAPB3l0l=32'b00000000000000000000000000001011
	CAPB3O1l=32'b00000000000000000000000000001100
	CAPB3I1l=32'b00000000000000000000000000001101
	CAPB3l1l=32'b00000000000000000000000000001110
	CAPB3OO0=32'b00000000000000000000000000001111
	CAPB3IO0=32'b00000000000000000000000000010000
	CAPB3lO0=32'b00000000000000000000000000010001
	CAPB3OI0=16'b0000000000000001
	CAPB3II0=16'b0000000000000000
	CAPB3lI0=16'b0000000000000000
	CAPB3Ol0=16'b0000000000000000
	CAPB3Il0=16'b0000000000000000
	CAPB3ll0=16'b0000000000000000
	CAPB3O00=16'b0000000000000000
	CAPB3I00=16'b0000000000000000
	CAPB3l00=16'b0000000000000000
	CAPB3O10=16'b0000000000000000
	CAPB3I10=16'b0000000000000000
	CAPB3l10=16'b0000000000000000
	CAPB3OO1=16'b0000000000000000
	CAPB3IO1=16'b0000000000000000
	CAPB3lO1=16'b0000000000000000
	CAPB3OI1=16'b0000000000000000
	CAPB3II1=16'b0000000000000000
	CAPB3lI1=16'b0000000000000000
   Generated name = CoreAPB3_Z1

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:1495:0:1495:9:@W:CG360:@XP_MSG">coreapb3.v(1495)</a><!@TM:1512573645> | Removing wire CAPB3IlOI, as there is no assignment to it.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\mss_tshell.v:1:7:1:14:@N:CG364:@XP_MSG">mss_tshell.v(1)</a><!@TM:1512573645> | Synthesizing module MSS_APB in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v:151:7:151:14:@N:CG364:@XP_MSG">mss_comps.v(151)</a><!@TM:1512573645> | Synthesizing module MSS_CCC in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\smartfusion.v:2620:7:2620:12:@N:CG364:@XP_MSG">smartfusion.v(2620)</a><!@TM:1512573645> | Synthesizing module RCOSC in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\smartfusion.v:1141:7:1141:10:@N:CG364:@XP_MSG">smartfusion.v(1141)</a><!@TM:1512573645> | Synthesizing module GND in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\smartfusion.v:1868:7:1868:10:@N:CG364:@XP_MSG">smartfusion.v(1868)</a><!@TM:1512573645> | Synthesizing module VCC in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v:5:7:5:43:@N:CG364:@XP_MSG">lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v(5)</a><!@TM:1512573645> | Synthesizing module lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v:23:7:23:16:@N:CG364:@XP_MSG">mss_comps.v(23)</a><!@TM:1512573645> | Synthesizing module INBUF_MSS in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v:37:7:37:17:@N:CG364:@XP_MSG">mss_comps.v(37)</a><!@TM:1512573645> | Synthesizing module OUTBUF_MSS in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v:67:7:67:16:@N:CG364:@XP_MSG">mss_comps.v(67)</a><!@TM:1512573645> | Synthesizing module BIBUF_MSS in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v:85:7:85:22:@N:CG364:@XP_MSG">mss_comps.v(85)</a><!@TM:1512573645> | Synthesizing module BIBUF_OPEND_MSS in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v:51:7:51:18:@N:CG364:@XP_MSG">mss_comps.v(51)</a><!@TM:1512573645> | Synthesizing module TRIBUFF_MSS in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v:145:7:145:13:@N:CG364:@XP_MSG">mss_comps.v(145)</a><!@TM:1512573645> | Synthesizing module MSSINT in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\lockNET_SF_MSS.v:9:7:9:21:@N:CG364:@XP_MSG">lockNET_SF_MSS.v(9)</a><!@TM:1512573645> | Synthesizing module lockNET_SF_MSS in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\smartfusion.v:2092:8:2092:14:@N:CG364:@XP_MSG">smartfusion.v(2092)</a><!@TM:1512573645> | Synthesizing module RAM4K9 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\smartgen\RSA_64b_RAM\RSA_64b_RAM.v:5:7:5:18:@N:CG364:@XP_MSG">RSA_64b_RAM.v(5)</a><!@TM:1512573645> | Synthesizing module RSA_64b_RAM in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF\lockNET_SF.v:9:7:9:17:@N:CG364:@XP_MSG">lockNET_SF.v(9)</a><!@TM:1512573645> | Synthesizing module lockNET_SF in library work.

<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v:62:7:62:19:@W:CL157:@XP_MSG">lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v(62)</a><!@TM:1512573645> | *Output RCOSC_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v:63:7:63:21:@W:CL157:@XP_MSG">lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v(63)</a><!@TM:1512573645> | *Output MAINXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v:64:7:64:19:@W:CL157:@XP_MSG">lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v(64)</a><!@TM:1512573645> | *Output LPXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v:36:7:36:11:@N:CL159:@XP_MSG">lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v(36)</a><!@TM:1512573645> | Input CLKA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v:37:7:37:15:@N:CL159:@XP_MSG">lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v(37)</a><!@TM:1512573645> | Input CLKA_PAD is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v:38:7:38:16:@N:CL159:@XP_MSG">lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v(38)</a><!@TM:1512573645> | Input CLKA_PADP is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v:39:7:39:16:@N:CL159:@XP_MSG">lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v(39)</a><!@TM:1512573645> | Input CLKA_PADN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v:40:7:40:11:@N:CL159:@XP_MSG">lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v(40)</a><!@TM:1512573645> | Input CLKB is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v:41:7:41:15:@N:CL159:@XP_MSG">lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v(41)</a><!@TM:1512573645> | Input CLKB_PAD is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v:42:7:42:16:@N:CL159:@XP_MSG">lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v(42)</a><!@TM:1512573645> | Input CLKB_PADP is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v:43:7:43:16:@N:CL159:@XP_MSG">lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v(43)</a><!@TM:1512573645> | Input CLKB_PADN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v:44:7:44:11:@N:CL159:@XP_MSG">lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v(44)</a><!@TM:1512573645> | Input CLKC is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v:45:7:45:15:@N:CL159:@XP_MSG">lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v(45)</a><!@TM:1512573645> | Input CLKC_PAD is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v:46:7:46:16:@N:CL159:@XP_MSG">lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v(46)</a><!@TM:1512573645> | Input CLKC_PADP is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v:47:7:47:16:@N:CL159:@XP_MSG">lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v(47)</a><!@TM:1512573645> | Input CLKC_PADN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v:48:7:48:14:@N:CL159:@XP_MSG">lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v(48)</a><!@TM:1512573645> | Input MAINXIN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v:49:7:49:12:@N:CL159:@XP_MSG">lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v(49)</a><!@TM:1512573645> | Input LPXIN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v:50:7:50:14:@N:CL159:@XP_MSG">lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v(50)</a><!@TM:1512573645> | Input MAC_CLK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:396:0:396:5:@N:CL159:@XP_MSG">coreapb3.v(396)</a><!@TM:1512573645> | Input IADDR is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:398:0:398:7:@N:CL159:@XP_MSG">coreapb3.v(398)</a><!@TM:1512573645> | Input PRESETN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:400:0:400:4:@N:CL159:@XP_MSG">coreapb3.v(400)</a><!@TM:1512573645> | Input PCLK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:521:0:521:8:@N:CL159:@XP_MSG">coreapb3.v(521)</a><!@TM:1512573645> | Input PRDATAS1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:528:0:528:8:@N:CL159:@XP_MSG">coreapb3.v(528)</a><!@TM:1512573645> | Input PRDATAS2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:535:0:535:8:@N:CL159:@XP_MSG">coreapb3.v(535)</a><!@TM:1512573645> | Input PRDATAS3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:542:0:542:8:@N:CL159:@XP_MSG">coreapb3.v(542)</a><!@TM:1512573645> | Input PRDATAS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:549:0:549:8:@N:CL159:@XP_MSG">coreapb3.v(549)</a><!@TM:1512573645> | Input PRDATAS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:556:0:556:8:@N:CL159:@XP_MSG">coreapb3.v(556)</a><!@TM:1512573645> | Input PRDATAS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:563:0:563:8:@N:CL159:@XP_MSG">coreapb3.v(563)</a><!@TM:1512573645> | Input PRDATAS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:570:0:570:8:@N:CL159:@XP_MSG">coreapb3.v(570)</a><!@TM:1512573645> | Input PRDATAS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:577:0:577:8:@N:CL159:@XP_MSG">coreapb3.v(577)</a><!@TM:1512573645> | Input PRDATAS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:584:0:584:9:@N:CL159:@XP_MSG">coreapb3.v(584)</a><!@TM:1512573645> | Input PRDATAS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:591:0:591:9:@N:CL159:@XP_MSG">coreapb3.v(591)</a><!@TM:1512573645> | Input PRDATAS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:598:0:598:9:@N:CL159:@XP_MSG">coreapb3.v(598)</a><!@TM:1512573645> | Input PRDATAS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:605:0:605:9:@N:CL159:@XP_MSG">coreapb3.v(605)</a><!@TM:1512573645> | Input PRDATAS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:612:0:612:9:@N:CL159:@XP_MSG">coreapb3.v(612)</a><!@TM:1512573645> | Input PRDATAS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:619:0:619:9:@N:CL159:@XP_MSG">coreapb3.v(619)</a><!@TM:1512573645> | Input PRDATAS15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:630:0:630:8:@N:CL159:@XP_MSG">coreapb3.v(630)</a><!@TM:1512573645> | Input PREADYS1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:632:0:632:8:@N:CL159:@XP_MSG">coreapb3.v(632)</a><!@TM:1512573645> | Input PREADYS2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:634:0:634:8:@N:CL159:@XP_MSG">coreapb3.v(634)</a><!@TM:1512573645> | Input PREADYS3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:636:0:636:8:@N:CL159:@XP_MSG">coreapb3.v(636)</a><!@TM:1512573645> | Input PREADYS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:638:0:638:8:@N:CL159:@XP_MSG">coreapb3.v(638)</a><!@TM:1512573645> | Input PREADYS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:640:0:640:8:@N:CL159:@XP_MSG">coreapb3.v(640)</a><!@TM:1512573645> | Input PREADYS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:642:0:642:8:@N:CL159:@XP_MSG">coreapb3.v(642)</a><!@TM:1512573645> | Input PREADYS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:644:0:644:8:@N:CL159:@XP_MSG">coreapb3.v(644)</a><!@TM:1512573645> | Input PREADYS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:646:0:646:8:@N:CL159:@XP_MSG">coreapb3.v(646)</a><!@TM:1512573645> | Input PREADYS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:648:0:648:9:@N:CL159:@XP_MSG">coreapb3.v(648)</a><!@TM:1512573645> | Input PREADYS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:650:0:650:9:@N:CL159:@XP_MSG">coreapb3.v(650)</a><!@TM:1512573645> | Input PREADYS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:652:0:652:9:@N:CL159:@XP_MSG">coreapb3.v(652)</a><!@TM:1512573645> | Input PREADYS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:654:0:654:9:@N:CL159:@XP_MSG">coreapb3.v(654)</a><!@TM:1512573645> | Input PREADYS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:656:0:656:9:@N:CL159:@XP_MSG">coreapb3.v(656)</a><!@TM:1512573645> | Input PREADYS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:658:0:658:9:@N:CL159:@XP_MSG">coreapb3.v(658)</a><!@TM:1512573645> | Input PREADYS15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:664:0:664:9:@N:CL159:@XP_MSG">coreapb3.v(664)</a><!@TM:1512573645> | Input PSLVERRS1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:666:0:666:9:@N:CL159:@XP_MSG">coreapb3.v(666)</a><!@TM:1512573645> | Input PSLVERRS2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:668:0:668:9:@N:CL159:@XP_MSG">coreapb3.v(668)</a><!@TM:1512573645> | Input PSLVERRS3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:670:0:670:9:@N:CL159:@XP_MSG">coreapb3.v(670)</a><!@TM:1512573645> | Input PSLVERRS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:672:0:672:9:@N:CL159:@XP_MSG">coreapb3.v(672)</a><!@TM:1512573645> | Input PSLVERRS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:674:0:674:9:@N:CL159:@XP_MSG">coreapb3.v(674)</a><!@TM:1512573645> | Input PSLVERRS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:676:0:676:9:@N:CL159:@XP_MSG">coreapb3.v(676)</a><!@TM:1512573645> | Input PSLVERRS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:678:0:678:9:@N:CL159:@XP_MSG">coreapb3.v(678)</a><!@TM:1512573645> | Input PSLVERRS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:680:0:680:9:@N:CL159:@XP_MSG">coreapb3.v(680)</a><!@TM:1512573645> | Input PSLVERRS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:682:0:682:10:@N:CL159:@XP_MSG">coreapb3.v(682)</a><!@TM:1512573645> | Input PSLVERRS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:684:0:684:10:@N:CL159:@XP_MSG">coreapb3.v(684)</a><!@TM:1512573645> | Input PSLVERRS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:686:0:686:10:@N:CL159:@XP_MSG">coreapb3.v(686)</a><!@TM:1512573645> | Input PSLVERRS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:688:0:688:10:@N:CL159:@XP_MSG">coreapb3.v(688)</a><!@TM:1512573645> | Input PSLVERRS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:690:0:690:10:@N:CL159:@XP_MSG">coreapb3.v(690)</a><!@TM:1512573645> | Input PSLVERRS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v:692:0:692:10:@N:CL159:@XP_MSG">coreapb3.v(692)</a><!@TM:1512573645> | Input PSLVERRS15 is unused.
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\hdl\apb3_interface.v:58:12:58:21:@W:CL156:@XP_MSG">apb3_interface.v(58)</a><!@TM:1512573645> | *Input NP_PRDATA[31:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\hdl\apb3_interface.v:59:12:59:24:@W:CL156:@XP_MSG">apb3_interface.v(59)</a><!@TM:1512573645> | *Input SERVO_PRDATA[31:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\hdl\apb3_interface.v:40:7:40:13:@W:CL157:@XP_MSG">apb3_interface.v(40)</a><!@TM:1512573645> | *Output FABINT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\hdl\apb3_interface.v:51:7:51:16:@W:CL157:@XP_MSG">apb3_interface.v(51)</a><!@TM:1512573645> | *Output RAM_RESET has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\hdl\RSA.v:425:0:425:6:@N:CL201:@XP_MSG">RSA.v(425)</a><!@TM:1512573645> | Trying to extract state machine for register encrypt_state.
Extracted state machine for register encrypt_state
State machine has 22 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
   10001
   10010
   10011
   10100
   10101
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\hdl\RSA.v:425:0:425:6:@N:CL189:@XP_MSG">RSA.v(425)</a><!@TM:1512573645> | Register bit RAM_BLKA is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\hdl\RSA.v:425:0:425:6:@N:CL189:@XP_MSG">RSA.v(425)</a><!@TM:1512573645> | Register bit RAM_BLKB is always 0.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\hdl\servo.v:12:28:12:36:@N:CL159:@XP_MSG">servo.v(12)</a><!@TM:1512573645> | Input bus_addr is unused.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\hdl\neopixel.v:22:29:22:43:@W:CL246:@XP_MSG">neopixel.v(22)</a><!@TM:1512573645> | Input port bits 31 to 27 of bus_write_data[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="N:\Git\locknet373\smartfusion\lockNET_SF\hdl\neopixel.v:21:28:21:36:@N:CL159:@XP_MSG">neopixel.v(21)</a><!@TM:1512573645> | Input bus_addr is unused.

At c_ver Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 81MB peak: 106MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 06 10:20:45 2017

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016</a>
@N: : <!@TM:1512573645> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 06 10:20:45 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime

Process completed successfully.
# Wed Dec 06 10:20:45 2017

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016</a>
@N: : <!@TM:1512573647> | Running in 64-bit mode 
File N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\synwork\lockNET_SF_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 06 10:20:47 2017

###########################################################]
Pre-mapping Report

# Wed Dec 06 10:20:47 2017

<a name=mapperReport5></a>Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 1920R, Built Nov 17 2016 09:40:34</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1512573651> | No constraint file specified. 
Linked File: <a href="N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF_scck.rpt:@XP_FILE">lockNET_SF_scck.rpt</a>
Printing clock  summary report in "N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1512573651> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1512573651> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 110MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 110MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="n:\git\locknet373\smartfusion\locknet_sf\hdl\apb3_interface.v:40:7:40:13:@N:MO111:@XP_MSG">apb3_interface.v(40)</a><!@TM:1512573651> | Tristate driver FABINT (in view: work.apb3_interface(verilog)) on net FABINT (in view: work.apb3_interface(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="n:\git\locknet373\smartfusion\locknet_sf\hdl\apb3_interface.v:51:7:51:16:@N:MO111:@XP_MSG">apb3_interface.v(51)</a><!@TM:1512573651> | Tristate driver RAM_RESET (in view: work.apb3_interface(verilog)) on net RAM_RESET (in view: work.apb3_interface(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="n:\git\locknet373\smartfusion\locknet_sf\component\work\locknet_sf_mss\mss_ccc_0\locknet_sf_mss_tmp_mss_ccc_0_mss_ccc.v:64:7:64:19:@N:MO111:@XP_MSG">locknet_sf_mss_tmp_mss_ccc_0_mss_ccc.v(64)</a><!@TM:1512573651> | Tristate driver LPXIN_CLKOUT (in view: work.lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net LPXIN_CLKOUT (in view: work.lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="n:\git\locknet373\smartfusion\locknet_sf\component\work\locknet_sf_mss\mss_ccc_0\locknet_sf_mss_tmp_mss_ccc_0_mss_ccc.v:63:7:63:21:@N:MO111:@XP_MSG">locknet_sf_mss_tmp_mss_ccc_0_mss_ccc.v(63)</a><!@TM:1512573651> | Tristate driver MAINXIN_CLKOUT (in view: work.lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net MAINXIN_CLKOUT (in view: work.lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="n:\git\locknet373\smartfusion\locknet_sf\component\work\locknet_sf_mss\mss_ccc_0\locknet_sf_mss_tmp_mss_ccc_0_mss_ccc.v:62:7:62:19:@N:MO111:@XP_MSG">locknet_sf_mss_tmp_mss_ccc_0_mss_ccc.v(62)</a><!@TM:1512573651> | Tristate driver RCOSC_CLKOUT (in view: work.lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net RCOSC_CLKOUT (in view: work.lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 115MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start                                                           Requested     Requested     Clock        Clock                   Clock
Clock                                                           Frequency     Period        Type         Group                   Load 
--------------------------------------------------------------------------------------------------------------------------------------
System                                                          100.0 MHz     10.000        system       system_clkgroup         67   
lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     566  
======================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT532:@XP_HELP">MT532</a> : <a href="n:\git\locknet373\smartfusion\locknet_sf\hdl\monmult.v:51:8:51:10:@W:MT532:@XP_MSG">monmult.v(51)</a><!@TM:1512573651> | Found signal identified as System clock which controls 67 sequential elements including apb3_interface_0.rsa_0.MonMult_0.add_n[63:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="n:\git\locknet373\smartfusion\locknet_sf\hdl\neopixel.v:105:3:105:9:@W:MT530:@XP_MSG">neopixel.v(105)</a><!@TM:1512573651> | Found inferred clock lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock which controls 566 sequential elements including apb3_interface_0.pxl_0.send_pixel[4:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <!@TM:1512573651> | Tristate driver FABINT_t (in view: work.lockNET_SF(verilog)) on net FABINT (in view: work.lockNET_SF(verilog)) has its enable tied to GND. 
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <!@TM:1512573651> | Tristate driver RAM_RESET_t (in view: work.lockNET_SF(verilog)) on net RAM_RESET (in view: work.lockNET_SF(verilog)) has its enable tied to GND. 
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1512573651> | Writing default property annotation file N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 115MB)

Encoding state machine encrypt_state[21:0] (in view: work.rsa(verilog))
original code -> new code
   00000 -> 0000000000000000000000
   00001 -> 0000000000000000000011
   00010 -> 0000000000000000000101
   00011 -> 0000000000000000001001
   00100 -> 0000000000000000010001
   00101 -> 0000000000000000100001
   00110 -> 0000000000000001000001
   00111 -> 0000000000000010000001
   01000 -> 0000000000000100000001
   01001 -> 0000000000001000000001
   01010 -> 0000000000010000000001
   01011 -> 0000000000100000000001
   01100 -> 0000000001000000000001
   01101 -> 0000000010000000000001
   01110 -> 0000000100000000000001
   01111 -> 0000001000000000000001
   10000 -> 0000010000000000000001
   10001 -> 0000100000000000000001
   10010 -> 0001000000000000000001
   10011 -> 0010000000000000000001
   10100 -> 0100000000000000000001
   10101 -> 1000000000000000000001
None
None

Finished constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 117MB peak: 118MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 118MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime
# Wed Dec 06 10:20:51 2017

###########################################################]
Map & Optimize Report

# Wed Dec 06 10:20:51 2017

<a name=mapperReport7></a>Synopsys Microsemi Technology Mapper, Version mapact, Build 1920R, Built Nov 17 2016 09:40:34</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1512573668> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1512573668> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="n:\git\locknet373\smartfusion\locknet_sf\hdl\apb3_interface.v:51:7:51:16:@N:MO111:@XP_MSG">apb3_interface.v(51)</a><!@TM:1512573668> | Tristate driver RAM_RESET (in view: work.apb3_interface(verilog)) on net RAM_RESET (in view: work.apb3_interface(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="n:\git\locknet373\smartfusion\locknet_sf\hdl\apb3_interface.v:40:7:40:13:@N:MO111:@XP_MSG">apb3_interface.v(40)</a><!@TM:1512573668> | Tristate driver FABINT (in view: work.apb3_interface(verilog)) on net FABINT (in view: work.apb3_interface(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="n:\git\locknet373\smartfusion\locknet_sf\component\work\locknet_sf_mss\mss_ccc_0\locknet_sf_mss_tmp_mss_ccc_0_mss_ccc.v:64:7:64:19:@N:MO111:@XP_MSG">locknet_sf_mss_tmp_mss_ccc_0_mss_ccc.v(64)</a><!@TM:1512573668> | Tristate driver LPXIN_CLKOUT (in view: work.lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net LPXIN_CLKOUT (in view: work.lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="n:\git\locknet373\smartfusion\locknet_sf\component\work\locknet_sf_mss\mss_ccc_0\locknet_sf_mss_tmp_mss_ccc_0_mss_ccc.v:63:7:63:21:@N:MO111:@XP_MSG">locknet_sf_mss_tmp_mss_ccc_0_mss_ccc.v(63)</a><!@TM:1512573668> | Tristate driver MAINXIN_CLKOUT (in view: work.lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net MAINXIN_CLKOUT (in view: work.lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="n:\git\locknet373\smartfusion\locknet_sf\component\work\locknet_sf_mss\mss_ccc_0\locknet_sf_mss_tmp_mss_ccc_0_mss_ccc.v:62:7:62:19:@N:MO111:@XP_MSG">locknet_sf_mss_tmp_mss_ccc_0_mss_ccc.v(62)</a><!@TM:1512573668> | Tristate driver RCOSC_CLKOUT (in view: work.lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net RCOSC_CLKOUT (in view: work.lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <!@TM:1512573668> | Tristate driver FABINT_t (in view: work.lockNET_SF(verilog)) on net FABINT (in view: work.lockNET_SF(verilog)) has its enable tied to GND. 
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <!@TM:1512573668> | Tristate driver RAM_RESET_t (in view: work.lockNET_SF(verilog)) on net RAM_RESET (in view: work.lockNET_SF(verilog)) has its enable tied to GND. 

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="n:\git\locknet373\smartfusion\locknet_sf\hdl\neopixel.v:105:3:105:9:@N:MO231:@XP_MSG">neopixel.v(105)</a><!@TM:1512573668> | Found counter in view:work.neopixel(verilog) instance send_pixel[4:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="n:\git\locknet373\smartfusion\locknet_sf\hdl\neopixel.v:105:3:105:9:@N:MO231:@XP_MSG">neopixel.v(105)</a><!@TM:1512573668> | Found counter in view:work.neopixel(verilog) instance counter[13:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="n:\git\locknet373\smartfusion\locknet_sf\hdl\servo.v:57:3:57:9:@N:MO231:@XP_MSG">servo.v(57)</a><!@TM:1512573668> | Found counter in view:work.servo(verilog) instance counter[31:0] 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="n:\git\locknet373\smartfusion\locknet_sf\hdl\servo.v:47:10:47:31:@N:MF179:@XP_MSG">servo.v(47)</a><!@TM:1512573668> | Found 32 by 32 bit less-than operator ('<') servo_out_n6 (in view: work.servo(verilog))
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="n:\git\locknet373\smartfusion\locknet_sf\hdl\rsa.v:425:0:425:6:@N:MO231:@XP_MSG">rsa.v(425)</a><!@TM:1512573668> | Found counter in view:work.rsa(verilog) instance counter[6:0] 
Encoding state machine encrypt_state[21:0] (in view: work.rsa(verilog))
original code -> new code
   00000 -> 0000000000000000000000
   00001 -> 0000000000000000000011
   00010 -> 0000000000000000000101
   00011 -> 0000000000000000001001
   00100 -> 0000000000000000010001
   00101 -> 0000000000000000100001
   00110 -> 0000000000000001000001
   00111 -> 0000000000000010000001
   01000 -> 0000000000000100000001
   01001 -> 0000000000001000000001
   01010 -> 0000000000010000000001
   01011 -> 0000000000100000000001
   01100 -> 0000000001000000000001
   01101 -> 0000000010000000000001
   01110 -> 0000000100000000000001
   01111 -> 0000001000000000000001
   10000 -> 0000010000000000000001
   10001 -> 0000100000000000000001
   10010 -> 0001000000000000000001
   10011 -> 0010000000000000000001
   10100 -> 0100000000000000000001
   10101 -> 1000000000000000000001
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="n:\git\locknet373\smartfusion\locknet_sf\hdl\rsa.v:199:26:199:44:@N:MF238:@XP_MSG">rsa.v(199)</a><!@TM:1512573668> | Found 7-bit incrementor, 'un1_RAM_ADDRB_n_1[6:0]'
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="n:\git\locknet373\smartfusion\locknet_sf\hdl\monmult.v:95:4:95:10:@N:MO231:@XP_MSG">monmult.v(95)</a><!@TM:1512573668> | Found counter in view:work.MonMult(verilog) instance counter[6:0] 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="n:\git\locknet373\smartfusion\locknet_sf\hdl\monmult.v:76:87:76:94:@N:MF179:@XP_MSG">monmult.v(76)</a><!@TM:1512573668> | Found 66 by 66 bit less-than operator ('<') un1_P (in view: work.MonMult(verilog))
@N:<a href="@N:MF176:@XP_HELP">MF176</a> : <!@TM:1512573668> | Default generator successful  
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="n:\git\locknet373\smartfusion\locknet_sf\hdl\monmult.v:69:25:69:31:@N:MF238:@XP_MSG">monmult.v(69)</a><!@TM:1512573668> | Found 64-bit incrementor, 'un15_add_n[63:0]'

Starting factoring (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:02s; Memory used current: 121MB peak: 122MB)


Finished factoring (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:04s; Memory used current: 141MB peak: 142MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:04s; Memory used current: 132MB peak: 142MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:05s; Memory used current: 139MB peak: 152MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:05s; Memory used current: 140MB peak: 152MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:06s; Memory used current: 140MB peak: 152MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:06s; Memory used current: 139MB peak: 152MB)


Finished preparing to map (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:06s; Memory used current: 136MB peak: 152MB)


Finished technology mapping (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:07s; Memory used current: 174MB peak: 178MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                                        Fanout, notes                 
------------------------------------------------------------------------------------------------
lockNET_SF_MSS_0.MSS_ADLIB_INST / M2FRESETn                       376 : 4 asynchronous set/reset
apb3_interface_0.rsa_0.rsa_encrypt / Q                            41                            
apb3_interface_0.rsa_0.encrypt_state[10] / Q                      69                            
apb3_interface_0.rsa_0.counter[4] / Q                             25                            
apb3_interface_0.rsa_0.encrypt_state_i_0[0] / Q                   69                            
apb3_interface_0.rsa_0.MonMult_0.un1_counter_1 / Y                64                            
apb3_interface_0.rsa_0.MonMult_0.state[0] / Q                     74                            
apb3_interface_0.rsa_0.MonMult_0.counter[5] / Q                   35                            
apb3_interface_0.pxl_0.counter[0] / Q                             30                            
apb3_interface_0.servo_0.write_pulse / Y                          32                            
apb3_interface_0.rsa_0.MonMult_0.un1_counter_4 / Y                66                            
apb3_interface_0.rsa_0.MonMult_0.P_n12 / Y                        67                            
apb3_interface_0.rsa_0.MonMult_0.add_n_0_sqmuxa_1 / Y             64                            
apb3_interface_0.rsa_0.MonMult_0.add_n_0_sqmuxa / Y               64                            
apb3_interface_0.rsa_0.un1_RAM_ADDRA_n52_4_0_i_0 / Y              64                            
apb3_interface_0.rsa_0.un1_RAM_ADDRA_n52_8_0_0_i / Y              64                            
apb3_interface_0.rsa_0.modulus_lower_n_0_sqmuxa / Y               32                            
apb3_interface_0.rsa_0.modulus_lower_n_1_sqmuxa / Y               32                            
apb3_interface_0.rsa_0.RAM_DINA_n_0_sqmuxa / Y                    32                            
apb3_interface_0.rsa_0.RAM_DINA_n_1_sqmuxa_2 / Y                  32                            
apb3_interface_0.rsa_0.RAM_DINA_n_1_sqmuxa_0_a3_i / Y             64                            
apb3_interface_0.rsa_0.N_404_i_i_o2 / Y                           64                            
apb3_interface_0.rsa_0.un1_RAM_ADDRA_n52_8_0_0_i_o3 / Y           66                            
apb3_interface_0.rsa_0.RAM_DINB_n_1_sqmuxa / Y                    32                            
apb3_interface_0.rsa_0.un1_encrypt_state_2_i_o3_i_o3_i_o3 / Y     127                           
apb3_interface_0.rsa_0.RAM_DINB_n_0_sqmuxa / Y                    32                            
apb3_interface_0.rsa_0.MonMult_GO_1_0_0_a2_2_1 / Y                144                           
apb3_interface_0.rsa_0.bus_read_data_0_sqmuxa / Y                 32                            
apb3_interface_0.rsa_0.bus_read_data_1_sqmuxa / Y                 32                            
================================================================================================

@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1512573668> | Promoting Net lockNET_SF_MSS_0_M2F_RESET_N on CLKINT  I_129  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1512573668> | Promoting Net apb3_interface_0.rsa_0.N_608_1 on CLKINT  I_130  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1512573668> | Promoting Net apb3_interface_0.rsa_0.N_343 on CLKINT  I_131  

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:07s; Memory used current: 175MB peak: 178MB)

Replicating Combinational Instance apb3_interface_0.rsa_0.bus_read_data_1_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance apb3_interface_0.rsa_0.bus_read_data_0_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance apb3_interface_0.rsa_0.RAM_DINB_n_0_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance apb3_interface_0.rsa_0.RAM_DINB_n_1_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance apb3_interface_0.rsa_0.un1_RAM_ADDRA_n52_8_0_0_i_o3, fanout 66 segments 3
Replicating Combinational Instance apb3_interface_0.rsa_0.N_404_i_i_o2, fanout 64 segments 3
Replicating Combinational Instance apb3_interface_0.rsa_0.RAM_DINA_n_1_sqmuxa_0_a3_i, fanout 64 segments 3
Replicating Combinational Instance apb3_interface_0.rsa_0.RAM_DINA_n_1_sqmuxa_2, fanout 32 segments 2
Replicating Combinational Instance apb3_interface_0.rsa_0.RAM_DINA_n_0_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance apb3_interface_0.rsa_0.modulus_lower_n_1_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance apb3_interface_0.rsa_0.modulus_lower_n_0_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance apb3_interface_0.rsa_0.un1_RAM_ADDRA_n52_8_0_0_i, fanout 64 segments 3
Replicating Combinational Instance apb3_interface_0.rsa_0.un1_RAM_ADDRA_n52_4_0_i_0, fanout 64 segments 3
Replicating Combinational Instance apb3_interface_0.rsa_0.MonMult_0.add_n_0_sqmuxa, fanout 64 segments 3
Replicating Combinational Instance apb3_interface_0.rsa_0.MonMult_0.add_n_0_sqmuxa_1, fanout 64 segments 3
Replicating Combinational Instance apb3_interface_0.rsa_0.MonMult_0.P_n12, fanout 67 segments 3
Replicating Combinational Instance apb3_interface_0.rsa_0.MonMult_0.un1_counter_4, fanout 66 segments 3
Replicating Combinational Instance apb3_interface_0.servo_0.write_pulse, fanout 32 segments 2
Replicating Sequential Instance apb3_interface_0.pxl_0.counter[0], fanout 30 segments 2
Replicating Sequential Instance apb3_interface_0.rsa_0.MonMult_0.counter[5], fanout 35 segments 2
Replicating Sequential Instance apb3_interface_0.rsa_0.MonMult_0.state[0], fanout 74 segments 4
Replicating Sequential Instance apb3_interface_0.rsa_0.encrypt_state_i_0[0], fanout 69 segments 3
Replicating Sequential Instance apb3_interface_0.rsa_0.counter[4], fanout 25 segments 2
Replicating Sequential Instance apb3_interface_0.rsa_0.encrypt_state[10], fanout 69 segments 3
Replicating Sequential Instance apb3_interface_0.rsa_0.rsa_encrypt, fanout 51 segments 3

Added 0 Buffers
Added 39 Cells via replication
	Added 12 Sequential Cells via replication
	Added 27 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:08s; Memory used current: 175MB peak: 178MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 645 clock pin(s) of sequential element(s)
0 instances converted, 645 sequential instances remain driven by gated/generated clocks

================================================================================================================================== Gated/Generated Clocks ==================================================================================================================================
Clock Tree ID     Driving Element                                         Drive Element Type     Fanout     Sample Instance                                   Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:lockNET_SF_MSS_0.MSS_CCC_0.I_MSSCCC@|E:apb3_interface_0.rsa_0.RAM_ADDRB[6]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       lockNET_SF_MSS_0.MSS_CCC_0.I_MSSCCC                     MSS_CCC                578        apb3_interface_0.rsa_0.RAM_ADDRB[6]               Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
<a href="@|S:apb3_interface_0.rsa_0.MonMult_0.counter_RNI656O[6]@|E:apb3_interface_0.rsa_0.MonMult_0.add_n[10]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       apb3_interface_0.rsa_0.MonMult_0.counter_RNI656O[6]     OR2A                   64         apb3_interface_0.rsa_0.MonMult_0.add_n[10]        No clocks found on inputs                                                                                                     
<a href="@|S:apb3_interface_0.rsa_0.encrypt_state_RNID7ME1[13]@|E:apb3_interface_0.rsa_0.read_wait_counter_n[0]@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       apb3_interface_0.rsa_0.encrypt_state_RNID7ME1[13]       AO1                    3          apb3_interface_0.rsa_0.read_wait_counter_n[0]     No clocks found on inputs                                                                                                     
============================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:08s; Memory used current: 167MB peak: 178MB)

Writing Analyst data base N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\synwork\lockNET_SF_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:08s; Memory used current: 170MB peak: 178MB)

Writing EDIF Netlist and constraint files
L-2016.09M-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:09s; Memory used current: 174MB peak: 178MB)


Start final timing analysis (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:09s; Memory used current: 171MB peak: 178MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="n:\git\locknet373\smartfusion\locknet_sf\component\work\locknet_sf_mss\locknet_sf_mss.v:657:7:657:19:@W:MT246:@XP_MSG">locknet_sf_mss.v(657)</a><!@TM:1512573668> | Blackbox MSSINT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="n:\git\locknet373\smartfusion\locknet_sf\component\work\locknet_sf_mss\locknet_sf_mss.v:590:0:590:12:@W:MT246:@XP_MSG">locknet_sf_mss.v(590)</a><!@TM:1512573668> | Blackbox TRIBUFF_MSS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1512573668> | Found inferred clock lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:lockNET_SF_MSS_0.MSS_CCC_0.FAB_CLK"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Wed Dec 06 10:21:07 2017
#


Top view:               lockNET_SF
Library name:           smartfusion
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        smartfusion
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1512573668> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1512573668> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -12.035

                                                                Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                                                  Frequency     Frequency     Period        Period        Slack      Type         Group              
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock     100.0 MHz     50.2 MHz      10.000        19.929        -9.929     inferred     Inferred_clkgroup_0
System                                                          100.0 MHz     77.9 MHz      10.000        12.834        -2.834     system       system_clkgroup    
===================================================================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall     |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                     Ending                                                       |  constraint  slack   |  constraint  slack  |  constraint  slack    |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                       System                                                       |  10.000      -2.834  |  No paths    -      |  No paths    -        |  No paths    -    
System                                                       lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock  |  10.000      -5.619  |  No paths    -      |  No paths    -        |  10.000      8.558
lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock  System                                                       |  10.000      1.768   |  No paths    -      |  10.000      -12.035  |  No paths    -    
lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock  lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock  |  10.000      -9.929  |  No paths    -      |  No paths    -        |  No paths    -    
===================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                             Starting                                                                                               Arrival            
Instance                                     Reference                                                       Type     Pin     Net                   Time        Slack  
                                             Clock                                                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
apb3_interface_0.rsa_0.modulus_lower[4]      lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock     DFN1     Q       modulus_lower[4]      0.737       -12.035
apb3_interface_0.rsa_0.modulus_lower[2]      lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock     DFN1     Q       modulus_lower[2]      0.737       -12.028
apb3_interface_0.rsa_0.modulus_lower[3]      lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock     DFN1     Q       modulus_lower[3]      0.737       -11.773
apb3_interface_0.rsa_0.modulus_lower[7]      lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock     DFN1     Q       modulus_lower[7]      0.737       -11.489
apb3_interface_0.rsa_0.modulus_lower[5]      lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock     DFN1     Q       modulus_lower[5]      0.737       -11.453
apb3_interface_0.rsa_0.modulus_lower[8]      lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock     DFN1     Q       modulus_lower[8]      0.737       -11.443
apb3_interface_0.rsa_0.modulus_lower[10]     lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock     DFN1     Q       modulus_lower[10]     0.737       -11.336
apb3_interface_0.rsa_0.modulus_lower[9]      lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock     DFN1     Q       modulus_lower[9]      0.737       -11.187
apb3_interface_0.rsa_0.modulus_lower[11]     lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock     DFN1     Q       modulus_lower[11]     0.737       -11.170
apb3_interface_0.rsa_0.modulus_lower[13]     lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock     DFN1     Q       modulus_lower[13]     0.737       -11.093
=======================================================================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                               Starting                                                                                         Required            
Instance                                       Reference                                                       Type     Pin     Net             Time         Slack  
                                               Clock                                                                                                                
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
apb3_interface_0.rsa_0.MonMult_0.add_n[63]     lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock     DLN0     D       add_n_2[63]     9.248        -12.035
apb3_interface_0.rsa_0.MonMult_0.add_n[62]     lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock     DLN0     D       add_n_2[62]     9.248        -11.198
apb3_interface_0.rsa_0.MonMult_0.add_n[61]     lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock     DLN0     D       add_n_2[61]     9.248        -11.050
apb3_interface_0.rsa_0.MonMult_0.add_n[60]     lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock     DLN0     D       add_n_2[60]     9.248        -10.212
apb3_interface_0.rsa_0.MonMult_0.P[64]         lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock     DFN1     D       P_RNO[64]       9.427        -9.929 
apb3_interface_0.rsa_0.MonMult_0.P[63]         lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock     DFN1     D       P_RNO[63]       9.427        -9.753 
apb3_interface_0.servo_0.counter[31]           lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock     DFN1     D       counter_n31     9.461        -9.652 
apb3_interface_0.rsa_0.MonMult_0.add_n[57]     lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock     DLN0     D       add_n_2[57]     9.248        -9.449 
apb3_interface_0.rsa_0.MonMult_0.P[0]          lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock     DFN1     D       P_RNO[0]        9.461        -9.419 
apb3_interface_0.rsa_0.MonMult_0.P[1]          lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock     DFN1     D       P_RNO[1]        9.461        -9.419 
====================================================================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr:srsfN:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srs:fp:60262:65092:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.752
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.248

    - Propagation time:                      21.283
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -12.035

    Number of logic level(s):                13
    Starting point:                          apb3_interface_0.rsa_0.modulus_lower[4] / Q
    Ending point:                            apb3_interface_0.rsa_0.MonMult_0.add_n[63] / D
    The start point is clocked by            lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin G

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                  Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
apb3_interface_0.rsa_0.modulus_lower[4]               DFN1      Q        Out     0.737     0.737       -         
modulus_lower[4]                                      Net       -        -       1.639     -           8         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_114     NOR3      C        In      -         2.376       -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_114     NOR3      Y        Out     0.751     3.127       -         
DWACT_FINC_E[2]                                       Net       -        -       1.423     -           6         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_164     AND3      B        In      -         4.550       -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_164     AND3      Y        Out     0.624     5.174       -         
DWACT_FINC_E[29]                                      Net       -        -       1.423     -           6         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_183     AND2      A        In      -         6.597       -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_183     AND2      Y        Out     0.488     7.086       -         
DWACT_FINC_E[24]                                      Net       -        -       1.184     -           4         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_193     AND3      A        In      -         8.269       -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_193     AND3      Y        Out     0.525     8.794       -         
N_6                                                   Net       -        -       1.279     -           5         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_67      NOR3A     A        In      -         10.073      -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_67      NOR3A     Y        Out     0.664     10.737      -         
DWACT_FINC_E_0[34]                                    Net       -        -       0.322     -           1         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_68      AND3      A        In      -         11.059      -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_68      AND3      Y        Out     0.525     11.583      -         
DWACT_FINC_E_0[29]                                    Net       -        -       1.423     -           6         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_87      AND2      A        In      -         13.007      -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_87      AND2      Y        Out     0.488     13.495      -         
DWACT_FINC_E_0[24]                                    Net       -        -       1.184     -           4         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_97      AND3      A        In      -         14.679      -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_97      AND3      Y        Out     0.525     15.204      -         
N_37                                                  Net       -        -       1.184     -           4         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_202     NOR3A     A        In      -         16.387      -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_202     NOR3A     Y        Out     0.664     17.051      -         
DWACT_FINC_E_1[0]                                     Net       -        -       0.322     -           1         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_203     NOR2A     A        In      -         17.372      -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_203     NOR2A     Y        Out     0.516     17.889      -         
N_2                                                   Net       -        -       0.322     -           1         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_204     XNOR2     B        In      -         18.210      -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_204     XNOR2     Y        Out     0.937     19.147      -         
I_204                                                 Net       -        -       0.322     -           1         
apb3_interface_0.rsa_0.MonMult_0.add_n_RNO_2[63]      NOR2B     A        In      -         19.468      -         
apb3_interface_0.rsa_0.MonMult_0.add_n_RNO_2[63]      NOR2B     Y        Out     0.488     19.957      -         
un15_add_n_m[63]                                      Net       -        -       0.322     -           1         
apb3_interface_0.rsa_0.MonMult_0.add_n_RNO[63]        OR3       C        In      -         20.278      -         
apb3_interface_0.rsa_0.MonMult_0.add_n_RNO[63]        OR3       Y        Out     0.683     20.961      -         
add_n_2[63]                                           Net       -        -       0.322     -           1         
apb3_interface_0.rsa_0.MonMult_0.add_n[63]            DLN0      D        In      -         21.283      -         
=================================================================================================================
Total path delay (propagation time + setup) of 22.035 is 9.367(42.5%) logic and 12.668(57.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.752
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.248

    - Propagation time:                      21.276
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -12.028

    Number of logic level(s):                13
    Starting point:                          apb3_interface_0.rsa_0.modulus_lower[2] / Q
    Ending point:                            apb3_interface_0.rsa_0.MonMult_0.add_n[63] / D
    The start point is clocked by            lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin G

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                  Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
apb3_interface_0.rsa_0.modulus_lower[2]               DFN1      Q        Out     0.737     0.737       -         
modulus_lower[2]                                      Net       -        -       1.669     -           9         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_114     NOR3      B        In      -         2.405       -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_114     NOR3      Y        Out     0.714     3.120       -         
DWACT_FINC_E[2]                                       Net       -        -       1.423     -           6         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_164     AND3      B        In      -         4.543       -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_164     AND3      Y        Out     0.624     5.167       -         
DWACT_FINC_E[29]                                      Net       -        -       1.423     -           6         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_183     AND2      A        In      -         6.590       -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_183     AND2      Y        Out     0.488     7.079       -         
DWACT_FINC_E[24]                                      Net       -        -       1.184     -           4         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_193     AND3      A        In      -         8.262       -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_193     AND3      Y        Out     0.525     8.787       -         
N_6                                                   Net       -        -       1.279     -           5         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_67      NOR3A     A        In      -         10.066      -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_67      NOR3A     Y        Out     0.664     10.730      -         
DWACT_FINC_E_0[34]                                    Net       -        -       0.322     -           1         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_68      AND3      A        In      -         11.052      -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_68      AND3      Y        Out     0.525     11.576      -         
DWACT_FINC_E_0[29]                                    Net       -        -       1.423     -           6         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_87      AND2      A        In      -         13.000      -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_87      AND2      Y        Out     0.488     13.488      -         
DWACT_FINC_E_0[24]                                    Net       -        -       1.184     -           4         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_97      AND3      A        In      -         14.672      -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_97      AND3      Y        Out     0.525     15.197      -         
N_37                                                  Net       -        -       1.184     -           4         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_202     NOR3A     A        In      -         16.380      -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_202     NOR3A     Y        Out     0.664     17.044      -         
DWACT_FINC_E_1[0]                                     Net       -        -       0.322     -           1         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_203     NOR2A     A        In      -         17.366      -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_203     NOR2A     Y        Out     0.516     17.882      -         
N_2                                                   Net       -        -       0.322     -           1         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_204     XNOR2     B        In      -         18.203      -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_204     XNOR2     Y        Out     0.937     19.140      -         
I_204                                                 Net       -        -       0.322     -           1         
apb3_interface_0.rsa_0.MonMult_0.add_n_RNO_2[63]      NOR2B     A        In      -         19.461      -         
apb3_interface_0.rsa_0.MonMult_0.add_n_RNO_2[63]      NOR2B     Y        Out     0.488     19.950      -         
un15_add_n_m[63]                                      Net       -        -       0.322     -           1         
apb3_interface_0.rsa_0.MonMult_0.add_n_RNO[63]        OR3       C        In      -         20.271      -         
apb3_interface_0.rsa_0.MonMult_0.add_n_RNO[63]        OR3       Y        Out     0.683     20.954      -         
add_n_2[63]                                           Net       -        -       0.322     -           1         
apb3_interface_0.rsa_0.MonMult_0.add_n[63]            DLN0      D        In      -         21.276      -         
=================================================================================================================
Total path delay (propagation time + setup) of 22.028 is 9.330(42.4%) logic and 12.698(57.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.752
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.248

    - Propagation time:                      21.020
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -11.773

    Number of logic level(s):                13
    Starting point:                          apb3_interface_0.rsa_0.modulus_lower[3] / Q
    Ending point:                            apb3_interface_0.rsa_0.MonMult_0.add_n[63] / D
    The start point is clocked by            lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin G

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                  Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
apb3_interface_0.rsa_0.modulus_lower[3]               DFN1      Q        Out     0.737     0.737       -         
modulus_lower[3]                                      Net       -        -       1.639     -           8         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_114     NOR3      A        In      -         2.376       -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_114     NOR3      Y        Out     0.488     2.864       -         
DWACT_FINC_E[2]                                       Net       -        -       1.423     -           6         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_164     AND3      B        In      -         4.287       -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_164     AND3      Y        Out     0.624     4.911       -         
DWACT_FINC_E[29]                                      Net       -        -       1.423     -           6         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_183     AND2      A        In      -         6.335       -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_183     AND2      Y        Out     0.488     6.823       -         
DWACT_FINC_E[24]                                      Net       -        -       1.184     -           4         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_193     AND3      A        In      -         8.007       -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_193     AND3      Y        Out     0.525     8.531       -         
N_6                                                   Net       -        -       1.279     -           5         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_67      NOR3A     A        In      -         9.811       -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_67      NOR3A     Y        Out     0.664     10.475      -         
DWACT_FINC_E_0[34]                                    Net       -        -       0.322     -           1         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_68      AND3      A        In      -         10.796      -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_68      AND3      Y        Out     0.525     11.321      -         
DWACT_FINC_E_0[29]                                    Net       -        -       1.423     -           6         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_87      AND2      A        In      -         12.744      -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_87      AND2      Y        Out     0.488     13.233      -         
DWACT_FINC_E_0[24]                                    Net       -        -       1.184     -           4         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_97      AND3      A        In      -         14.416      -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_97      AND3      Y        Out     0.525     14.941      -         
N_37                                                  Net       -        -       1.184     -           4         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_202     NOR3A     A        In      -         16.125      -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_202     NOR3A     Y        Out     0.664     16.788      -         
DWACT_FINC_E_1[0]                                     Net       -        -       0.322     -           1         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_203     NOR2A     A        In      -         17.110      -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_203     NOR2A     Y        Out     0.516     17.626      -         
N_2                                                   Net       -        -       0.322     -           1         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_204     XNOR2     B        In      -         17.948      -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_204     XNOR2     Y        Out     0.937     18.884      -         
I_204                                                 Net       -        -       0.322     -           1         
apb3_interface_0.rsa_0.MonMult_0.add_n_RNO_2[63]      NOR2B     A        In      -         19.206      -         
apb3_interface_0.rsa_0.MonMult_0.add_n_RNO_2[63]      NOR2B     Y        Out     0.488     19.694      -         
un15_add_n_m[63]                                      Net       -        -       0.322     -           1         
apb3_interface_0.rsa_0.MonMult_0.add_n_RNO[63]        OR3       C        In      -         20.016      -         
apb3_interface_0.rsa_0.MonMult_0.add_n_RNO[63]        OR3       Y        Out     0.683     20.699      -         
add_n_2[63]                                           Net       -        -       0.322     -           1         
apb3_interface_0.rsa_0.MonMult_0.add_n[63]            DLN0      D        In      -         21.020      -         
=================================================================================================================
Total path delay (propagation time + setup) of 21.773 is 9.104(41.8%) logic and 12.668(58.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.752
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.248

    - Propagation time:                      20.737
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -11.489

    Number of logic level(s):                13
    Starting point:                          apb3_interface_0.rsa_0.modulus_lower[7] / Q
    Ending point:                            apb3_interface_0.rsa_0.MonMult_0.add_n[63] / D
    The start point is clocked by            lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin G

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                  Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
apb3_interface_0.rsa_0.modulus_lower[7]               DFN1      Q        Out     0.737     0.737       -         
modulus_lower[7]                                      Net       -        -       1.669     -           9         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_125     NOR3      C        In      -         2.405       -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_125     NOR3      Y        Out     0.751     3.156       -         
DWACT_FINC_E[5]                                       Net       -        -       0.806     -           3         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_164     AND3      C        In      -         3.963       -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_164     AND3      Y        Out     0.666     4.628       -         
DWACT_FINC_E[29]                                      Net       -        -       1.423     -           6         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_183     AND2      A        In      -         6.052       -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_183     AND2      Y        Out     0.488     6.540       -         
DWACT_FINC_E[24]                                      Net       -        -       1.184     -           4         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_193     AND3      A        In      -         7.723       -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_193     AND3      Y        Out     0.525     8.248       -         
N_6                                                   Net       -        -       1.279     -           5         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_67      NOR3A     A        In      -         9.527       -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_67      NOR3A     Y        Out     0.664     10.191      -         
DWACT_FINC_E_0[34]                                    Net       -        -       0.322     -           1         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_68      AND3      A        In      -         10.513      -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_68      AND3      Y        Out     0.525     11.038      -         
DWACT_FINC_E_0[29]                                    Net       -        -       1.423     -           6         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_87      AND2      A        In      -         12.461      -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_87      AND2      Y        Out     0.488     12.949      -         
DWACT_FINC_E_0[24]                                    Net       -        -       1.184     -           4         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_97      AND3      A        In      -         14.133      -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_97      AND3      Y        Out     0.525     14.658      -         
N_37                                                  Net       -        -       1.184     -           4         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_202     NOR3A     A        In      -         15.841      -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_202     NOR3A     Y        Out     0.664     16.505      -         
DWACT_FINC_E_1[0]                                     Net       -        -       0.322     -           1         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_203     NOR2A     A        In      -         16.827      -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_203     NOR2A     Y        Out     0.516     17.343      -         
N_2                                                   Net       -        -       0.322     -           1         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_204     XNOR2     B        In      -         17.664      -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_204     XNOR2     Y        Out     0.937     18.601      -         
I_204                                                 Net       -        -       0.322     -           1         
apb3_interface_0.rsa_0.MonMult_0.add_n_RNO_2[63]      NOR2B     A        In      -         18.923      -         
apb3_interface_0.rsa_0.MonMult_0.add_n_RNO_2[63]      NOR2B     Y        Out     0.488     19.411      -         
un15_add_n_m[63]                                      Net       -        -       0.322     -           1         
apb3_interface_0.rsa_0.MonMult_0.add_n_RNO[63]        OR3       C        In      -         19.732      -         
apb3_interface_0.rsa_0.MonMult_0.add_n_RNO[63]        OR3       Y        Out     0.683     20.415      -         
add_n_2[63]                                           Net       -        -       0.322     -           1         
apb3_interface_0.rsa_0.MonMult_0.add_n[63]            DLN0      D        In      -         20.737      -         
=================================================================================================================
Total path delay (propagation time + setup) of 21.489 is 9.409(43.8%) logic and 12.081(56.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.752
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.248

    - Propagation time:                      20.700
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -11.453

    Number of logic level(s):                13
    Starting point:                          apb3_interface_0.rsa_0.modulus_lower[5] / Q
    Ending point:                            apb3_interface_0.rsa_0.MonMult_0.add_n[63] / D
    The start point is clocked by            lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin G

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                  Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
apb3_interface_0.rsa_0.modulus_lower[5]               DFN1      Q        Out     0.737     0.737       -         
modulus_lower[5]                                      Net       -        -       1.669     -           9         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_125     NOR3      B        In      -         2.405       -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_125     NOR3      Y        Out     0.714     3.120       -         
DWACT_FINC_E[5]                                       Net       -        -       0.806     -           3         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_164     AND3      C        In      -         3.926       -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_164     AND3      Y        Out     0.666     4.592       -         
DWACT_FINC_E[29]                                      Net       -        -       1.423     -           6         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_183     AND2      A        In      -         6.015       -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_183     AND2      Y        Out     0.488     6.503       -         
DWACT_FINC_E[24]                                      Net       -        -       1.184     -           4         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_193     AND3      A        In      -         7.687       -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_193     AND3      Y        Out     0.525     8.212       -         
N_6                                                   Net       -        -       1.279     -           5         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_67      NOR3A     A        In      -         9.491       -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_67      NOR3A     Y        Out     0.664     10.155      -         
DWACT_FINC_E_0[34]                                    Net       -        -       0.322     -           1         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_68      AND3      A        In      -         10.476      -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_68      AND3      Y        Out     0.525     11.001      -         
DWACT_FINC_E_0[29]                                    Net       -        -       1.423     -           6         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_87      AND2      A        In      -         12.425      -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_87      AND2      Y        Out     0.488     12.913      -         
DWACT_FINC_E_0[24]                                    Net       -        -       1.184     -           4         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_97      AND3      A        In      -         14.097      -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_97      AND3      Y        Out     0.525     14.621      -         
N_37                                                  Net       -        -       1.184     -           4         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_202     NOR3A     A        In      -         15.805      -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_202     NOR3A     Y        Out     0.664     16.469      -         
DWACT_FINC_E_1[0]                                     Net       -        -       0.322     -           1         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_203     NOR2A     A        In      -         16.790      -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_203     NOR2A     Y        Out     0.516     17.306      -         
N_2                                                   Net       -        -       0.322     -           1         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_204     XNOR2     B        In      -         17.628      -         
apb3_interface_0.rsa_0.MonMult_0.un15_add_n.I_204     XNOR2     Y        Out     0.937     18.565      -         
I_204                                                 Net       -        -       0.322     -           1         
apb3_interface_0.rsa_0.MonMult_0.add_n_RNO_2[63]      NOR2B     A        In      -         18.886      -         
apb3_interface_0.rsa_0.MonMult_0.add_n_RNO_2[63]      NOR2B     Y        Out     0.488     19.374      -         
un15_add_n_m[63]                                      Net       -        -       0.322     -           1         
apb3_interface_0.rsa_0.MonMult_0.add_n_RNO[63]        OR3       C        In      -         19.696      -         
apb3_interface_0.rsa_0.MonMult_0.add_n_RNO[63]        OR3       Y        Out     0.683     20.379      -         
add_n_2[63]                                           Net       -        -       0.322     -           1         
apb3_interface_0.rsa_0.MonMult_0.add_n[63]            DLN0      D        In      -         20.700      -         
=================================================================================================================
Total path delay (propagation time + setup) of 21.453 is 9.372(43.7%) logic and 12.081(56.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                                    Starting                                                                                 Arrival           
Instance                            Reference     Type        Pin              Net                                           Time        Slack 
                                    Clock                                                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------------
lockNET_SF_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[5]      CoreAPB3_0_APBmslave0_PADDR[5]                0.000       -5.619
lockNET_SF_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[2]      CoreAPB3_0_APBmslave0_PADDR[2]                0.000       -5.362
lockNET_SF_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[3]      CoreAPB3_0_APBmslave0_PADDR[3]                0.000       -5.249
lockNET_SF_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[6]      CoreAPB3_0_APBmslave0_PADDR[6]                0.000       -5.235
lockNET_SF_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[1]      CoreAPB3_0_APBmslave0_PADDR[1]                0.000       -4.988
lockNET_SF_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[4]      CoreAPB3_0_APBmslave0_PADDR[4]                0.000       -4.620
lockNET_SF_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[0]      CoreAPB3_0_APBmslave0_PADDR[0]                0.000       -4.378
lockNET_SF_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[10]     lockNET_SF_MSS_0_MSS_MASTER_APB_PADDR[10]     0.000       -4.265
lockNET_SF_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPSEL          lockNET_SF_MSS_0_MSS_MASTER_APB_PSELx         0.000       -4.265
lockNET_SF_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[9]      lockNET_SF_MSS_0_MSS_MASTER_APB_PADDR[9]      0.000       -4.016
===============================================================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                                        Starting                                            Required           
Instance                                Reference     Type       Pin     Net                Time         Slack 
                                        Clock                                                                  
---------------------------------------------------------------------------------------------------------------
apb3_interface_0.rsa_0.RAM_DINB[16]     System        DFN1E1     D       RAM_DINB_n[16]     9.427        -5.619
apb3_interface_0.rsa_0.RAM_DINA[2]      System        DFN1E1     D       RAM_DINA_n[2]      9.427        -5.555
apb3_interface_0.rsa_0.RAM_DINA[3]      System        DFN1E1     D       RAM_DINA_n[3]      9.427        -5.555
apb3_interface_0.rsa_0.RAM_DINA[4]      System        DFN1E1     D       RAM_DINA_n[4]      9.427        -5.555
apb3_interface_0.rsa_0.RAM_DINA[5]      System        DFN1E1     D       RAM_DINA_n[5]      9.427        -5.555
apb3_interface_0.rsa_0.RAM_DINA[6]      System        DFN1E1     D       RAM_DINA_n[6]      9.427        -5.555
apb3_interface_0.rsa_0.RAM_DINA[7]      System        DFN1E1     D       RAM_DINA_n[7]      9.427        -5.555
apb3_interface_0.rsa_0.RAM_DINA[8]      System        DFN1E1     D       RAM_DINA_n[8]      9.427        -5.555
apb3_interface_0.rsa_0.RAM_DINA[9]      System        DFN1E1     D       RAM_DINA_n[9]      9.427        -5.555
apb3_interface_0.rsa_0.RAM_DINA[10]     System        DFN1E1     D       RAM_DINA_n[10]     9.427        -5.555
===============================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr:srsfN:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srs:fp:96604:100324:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      15.045
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -5.619

    Number of logic level(s):                9
    Starting point:                          lockNET_SF_MSS_0.MSS_ADLIB_INST / MSSPADDR[5]
    Ending point:                            apb3_interface_0.rsa_0.RAM_DINB[16] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock [rising] on pin CLK

Instance / Net                                                    Pin             Pin               Arrival     No. of    
Name                                                  Type        Name            Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
lockNET_SF_MSS_0.MSS_ADLIB_INST                       MSS_APB     MSSPADDR[5]     Out     0.000     0.000       -         
CoreAPB3_0_APBmslave0_PADDR[5]                        Net         -               -       1.669     -           9         
apb3_interface_0.rsa_0.bit_switch_n4_4                NOR2        B               In      -         1.669       -         
apb3_interface_0.rsa_0.bit_switch_n4_4                NOR2        Y               Out     0.646     2.315       -         
bit_switch_n4_4                                       Net         -               -       0.806     -           3         
apb3_interface_0.rsa_0.un1_bus_addr_1_5               NOR2A       A               In      -         3.121       -         
apb3_interface_0.rsa_0.un1_bus_addr_1_5               NOR2A       Y               Out     0.516     3.638       -         
un1_bus_addr_1_5                                      Net         -               -       0.386     -           2         
apb3_interface_0.rsa_0.un1_bus_addr_1                 NOR3C       B               In      -         4.023       -         
apb3_interface_0.rsa_0.un1_bus_addr_1                 NOR3C       Y               Out     0.624     4.647       -         
un1_bus_addr_1                                        Net         -               -       0.322     -           1         
apb3_interface_0.rsa_0.un1_bus_addr_4                 OR3         B               In      -         4.969       -         
apb3_interface_0.rsa_0.un1_bus_addr_4                 OR3         Y               Out     0.641     5.610       -         
un1_bus_addr_4                                        Net         -               -       1.184     -           4         
apb3_interface_0.rsa_0.bit_switch_RNIED932            NOR3C       B               In      -         6.794       -         
apb3_interface_0.rsa_0.bit_switch_RNIED932            NOR3C       Y               Out     0.624     7.418       -         
RAM_ADDRA_n_0_sqmuxa                                  Net         -               -       1.994     -           12        
apb3_interface_0.rsa_0.rsa_encrypt_0_0_RNI9DC33_1     OA1C        C               In      -         9.411       -         
apb3_interface_0.rsa_0.rsa_encrypt_0_0_RNI9DC33_1     OA1C        Y               Out     0.487     9.898       -         
RAM_DINB_n_0_sqmuxa                                   Net         -               -       2.172     -           16        
apb3_interface_0.rsa_0.RAM_DINB_RNO_3[16]             NOR2B       B               In      -         12.070      -         
apb3_interface_0.rsa_0.RAM_DINB_RNO_3[16]             NOR2B       Y               Out     0.627     12.698      -         
N_1950                                                Net         -               -       0.322     -           1         
apb3_interface_0.rsa_0.RAM_DINB_RNO_0[16]             OR3         C               In      -         13.019      -         
apb3_interface_0.rsa_0.RAM_DINB_RNO_0[16]             OR3         Y               Out     0.751     13.770      -         
RAM_DINB_n_iv_0_0_1[16]                               Net         -               -       0.322     -           1         
apb3_interface_0.rsa_0.RAM_DINB_RNO[16]               AO1         C               In      -         14.091      -         
apb3_interface_0.rsa_0.RAM_DINB_RNO[16]               AO1         Y               Out     0.633     14.724      -         
RAM_DINB_n[16]                                        Net         -               -       0.322     -           1         
apb3_interface_0.rsa_0.RAM_DINB[16]                   DFN1E1      D               In      -         15.045      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 15.619 is 6.123(39.2%) logic and 9.496(60.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      14.788
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -5.362

    Number of logic level(s):                9
    Starting point:                          lockNET_SF_MSS_0.MSS_ADLIB_INST / MSSPADDR[2]
    Ending point:                            apb3_interface_0.rsa_0.RAM_DINB[1] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock [rising] on pin CLK

Instance / Net                                                    Pin             Pin               Arrival     No. of    
Name                                                  Type        Name            Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
lockNET_SF_MSS_0.MSS_ADLIB_INST                       MSS_APB     MSSPADDR[2]     Out     0.000     0.000       -         
CoreAPB3_0_APBmslave0_PADDR[2]                        Net         -               -       1.776     -           11        
apb3_interface_0.rsa_0.bit_switch_n6_1                NOR2B       B               In      -         1.776       -         
apb3_interface_0.rsa_0.bit_switch_n6_1                NOR2B       Y               Out     0.627     2.404       -         
bit_switch_n6_1                                       Net         -               -       0.386     -           2         
apb3_interface_0.rsa_0.un1_bus_addr_3_2               NOR2A       A               In      -         2.789       -         
apb3_interface_0.rsa_0.un1_bus_addr_3_2               NOR2A       Y               Out     0.627     3.417       -         
un1_bus_addr_3_2                                      Net         -               -       0.322     -           1         
apb3_interface_0.rsa_0.un1_bus_addr_3                 NOR3C       C               In      -         3.738       -         
apb3_interface_0.rsa_0.un1_bus_addr_3                 NOR3C       Y               Out     0.641     4.380       -         
un1_bus_addr_3                                        Net         -               -       0.322     -           1         
apb3_interface_0.rsa_0.un1_bus_addr_4                 OR3         C               In      -         4.701       -         
apb3_interface_0.rsa_0.un1_bus_addr_4                 OR3         Y               Out     0.751     5.452       -         
un1_bus_addr_4                                        Net         -               -       1.184     -           4         
apb3_interface_0.rsa_0.bit_switch_RNIED932            NOR3C       B               In      -         6.636       -         
apb3_interface_0.rsa_0.bit_switch_RNIED932            NOR3C       Y               Out     0.607     7.242       -         
RAM_ADDRA_n_0_sqmuxa                                  Net         -               -       1.994     -           12        
apb3_interface_0.rsa_0.rsa_encrypt_0_0_RNI9DC33_2     OA1A        C               In      -         9.236       -         
apb3_interface_0.rsa_0.rsa_encrypt_0_0_RNI9DC33_2     OA1A        Y               Out     0.405     9.640       -         
RAM_DINB_n_1_sqmuxa_0                                 Net         -               -       2.172     -           16        
apb3_interface_0.rsa_0.RAM_DINB_RNO_3[1]              NOR2B       B               In      -         11.813      -         
apb3_interface_0.rsa_0.RAM_DINB_RNO_3[1]              NOR2B       Y               Out     0.627     12.440      -         
N_2341                                                Net         -               -       0.322     -           1         
apb3_interface_0.rsa_0.RAM_DINB_RNO_0[1]              OR3         C               In      -         12.762      -         
apb3_interface_0.rsa_0.RAM_DINB_RNO_0[1]              OR3         Y               Out     0.751     13.513      -         
RAM_DINB_n_iv_0_1[1]                                  Net         -               -       0.322     -           1         
apb3_interface_0.rsa_0.RAM_DINB_RNO[1]                AO1         C               In      -         13.834      -         
apb3_interface_0.rsa_0.RAM_DINB_RNO[1]                AO1         Y               Out     0.633     14.467      -         
RAM_DINB_n[1]                                         Net         -               -       0.322     -           1         
apb3_interface_0.rsa_0.RAM_DINB[1]                    DFN1E1      D               In      -         14.788      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 15.362 is 6.243(40.6%) logic and 9.119(59.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      14.788
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -5.362

    Number of logic level(s):                9
    Starting point:                          lockNET_SF_MSS_0.MSS_ADLIB_INST / MSSPADDR[2]
    Ending point:                            apb3_interface_0.rsa_0.RAM_DINA[2] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock [rising] on pin CLK

Instance / Net                                                    Pin             Pin               Arrival     No. of    
Name                                                  Type        Name            Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
lockNET_SF_MSS_0.MSS_ADLIB_INST                       MSS_APB     MSSPADDR[2]     Out     0.000     0.000       -         
CoreAPB3_0_APBmslave0_PADDR[2]                        Net         -               -       1.776     -           11        
apb3_interface_0.rsa_0.bit_switch_n6_1                NOR2B       B               In      -         1.776       -         
apb3_interface_0.rsa_0.bit_switch_n6_1                NOR2B       Y               Out     0.627     2.404       -         
bit_switch_n6_1                                       Net         -               -       0.386     -           2         
apb3_interface_0.rsa_0.un1_bus_addr_3_2               NOR2A       A               In      -         2.789       -         
apb3_interface_0.rsa_0.un1_bus_addr_3_2               NOR2A       Y               Out     0.627     3.417       -         
un1_bus_addr_3_2                                      Net         -               -       0.322     -           1         
apb3_interface_0.rsa_0.un1_bus_addr_3                 NOR3C       C               In      -         3.738       -         
apb3_interface_0.rsa_0.un1_bus_addr_3                 NOR3C       Y               Out     0.641     4.380       -         
un1_bus_addr_3                                        Net         -               -       0.322     -           1         
apb3_interface_0.rsa_0.un1_bus_addr_4                 OR3         C               In      -         4.701       -         
apb3_interface_0.rsa_0.un1_bus_addr_4                 OR3         Y               Out     0.751     5.452       -         
un1_bus_addr_4                                        Net         -               -       1.184     -           4         
apb3_interface_0.rsa_0.bit_switch_RNIED932_0          NOR3B       B               In      -         6.636       -         
apb3_interface_0.rsa_0.bit_switch_RNIED932_0          NOR3B       Y               Out     0.607     7.242       -         
RAM_ADDRA_n_1_sqmuxa                                  Net         -               -       1.994     -           12        
apb3_interface_0.rsa_0.rsa_encrypt_0_0_RNI9DC33_3     OA1A        C               In      -         9.236       -         
apb3_interface_0.rsa_0.rsa_encrypt_0_0_RNI9DC33_3     OA1A        Y               Out     0.405     9.640       -         
RAM_DINA_n_1_sqmuxa_2_0                               Net         -               -       2.172     -           16        
apb3_interface_0.rsa_0.RAM_DINA_RNO_3[2]              NOR2B       B               In      -         11.813      -         
apb3_interface_0.rsa_0.RAM_DINA_RNO_3[2]              NOR2B       Y               Out     0.627     12.440      -         
bus_write_data_m[2]                                   Net         -               -       0.322     -           1         
apb3_interface_0.rsa_0.RAM_DINA_RNO_0[2]              OR3         C               In      -         12.762      -         
apb3_interface_0.rsa_0.RAM_DINA_RNO_0[2]              OR3         Y               Out     0.751     13.513      -         
RAM_DINA_n_iv_1[2]                                    Net         -               -       0.322     -           1         
apb3_interface_0.rsa_0.RAM_DINA_RNO[2]                AO1         C               In      -         13.834      -         
apb3_interface_0.rsa_0.RAM_DINA_RNO[2]                AO1         Y               Out     0.633     14.467      -         
RAM_DINA_n[2]                                         Net         -               -       0.322     -           1         
apb3_interface_0.rsa_0.RAM_DINA[2]                    DFN1E1      D               In      -         14.788      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 15.362 is 6.243(40.6%) logic and 9.119(59.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      14.788
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -5.362

    Number of logic level(s):                9
    Starting point:                          lockNET_SF_MSS_0.MSS_ADLIB_INST / MSSPADDR[2]
    Ending point:                            apb3_interface_0.rsa_0.RAM_DINB[12] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock [rising] on pin CLK

Instance / Net                                                  Pin             Pin               Arrival     No. of    
Name                                                Type        Name            Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
lockNET_SF_MSS_0.MSS_ADLIB_INST                     MSS_APB     MSSPADDR[2]     Out     0.000     0.000       -         
CoreAPB3_0_APBmslave0_PADDR[2]                      Net         -               -       1.776     -           11        
apb3_interface_0.rsa_0.bit_switch_n6_1              NOR2B       B               In      -         1.776       -         
apb3_interface_0.rsa_0.bit_switch_n6_1              NOR2B       Y               Out     0.627     2.404       -         
bit_switch_n6_1                                     Net         -               -       0.386     -           2         
apb3_interface_0.rsa_0.un1_bus_addr_3_2             NOR2A       A               In      -         2.789       -         
apb3_interface_0.rsa_0.un1_bus_addr_3_2             NOR2A       Y               Out     0.627     3.417       -         
un1_bus_addr_3_2                                    Net         -               -       0.322     -           1         
apb3_interface_0.rsa_0.un1_bus_addr_3               NOR3C       C               In      -         3.738       -         
apb3_interface_0.rsa_0.un1_bus_addr_3               NOR3C       Y               Out     0.641     4.380       -         
un1_bus_addr_3                                      Net         -               -       0.322     -           1         
apb3_interface_0.rsa_0.un1_bus_addr_4               OR3         C               In      -         4.701       -         
apb3_interface_0.rsa_0.un1_bus_addr_4               OR3         Y               Out     0.751     5.452       -         
un1_bus_addr_4                                      Net         -               -       1.184     -           4         
apb3_interface_0.rsa_0.bit_switch_RNIED932          NOR3C       B               In      -         6.636       -         
apb3_interface_0.rsa_0.bit_switch_RNIED932          NOR3C       Y               Out     0.607     7.242       -         
RAM_ADDRA_n_0_sqmuxa                                Net         -               -       1.994     -           12        
apb3_interface_0.rsa_0.rsa_encrypt_1_0_RNIAFD33     OA1A        C               In      -         9.236       -         
apb3_interface_0.rsa_0.rsa_encrypt_1_0_RNIAFD33     OA1A        Y               Out     0.405     9.640       -         
RAM_DINB_n_1_sqmuxa                                 Net         -               -       2.172     -           16        
apb3_interface_0.rsa_0.RAM_DINB_RNO_3[12]           NOR2B       B               In      -         11.813      -         
apb3_interface_0.rsa_0.RAM_DINB_RNO_3[12]           NOR2B       Y               Out     0.627     12.440      -         
N_1967                                              Net         -               -       0.322     -           1         
apb3_interface_0.rsa_0.RAM_DINB_RNO_0[12]           OR3         C               In      -         12.762      -         
apb3_interface_0.rsa_0.RAM_DINB_RNO_0[12]           OR3         Y               Out     0.751     13.513      -         
RAM_DINB_n_iv_0_0_1[12]                             Net         -               -       0.322     -           1         
apb3_interface_0.rsa_0.RAM_DINB_RNO[12]             AO1         C               In      -         13.834      -         
apb3_interface_0.rsa_0.RAM_DINB_RNO[12]             AO1         Y               Out     0.633     14.467      -         
RAM_DINB_n[12]                                      Net         -               -       0.322     -           1         
apb3_interface_0.rsa_0.RAM_DINB[12]                 DFN1E1      D               In      -         14.788      -         
========================================================================================================================
Total path delay (propagation time + setup) of 15.362 is 6.243(40.6%) logic and 9.119(59.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      14.788
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -5.362

    Number of logic level(s):                9
    Starting point:                          lockNET_SF_MSS_0.MSS_ADLIB_INST / MSSPADDR[2]
    Ending point:                            apb3_interface_0.rsa_0.RAM_DINB[3] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock [rising] on pin CLK

Instance / Net                                                    Pin             Pin               Arrival     No. of    
Name                                                  Type        Name            Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
lockNET_SF_MSS_0.MSS_ADLIB_INST                       MSS_APB     MSSPADDR[2]     Out     0.000     0.000       -         
CoreAPB3_0_APBmslave0_PADDR[2]                        Net         -               -       1.776     -           11        
apb3_interface_0.rsa_0.bit_switch_n6_1                NOR2B       B               In      -         1.776       -         
apb3_interface_0.rsa_0.bit_switch_n6_1                NOR2B       Y               Out     0.627     2.404       -         
bit_switch_n6_1                                       Net         -               -       0.386     -           2         
apb3_interface_0.rsa_0.un1_bus_addr_3_2               NOR2A       A               In      -         2.789       -         
apb3_interface_0.rsa_0.un1_bus_addr_3_2               NOR2A       Y               Out     0.627     3.417       -         
un1_bus_addr_3_2                                      Net         -               -       0.322     -           1         
apb3_interface_0.rsa_0.un1_bus_addr_3                 NOR3C       C               In      -         3.738       -         
apb3_interface_0.rsa_0.un1_bus_addr_3                 NOR3C       Y               Out     0.641     4.380       -         
un1_bus_addr_3                                        Net         -               -       0.322     -           1         
apb3_interface_0.rsa_0.un1_bus_addr_4                 OR3         C               In      -         4.701       -         
apb3_interface_0.rsa_0.un1_bus_addr_4                 OR3         Y               Out     0.751     5.452       -         
un1_bus_addr_4                                        Net         -               -       1.184     -           4         
apb3_interface_0.rsa_0.bit_switch_RNIED932            NOR3C       B               In      -         6.636       -         
apb3_interface_0.rsa_0.bit_switch_RNIED932            NOR3C       Y               Out     0.607     7.242       -         
RAM_ADDRA_n_0_sqmuxa                                  Net         -               -       1.994     -           12        
apb3_interface_0.rsa_0.rsa_encrypt_0_0_RNI9DC33_2     OA1A        C               In      -         9.236       -         
apb3_interface_0.rsa_0.rsa_encrypt_0_0_RNI9DC33_2     OA1A        Y               Out     0.405     9.640       -         
RAM_DINB_n_1_sqmuxa_0                                 Net         -               -       2.172     -           16        
apb3_interface_0.rsa_0.RAM_DINB_RNO_3[3]              NOR2B       B               In      -         11.813      -         
apb3_interface_0.rsa_0.RAM_DINB_RNO_3[3]              NOR2B       Y               Out     0.627     12.440      -         
N_2337                                                Net         -               -       0.322     -           1         
apb3_interface_0.rsa_0.RAM_DINB_RNO_0[3]              OR3         C               In      -         12.762      -         
apb3_interface_0.rsa_0.RAM_DINB_RNO_0[3]              OR3         Y               Out     0.751     13.513      -         
RAM_DINB_n_iv_0_1[3]                                  Net         -               -       0.322     -           1         
apb3_interface_0.rsa_0.RAM_DINB_RNO[3]                AO1         C               In      -         13.834      -         
apb3_interface_0.rsa_0.RAM_DINB_RNO[3]                AO1         Y               Out     0.633     14.467      -         
RAM_DINB_n[3]                                         Net         -               -       0.322     -           1         
apb3_interface_0.rsa_0.RAM_DINB[3]                    DFN1E1      D               In      -         14.788      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 15.362 is 6.243(40.6%) logic and 9.119(59.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:10s; Memory used current: 171MB peak: 178MB)


Finished timing report (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:10s; Memory used current: 171MB peak: 178MB)

--------------------------------------------------------------------------------
Target Part: A2F200M3F_FBGA484_STD
<a name=cellReport21></a>Report for cell lockNET_SF.verilog</a>
  Core Cell usage:
              cell count     area count*area
              AND2    30      1.0       30.0
             AND2A    10      1.0       10.0
              AND3   107      1.0      107.0
             AND3A     1      1.0        1.0
               AO1   395      1.0      395.0
              AO1A    25      1.0       25.0
              AO1B    11      1.0       11.0
              AO1C    95      1.0       95.0
              AO1D    55      1.0       55.0
              AOI1     9      1.0        9.0
             AOI1A    19      1.0       19.0
             AOI1B     3      1.0        3.0
               AX1     6      1.0        6.0
              AX1A     1      1.0        1.0
              AX1B     3      1.0        3.0
              AX1C     3      1.0        3.0
              AX1D    21      1.0       21.0
              AX1E     1      1.0        1.0
             AXOI1     1      1.0        1.0
            CLKINT     3      0.0        0.0
               GND    11      0.0        0.0
               INV     2      1.0        2.0
              MAJ3    16      1.0       16.0
            MSSINT     1      0.0        0.0
           MSS_APB     1      0.0        0.0
           MSS_CCC     1      0.0        0.0
               MX2   475      1.0      475.0
              MX2A   134      1.0      134.0
              MX2B     3      1.0        3.0
              NOR2    66      1.0       66.0
             NOR2A   250      1.0      250.0
             NOR2B   962      1.0      962.0
              NOR3    30      1.0       30.0
             NOR3A    39      1.0       39.0
             NOR3B    48      1.0       48.0
             NOR3C    80      1.0       80.0
               OA1    53      1.0       53.0
              OA1A    37      1.0       37.0
              OA1C    10      1.0       10.0
              OAI1     3      1.0        3.0
               OR2    98      1.0       98.0
              OR2A   120      1.0      120.0
              OR2B    66      1.0       66.0
               OR3   139      1.0      139.0
              OR3A    14      1.0       14.0
              OR3B     5      1.0        5.0
              OR3C     3      1.0        3.0
             RCOSC     1      0.0        0.0
               VCC    11      0.0        0.0
               XA1    11      1.0       11.0
              XA1A    17      1.0       17.0
              XA1B     4      1.0        4.0
              XA1C     9      1.0        9.0
             XAI1A     1      1.0        1.0
             XNOR2   212      1.0      212.0
              XOR2    35      1.0       35.0
              XOR3    41      1.0       41.0


              DFN1   402      1.0      402.0
            DFN1E1   168      1.0      168.0
              DLN0    64      1.0       64.0
            DLN0C0     3      1.0        3.0
          DLN1P1C1     3      2.0        6.0
            RAM4K9     4      0.0        0.0
                   -----          ----------
             TOTAL  4452              4422.0


  IO Cell usage:
              cell count
         BIBUF_MSS     3
   BIBUF_OPEND_MSS     2
         INBUF_MSS     6
            OUTBUF     3
        OUTBUF_MSS     3
           TRIBUFF     2
       TRIBUFF_MSS     1
                   -----
             TOTAL    20


Core Cells         : 4422 of 4608 (96%)
IO Cells           : 20

  RAM/ROM Usage Summary
Block Rams : 4 of 8 (50%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:10s; Memory used current: 35MB peak: 178MB)

Process took 0h:00m:16s realtime, 0h:00m:10s cputime
# Wed Dec 06 10:21:08 2017

###########################################################]

</pre></samp></body></html>
