
AlarmClock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aa88  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001af8c  0800ac48  0800ac48  0000bc48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08025bd4  08025bd4  00027080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08025bd4  08025bd4  00026bd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08025bdc  08025bdc  00027080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08025bdc  08025bdc  00026bdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08025be0  08025be0  00026be0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  08025be4  00027000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e40  20000080  08025c64  00027080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000ec0  08025c64  00027ec0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00027080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022de9  00000000  00000000  000270b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004310  00000000  00000000  00049e99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001cd0  00000000  00000000  0004e1b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001682  00000000  00000000  0004fe80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002daa2  00000000  00000000  00051502  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024d80  00000000  00000000  0007efa4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011fa9d  00000000  00000000  000a3d24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001c37c1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008060  00000000  00000000  001c3804  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  001cb864  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000080 	.word	0x20000080
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800ac30 	.word	0x0800ac30

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000084 	.word	0x20000084
 80001fc:	0800ac30 	.word	0x0800ac30

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <HTS221_H_Init>:
  */
/**
  * @brief  Set HTS221 humidity sensor Initialization.
  */
void HTS221_H_Init(uint16_t DeviceAddr)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b084      	sub	sp, #16
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	4603      	mov	r3, r0
 80005e4:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 80005e6:	88fb      	ldrh	r3, [r7, #6]
 80005e8:	b2db      	uxtb	r3, r3
 80005ea:	2120      	movs	r1, #32
 80005ec:	4618      	mov	r0, r3
 80005ee:	f001 faa1 	bl	8001b34 <SENSOR_IO_Read>
 80005f2:	4603      	mov	r3, r0
 80005f4:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 80005f6:	7bfb      	ldrb	r3, [r7, #15]
 80005f8:	f023 0304 	bic.w	r3, r3, #4
 80005fc:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 80005fe:	7bfb      	ldrb	r3, [r7, #15]
 8000600:	f043 0304 	orr.w	r3, r3, #4
 8000604:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 8000606:	7bfb      	ldrb	r3, [r7, #15]
 8000608:	f023 0303 	bic.w	r3, r3, #3
 800060c:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 800060e:	7bfb      	ldrb	r3, [r7, #15]
 8000610:	f043 0301 	orr.w	r3, r3, #1
 8000614:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8000616:	7bfb      	ldrb	r3, [r7, #15]
 8000618:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800061c:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 800061e:	88fb      	ldrh	r3, [r7, #6]
 8000620:	b2db      	uxtb	r3, r3
 8000622:	7bfa      	ldrb	r2, [r7, #15]
 8000624:	2120      	movs	r1, #32
 8000626:	4618      	mov	r0, r3
 8000628:	f001 fa6a 	bl	8001b00 <SENSOR_IO_Write>
}
 800062c:	bf00      	nop
 800062e:	3710      	adds	r7, #16
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}

08000634 <HTS221_H_ReadID>:
/**
  * @brief  Read HTS221 ID.
  * @retval ID 
  */
uint8_t HTS221_H_ReadID(uint16_t DeviceAddr)
{  
 8000634:	b580      	push	{r7, lr}
 8000636:	b084      	sub	sp, #16
 8000638:	af00      	add	r7, sp, #0
 800063a:	4603      	mov	r3, r0
 800063c:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 800063e:	2300      	movs	r3, #0
 8000640:	73fb      	strb	r3, [r7, #15]
 
  /* IO interface initialization */
  SENSOR_IO_Init(); 
 8000642:	f001 fa53 	bl	8001aec <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, HTS221_WHO_AM_I_REG);
 8000646:	88fb      	ldrh	r3, [r7, #6]
 8000648:	b2db      	uxtb	r3, r3
 800064a:	210f      	movs	r1, #15
 800064c:	4618      	mov	r0, r3
 800064e:	f001 fa71 	bl	8001b34 <SENSOR_IO_Read>
 8000652:	4603      	mov	r3, r0
 8000654:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 8000656:	7bfb      	ldrb	r3, [r7, #15]
}
 8000658:	4618      	mov	r0, r3
 800065a:	3710      	adds	r7, #16
 800065c:	46bd      	mov	sp, r7
 800065e:	bd80      	pop	{r7, pc}

08000660 <HTS221_H_ReadHumidity>:
/**
  * @brief  Read humidity value of HTS221
  * @retval humidity value;
  */
float HTS221_H_ReadHumidity(uint16_t DeviceAddr)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b088      	sub	sp, #32
 8000664:	af00      	add	r7, sp, #0
 8000666:	4603      	mov	r3, r0
 8000668:	80fb      	strh	r3, [r7, #6]
  int16_t H0_T0_out, H1_T0_out, H_T_out;
  int16_t H0_rh, H1_rh;
  uint8_t buffer[2];
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_RH_X2 | 0x80), buffer, 2);
 800066a:	88fb      	ldrh	r3, [r7, #6]
 800066c:	b2d8      	uxtb	r0, r3
 800066e:	f107 020c 	add.w	r2, r7, #12
 8000672:	2302      	movs	r3, #2
 8000674:	21b0      	movs	r1, #176	@ 0xb0
 8000676:	f001 fa7b 	bl	8001b70 <SENSOR_IO_ReadMultiple>

  H0_rh = buffer[0] >> 1;
 800067a:	7b3b      	ldrb	r3, [r7, #12]
 800067c:	085b      	lsrs	r3, r3, #1
 800067e:	b2db      	uxtb	r3, r3
 8000680:	83fb      	strh	r3, [r7, #30]
  H1_rh = buffer[1] >> 1;
 8000682:	7b7b      	ldrb	r3, [r7, #13]
 8000684:	085b      	lsrs	r3, r3, #1
 8000686:	b2db      	uxtb	r3, r3
 8000688:	83bb      	strh	r3, [r7, #28]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_T0_OUT_L | 0x80), buffer, 2);
 800068a:	88fb      	ldrh	r3, [r7, #6]
 800068c:	b2d8      	uxtb	r0, r3
 800068e:	f107 020c 	add.w	r2, r7, #12
 8000692:	2302      	movs	r3, #2
 8000694:	21b6      	movs	r1, #182	@ 0xb6
 8000696:	f001 fa6b 	bl	8001b70 <SENSOR_IO_ReadMultiple>

  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800069a:	7b7b      	ldrb	r3, [r7, #13]
 800069c:	b21b      	sxth	r3, r3
 800069e:	021b      	lsls	r3, r3, #8
 80006a0:	b21a      	sxth	r2, r3
 80006a2:	7b3b      	ldrb	r3, [r7, #12]
 80006a4:	b21b      	sxth	r3, r3
 80006a6:	4313      	orrs	r3, r2
 80006a8:	837b      	strh	r3, [r7, #26]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H1_T0_OUT_L | 0x80), buffer, 2);
 80006aa:	88fb      	ldrh	r3, [r7, #6]
 80006ac:	b2d8      	uxtb	r0, r3
 80006ae:	f107 020c 	add.w	r2, r7, #12
 80006b2:	2302      	movs	r3, #2
 80006b4:	21ba      	movs	r1, #186	@ 0xba
 80006b6:	f001 fa5b 	bl	8001b70 <SENSOR_IO_ReadMultiple>

  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80006ba:	7b7b      	ldrb	r3, [r7, #13]
 80006bc:	b21b      	sxth	r3, r3
 80006be:	021b      	lsls	r3, r3, #8
 80006c0:	b21a      	sxth	r2, r3
 80006c2:	7b3b      	ldrb	r3, [r7, #12]
 80006c4:	b21b      	sxth	r3, r3
 80006c6:	4313      	orrs	r3, r2
 80006c8:	833b      	strh	r3, [r7, #24]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_HR_OUT_L_REG | 0x80), buffer, 2);
 80006ca:	88fb      	ldrh	r3, [r7, #6]
 80006cc:	b2d8      	uxtb	r0, r3
 80006ce:	f107 020c 	add.w	r2, r7, #12
 80006d2:	2302      	movs	r3, #2
 80006d4:	21a8      	movs	r1, #168	@ 0xa8
 80006d6:	f001 fa4b 	bl	8001b70 <SENSOR_IO_ReadMultiple>

  H_T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80006da:	7b7b      	ldrb	r3, [r7, #13]
 80006dc:	b21b      	sxth	r3, r3
 80006de:	021b      	lsls	r3, r3, #8
 80006e0:	b21a      	sxth	r2, r3
 80006e2:	7b3b      	ldrb	r3, [r7, #12]
 80006e4:	b21b      	sxth	r3, r3
 80006e6:	4313      	orrs	r3, r2
 80006e8:	82fb      	strh	r3, [r7, #22]

  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 80006ea:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80006ee:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80006f2:	1ad3      	subs	r3, r2, r3
 80006f4:	ee07 3a90 	vmov	s15, r3
 80006f8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80006fc:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8000700:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000704:	1ad3      	subs	r3, r2, r3
 8000706:	ee07 3a90 	vmov	s15, r3
 800070a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800070e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8000712:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8000716:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800071a:	1ad3      	subs	r3, r2, r3
 800071c:	ee07 3a90 	vmov	s15, r3
 8000720:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000724:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000728:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800072c:	ee07 3a90 	vmov	s15, r3
 8000730:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000734:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000738:	edc7 7a04 	vstr	s15, [r7, #16]
  tmp_f *= 10.0f;
 800073c:	edd7 7a04 	vldr	s15, [r7, #16]
 8000740:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8000744:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000748:	edc7 7a04 	vstr	s15, [r7, #16]

  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
        : ( tmp_f <    0.0f ) ?    0.0f
 800074c:	edd7 7a04 	vldr	s15, [r7, #16]
 8000750:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8000794 <HTS221_H_ReadHumidity+0x134>
 8000754:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000758:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800075c:	dd01      	ble.n	8000762 <HTS221_H_ReadHumidity+0x102>
 800075e:	4b0e      	ldr	r3, [pc, #56]	@ (8000798 <HTS221_H_ReadHumidity+0x138>)
 8000760:	e00a      	b.n	8000778 <HTS221_H_ReadHumidity+0x118>
        : tmp_f;
 8000762:	edd7 7a04 	vldr	s15, [r7, #16]
 8000766:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800076a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800076e:	d502      	bpl.n	8000776 <HTS221_H_ReadHumidity+0x116>
 8000770:	f04f 0300 	mov.w	r3, #0
 8000774:	e000      	b.n	8000778 <HTS221_H_ReadHumidity+0x118>
 8000776:	693b      	ldr	r3, [r7, #16]
  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
 8000778:	613b      	str	r3, [r7, #16]

  return (tmp_f / 10.0f);
 800077a:	edd7 7a04 	vldr	s15, [r7, #16]
 800077e:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8000782:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000786:	eef0 7a66 	vmov.f32	s15, s13
}
 800078a:	eeb0 0a67 	vmov.f32	s0, s15
 800078e:	3720      	adds	r7, #32
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	447a0000 	.word	0x447a0000
 8000798:	447a0000 	.word	0x447a0000

0800079c <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 800079c:	b580      	push	{r7, lr}
 800079e:	b084      	sub	sp, #16
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	4603      	mov	r3, r0
 80007a4:	6039      	str	r1, [r7, #0]
 80007a6:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 80007a8:	88fb      	ldrh	r3, [r7, #6]
 80007aa:	b2db      	uxtb	r3, r3
 80007ac:	2120      	movs	r1, #32
 80007ae:	4618      	mov	r0, r3
 80007b0:	f001 f9c0 	bl	8001b34 <SENSOR_IO_Read>
 80007b4:	4603      	mov	r3, r0
 80007b6:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 80007b8:	7bfb      	ldrb	r3, [r7, #15]
 80007ba:	f023 0304 	bic.w	r3, r3, #4
 80007be:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 80007c0:	7bfb      	ldrb	r3, [r7, #15]
 80007c2:	f043 0304 	orr.w	r3, r3, #4
 80007c6:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 80007c8:	7bfb      	ldrb	r3, [r7, #15]
 80007ca:	f023 0303 	bic.w	r3, r3, #3
 80007ce:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 80007d0:	7bfb      	ldrb	r3, [r7, #15]
 80007d2:	f043 0301 	orr.w	r3, r3, #1
 80007d6:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 80007d8:	7bfb      	ldrb	r3, [r7, #15]
 80007da:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80007de:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 80007e0:	88fb      	ldrh	r3, [r7, #6]
 80007e2:	b2db      	uxtb	r3, r3
 80007e4:	7bfa      	ldrb	r2, [r7, #15]
 80007e6:	2120      	movs	r1, #32
 80007e8:	4618      	mov	r0, r3
 80007ea:	f001 f989 	bl	8001b00 <SENSOR_IO_Write>
}
 80007ee:	bf00      	nop
 80007f0:	3710      	adds	r7, #16
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}

080007f6 <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 80007f6:	b580      	push	{r7, lr}
 80007f8:	b088      	sub	sp, #32
 80007fa:	af00      	add	r7, sp, #0
 80007fc:	4603      	mov	r3, r0
 80007fe:	80fb      	strh	r3, [r7, #6]
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 8000800:	88fb      	ldrh	r3, [r7, #6]
 8000802:	b2d8      	uxtb	r0, r3
 8000804:	f107 0208 	add.w	r2, r7, #8
 8000808:	2302      	movs	r3, #2
 800080a:	21b2      	movs	r1, #178	@ 0xb2
 800080c:	f001 f9b0 	bl	8001b70 <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 8000810:	88fb      	ldrh	r3, [r7, #6]
 8000812:	b2db      	uxtb	r3, r3
 8000814:	2135      	movs	r1, #53	@ 0x35
 8000816:	4618      	mov	r0, r3
 8000818:	f001 f98c 	bl	8001b34 <SENSOR_IO_Read>
 800081c:	4603      	mov	r3, r0
 800081e:	77fb      	strb	r3, [r7, #31]

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 8000820:	7ffb      	ldrb	r3, [r7, #31]
 8000822:	b21b      	sxth	r3, r3
 8000824:	021b      	lsls	r3, r3, #8
 8000826:	b21b      	sxth	r3, r3
 8000828:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800082c:	b21a      	sxth	r2, r3
 800082e:	7a3b      	ldrb	r3, [r7, #8]
 8000830:	b21b      	sxth	r3, r3
 8000832:	4313      	orrs	r3, r2
 8000834:	83bb      	strh	r3, [r7, #28]
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 8000836:	7ffb      	ldrb	r3, [r7, #31]
 8000838:	b21b      	sxth	r3, r3
 800083a:	019b      	lsls	r3, r3, #6
 800083c:	b21b      	sxth	r3, r3
 800083e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8000842:	b21a      	sxth	r2, r3
 8000844:	7a7b      	ldrb	r3, [r7, #9]
 8000846:	b21b      	sxth	r3, r3
 8000848:	4313      	orrs	r3, r2
 800084a:	837b      	strh	r3, [r7, #26]
  T0_degC = T0_degC_x8_u16 >> 3;
 800084c:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8000850:	10db      	asrs	r3, r3, #3
 8000852:	833b      	strh	r3, [r7, #24]
  T1_degC = T1_degC_x8_u16 >> 3;
 8000854:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000858:	10db      	asrs	r3, r3, #3
 800085a:	82fb      	strh	r3, [r7, #22]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 800085c:	88fb      	ldrh	r3, [r7, #6]
 800085e:	b2d8      	uxtb	r0, r3
 8000860:	f107 0208 	add.w	r2, r7, #8
 8000864:	2304      	movs	r3, #4
 8000866:	21bc      	movs	r1, #188	@ 0xbc
 8000868:	f001 f982 	bl	8001b70 <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800086c:	7a7b      	ldrb	r3, [r7, #9]
 800086e:	b21b      	sxth	r3, r3
 8000870:	021b      	lsls	r3, r3, #8
 8000872:	b21a      	sxth	r2, r3
 8000874:	7a3b      	ldrb	r3, [r7, #8]
 8000876:	b21b      	sxth	r3, r3
 8000878:	4313      	orrs	r3, r2
 800087a:	82bb      	strh	r3, [r7, #20]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 800087c:	7afb      	ldrb	r3, [r7, #11]
 800087e:	b21b      	sxth	r3, r3
 8000880:	021b      	lsls	r3, r3, #8
 8000882:	b21a      	sxth	r2, r3
 8000884:	7abb      	ldrb	r3, [r7, #10]
 8000886:	b21b      	sxth	r3, r3
 8000888:	4313      	orrs	r3, r2
 800088a:	827b      	strh	r3, [r7, #18]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 800088c:	88fb      	ldrh	r3, [r7, #6]
 800088e:	b2d8      	uxtb	r0, r3
 8000890:	f107 0208 	add.w	r2, r7, #8
 8000894:	2302      	movs	r3, #2
 8000896:	21aa      	movs	r1, #170	@ 0xaa
 8000898:	f001 f96a 	bl	8001b70 <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800089c:	7a7b      	ldrb	r3, [r7, #9]
 800089e:	b21b      	sxth	r3, r3
 80008a0:	021b      	lsls	r3, r3, #8
 80008a2:	b21a      	sxth	r2, r3
 80008a4:	7a3b      	ldrb	r3, [r7, #8]
 80008a6:	b21b      	sxth	r3, r3
 80008a8:	4313      	orrs	r3, r2
 80008aa:	823b      	strh	r3, [r7, #16]

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 80008ac:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80008b0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80008b4:	1ad3      	subs	r3, r2, r3
 80008b6:	ee07 3a90 	vmov	s15, r3
 80008ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80008be:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80008c2:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80008c6:	1ad3      	subs	r3, r2, r3
 80008c8:	ee07 3a90 	vmov	s15, r3
 80008cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80008d0:	ee67 6a27 	vmul.f32	s13, s14, s15
 80008d4:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80008d8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80008dc:	1ad3      	subs	r3, r2, r3
 80008de:	ee07 3a90 	vmov	s15, r3
 80008e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80008e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80008ea:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80008ee:	ee07 3a90 	vmov	s15, r3
 80008f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80008f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80008fa:	edc7 7a03 	vstr	s15, [r7, #12]

  return tmp_f;
 80008fe:	68fb      	ldr	r3, [r7, #12]
 8000900:	ee07 3a90 	vmov	s15, r3
}
 8000904:	eeb0 0a67 	vmov.f32	s0, s15
 8000908:	3720      	adds	r7, #32
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}
	...

08000910 <Audio_Init>:
static uint8_t buffer[BUFFER_SIZE];
static uint8_t playing = 0;
static uint32_t buf_idx = 0;
static uint32_t buf_size = 0;

void Audio_Init(void) {
 8000910:	b580      	push	{r7, lr}
 8000912:	af00      	add	r7, sp, #0
    // Initialize QSPI
    BSP_QSPI_Init();
 8000914:	f001 f978 	bl	8001c08 <BSP_QSPI_Init>
    
    // Start DAC
    HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8000918:	2100      	movs	r1, #0
 800091a:	4802      	ldr	r0, [pc, #8]	@ (8000924 <Audio_Init+0x14>)
 800091c:	f002 fb69 	bl	8002ff2 <HAL_DAC_Start>
    
    // Configure timer for 8kHz sample rate
    // 80MHz / (10 * 1000) = 8000 Hz
//    __HAL_TIM_SET_PRESCALER(&htim6, 9);
//    __HAL_TIM_SET_AUTORELOAD(&htim6, 999);
}
 8000920:	bf00      	nop
 8000922:	bd80      	pop	{r7, pc}
 8000924:	200008b0 	.word	0x200008b0

08000928 <Audio_Store>:

void Audio_Store(const uint8_t* data, uint32_t size) {
 8000928:	b580      	push	{r7, lr}
 800092a:	b086      	sub	sp, #24
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
 8000930:	6039      	str	r1, [r7, #0]
    audio_size = size;
 8000932:	4a1c      	ldr	r2, [pc, #112]	@ (80009a4 <Audio_Store+0x7c>)
 8000934:	683b      	ldr	r3, [r7, #0]
 8000936:	6013      	str	r3, [r2, #0]
    
    // Erase enough 64KB blocks
    uint32_t blocks = (size + 0xFFFF) / 0x10000;
 8000938:	683b      	ldr	r3, [r7, #0]
 800093a:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 800093e:	33ff      	adds	r3, #255	@ 0xff
 8000940:	0c1b      	lsrs	r3, r3, #16
 8000942:	60fb      	str	r3, [r7, #12]
    for (uint32_t i = 0; i < blocks; i++) {
 8000944:	2300      	movs	r3, #0
 8000946:	617b      	str	r3, [r7, #20]
 8000948:	e007      	b.n	800095a <Audio_Store+0x32>
        BSP_QSPI_Erase_Block(QSPI_ADDR + (i * 0x10000));
 800094a:	697b      	ldr	r3, [r7, #20]
 800094c:	041b      	lsls	r3, r3, #16
 800094e:	4618      	mov	r0, r3
 8000950:	f001 fab0 	bl	8001eb4 <BSP_QSPI_Erase_Block>
    for (uint32_t i = 0; i < blocks; i++) {
 8000954:	697b      	ldr	r3, [r7, #20]
 8000956:	3301      	adds	r3, #1
 8000958:	617b      	str	r3, [r7, #20]
 800095a:	697a      	ldr	r2, [r7, #20]
 800095c:	68fb      	ldr	r3, [r7, #12]
 800095e:	429a      	cmp	r2, r3
 8000960:	d3f3      	bcc.n	800094a <Audio_Store+0x22>
    }
    
    // Write data in 256-byte chunks
    uint32_t offset = 0;
 8000962:	2300      	movs	r3, #0
 8000964:	613b      	str	r3, [r7, #16]
    while (offset < size) {
 8000966:	e014      	b.n	8000992 <Audio_Store+0x6a>
        uint32_t chunk = (size - offset > 256) ? 256 : (size - offset);
 8000968:	683a      	ldr	r2, [r7, #0]
 800096a:	693b      	ldr	r3, [r7, #16]
 800096c:	1ad3      	subs	r3, r2, r3
 800096e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000972:	bf28      	it	cs
 8000974:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8000978:	60bb      	str	r3, [r7, #8]
        BSP_QSPI_Write((uint8_t*)(data + offset), QSPI_ADDR + offset, chunk);
 800097a:	687a      	ldr	r2, [r7, #4]
 800097c:	693b      	ldr	r3, [r7, #16]
 800097e:	4413      	add	r3, r2
 8000980:	68ba      	ldr	r2, [r7, #8]
 8000982:	6939      	ldr	r1, [r7, #16]
 8000984:	4618      	mov	r0, r3
 8000986:	f001 fa0f 	bl	8001da8 <BSP_QSPI_Write>
        offset += chunk;
 800098a:	693a      	ldr	r2, [r7, #16]
 800098c:	68bb      	ldr	r3, [r7, #8]
 800098e:	4413      	add	r3, r2
 8000990:	613b      	str	r3, [r7, #16]
    while (offset < size) {
 8000992:	693a      	ldr	r2, [r7, #16]
 8000994:	683b      	ldr	r3, [r7, #0]
 8000996:	429a      	cmp	r2, r3
 8000998:	d3e6      	bcc.n	8000968 <Audio_Store+0x40>
    }
}
 800099a:	bf00      	nop
 800099c:	bf00      	nop
 800099e:	3718      	adds	r7, #24
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bd80      	pop	{r7, pc}
 80009a4:	2000009c 	.word	0x2000009c

080009a8 <Audio_Play>:

void Audio_Play(void) {
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0
    if (audio_size == 0) return;
 80009ac:	4b0a      	ldr	r3, [pc, #40]	@ (80009d8 <Audio_Play+0x30>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d00f      	beq.n	80009d4 <Audio_Play+0x2c>
    
    // Reset playback
    current_pos = 0;
 80009b4:	4b09      	ldr	r3, [pc, #36]	@ (80009dc <Audio_Play+0x34>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	601a      	str	r2, [r3, #0]
    buf_idx = 0;
 80009ba:	4b09      	ldr	r3, [pc, #36]	@ (80009e0 <Audio_Play+0x38>)
 80009bc:	2200      	movs	r2, #0
 80009be:	601a      	str	r2, [r3, #0]
    buf_size = 0;
 80009c0:	4b08      	ldr	r3, [pc, #32]	@ (80009e4 <Audio_Play+0x3c>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	601a      	str	r2, [r3, #0]
    playing = 1;
 80009c6:	4b08      	ldr	r3, [pc, #32]	@ (80009e8 <Audio_Play+0x40>)
 80009c8:	2201      	movs	r2, #1
 80009ca:	701a      	strb	r2, [r3, #0]
    
    // Start timer
    HAL_TIM_Base_Start_IT(&htim6);
 80009cc:	4807      	ldr	r0, [pc, #28]	@ (80009ec <Audio_Play+0x44>)
 80009ce:	f006 ff51 	bl	8007874 <HAL_TIM_Base_Start_IT>
 80009d2:	e000      	b.n	80009d6 <Audio_Play+0x2e>
    if (audio_size == 0) return;
 80009d4:	bf00      	nop
}
 80009d6:	bd80      	pop	{r7, pc}
 80009d8:	2000009c 	.word	0x2000009c
 80009dc:	200000a0 	.word	0x200000a0
 80009e0:	200008a8 	.word	0x200008a8
 80009e4:	200008ac 	.word	0x200008ac
 80009e8:	200008a4 	.word	0x200008a4
 80009ec:	200009c4 	.word	0x200009c4

080009f0 <Audio_Stop>:

void Audio_Stop(void) {
 80009f0:	b580      	push	{r7, lr}
 80009f2:	af00      	add	r7, sp, #0
    playing = 0;
 80009f4:	4b07      	ldr	r3, [pc, #28]	@ (8000a14 <Audio_Stop+0x24>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_Stop_IT(&htim6);
 80009fa:	4807      	ldr	r0, [pc, #28]	@ (8000a18 <Audio_Stop+0x28>)
 80009fc:	f006 ffaa 	bl	8007954 <HAL_TIM_Base_Stop_IT>
    
    // Center DAC output
    HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 2048);
 8000a00:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000a04:	2200      	movs	r2, #0
 8000a06:	2100      	movs	r1, #0
 8000a08:	4804      	ldr	r0, [pc, #16]	@ (8000a1c <Audio_Stop+0x2c>)
 8000a0a:	f002 fb9e 	bl	800314a <HAL_DAC_SetValue>
}
 8000a0e:	bf00      	nop
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	200008a4 	.word	0x200008a4
 8000a18:	200009c4 	.word	0x200009c4
 8000a1c:	200008b0 	.word	0x200008b0

08000a20 <Audio_TimerCallback>:

void Audio_TimerCallback(void) {
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b084      	sub	sp, #16
 8000a24:	af00      	add	r7, sp, #0
    if (!playing) return;
 8000a26:	4b32      	ldr	r3, [pc, #200]	@ (8000af0 <Audio_TimerCallback+0xd0>)
 8000a28:	781b      	ldrb	r3, [r3, #0]
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d05b      	beq.n	8000ae6 <Audio_TimerCallback+0xc6>
    
    // Refill buffer when empty
    if (buf_idx >= buf_size) {
 8000a2e:	4b31      	ldr	r3, [pc, #196]	@ (8000af4 <Audio_TimerCallback+0xd4>)
 8000a30:	681a      	ldr	r2, [r3, #0]
 8000a32:	4b31      	ldr	r3, [pc, #196]	@ (8000af8 <Audio_TimerCallback+0xd8>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	429a      	cmp	r2, r3
 8000a38:	d325      	bcc.n	8000a86 <Audio_TimerCallback+0x66>
        uint32_t remaining = audio_size - current_pos;
 8000a3a:	4b30      	ldr	r3, [pc, #192]	@ (8000afc <Audio_TimerCallback+0xdc>)
 8000a3c:	681a      	ldr	r2, [r3, #0]
 8000a3e:	4b30      	ldr	r3, [pc, #192]	@ (8000b00 <Audio_TimerCallback+0xe0>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	1ad3      	subs	r3, r2, r3
 8000a44:	60bb      	str	r3, [r7, #8]
        
        // End of audio?
        if (remaining == 0) {
 8000a46:	68bb      	ldr	r3, [r7, #8]
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d102      	bne.n	8000a52 <Audio_TimerCallback+0x32>
            Audio_Stop();
 8000a4c:	f7ff ffd0 	bl	80009f0 <Audio_Stop>
            return;
 8000a50:	e04a      	b.n	8000ae8 <Audio_TimerCallback+0xc8>
        }
        
        // Read next chunk from QSPI
        buf_size = (remaining > BUFFER_SIZE) ? BUFFER_SIZE : remaining;
 8000a52:	68bb      	ldr	r3, [r7, #8]
 8000a54:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000a58:	bf28      	it	cs
 8000a5a:	f44f 6300 	movcs.w	r3, #2048	@ 0x800
 8000a5e:	4a26      	ldr	r2, [pc, #152]	@ (8000af8 <Audio_TimerCallback+0xd8>)
 8000a60:	6013      	str	r3, [r2, #0]
        BSP_QSPI_Read(buffer, QSPI_ADDR + current_pos, buf_size);
 8000a62:	4b27      	ldr	r3, [pc, #156]	@ (8000b00 <Audio_TimerCallback+0xe0>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	4a24      	ldr	r2, [pc, #144]	@ (8000af8 <Audio_TimerCallback+0xd8>)
 8000a68:	6812      	ldr	r2, [r2, #0]
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	4825      	ldr	r0, [pc, #148]	@ (8000b04 <Audio_TimerCallback+0xe4>)
 8000a6e:	f001 f949 	bl	8001d04 <BSP_QSPI_Read>
        buf_idx = 0;
 8000a72:	4b20      	ldr	r3, [pc, #128]	@ (8000af4 <Audio_TimerCallback+0xd4>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	601a      	str	r2, [r3, #0]
        current_pos += buf_size;
 8000a78:	4b21      	ldr	r3, [pc, #132]	@ (8000b00 <Audio_TimerCallback+0xe0>)
 8000a7a:	681a      	ldr	r2, [r3, #0]
 8000a7c:	4b1e      	ldr	r3, [pc, #120]	@ (8000af8 <Audio_TimerCallback+0xd8>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	4413      	add	r3, r2
 8000a82:	4a1f      	ldr	r2, [pc, #124]	@ (8000b00 <Audio_TimerCallback+0xe0>)
 8000a84:	6013      	str	r3, [r2, #0]
    }
    
    // Get 16-bit sample (little-endian)
    int16_t sample = (int16_t)(buffer[buf_idx] | (buffer[buf_idx + 1] << 8));
 8000a86:	4b1b      	ldr	r3, [pc, #108]	@ (8000af4 <Audio_TimerCallback+0xd4>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	4a1e      	ldr	r2, [pc, #120]	@ (8000b04 <Audio_TimerCallback+0xe4>)
 8000a8c:	5cd3      	ldrb	r3, [r2, r3]
 8000a8e:	b21a      	sxth	r2, r3
 8000a90:	4b18      	ldr	r3, [pc, #96]	@ (8000af4 <Audio_TimerCallback+0xd4>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	3301      	adds	r3, #1
 8000a96:	491b      	ldr	r1, [pc, #108]	@ (8000b04 <Audio_TimerCallback+0xe4>)
 8000a98:	5ccb      	ldrb	r3, [r1, r3]
 8000a9a:	b21b      	sxth	r3, r3
 8000a9c:	021b      	lsls	r3, r3, #8
 8000a9e:	b21b      	sxth	r3, r3
 8000aa0:	4313      	orrs	r3, r2
 8000aa2:	80fb      	strh	r3, [r7, #6]

    // 4x amplification
    int32_t amplified = ((int32_t)sample * 4) + 32768;
 8000aa4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000aa8:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000aac:	009b      	lsls	r3, r3, #2
 8000aae:	60fb      	str	r3, [r7, #12]

    // Clip to prevent distortion
    if (amplified < 0) amplified = 0;
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	da01      	bge.n	8000aba <Audio_TimerCallback+0x9a>
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	60fb      	str	r3, [r7, #12]
    if (amplified > 65535) amplified = 65535;
 8000aba:	68fb      	ldr	r3, [r7, #12]
 8000abc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000ac0:	db02      	blt.n	8000ac8 <Audio_TimerCallback+0xa8>
 8000ac2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000ac6:	60fb      	str	r3, [r7, #12]

    uint16_t dac_val = (uint16_t)(amplified >> 4);
 8000ac8:	68fb      	ldr	r3, [r7, #12]
 8000aca:	111b      	asrs	r3, r3, #4
 8000acc:	80bb      	strh	r3, [r7, #4]
    HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dac_val);
 8000ace:	88bb      	ldrh	r3, [r7, #4]
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	2100      	movs	r1, #0
 8000ad4:	480c      	ldr	r0, [pc, #48]	@ (8000b08 <Audio_TimerCallback+0xe8>)
 8000ad6:	f002 fb38 	bl	800314a <HAL_DAC_SetValue>
    
    // Move to next sample
    buf_idx += 2;
 8000ada:	4b06      	ldr	r3, [pc, #24]	@ (8000af4 <Audio_TimerCallback+0xd4>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	3302      	adds	r3, #2
 8000ae0:	4a04      	ldr	r2, [pc, #16]	@ (8000af4 <Audio_TimerCallback+0xd4>)
 8000ae2:	6013      	str	r3, [r2, #0]
 8000ae4:	e000      	b.n	8000ae8 <Audio_TimerCallback+0xc8>
    if (!playing) return;
 8000ae6:	bf00      	nop
}
 8000ae8:	3710      	adds	r7, #16
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	200008a4 	.word	0x200008a4
 8000af4:	200008a8 	.word	0x200008a8
 8000af8:	200008ac 	.word	0x200008ac
 8000afc:	2000009c 	.word	0x2000009c
 8000b00:	200000a0 	.word	0x200000a0
 8000b04:	200000a4 	.word	0x200000a4
 8000b08:	200008b0 	.word	0x200008b0

08000b0c <HAL_GPIO_EXTI_Callback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b082      	sub	sp, #8
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	4603      	mov	r3, r0
 8000b14:	80fb      	strh	r3, [r7, #6]
	//button isr

	//waiting for alarm (1) -> configure (0)
	//snooze (2) -> configure (0)
	if (state == waitingForAlarm || state == snooze) {
 8000b16:	4b0f      	ldr	r3, [pc, #60]	@ (8000b54 <HAL_GPIO_EXTI_Callback+0x48>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	2b01      	cmp	r3, #1
 8000b1c:	d003      	beq.n	8000b26 <HAL_GPIO_EXTI_Callback+0x1a>
 8000b1e:	4b0d      	ldr	r3, [pc, #52]	@ (8000b54 <HAL_GPIO_EXTI_Callback+0x48>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	2b02      	cmp	r3, #2
 8000b24:	d105      	bne.n	8000b32 <HAL_GPIO_EXTI_Callback+0x26>
		state = config;
 8000b26:	4b0b      	ldr	r3, [pc, #44]	@ (8000b54 <HAL_GPIO_EXTI_Callback+0x48>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	601a      	str	r2, [r3, #0]
		stateChanged = 1;
 8000b2c:	4b0a      	ldr	r3, [pc, #40]	@ (8000b58 <HAL_GPIO_EXTI_Callback+0x4c>)
 8000b2e:	2201      	movs	r2, #1
 8000b30:	701a      	strb	r2, [r3, #0]
	}
	//if in display mode go to snooze
	if (state == display) {
 8000b32:	4b08      	ldr	r3, [pc, #32]	@ (8000b54 <HAL_GPIO_EXTI_Callback+0x48>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	2b03      	cmp	r3, #3
 8000b38:	d107      	bne.n	8000b4a <HAL_GPIO_EXTI_Callback+0x3e>
		state = snooze;
 8000b3a:	4b06      	ldr	r3, [pc, #24]	@ (8000b54 <HAL_GPIO_EXTI_Callback+0x48>)
 8000b3c:	2202      	movs	r2, #2
 8000b3e:	601a      	str	r2, [r3, #0]
		stateChanged = 1;
 8000b40:	4b05      	ldr	r3, [pc, #20]	@ (8000b58 <HAL_GPIO_EXTI_Callback+0x4c>)
 8000b42:	2201      	movs	r2, #1
 8000b44:	701a      	strb	r2, [r3, #0]
		Audio_Stop();
 8000b46:	f7ff ff53 	bl	80009f0 <Audio_Stop>
	}
}
 8000b4a:	bf00      	nop
 8000b4c:	3708      	adds	r7, #8
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	20000b40 	.word	0x20000b40
 8000b58:	20000c6d 	.word	0x20000c6d

08000b5c <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b082      	sub	sp, #8
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]

	if (htim == &htim6) {
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	4a1f      	ldr	r2, [pc, #124]	@ (8000be4 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000b68:	4293      	cmp	r3, r2
 8000b6a:	d102      	bne.n	8000b72 <HAL_TIM_PeriodElapsedCallback+0x16>
	    Audio_TimerCallback();
 8000b6c:	f7ff ff58 	bl	8000a20 <Audio_TimerCallback>
	} else if (htim == &htim16) {
		//end of snooze
		state = display;
		stateChanged = 1;
	}
}
 8000b70:	e033      	b.n	8000bda <HAL_TIM_PeriodElapsedCallback+0x7e>
	} else if (htim == &htim7) {
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	4a1c      	ldr	r2, [pc, #112]	@ (8000be8 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000b76:	4293      	cmp	r3, r2
 8000b78:	d125      	bne.n	8000bc6 <HAL_TIM_PeriodElapsedCallback+0x6a>
		if (state == display){
 8000b7a:	4b1c      	ldr	r3, [pc, #112]	@ (8000bec <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	2b03      	cmp	r3, #3
 8000b80:	d111      	bne.n	8000ba6 <HAL_TIM_PeriodElapsedCallback+0x4a>
			alarmDurationCounter++;
 8000b82:	4b1b      	ldr	r3, [pc, #108]	@ (8000bf0 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	3301      	adds	r3, #1
 8000b88:	4a19      	ldr	r2, [pc, #100]	@ (8000bf0 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8000b8a:	6013      	str	r3, [r2, #0]
			if (alarmDurationCounter >= 120) {
 8000b8c:	4b18      	ldr	r3, [pc, #96]	@ (8000bf0 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	2b77      	cmp	r3, #119	@ 0x77
 8000b92:	dd22      	ble.n	8000bda <HAL_TIM_PeriodElapsedCallback+0x7e>
				state = waitingForAlarm;
 8000b94:	4b15      	ldr	r3, [pc, #84]	@ (8000bec <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000b96:	2201      	movs	r2, #1
 8000b98:	601a      	str	r2, [r3, #0]
				Audio_Stop();
 8000b9a:	f7ff ff29 	bl	80009f0 <Audio_Stop>
				stateChanged = 1;
 8000b9e:	4b15      	ldr	r3, [pc, #84]	@ (8000bf4 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	701a      	strb	r2, [r3, #0]
}
 8000ba4:	e019      	b.n	8000bda <HAL_TIM_PeriodElapsedCallback+0x7e>
			snoozeCounter++;
 8000ba6:	4b14      	ldr	r3, [pc, #80]	@ (8000bf8 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	3301      	adds	r3, #1
 8000bac:	4a12      	ldr	r2, [pc, #72]	@ (8000bf8 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8000bae:	6013      	str	r3, [r2, #0]
			if (snoozeCounter >= 120){
 8000bb0:	4b11      	ldr	r3, [pc, #68]	@ (8000bf8 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	2b77      	cmp	r3, #119	@ 0x77
 8000bb6:	dd10      	ble.n	8000bda <HAL_TIM_PeriodElapsedCallback+0x7e>
				state = display;
 8000bb8:	4b0c      	ldr	r3, [pc, #48]	@ (8000bec <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000bba:	2203      	movs	r2, #3
 8000bbc:	601a      	str	r2, [r3, #0]
				stateChanged = 1;
 8000bbe:	4b0d      	ldr	r3, [pc, #52]	@ (8000bf4 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8000bc0:	2201      	movs	r2, #1
 8000bc2:	701a      	strb	r2, [r3, #0]
}
 8000bc4:	e009      	b.n	8000bda <HAL_TIM_PeriodElapsedCallback+0x7e>
	} else if (htim == &htim16) {
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	4a0c      	ldr	r2, [pc, #48]	@ (8000bfc <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8000bca:	4293      	cmp	r3, r2
 8000bcc:	d105      	bne.n	8000bda <HAL_TIM_PeriodElapsedCallback+0x7e>
		state = display;
 8000bce:	4b07      	ldr	r3, [pc, #28]	@ (8000bec <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000bd0:	2203      	movs	r2, #3
 8000bd2:	601a      	str	r2, [r3, #0]
		stateChanged = 1;
 8000bd4:	4b07      	ldr	r3, [pc, #28]	@ (8000bf4 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	701a      	strb	r2, [r3, #0]
}
 8000bda:	bf00      	nop
 8000bdc:	3708      	adds	r7, #8
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	200009c4 	.word	0x200009c4
 8000be8:	20000a10 	.word	0x20000a10
 8000bec:	20000b40 	.word	0x20000b40
 8000bf0:	20000c54 	.word	0x20000c54
 8000bf4:	20000c6d 	.word	0x20000c6d
 8000bf8:	20000c50 	.word	0x20000c50
 8000bfc:	20000a5c 	.word	0x20000a5c

08000c00 <HAL_RTC_AlarmAEventCallback>:
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 8000c00:	b480      	push	{r7}
 8000c02:	b083      	sub	sp, #12
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
	//wake up from low power
	//set state to display
	state = display;
 8000c08:	4b05      	ldr	r3, [pc, #20]	@ (8000c20 <HAL_RTC_AlarmAEventCallback+0x20>)
 8000c0a:	2203      	movs	r2, #3
 8000c0c:	601a      	str	r2, [r3, #0]
	stateChanged = 1;
 8000c0e:	4b05      	ldr	r3, [pc, #20]	@ (8000c24 <HAL_RTC_AlarmAEventCallback+0x24>)
 8000c10:	2201      	movs	r2, #1
 8000c12:	701a      	strb	r2, [r3, #0]
}
 8000c14:	bf00      	nop
 8000c16:	370c      	adds	r7, #12
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1e:	4770      	bx	lr
 8000c20:	20000b40 	.word	0x20000b40
 8000c24:	20000c6d 	.word	0x20000c6d

08000c28 <parseTime>:
	sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY;
	sAlarm.Alarm = RTC_ALARM_A;

	HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN);
}
int parseTime(char* str, int * hour, int * minute){
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b086      	sub	sp, #24
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	60f8      	str	r0, [r7, #12]
 8000c30:	60b9      	str	r1, [r7, #8]
 8000c32:	607a      	str	r2, [r7, #4]
	//return -1 if it fails
	//returns 1 if it success

	char * middle;
	//parse hours
	long interm = strtol(str, &middle, 10);
 8000c34:	f107 0310 	add.w	r3, r7, #16
 8000c38:	220a      	movs	r2, #10
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	68f8      	ldr	r0, [r7, #12]
 8000c3e:	f009 fb03 	bl	800a248 <strtol>
 8000c42:	6178      	str	r0, [r7, #20]
	if (*middle != ':' || middle == str) return -1;
 8000c44:	693b      	ldr	r3, [r7, #16]
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	2b3a      	cmp	r3, #58	@ 0x3a
 8000c4a:	d103      	bne.n	8000c54 <parseTime+0x2c>
 8000c4c:	693b      	ldr	r3, [r7, #16]
 8000c4e:	68fa      	ldr	r2, [r7, #12]
 8000c50:	429a      	cmp	r2, r3
 8000c52:	d102      	bne.n	8000c5a <parseTime+0x32>
 8000c54:	f04f 33ff 	mov.w	r3, #4294967295
 8000c58:	e028      	b.n	8000cac <parseTime+0x84>

	if (interm < 0 || interm > 23) return -1;
 8000c5a:	697b      	ldr	r3, [r7, #20]
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	db02      	blt.n	8000c66 <parseTime+0x3e>
 8000c60:	697b      	ldr	r3, [r7, #20]
 8000c62:	2b17      	cmp	r3, #23
 8000c64:	dd02      	ble.n	8000c6c <parseTime+0x44>
 8000c66:	f04f 33ff 	mov.w	r3, #4294967295
 8000c6a:	e01f      	b.n	8000cac <parseTime+0x84>
	*hour = (int) interm;
 8000c6c:	68bb      	ldr	r3, [r7, #8]
 8000c6e:	697a      	ldr	r2, [r7, #20]
 8000c70:	601a      	str	r2, [r3, #0]

	//parsing minutes
	interm = strtol(middle + 1, &middle,10);
 8000c72:	693b      	ldr	r3, [r7, #16]
 8000c74:	3301      	adds	r3, #1
 8000c76:	f107 0110 	add.w	r1, r7, #16
 8000c7a:	220a      	movs	r2, #10
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f009 fae3 	bl	800a248 <strtol>
 8000c82:	6178      	str	r0, [r7, #20]
	if (*middle != '\0') return -1;
 8000c84:	693b      	ldr	r3, [r7, #16]
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d002      	beq.n	8000c92 <parseTime+0x6a>
 8000c8c:	f04f 33ff 	mov.w	r3, #4294967295
 8000c90:	e00c      	b.n	8000cac <parseTime+0x84>
	if (interm < 0 || interm > 59) return -1;
 8000c92:	697b      	ldr	r3, [r7, #20]
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	db02      	blt.n	8000c9e <parseTime+0x76>
 8000c98:	697b      	ldr	r3, [r7, #20]
 8000c9a:	2b3b      	cmp	r3, #59	@ 0x3b
 8000c9c:	dd02      	ble.n	8000ca4 <parseTime+0x7c>
 8000c9e:	f04f 33ff 	mov.w	r3, #4294967295
 8000ca2:	e003      	b.n	8000cac <parseTime+0x84>
	* minute = (int) interm;
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	697a      	ldr	r2, [r7, #20]
 8000ca8:	601a      	str	r2, [r3, #0]

	return 1;
 8000caa:	2301      	movs	r3, #1

}
 8000cac:	4618      	mov	r0, r3
 8000cae:	3718      	adds	r7, #24
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bd80      	pop	{r7, pc}

08000cb4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b0d0      	sub	sp, #320	@ 0x140
 8000cb8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cba:	f001 ffce 	bl	8002c5a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cbe:	f000 fab3 	bl	8001228 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cc2:	f000 fd5f 	bl	8001784 <MX_GPIO_Init>
  MX_DAC1_Init();
 8000cc6:	f000 fb03 	bl	80012d0 <MX_DAC1_Init>
  MX_TIM6_Init();
 8000cca:	f000 fc7b 	bl	80015c4 <MX_TIM6_Init>
  MX_USART1_UART_Init();
 8000cce:	f000 fd0d 	bl	80016ec <MX_USART1_UART_Init>
  MX_OCTOSPI1_Init();
 8000cd2:	f000 fba5 	bl	8001420 <MX_OCTOSPI1_Init>
  MX_LPTIM1_Init();
 8000cd6:	f000 fb6f 	bl	80013b8 <MX_LPTIM1_Init>
  MX_TIM7_Init();
 8000cda:	f000 fca9 	bl	8001630 <MX_TIM7_Init>
  MX_TIM16_Init();
 8000cde:	f000 fcdf 	bl	80016a0 <MX_TIM16_Init>
  MX_RTC_Init();
 8000ce2:	f000 fbd5 	bl	8001490 <MX_RTC_Init>
  MX_I2C1_Init();
 8000ce6:	f000 fb27 	bl	8001338 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  Audio_Init();
 8000cea:	f7ff fe11 	bl	8000910 <Audio_Init>

  BSP_HSENSOR_Init();
 8000cee:	f000 ff5d 	bl	8001bac <BSP_HSENSOR_Init>
  BSP_TSENSOR_Init();
 8000cf2:	f001 fbd3 	bl	800249c <BSP_TSENSOR_Init>
  Audio_Store(ringtone_raw, ringtone_raw_len);
 8000cf6:	f44f 33d6 	mov.w	r3, #109568	@ 0x1ac00
 8000cfa:	4619      	mov	r1, r3
 8000cfc:	4883      	ldr	r0, [pc, #524]	@ (8000f0c <main+0x258>)
 8000cfe:	f7ff fe13 	bl	8000928 <Audio_Store>
  audio_ready = 1;
 8000d02:	4b83      	ldr	r3, [pc, #524]	@ (8000f10 <main+0x25c>)
 8000d04:	2201      	movs	r2, #1
 8000d06:	701a      	strb	r2, [r3, #0]
	//lowpower timer for alarm.

	//prompt user for info

	// Start UART reception in interrupt mode (1 byte at a time)
	HAL_UART_Receive_IT(&huart1, &uart_byte, 1);
 8000d08:	2201      	movs	r2, #1
 8000d0a:	4982      	ldr	r1, [pc, #520]	@ (8000f14 <main+0x260>)
 8000d0c:	4882      	ldr	r0, [pc, #520]	@ (8000f18 <main+0x264>)
 8000d0e:	f007 f9a9 	bl	8008064 <HAL_UART_Receive_IT>

	char uartMsg[256];
	const char *cityMsg = "[Enter Location]: ";
 8000d12:	4b82      	ldr	r3, [pc, #520]	@ (8000f1c <main+0x268>)
 8000d14:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
	const char *timerMsg = "\r\n[Enter Timer (e.g. 14:30)]: ";
 8000d18:	4b81      	ldr	r3, [pc, #516]	@ (8000f20 <main+0x26c>)
 8000d1a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
	const char *durationMsg = "\r\n[Enter Timer Duration (in min)]: ";
 8000d1e:	4b81      	ldr	r3, [pc, #516]	@ (8000f24 <main+0x270>)
 8000d20:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124

	// Intro banner
	const char *banner = "\r\n=== ALARM CLOCK CONFIG ===\r\n"
 8000d24:	4b80      	ldr	r3, [pc, #512]	@ (8000f28 <main+0x274>)
 8000d26:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
			"You will be asked for:\r\n"
			"1) Location\r\n"
			"2) Timer\r\n"
			"3) Timer Duration\r\n";
	HAL_UART_Transmit(&huart1, (uint8_t*) banner, strlen(banner),
 8000d2a:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 8000d2e:	f7ff fa67 	bl	8000200 <strlen>
 8000d32:	4603      	mov	r3, r0
 8000d34:	b29a      	uxth	r2, r3
 8000d36:	f04f 33ff 	mov.w	r3, #4294967295
 8000d3a:	f8d7 1120 	ldr.w	r1, [r7, #288]	@ 0x120
 8000d3e:	4876      	ldr	r0, [pc, #472]	@ (8000f18 <main+0x264>)
 8000d40:	f007 f902 	bl	8007f48 <HAL_UART_Transmit>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {

		//state machine below
		if (state == config) { //this state will be where configuration occurs and then where the alarm is set
 8000d44:	4b79      	ldr	r3, [pc, #484]	@ (8000f2c <main+0x278>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	f040 81b5 	bne.w	80010b8 <main+0x404>
			while (state == config) {
 8000d4e:	e159      	b.n	8001004 <main+0x350>
				if (line_ready) {
 8000d50:	4b77      	ldr	r3, [pc, #476]	@ (8000f30 <main+0x27c>)
 8000d52:	781b      	ldrb	r3, [r3, #0]
 8000d54:	b2db      	uxtb	r3, r3
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	f000 8086 	beq.w	8000e68 <main+0x1b4>
					// handle buffer info when user presses enter
					line_ready = 0;
 8000d5c:	4b74      	ldr	r3, [pc, #464]	@ (8000f30 <main+0x27c>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	701a      	strb	r2, [r3, #0]
					if (clock_state == 0) {
 8000d62:	4b74      	ldr	r3, [pc, #464]	@ (8000f34 <main+0x280>)
 8000d64:	781b      	ldrb	r3, [r3, #0]
 8000d66:	b2db      	uxtb	r3, r3
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d113      	bne.n	8000d94 <main+0xe0>
						strncpy((char*) city_buffer, (char*) char_buffer,
 8000d6c:	223f      	movs	r2, #63	@ 0x3f
 8000d6e:	4972      	ldr	r1, [pc, #456]	@ (8000f38 <main+0x284>)
 8000d70:	4872      	ldr	r0, [pc, #456]	@ (8000f3c <main+0x288>)
 8000d72:	f009 fad3 	bl	800a31c <strncpy>
								UA_BUF_SIZE - 1);
						city_buffer[UA_BUF_SIZE - 1] = '\0';
 8000d76:	4b71      	ldr	r3, [pc, #452]	@ (8000f3c <main+0x288>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
						city = (char *) city_buffer;
 8000d7e:	4b70      	ldr	r3, [pc, #448]	@ (8000f40 <main+0x28c>)
 8000d80:	4a6e      	ldr	r2, [pc, #440]	@ (8000f3c <main+0x288>)
 8000d82:	601a      	str	r2, [r3, #0]
						clock_state++;
 8000d84:	4b6b      	ldr	r3, [pc, #428]	@ (8000f34 <main+0x280>)
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	b2db      	uxtb	r3, r3
 8000d8a:	3301      	adds	r3, #1
 8000d8c:	b2da      	uxtb	r2, r3
 8000d8e:	4b69      	ldr	r3, [pc, #420]	@ (8000f34 <main+0x280>)
 8000d90:	701a      	strb	r2, [r3, #0]
 8000d92:	e066      	b.n	8000e62 <main+0x1ae>
					} else if (clock_state == 1) {
 8000d94:	4b67      	ldr	r3, [pc, #412]	@ (8000f34 <main+0x280>)
 8000d96:	781b      	ldrb	r3, [r3, #0]
 8000d98:	b2db      	uxtb	r3, r3
 8000d9a:	2b01      	cmp	r3, #1
 8000d9c:	d12e      	bne.n	8000dfc <main+0x148>
						strncpy((char*) timer_buffer, (char*) char_buffer,
 8000d9e:	223f      	movs	r2, #63	@ 0x3f
 8000da0:	4965      	ldr	r1, [pc, #404]	@ (8000f38 <main+0x284>)
 8000da2:	4868      	ldr	r0, [pc, #416]	@ (8000f44 <main+0x290>)
 8000da4:	f009 faba 	bl	800a31c <strncpy>
								UA_BUF_SIZE - 1);
						timer_buffer[UA_BUF_SIZE - 1] = '\0';
 8000da8:	4b66      	ldr	r3, [pc, #408]	@ (8000f44 <main+0x290>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f

						valid_input = parseTime((char*)timer_buffer,&currentHour,&currentMin);
 8000db0:	4a65      	ldr	r2, [pc, #404]	@ (8000f48 <main+0x294>)
 8000db2:	4966      	ldr	r1, [pc, #408]	@ (8000f4c <main+0x298>)
 8000db4:	4863      	ldr	r0, [pc, #396]	@ (8000f44 <main+0x290>)
 8000db6:	f7ff ff37 	bl	8000c28 <parseTime>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	4a64      	ldr	r2, [pc, #400]	@ (8000f50 <main+0x29c>)
 8000dbe:	6013      	str	r3, [r2, #0]
						if (valid_input == -1){
 8000dc0:	4b63      	ldr	r3, [pc, #396]	@ (8000f50 <main+0x29c>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000dc8:	d110      	bne.n	8000dec <main+0x138>
							char * invalidInput = "\r\nTime format is Hour:Minute in 24hr time, Try Again";
 8000dca:	4b62      	ldr	r3, [pc, #392]	@ (8000f54 <main+0x2a0>)
 8000dcc:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
							HAL_UART_Transmit(&huart1, (uint8_t*) invalidInput, strlen(invalidInput), HAL_MAX_DELAY);
 8000dd0:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 8000dd4:	f7ff fa14 	bl	8000200 <strlen>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	b29a      	uxth	r2, r3
 8000ddc:	f04f 33ff 	mov.w	r3, #4294967295
 8000de0:	f8d7 1110 	ldr.w	r1, [r7, #272]	@ 0x110
 8000de4:	484c      	ldr	r0, [pc, #304]	@ (8000f18 <main+0x264>)
 8000de6:	f007 f8af 	bl	8007f48 <HAL_UART_Transmit>
 8000dea:	e03a      	b.n	8000e62 <main+0x1ae>
						}else clock_state ++;
 8000dec:	4b51      	ldr	r3, [pc, #324]	@ (8000f34 <main+0x280>)
 8000dee:	781b      	ldrb	r3, [r3, #0]
 8000df0:	b2db      	uxtb	r3, r3
 8000df2:	3301      	adds	r3, #1
 8000df4:	b2da      	uxtb	r2, r3
 8000df6:	4b4f      	ldr	r3, [pc, #316]	@ (8000f34 <main+0x280>)
 8000df8:	701a      	strb	r2, [r3, #0]
 8000dfa:	e032      	b.n	8000e62 <main+0x1ae>
					} else if (clock_state == 2) {
 8000dfc:	4b4d      	ldr	r3, [pc, #308]	@ (8000f34 <main+0x280>)
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	b2db      	uxtb	r3, r3
 8000e02:	2b02      	cmp	r3, #2
 8000e04:	d12d      	bne.n	8000e62 <main+0x1ae>
						strncpy((char*) duration_buffer, (char*) char_buffer,
 8000e06:	223f      	movs	r2, #63	@ 0x3f
 8000e08:	494b      	ldr	r1, [pc, #300]	@ (8000f38 <main+0x284>)
 8000e0a:	4853      	ldr	r0, [pc, #332]	@ (8000f58 <main+0x2a4>)
 8000e0c:	f009 fa86 	bl	800a31c <strncpy>
								UA_BUF_SIZE - 1);
						duration_buffer[UA_BUF_SIZE - 1] = '\0';
 8000e10:	4b51      	ldr	r3, [pc, #324]	@ (8000f58 <main+0x2a4>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f

						valid_input = parseTime((char*)duration_buffer,&alarmHour,&alarmMin);
 8000e18:	4a50      	ldr	r2, [pc, #320]	@ (8000f5c <main+0x2a8>)
 8000e1a:	4951      	ldr	r1, [pc, #324]	@ (8000f60 <main+0x2ac>)
 8000e1c:	484e      	ldr	r0, [pc, #312]	@ (8000f58 <main+0x2a4>)
 8000e1e:	f7ff ff03 	bl	8000c28 <parseTime>
 8000e22:	4603      	mov	r3, r0
 8000e24:	4a4a      	ldr	r2, [pc, #296]	@ (8000f50 <main+0x29c>)
 8000e26:	6013      	str	r3, [r2, #0]
						if (valid_input == -1){
 8000e28:	4b49      	ldr	r3, [pc, #292]	@ (8000f50 <main+0x29c>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e30:	d110      	bne.n	8000e54 <main+0x1a0>
							char * invalidInput = "Time format is Hour:Minute\r\nTry Again";
 8000e32:	4b4c      	ldr	r3, [pc, #304]	@ (8000f64 <main+0x2b0>)
 8000e34:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
							HAL_UART_Transmit(&huart1, (uint8_t*) invalidInput, strlen(invalidInput), HAL_MAX_DELAY);
 8000e38:	f8d7 0114 	ldr.w	r0, [r7, #276]	@ 0x114
 8000e3c:	f7ff f9e0 	bl	8000200 <strlen>
 8000e40:	4603      	mov	r3, r0
 8000e42:	b29a      	uxth	r2, r3
 8000e44:	f04f 33ff 	mov.w	r3, #4294967295
 8000e48:	f8d7 1114 	ldr.w	r1, [r7, #276]	@ 0x114
 8000e4c:	4832      	ldr	r0, [pc, #200]	@ (8000f18 <main+0x264>)
 8000e4e:	f007 f87b 	bl	8007f48 <HAL_UART_Transmit>
 8000e52:	e006      	b.n	8000e62 <main+0x1ae>

						} else clock_state++;
 8000e54:	4b37      	ldr	r3, [pc, #220]	@ (8000f34 <main+0x280>)
 8000e56:	781b      	ldrb	r3, [r3, #0]
 8000e58:	b2db      	uxtb	r3, r3
 8000e5a:	3301      	adds	r3, #1
 8000e5c:	b2da      	uxtb	r2, r3
 8000e5e:	4b35      	ldr	r3, [pc, #212]	@ (8000f34 <main+0x280>)
 8000e60:	701a      	strb	r2, [r3, #0]

					}
//					clock_state++;
					prompt_printed = 0;
 8000e62:	4b41      	ldr	r3, [pc, #260]	@ (8000f68 <main+0x2b4>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	701a      	strb	r2, [r3, #0]
				}

				if (clock_state == 0 && !prompt_printed) {
 8000e68:	4b32      	ldr	r3, [pc, #200]	@ (8000f34 <main+0x280>)
 8000e6a:	781b      	ldrb	r3, [r3, #0]
 8000e6c:	b2db      	uxtb	r3, r3
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d115      	bne.n	8000e9e <main+0x1ea>
 8000e72:	4b3d      	ldr	r3, [pc, #244]	@ (8000f68 <main+0x2b4>)
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	b2db      	uxtb	r3, r3
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d110      	bne.n	8000e9e <main+0x1ea>
					HAL_UART_Transmit(&huart1, (uint8_t*) cityMsg, strlen(cityMsg),
 8000e7c:	f8d7 012c 	ldr.w	r0, [r7, #300]	@ 0x12c
 8000e80:	f7ff f9be 	bl	8000200 <strlen>
 8000e84:	4603      	mov	r3, r0
 8000e86:	b29a      	uxth	r2, r3
 8000e88:	f04f 33ff 	mov.w	r3, #4294967295
 8000e8c:	f8d7 112c 	ldr.w	r1, [r7, #300]	@ 0x12c
 8000e90:	4821      	ldr	r0, [pc, #132]	@ (8000f18 <main+0x264>)
 8000e92:	f007 f859 	bl	8007f48 <HAL_UART_Transmit>
							HAL_MAX_DELAY);
					prompt_printed = 1;
 8000e96:	4b34      	ldr	r3, [pc, #208]	@ (8000f68 <main+0x2b4>)
 8000e98:	2201      	movs	r2, #1
 8000e9a:	701a      	strb	r2, [r3, #0]
 8000e9c:	e0b2      	b.n	8001004 <main+0x350>
				} else if (clock_state == 1 && !prompt_printed) {
 8000e9e:	4b25      	ldr	r3, [pc, #148]	@ (8000f34 <main+0x280>)
 8000ea0:	781b      	ldrb	r3, [r3, #0]
 8000ea2:	b2db      	uxtb	r3, r3
 8000ea4:	2b01      	cmp	r3, #1
 8000ea6:	d115      	bne.n	8000ed4 <main+0x220>
 8000ea8:	4b2f      	ldr	r3, [pc, #188]	@ (8000f68 <main+0x2b4>)
 8000eaa:	781b      	ldrb	r3, [r3, #0]
 8000eac:	b2db      	uxtb	r3, r3
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d110      	bne.n	8000ed4 <main+0x220>
					HAL_UART_Transmit(&huart1, (uint8_t*) timerMsg,
							strlen(timerMsg), HAL_MAX_DELAY);
 8000eb2:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 8000eb6:	f7ff f9a3 	bl	8000200 <strlen>
 8000eba:	4603      	mov	r3, r0
					HAL_UART_Transmit(&huart1, (uint8_t*) timerMsg,
 8000ebc:	b29a      	uxth	r2, r3
 8000ebe:	f04f 33ff 	mov.w	r3, #4294967295
 8000ec2:	f8d7 1128 	ldr.w	r1, [r7, #296]	@ 0x128
 8000ec6:	4814      	ldr	r0, [pc, #80]	@ (8000f18 <main+0x264>)
 8000ec8:	f007 f83e 	bl	8007f48 <HAL_UART_Transmit>
					prompt_printed = 1;
 8000ecc:	4b26      	ldr	r3, [pc, #152]	@ (8000f68 <main+0x2b4>)
 8000ece:	2201      	movs	r2, #1
 8000ed0:	701a      	strb	r2, [r3, #0]
 8000ed2:	e097      	b.n	8001004 <main+0x350>
				} else if (clock_state == 2 && !prompt_printed) {
 8000ed4:	4b17      	ldr	r3, [pc, #92]	@ (8000f34 <main+0x280>)
 8000ed6:	781b      	ldrb	r3, [r3, #0]
 8000ed8:	b2db      	uxtb	r3, r3
 8000eda:	2b02      	cmp	r3, #2
 8000edc:	d146      	bne.n	8000f6c <main+0x2b8>
 8000ede:	4b22      	ldr	r3, [pc, #136]	@ (8000f68 <main+0x2b4>)
 8000ee0:	781b      	ldrb	r3, [r3, #0]
 8000ee2:	b2db      	uxtb	r3, r3
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d141      	bne.n	8000f6c <main+0x2b8>
					HAL_UART_Transmit(&huart1, (uint8_t*) durationMsg,
							strlen(durationMsg), HAL_MAX_DELAY);
 8000ee8:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 8000eec:	f7ff f988 	bl	8000200 <strlen>
 8000ef0:	4603      	mov	r3, r0
					HAL_UART_Transmit(&huart1, (uint8_t*) durationMsg,
 8000ef2:	b29a      	uxth	r2, r3
 8000ef4:	f04f 33ff 	mov.w	r3, #4294967295
 8000ef8:	f8d7 1124 	ldr.w	r1, [r7, #292]	@ 0x124
 8000efc:	4806      	ldr	r0, [pc, #24]	@ (8000f18 <main+0x264>)
 8000efe:	f007 f823 	bl	8007f48 <HAL_UART_Transmit>
					prompt_printed = 1;
 8000f02:	4b19      	ldr	r3, [pc, #100]	@ (8000f68 <main+0x2b4>)
 8000f04:	2201      	movs	r2, #1
 8000f06:	701a      	strb	r2, [r3, #0]
 8000f08:	e07c      	b.n	8001004 <main+0x350>
 8000f0a:	bf00      	nop
 8000f0c:	0800ae30 	.word	0x0800ae30
 8000f10:	20000b3c 	.word	0x20000b3c
 8000f14:	20000b44 	.word	0x20000b44
 8000f18:	20000aa8 	.word	0x20000aa8
 8000f1c:	0800ac54 	.word	0x0800ac54
 8000f20:	0800ac68 	.word	0x0800ac68
 8000f24:	0800ac88 	.word	0x0800ac88
 8000f28:	0800acac 	.word	0x0800acac
 8000f2c:	20000b40 	.word	0x20000b40
 8000f30:	20000c4a 	.word	0x20000c4a
 8000f34:	20000c4b 	.word	0x20000c4b
 8000f38:	20000b48 	.word	0x20000b48
 8000f3c:	20000b88 	.word	0x20000b88
 8000f40:	2000001c 	.word	0x2000001c
 8000f44:	20000bc8 	.word	0x20000bc8
 8000f48:	20000c58 	.word	0x20000c58
 8000f4c:	20000c5c 	.word	0x20000c5c
 8000f50:	20000c68 	.word	0x20000c68
 8000f54:	0800ad10 	.word	0x0800ad10
 8000f58:	20000c08 	.word	0x20000c08
 8000f5c:	20000c60 	.word	0x20000c60
 8000f60:	20000c64 	.word	0x20000c64
 8000f64:	0800ad48 	.word	0x0800ad48
 8000f68:	20000c4c 	.word	0x20000c4c
				} else if (clock_state == 3 && !prompt_printed && clock_triggered) //only print prompt once, in the future we will add another flag to this condition, "clock_triggered", when alarm goes off
 8000f6c:	4b95      	ldr	r3, [pc, #596]	@ (80011c4 <main+0x510>)
 8000f6e:	781b      	ldrb	r3, [r3, #0]
 8000f70:	b2db      	uxtb	r3, r3
 8000f72:	2b03      	cmp	r3, #3
 8000f74:	d146      	bne.n	8001004 <main+0x350>
 8000f76:	4b94      	ldr	r3, [pc, #592]	@ (80011c8 <main+0x514>)
 8000f78:	781b      	ldrb	r3, [r3, #0]
 8000f7a:	b2db      	uxtb	r3, r3
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d141      	bne.n	8001004 <main+0x350>
 8000f80:	4b92      	ldr	r3, [pc, #584]	@ (80011cc <main+0x518>)
 8000f82:	781b      	ldrb	r3, [r3, #0]
 8000f84:	b2db      	uxtb	r3, r3
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d03c      	beq.n	8001004 <main+0x350>
						{

					int tempSensor = (int) BSP_TSENSOR_ReadTemp();
 8000f8a:	f001 faa3 	bl	80024d4 <BSP_TSENSOR_ReadTemp>
 8000f8e:	eef0 7a40 	vmov.f32	s15, s0
 8000f92:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f96:	ee17 3a90 	vmov	r3, s15
 8000f9a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
					int humiditySensor = (int) BSP_HSENSOR_ReadHumidity();
 8000f9e:	f000 fe25 	bl	8001bec <BSP_HSENSOR_ReadHumidity>
 8000fa2:	eef0 7a40 	vmov.f32	s15, s0
 8000fa6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000faa:	ee17 3a90 	vmov	r3, s15
 8000fae:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108

					snprintf(uartMsg, sizeof(uartMsg),
 8000fb2:	f107 0008 	add.w	r0, r7, #8
 8000fb6:	4b86      	ldr	r3, [pc, #536]	@ (80011d0 <main+0x51c>)
 8000fb8:	9303      	str	r3, [sp, #12]
 8000fba:	4b86      	ldr	r3, [pc, #536]	@ (80011d4 <main+0x520>)
 8000fbc:	9302      	str	r3, [sp, #8]
 8000fbe:	4b86      	ldr	r3, [pc, #536]	@ (80011d8 <main+0x524>)
 8000fc0:	9301      	str	r3, [sp, #4]
 8000fc2:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8000fc6:	9300      	str	r3, [sp, #0]
 8000fc8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000fcc:	4a83      	ldr	r2, [pc, #524]	@ (80011dc <main+0x528>)
 8000fce:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000fd2:	f009 f943 	bl	800a25c <sniprintf>
							"\r\n[ALARM_CLOCK] Temp: %dC | Humidity: %d%%\r\n"
									"[CONFIG] Location: %s | Time: %s | Alarm Time: %s\r\n",
							tempSensor, humiditySensor, (char*) city_buffer,
							(char*) timer_buffer, duration_buffer);

					HAL_UART_Transmit(&huart1, (uint8_t*) uartMsg, strlen(uartMsg),
 8000fd6:	f107 0308 	add.w	r3, r7, #8
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f7ff f910 	bl	8000200 <strlen>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	b29a      	uxth	r2, r3
 8000fe4:	f107 0108 	add.w	r1, r7, #8
 8000fe8:	f04f 33ff 	mov.w	r3, #4294967295
 8000fec:	487c      	ldr	r0, [pc, #496]	@ (80011e0 <main+0x52c>)
 8000fee:	f006 ffab 	bl	8007f48 <HAL_UART_Transmit>
							HAL_MAX_DELAY);
					prompt_printed = 1;
 8000ff2:	4b75      	ldr	r3, [pc, #468]	@ (80011c8 <main+0x514>)
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	701a      	strb	r2, [r3, #0]
					state = waitingForAlarm;
 8000ff8:	4b7a      	ldr	r3, [pc, #488]	@ (80011e4 <main+0x530>)
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	601a      	str	r2, [r3, #0]
					stateChanged = 1;
 8000ffe:	4b7a      	ldr	r3, [pc, #488]	@ (80011e8 <main+0x534>)
 8001000:	2201      	movs	r2, #1
 8001002:	701a      	strb	r2, [r3, #0]
			while (state == config) {
 8001004:	4b77      	ldr	r3, [pc, #476]	@ (80011e4 <main+0x530>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	2b00      	cmp	r3, #0
 800100a:	f43f aea1 	beq.w	8000d50 <main+0x9c>
					//HAL_Delay(1000);
				} // end of config while loop
			}
			//leaving config
			//Set the RTC Time + alarm
			inputTime.Hours = currentHour;
 800100e:	4b77      	ldr	r3, [pc, #476]	@ (80011ec <main+0x538>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	b2da      	uxtb	r2, r3
 8001014:	4b76      	ldr	r3, [pc, #472]	@ (80011f0 <main+0x53c>)
 8001016:	701a      	strb	r2, [r3, #0]
			inputTime.Minutes = currentMin;
 8001018:	4b76      	ldr	r3, [pc, #472]	@ (80011f4 <main+0x540>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	b2da      	uxtb	r2, r3
 800101e:	4b74      	ldr	r3, [pc, #464]	@ (80011f0 <main+0x53c>)
 8001020:	705a      	strb	r2, [r3, #1]
			inputTime.Seconds = 0x0;
 8001022:	4b73      	ldr	r3, [pc, #460]	@ (80011f0 <main+0x53c>)
 8001024:	2200      	movs	r2, #0
 8001026:	709a      	strb	r2, [r3, #2]
			inputTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001028:	4b71      	ldr	r3, [pc, #452]	@ (80011f0 <main+0x53c>)
 800102a:	2200      	movs	r2, #0
 800102c:	60da      	str	r2, [r3, #12]
			inputTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800102e:	4b70      	ldr	r3, [pc, #448]	@ (80011f0 <main+0x53c>)
 8001030:	2200      	movs	r2, #0
 8001032:	611a      	str	r2, [r3, #16]
			  if (HAL_RTC_SetTime(&hrtc, &inputTime, RTC_FORMAT_BIN) != HAL_OK)
 8001034:	2200      	movs	r2, #0
 8001036:	496e      	ldr	r1, [pc, #440]	@ (80011f0 <main+0x53c>)
 8001038:	486f      	ldr	r0, [pc, #444]	@ (80011f8 <main+0x544>)
 800103a:	f005 ff0d 	bl	8006e58 <HAL_RTC_SetTime>
 800103e:	4603      	mov	r3, r0
 8001040:	2b00      	cmp	r3, #0
 8001042:	d001      	beq.n	8001048 <main+0x394>
			  {
			    Error_Handler();
 8001044:	f000 fc5c 	bl	8001900 <Error_Handler>
			  }

			  /** Enable the Alarm A
			  */
			  inputAlarm.AlarmTime.Hours = alarmHour;
 8001048:	4b6c      	ldr	r3, [pc, #432]	@ (80011fc <main+0x548>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	b2da      	uxtb	r2, r3
 800104e:	4b6c      	ldr	r3, [pc, #432]	@ (8001200 <main+0x54c>)
 8001050:	701a      	strb	r2, [r3, #0]
			  inputAlarm.AlarmTime.Minutes = alarmMin;
 8001052:	4b6c      	ldr	r3, [pc, #432]	@ (8001204 <main+0x550>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	b2da      	uxtb	r2, r3
 8001058:	4b69      	ldr	r3, [pc, #420]	@ (8001200 <main+0x54c>)
 800105a:	705a      	strb	r2, [r3, #1]
			  inputAlarm.AlarmTime.Seconds = 0x0;
 800105c:	4b68      	ldr	r3, [pc, #416]	@ (8001200 <main+0x54c>)
 800105e:	2200      	movs	r2, #0
 8001060:	709a      	strb	r2, [r3, #2]
			  inputAlarm.AlarmTime.SubSeconds = 0x0;
 8001062:	4b67      	ldr	r3, [pc, #412]	@ (8001200 <main+0x54c>)
 8001064:	2200      	movs	r2, #0
 8001066:	605a      	str	r2, [r3, #4]
			  inputAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001068:	4b65      	ldr	r3, [pc, #404]	@ (8001200 <main+0x54c>)
 800106a:	2200      	movs	r2, #0
 800106c:	60da      	str	r2, [r3, #12]
			  inputAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800106e:	4b64      	ldr	r3, [pc, #400]	@ (8001200 <main+0x54c>)
 8001070:	2200      	movs	r2, #0
 8001072:	611a      	str	r2, [r3, #16]
			  inputAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001074:	4b62      	ldr	r3, [pc, #392]	@ (8001200 <main+0x54c>)
 8001076:	2200      	movs	r2, #0
 8001078:	615a      	str	r2, [r3, #20]
			  inputAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800107a:	4b61      	ldr	r3, [pc, #388]	@ (8001200 <main+0x54c>)
 800107c:	2200      	movs	r2, #0
 800107e:	61da      	str	r2, [r3, #28]
			  inputAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001080:	4b5f      	ldr	r3, [pc, #380]	@ (8001200 <main+0x54c>)
 8001082:	2200      	movs	r2, #0
 8001084:	621a      	str	r2, [r3, #32]
			  inputAlarm.AlarmDateWeekDay = 0x1;
 8001086:	4b5e      	ldr	r3, [pc, #376]	@ (8001200 <main+0x54c>)
 8001088:	2201      	movs	r2, #1
 800108a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
			  inputAlarm.Alarm = RTC_ALARM_A;
 800108e:	4b5c      	ldr	r3, [pc, #368]	@ (8001200 <main+0x54c>)
 8001090:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001094:	629a      	str	r2, [r3, #40]	@ 0x28
			  HAL_RTC_DeactivateAlarm(&hrtc,RTC_ALARM_A);
 8001096:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800109a:	4857      	ldr	r0, [pc, #348]	@ (80011f8 <main+0x544>)
 800109c:	f006 f998 	bl	80073d0 <HAL_RTC_DeactivateAlarm>
			  if (HAL_RTC_SetAlarm_IT(&hrtc, &inputAlarm, RTC_FORMAT_BIN) != HAL_OK)
 80010a0:	2200      	movs	r2, #0
 80010a2:	4957      	ldr	r1, [pc, #348]	@ (8001200 <main+0x54c>)
 80010a4:	4854      	ldr	r0, [pc, #336]	@ (80011f8 <main+0x544>)
 80010a6:	f006 f857 	bl	8007158 <HAL_RTC_SetAlarm_IT>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	f43f ae49 	beq.w	8000d44 <main+0x90>
			  {
			    Error_Handler();
 80010b2:	f000 fc25 	bl	8001900 <Error_Handler>
 80010b6:	e645      	b.n	8000d44 <main+0x90>
			  }

		} else if (state == waitingForAlarm) { //this is where the system is put into low power mode
 80010b8:	4b4a      	ldr	r3, [pc, #296]	@ (80011e4 <main+0x530>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	2b01      	cmp	r3, #1
 80010be:	d116      	bne.n	80010ee <main+0x43a>
			if (stateChanged) {
 80010c0:	4b49      	ldr	r3, [pc, #292]	@ (80011e8 <main+0x534>)
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	f43f ae3d 	beq.w	8000d44 <main+0x90>
				alreadyDisplaying = 0;
 80010ca:	4b4f      	ldr	r3, [pc, #316]	@ (8001208 <main+0x554>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	701a      	strb	r2, [r3, #0]
				alarmDurationCounter = 0;
 80010d0:	4b4e      	ldr	r3, [pc, #312]	@ (800120c <main+0x558>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Stop_IT(&htim7);
 80010d6:	484e      	ldr	r0, [pc, #312]	@ (8001210 <main+0x55c>)
 80010d8:	f006 fc3c 	bl	8007954 <HAL_TIM_Base_Stop_IT>
				if (state == waitingForAlarm) stateChanged = 0;
 80010dc:	4b41      	ldr	r3, [pc, #260]	@ (80011e4 <main+0x530>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	2b01      	cmp	r3, #1
 80010e2:	f47f ae2f 	bne.w	8000d44 <main+0x90>
 80010e6:	4b40      	ldr	r3, [pc, #256]	@ (80011e8 <main+0x534>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	701a      	strb	r2, [r3, #0]
 80010ec:	e62a      	b.n	8000d44 <main+0x90>
			}
			//go into low power mode
			//__asm__("WFI");

		} else if (state == snooze) {
 80010ee:	4b3d      	ldr	r3, [pc, #244]	@ (80011e4 <main+0x530>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	2b02      	cmp	r3, #2
 80010f4:	d111      	bne.n	800111a <main+0x466>
			//start the shorter timer to wait for the two minutes
			if (stateChanged) {
 80010f6:	4b3c      	ldr	r3, [pc, #240]	@ (80011e8 <main+0x534>)
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	f43f ae22 	beq.w	8000d44 <main+0x90>
				alreadyDisplaying = 0;
 8001100:	4b41      	ldr	r3, [pc, #260]	@ (8001208 <main+0x554>)
 8001102:	2200      	movs	r2, #0
 8001104:	701a      	strb	r2, [r3, #0]
				snoozeCounter = 0;
 8001106:	4b43      	ldr	r3, [pc, #268]	@ (8001214 <main+0x560>)
 8001108:	2200      	movs	r2, #0
 800110a:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim7); // Interrupt at 1hz
 800110c:	4840      	ldr	r0, [pc, #256]	@ (8001210 <main+0x55c>)
 800110e:	f006 fbb1 	bl	8007874 <HAL_TIM_Base_Start_IT>
				stateChanged = 0;
 8001112:	4b35      	ldr	r3, [pc, #212]	@ (80011e8 <main+0x534>)
 8001114:	2200      	movs	r2, #0
 8001116:	701a      	strb	r2, [r3, #0]
 8001118:	e614      	b.n	8000d44 <main+0x90>
			}
		} else if (state == display) {
 800111a:	4b32      	ldr	r3, [pc, #200]	@ (80011e4 <main+0x530>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	2b03      	cmp	r3, #3
 8001120:	f47f ae10 	bne.w	8000d44 <main+0x90>
			if (stateChanged) {
 8001124:	4b30      	ldr	r3, [pc, #192]	@ (80011e8 <main+0x534>)
 8001126:	781b      	ldrb	r3, [r3, #0]
 8001128:	2b00      	cmp	r3, #0
 800112a:	f43f ae0b 	beq.w	8000d44 <main+0x90>
				HAL_TIM_Base_Start_IT(&htim7);
 800112e:	4838      	ldr	r0, [pc, #224]	@ (8001210 <main+0x55c>)
 8001130:	f006 fba0 	bl	8007874 <HAL_TIM_Base_Start_IT>

				Audio_Play();
 8001134:	f7ff fc38 	bl	80009a8 <Audio_Play>
				//display all the stuff through UART
				int tempSensor = (int) BSP_TSENSOR_ReadTemp();
 8001138:	f001 f9cc 	bl	80024d4 <BSP_TSENSOR_ReadTemp>
 800113c:	eef0 7a40 	vmov.f32	s15, s0
 8001140:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001144:	ee17 3a90 	vmov	r3, s15
 8001148:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
				int humiditySensor = (int) BSP_HSENSOR_ReadHumidity();
 800114c:	f000 fd4e 	bl	8001bec <BSP_HSENSOR_ReadHumidity>
 8001150:	eef0 7a40 	vmov.f32	s15, s0
 8001154:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001158:	ee17 3a90 	vmov	r3, s15
 800115c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
				HAL_RTC_GetTime(&hrtc,&currentTime,RTC_FORMAT_BCD);
 8001160:	2201      	movs	r2, #1
 8001162:	492d      	ldr	r1, [pc, #180]	@ (8001218 <main+0x564>)
 8001164:	4824      	ldr	r0, [pc, #144]	@ (80011f8 <main+0x544>)
 8001166:	f005 ff14 	bl	8006f92 <HAL_RTC_GetTime>
				char curTimeStr[6];
				sprintf(curTimeStr, "%02d:%02d", currentTime.Hours, currentTime.Minutes);
 800116a:	4b2b      	ldr	r3, [pc, #172]	@ (8001218 <main+0x564>)
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	461a      	mov	r2, r3
 8001170:	4b29      	ldr	r3, [pc, #164]	@ (8001218 <main+0x564>)
 8001172:	785b      	ldrb	r3, [r3, #1]
 8001174:	4638      	mov	r0, r7
 8001176:	4929      	ldr	r1, [pc, #164]	@ (800121c <main+0x568>)
 8001178:	f009 f8a6 	bl	800a2c8 <siprintf>

				snprintf(uartMsg, sizeof(uartMsg),
 800117c:	4b28      	ldr	r3, [pc, #160]	@ (8001220 <main+0x56c>)
 800117e:	681a      	ldr	r2, [r3, #0]
 8001180:	f107 0008 	add.w	r0, r7, #8
 8001184:	463b      	mov	r3, r7
 8001186:	9302      	str	r3, [sp, #8]
 8001188:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800118c:	9301      	str	r3, [sp, #4]
 800118e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001192:	9300      	str	r3, [sp, #0]
 8001194:	4613      	mov	r3, r2
 8001196:	4a23      	ldr	r2, [pc, #140]	@ (8001224 <main+0x570>)
 8001198:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800119c:	f009 f85e 	bl	800a25c <sniprintf>
						"\r\n[!!!ALARM!!!]\r\n"
						"\r\nTempertature in %s : %dC | Humidity: %d%%\r\n"
						"The Time is: %s",
				city, tempSensor, humiditySensor, curTimeStr);
				HAL_UART_Transmit(&huart1, (uint8_t*) uartMsg, strlen(uartMsg),HAL_MAX_DELAY);
 80011a0:	f107 0308 	add.w	r3, r7, #8
 80011a4:	4618      	mov	r0, r3
 80011a6:	f7ff f82b 	bl	8000200 <strlen>
 80011aa:	4603      	mov	r3, r0
 80011ac:	b29a      	uxth	r2, r3
 80011ae:	f107 0108 	add.w	r1, r7, #8
 80011b2:	f04f 33ff 	mov.w	r3, #4294967295
 80011b6:	480a      	ldr	r0, [pc, #40]	@ (80011e0 <main+0x52c>)
 80011b8:	f006 fec6 	bl	8007f48 <HAL_UART_Transmit>
				stateChanged = 0;
 80011bc:	4b0a      	ldr	r3, [pc, #40]	@ (80011e8 <main+0x534>)
 80011be:	2200      	movs	r2, #0
 80011c0:	701a      	strb	r2, [r3, #0]
		if (state == config) { //this state will be where configuration occurs and then where the alarm is set
 80011c2:	e5bf      	b.n	8000d44 <main+0x90>
 80011c4:	20000c4b 	.word	0x20000c4b
 80011c8:	20000c4c 	.word	0x20000c4c
 80011cc:	20000020 	.word	0x20000020
 80011d0:	20000c08 	.word	0x20000c08
 80011d4:	20000bc8 	.word	0x20000bc8
 80011d8:	20000b88 	.word	0x20000b88
 80011dc:	0800ad70 	.word	0x0800ad70
 80011e0:	20000aa8 	.word	0x20000aa8
 80011e4:	20000b40 	.word	0x20000b40
 80011e8:	20000c6d 	.word	0x20000c6d
 80011ec:	20000c5c 	.word	0x20000c5c
 80011f0:	20000c70 	.word	0x20000c70
 80011f4:	20000c58 	.word	0x20000c58
 80011f8:	200009a0 	.word	0x200009a0
 80011fc:	20000c64 	.word	0x20000c64
 8001200:	20000c98 	.word	0x20000c98
 8001204:	20000c60 	.word	0x20000c60
 8001208:	20000c6c 	.word	0x20000c6c
 800120c:	20000c54 	.word	0x20000c54
 8001210:	20000a10 	.word	0x20000a10
 8001214:	20000c50 	.word	0x20000c50
 8001218:	20000c84 	.word	0x20000c84
 800121c:	0800add4 	.word	0x0800add4
 8001220:	2000001c 	.word	0x2000001c
 8001224:	0800ade0 	.word	0x0800ade0

08001228 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b096      	sub	sp, #88	@ 0x58
 800122c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800122e:	f107 0314 	add.w	r3, r7, #20
 8001232:	2244      	movs	r2, #68	@ 0x44
 8001234:	2100      	movs	r1, #0
 8001236:	4618      	mov	r0, r3
 8001238:	f009 f868 	bl	800a30c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800123c:	463b      	mov	r3, r7
 800123e:	2200      	movs	r2, #0
 8001240:	601a      	str	r2, [r3, #0]
 8001242:	605a      	str	r2, [r3, #4]
 8001244:	609a      	str	r2, [r3, #8]
 8001246:	60da      	str	r2, [r3, #12]
 8001248:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800124a:	2000      	movs	r0, #0
 800124c:	f004 f8e8 	bl	8005420 <HAL_PWREx_ControlVoltageScaling>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <SystemClock_Config+0x32>
  {
    Error_Handler();
 8001256:	f000 fb53 	bl	8001900 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 800125a:	2318      	movs	r3, #24
 800125c:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800125e:	2301      	movs	r3, #1
 8001260:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001262:	2301      	movs	r3, #1
 8001264:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001266:	2300      	movs	r3, #0
 8001268:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800126a:	2360      	movs	r3, #96	@ 0x60
 800126c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800126e:	2302      	movs	r3, #2
 8001270:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001272:	2301      	movs	r3, #1
 8001274:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001276:	2301      	movs	r3, #1
 8001278:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 800127a:	233c      	movs	r3, #60	@ 0x3c
 800127c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800127e:	2302      	movs	r3, #2
 8001280:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001282:	2302      	movs	r3, #2
 8001284:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001286:	2302      	movs	r3, #2
 8001288:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800128a:	f107 0314 	add.w	r3, r7, #20
 800128e:	4618      	mov	r0, r3
 8001290:	f004 f96a 	bl	8005568 <HAL_RCC_OscConfig>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d001      	beq.n	800129e <SystemClock_Config+0x76>
  {
    Error_Handler();
 800129a:	f000 fb31 	bl	8001900 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800129e:	230f      	movs	r3, #15
 80012a0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012a2:	2303      	movs	r3, #3
 80012a4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012a6:	2300      	movs	r3, #0
 80012a8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012aa:	2300      	movs	r3, #0
 80012ac:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012ae:	2300      	movs	r3, #0
 80012b0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80012b2:	463b      	mov	r3, r7
 80012b4:	2105      	movs	r1, #5
 80012b6:	4618      	mov	r0, r3
 80012b8:	f004 fd70 	bl	8005d9c <HAL_RCC_ClockConfig>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d001      	beq.n	80012c6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80012c2:	f000 fb1d 	bl	8001900 <Error_Handler>
  }
}
 80012c6:	bf00      	nop
 80012c8:	3758      	adds	r7, #88	@ 0x58
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
	...

080012d0 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b08a      	sub	sp, #40	@ 0x28
 80012d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80012d6:	463b      	mov	r3, r7
 80012d8:	2228      	movs	r2, #40	@ 0x28
 80012da:	2100      	movs	r1, #0
 80012dc:	4618      	mov	r0, r3
 80012de:	f009 f815 	bl	800a30c <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80012e2:	4b13      	ldr	r3, [pc, #76]	@ (8001330 <MX_DAC1_Init+0x60>)
 80012e4:	4a13      	ldr	r2, [pc, #76]	@ (8001334 <MX_DAC1_Init+0x64>)
 80012e6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80012e8:	4811      	ldr	r0, [pc, #68]	@ (8001330 <MX_DAC1_Init+0x60>)
 80012ea:	f001 fe60 	bl	8002fae <HAL_DAC_Init>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d001      	beq.n	80012f8 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80012f4:	f000 fb04 	bl	8001900 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80012f8:	2300      	movs	r3, #0
 80012fa:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80012fc:	2300      	movs	r3, #0
 80012fe:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8001300:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001304:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001306:	2300      	movs	r3, #0
 8001308:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 800130a:	2300      	movs	r3, #0
 800130c:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800130e:	2300      	movs	r3, #0
 8001310:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001312:	463b      	mov	r3, r7
 8001314:	2200      	movs	r2, #0
 8001316:	4619      	mov	r1, r3
 8001318:	4805      	ldr	r0, [pc, #20]	@ (8001330 <MX_DAC1_Init+0x60>)
 800131a:	f001 ff45 	bl	80031a8 <HAL_DAC_ConfigChannel>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d001      	beq.n	8001328 <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 8001324:	f000 faec 	bl	8001900 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001328:	bf00      	nop
 800132a:	3728      	adds	r7, #40	@ 0x28
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	200008b0 	.word	0x200008b0
 8001334:	40007400 	.word	0x40007400

08001338 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800133c:	4b1b      	ldr	r3, [pc, #108]	@ (80013ac <MX_I2C1_Init+0x74>)
 800133e:	4a1c      	ldr	r2, [pc, #112]	@ (80013b0 <MX_I2C1_Init+0x78>)
 8001340:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30A175AB;
 8001342:	4b1a      	ldr	r3, [pc, #104]	@ (80013ac <MX_I2C1_Init+0x74>)
 8001344:	4a1b      	ldr	r2, [pc, #108]	@ (80013b4 <MX_I2C1_Init+0x7c>)
 8001346:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001348:	4b18      	ldr	r3, [pc, #96]	@ (80013ac <MX_I2C1_Init+0x74>)
 800134a:	2200      	movs	r2, #0
 800134c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800134e:	4b17      	ldr	r3, [pc, #92]	@ (80013ac <MX_I2C1_Init+0x74>)
 8001350:	2201      	movs	r2, #1
 8001352:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001354:	4b15      	ldr	r3, [pc, #84]	@ (80013ac <MX_I2C1_Init+0x74>)
 8001356:	2200      	movs	r2, #0
 8001358:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800135a:	4b14      	ldr	r3, [pc, #80]	@ (80013ac <MX_I2C1_Init+0x74>)
 800135c:	2200      	movs	r2, #0
 800135e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001360:	4b12      	ldr	r3, [pc, #72]	@ (80013ac <MX_I2C1_Init+0x74>)
 8001362:	2200      	movs	r2, #0
 8001364:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001366:	4b11      	ldr	r3, [pc, #68]	@ (80013ac <MX_I2C1_Init+0x74>)
 8001368:	2200      	movs	r2, #0
 800136a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800136c:	4b0f      	ldr	r3, [pc, #60]	@ (80013ac <MX_I2C1_Init+0x74>)
 800136e:	2200      	movs	r2, #0
 8001370:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001372:	480e      	ldr	r0, [pc, #56]	@ (80013ac <MX_I2C1_Init+0x74>)
 8001374:	f002 fbc6 	bl	8003b04 <HAL_I2C_Init>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800137e:	f000 fabf 	bl	8001900 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001382:	2100      	movs	r1, #0
 8001384:	4809      	ldr	r0, [pc, #36]	@ (80013ac <MX_I2C1_Init+0x74>)
 8001386:	f003 f977 	bl	8004678 <HAL_I2CEx_ConfigAnalogFilter>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d001      	beq.n	8001394 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001390:	f000 fab6 	bl	8001900 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001394:	2100      	movs	r1, #0
 8001396:	4805      	ldr	r0, [pc, #20]	@ (80013ac <MX_I2C1_Init+0x74>)
 8001398:	f003 f9b9 	bl	800470e <HAL_I2CEx_ConfigDigitalFilter>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80013a2:	f000 faad 	bl	8001900 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80013a6:	bf00      	nop
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	200008c4 	.word	0x200008c4
 80013b0:	40005400 	.word	0x40005400
 80013b4:	30a175ab 	.word	0x30a175ab

080013b8 <MX_LPTIM1_Init>:
  * @brief LPTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPTIM1_Init(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 80013bc:	4b16      	ldr	r3, [pc, #88]	@ (8001418 <MX_LPTIM1_Init+0x60>)
 80013be:	4a17      	ldr	r2, [pc, #92]	@ (800141c <MX_LPTIM1_Init+0x64>)
 80013c0:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80013c2:	4b15      	ldr	r3, [pc, #84]	@ (8001418 <MX_LPTIM1_Init+0x60>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 80013c8:	4b13      	ldr	r3, [pc, #76]	@ (8001418 <MX_LPTIM1_Init+0x60>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	609a      	str	r2, [r3, #8]
  hlptim1.Init.UltraLowPowerClock.Polarity = LPTIM_CLOCKPOLARITY_RISING;
 80013ce:	4b12      	ldr	r3, [pc, #72]	@ (8001418 <MX_LPTIM1_Init+0x60>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	60da      	str	r2, [r3, #12]
  hlptim1.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 80013d4:	4b10      	ldr	r3, [pc, #64]	@ (8001418 <MX_LPTIM1_Init+0x60>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	611a      	str	r2, [r3, #16]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80013da:	4b0f      	ldr	r3, [pc, #60]	@ (8001418 <MX_LPTIM1_Init+0x60>)
 80013dc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80013e0:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 80013e2:	4b0d      	ldr	r3, [pc, #52]	@ (8001418 <MX_LPTIM1_Init+0x60>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 80013e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001418 <MX_LPTIM1_Init+0x60>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 80013ee:	4b0a      	ldr	r3, [pc, #40]	@ (8001418 <MX_LPTIM1_Init+0x60>)
 80013f0:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80013f4:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 80013f6:	4b08      	ldr	r3, [pc, #32]	@ (8001418 <MX_LPTIM1_Init+0x60>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 80013fc:	4b06      	ldr	r3, [pc, #24]	@ (8001418 <MX_LPTIM1_Init+0x60>)
 80013fe:	2200      	movs	r2, #0
 8001400:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 8001402:	4805      	ldr	r0, [pc, #20]	@ (8001418 <MX_LPTIM1_Init+0x60>)
 8001404:	f003 f9d0 	bl	80047a8 <HAL_LPTIM_Init>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <MX_LPTIM1_Init+0x5a>
  {
    Error_Handler();
 800140e:	f000 fa77 	bl	8001900 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 8001412:	bf00      	nop
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	20000918 	.word	0x20000918
 800141c:	40007c00 	.word	0x40007c00

08001420 <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 8001424:	4b18      	ldr	r3, [pc, #96]	@ (8001488 <MX_OCTOSPI1_Init+0x68>)
 8001426:	4a19      	ldr	r2, [pc, #100]	@ (800148c <MX_OCTOSPI1_Init+0x6c>)
 8001428:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 800142a:	4b17      	ldr	r3, [pc, #92]	@ (8001488 <MX_OCTOSPI1_Init+0x68>)
 800142c:	2201      	movs	r2, #1
 800142e:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8001430:	4b15      	ldr	r3, [pc, #84]	@ (8001488 <MX_OCTOSPI1_Init+0x68>)
 8001432:	2200      	movs	r2, #0
 8001434:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MICRON;
 8001436:	4b14      	ldr	r3, [pc, #80]	@ (8001488 <MX_OCTOSPI1_Init+0x68>)
 8001438:	2200      	movs	r2, #0
 800143a:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 800143c:	4b12      	ldr	r3, [pc, #72]	@ (8001488 <MX_OCTOSPI1_Init+0x68>)
 800143e:	2220      	movs	r2, #32
 8001440:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 8001442:	4b11      	ldr	r3, [pc, #68]	@ (8001488 <MX_OCTOSPI1_Init+0x68>)
 8001444:	2201      	movs	r2, #1
 8001446:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8001448:	4b0f      	ldr	r3, [pc, #60]	@ (8001488 <MX_OCTOSPI1_Init+0x68>)
 800144a:	2200      	movs	r2, #0
 800144c:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 800144e:	4b0e      	ldr	r3, [pc, #56]	@ (8001488 <MX_OCTOSPI1_Init+0x68>)
 8001450:	2200      	movs	r2, #0
 8001452:	61da      	str	r2, [r3, #28]
  hospi1.Init.ClockPrescaler = 1;
 8001454:	4b0c      	ldr	r3, [pc, #48]	@ (8001488 <MX_OCTOSPI1_Init+0x68>)
 8001456:	2201      	movs	r2, #1
 8001458:	621a      	str	r2, [r3, #32]
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 800145a:	4b0b      	ldr	r3, [pc, #44]	@ (8001488 <MX_OCTOSPI1_Init+0x68>)
 800145c:	2200      	movs	r2, #0
 800145e:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 8001460:	4b09      	ldr	r3, [pc, #36]	@ (8001488 <MX_OCTOSPI1_Init+0x68>)
 8001462:	2200      	movs	r2, #0
 8001464:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi1.Init.ChipSelectBoundary = 0;
 8001466:	4b08      	ldr	r3, [pc, #32]	@ (8001488 <MX_OCTOSPI1_Init+0x68>)
 8001468:	2200      	movs	r2, #0
 800146a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 800146c:	4b06      	ldr	r3, [pc, #24]	@ (8001488 <MX_OCTOSPI1_Init+0x68>)
 800146e:	2208      	movs	r2, #8
 8001470:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 8001472:	4805      	ldr	r0, [pc, #20]	@ (8001488 <MX_OCTOSPI1_Init+0x68>)
 8001474:	f003 fb1c 	bl	8004ab0 <HAL_OSPI_Init>
 8001478:	4603      	mov	r3, r0
 800147a:	2b00      	cmp	r3, #0
 800147c:	d001      	beq.n	8001482 <MX_OCTOSPI1_Init+0x62>
  {
    Error_Handler();
 800147e:	f000 fa3f 	bl	8001900 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 8001482:	bf00      	nop
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	20000950 	.word	0x20000950
 800148c:	a0001000 	.word	0xa0001000

08001490 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b092      	sub	sp, #72	@ 0x48
 8001494:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001496:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800149a:	2200      	movs	r2, #0
 800149c:	601a      	str	r2, [r3, #0]
 800149e:	605a      	str	r2, [r3, #4]
 80014a0:	609a      	str	r2, [r3, #8]
 80014a2:	60da      	str	r2, [r3, #12]
 80014a4:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80014a6:	2300      	movs	r3, #0
 80014a8:	633b      	str	r3, [r7, #48]	@ 0x30
  RTC_AlarmTypeDef sAlarm = {0};
 80014aa:	1d3b      	adds	r3, r7, #4
 80014ac:	222c      	movs	r2, #44	@ 0x2c
 80014ae:	2100      	movs	r1, #0
 80014b0:	4618      	mov	r0, r3
 80014b2:	f008 ff2b 	bl	800a30c <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80014b6:	4b41      	ldr	r3, [pc, #260]	@ (80015bc <MX_RTC_Init+0x12c>)
 80014b8:	4a41      	ldr	r2, [pc, #260]	@ (80015c0 <MX_RTC_Init+0x130>)
 80014ba:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80014bc:	4b3f      	ldr	r3, [pc, #252]	@ (80015bc <MX_RTC_Init+0x12c>)
 80014be:	2200      	movs	r2, #0
 80014c0:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80014c2:	4b3e      	ldr	r3, [pc, #248]	@ (80015bc <MX_RTC_Init+0x12c>)
 80014c4:	227f      	movs	r2, #127	@ 0x7f
 80014c6:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80014c8:	4b3c      	ldr	r3, [pc, #240]	@ (80015bc <MX_RTC_Init+0x12c>)
 80014ca:	22ff      	movs	r2, #255	@ 0xff
 80014cc:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80014ce:	4b3b      	ldr	r3, [pc, #236]	@ (80015bc <MX_RTC_Init+0x12c>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_POS1;
 80014d4:	4b39      	ldr	r3, [pc, #228]	@ (80015bc <MX_RTC_Init+0x12c>)
 80014d6:	2202      	movs	r2, #2
 80014d8:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80014da:	4b38      	ldr	r3, [pc, #224]	@ (80015bc <MX_RTC_Init+0x12c>)
 80014dc:	2200      	movs	r2, #0
 80014de:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80014e0:	4b36      	ldr	r3, [pc, #216]	@ (80015bc <MX_RTC_Init+0x12c>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80014e6:	4835      	ldr	r0, [pc, #212]	@ (80015bc <MX_RTC_Init+0x12c>)
 80014e8:	f005 fc2e 	bl	8006d48 <HAL_RTC_Init>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d001      	beq.n	80014f6 <MX_RTC_Init+0x66>
  {
    Error_Handler();
 80014f2:	f000 fa05 	bl	8001900 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80014f6:	2300      	movs	r3, #0
 80014f8:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  sTime.Minutes = 0x0;
 80014fc:	2300      	movs	r3, #0
 80014fe:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  sTime.Seconds = 0x0;
 8001502:	2300      	movs	r3, #0
 8001504:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001508:	2300      	movs	r3, #0
 800150a:	643b      	str	r3, [r7, #64]	@ 0x40
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800150c:	2300      	movs	r3, #0
 800150e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001510:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001514:	2201      	movs	r2, #1
 8001516:	4619      	mov	r1, r3
 8001518:	4828      	ldr	r0, [pc, #160]	@ (80015bc <MX_RTC_Init+0x12c>)
 800151a:	f005 fc9d 	bl	8006e58 <HAL_RTC_SetTime>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d001      	beq.n	8001528 <MX_RTC_Init+0x98>
  {
    Error_Handler();
 8001524:	f000 f9ec 	bl	8001900 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001528:	2301      	movs	r3, #1
 800152a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  sDate.Month = RTC_MONTH_JANUARY;
 800152e:	2301      	movs	r3, #1
 8001530:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  sDate.Date = 0x1;
 8001534:	2301      	movs	r3, #1
 8001536:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  sDate.Year = 0x0;
 800153a:	2300      	movs	r3, #0
 800153c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001540:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001544:	2201      	movs	r2, #1
 8001546:	4619      	mov	r1, r3
 8001548:	481c      	ldr	r0, [pc, #112]	@ (80015bc <MX_RTC_Init+0x12c>)
 800154a:	f005 fd7e 	bl	800704a <HAL_RTC_SetDate>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d001      	beq.n	8001558 <MX_RTC_Init+0xc8>
  {
    Error_Handler();
 8001554:	f000 f9d4 	bl	8001900 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8001558:	2300      	movs	r3, #0
 800155a:	713b      	strb	r3, [r7, #4]
  sAlarm.AlarmTime.Minutes = 0x0;
 800155c:	2300      	movs	r3, #0
 800155e:	717b      	strb	r3, [r7, #5]
  sAlarm.AlarmTime.Seconds = 0x0;
 8001560:	2300      	movs	r3, #0
 8001562:	71bb      	strb	r3, [r7, #6]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001564:	2300      	movs	r3, #0
 8001566:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001568:	2300      	movs	r3, #0
 800156a:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800156c:	2300      	movs	r3, #0
 800156e:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001570:	2300      	movs	r3, #0
 8001572:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001574:	2300      	movs	r3, #0
 8001576:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001578:	2300      	movs	r3, #0
 800157a:	627b      	str	r3, [r7, #36]	@ 0x24
  sAlarm.AlarmDateWeekDay = 0x1;
 800157c:	2301      	movs	r3, #1
 800157e:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sAlarm.Alarm = RTC_ALARM_A;
 8001582:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001586:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001588:	1d3b      	adds	r3, r7, #4
 800158a:	2201      	movs	r2, #1
 800158c:	4619      	mov	r1, r3
 800158e:	480b      	ldr	r0, [pc, #44]	@ (80015bc <MX_RTC_Init+0x12c>)
 8001590:	f005 fde2 	bl	8007158 <HAL_RTC_SetAlarm_IT>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <MX_RTC_Init+0x10e>
  {
    Error_Handler();
 800159a:	f000 f9b1 	bl	8001900 <Error_Handler>
  }

  /** Enable Calibration
  */
  if (HAL_RTCEx_SetCalibrationOutPut(&hrtc, RTC_CALIBOUTPUT_1HZ) != HAL_OK)
 800159e:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 80015a2:	4806      	ldr	r0, [pc, #24]	@ (80015bc <MX_RTC_Init+0x12c>)
 80015a4:	f006 f8be 	bl	8007724 <HAL_RTCEx_SetCalibrationOutPut>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d001      	beq.n	80015b2 <MX_RTC_Init+0x122>
  {
    Error_Handler();
 80015ae:	f000 f9a7 	bl	8001900 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80015b2:	bf00      	nop
 80015b4:	3748      	adds	r7, #72	@ 0x48
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	200009a0 	.word	0x200009a0
 80015c0:	40002800 	.word	0x40002800

080015c4 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b084      	sub	sp, #16
 80015c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015ca:	1d3b      	adds	r3, r7, #4
 80015cc:	2200      	movs	r2, #0
 80015ce:	601a      	str	r2, [r3, #0]
 80015d0:	605a      	str	r2, [r3, #4]
 80015d2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80015d4:	4b14      	ldr	r3, [pc, #80]	@ (8001628 <MX_TIM6_Init+0x64>)
 80015d6:	4a15      	ldr	r2, [pc, #84]	@ (800162c <MX_TIM6_Init+0x68>)
 80015d8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 80015da:	4b13      	ldr	r3, [pc, #76]	@ (8001628 <MX_TIM6_Init+0x64>)
 80015dc:	2200      	movs	r2, #0
 80015de:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015e0:	4b11      	ldr	r3, [pc, #68]	@ (8001628 <MX_TIM6_Init+0x64>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 15000;
 80015e6:	4b10      	ldr	r3, [pc, #64]	@ (8001628 <MX_TIM6_Init+0x64>)
 80015e8:	f643 2298 	movw	r2, #15000	@ 0x3a98
 80015ec:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001628 <MX_TIM6_Init+0x64>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80015f4:	480c      	ldr	r0, [pc, #48]	@ (8001628 <MX_TIM6_Init+0x64>)
 80015f6:	f006 f8e6 	bl	80077c6 <HAL_TIM_Base_Init>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d001      	beq.n	8001604 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001600:	f000 f97e 	bl	8001900 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001604:	2320      	movs	r3, #32
 8001606:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001608:	2300      	movs	r3, #0
 800160a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800160c:	1d3b      	adds	r3, r7, #4
 800160e:	4619      	mov	r1, r3
 8001610:	4805      	ldr	r0, [pc, #20]	@ (8001628 <MX_TIM6_Init+0x64>)
 8001612:	f006 fba3 	bl	8007d5c <HAL_TIMEx_MasterConfigSynchronization>
 8001616:	4603      	mov	r3, r0
 8001618:	2b00      	cmp	r3, #0
 800161a:	d001      	beq.n	8001620 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 800161c:	f000 f970 	bl	8001900 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001620:	bf00      	nop
 8001622:	3710      	adds	r7, #16
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	200009c4 	.word	0x200009c4
 800162c:	40001000 	.word	0x40001000

08001630 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b084      	sub	sp, #16
 8001634:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001636:	1d3b      	adds	r3, r7, #4
 8001638:	2200      	movs	r2, #0
 800163a:	601a      	str	r2, [r3, #0]
 800163c:	605a      	str	r2, [r3, #4]
 800163e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001640:	4b15      	ldr	r3, [pc, #84]	@ (8001698 <MX_TIM7_Init+0x68>)
 8001642:	4a16      	ldr	r2, [pc, #88]	@ (800169c <MX_TIM7_Init+0x6c>)
 8001644:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 1831;
 8001646:	4b14      	ldr	r3, [pc, #80]	@ (8001698 <MX_TIM7_Init+0x68>)
 8001648:	f240 7227 	movw	r2, #1831	@ 0x727
 800164c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800164e:	4b12      	ldr	r3, [pc, #72]	@ (8001698 <MX_TIM7_Init+0x68>)
 8001650:	2200      	movs	r2, #0
 8001652:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8001654:	4b10      	ldr	r3, [pc, #64]	@ (8001698 <MX_TIM7_Init+0x68>)
 8001656:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800165a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800165c:	4b0e      	ldr	r3, [pc, #56]	@ (8001698 <MX_TIM7_Init+0x68>)
 800165e:	2200      	movs	r2, #0
 8001660:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001662:	480d      	ldr	r0, [pc, #52]	@ (8001698 <MX_TIM7_Init+0x68>)
 8001664:	f006 f8af 	bl	80077c6 <HAL_TIM_Base_Init>
 8001668:	4603      	mov	r3, r0
 800166a:	2b00      	cmp	r3, #0
 800166c:	d001      	beq.n	8001672 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 800166e:	f000 f947 	bl	8001900 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001672:	2300      	movs	r3, #0
 8001674:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001676:	2300      	movs	r3, #0
 8001678:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800167a:	1d3b      	adds	r3, r7, #4
 800167c:	4619      	mov	r1, r3
 800167e:	4806      	ldr	r0, [pc, #24]	@ (8001698 <MX_TIM7_Init+0x68>)
 8001680:	f006 fb6c 	bl	8007d5c <HAL_TIMEx_MasterConfigSynchronization>
 8001684:	4603      	mov	r3, r0
 8001686:	2b00      	cmp	r3, #0
 8001688:	d001      	beq.n	800168e <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 800168a:	f000 f939 	bl	8001900 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800168e:	bf00      	nop
 8001690:	3710      	adds	r7, #16
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	20000a10 	.word	0x20000a10
 800169c:	40001400 	.word	0x40001400

080016a0 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80016a4:	4b0f      	ldr	r3, [pc, #60]	@ (80016e4 <MX_TIM16_Init+0x44>)
 80016a6:	4a10      	ldr	r2, [pc, #64]	@ (80016e8 <MX_TIM16_Init+0x48>)
 80016a8:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 80016aa:	4b0e      	ldr	r3, [pc, #56]	@ (80016e4 <MX_TIM16_Init+0x44>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016b0:	4b0c      	ldr	r3, [pc, #48]	@ (80016e4 <MX_TIM16_Init+0x44>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 80016b6:	4b0b      	ldr	r3, [pc, #44]	@ (80016e4 <MX_TIM16_Init+0x44>)
 80016b8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80016bc:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016be:	4b09      	ldr	r3, [pc, #36]	@ (80016e4 <MX_TIM16_Init+0x44>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80016c4:	4b07      	ldr	r3, [pc, #28]	@ (80016e4 <MX_TIM16_Init+0x44>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016ca:	4b06      	ldr	r3, [pc, #24]	@ (80016e4 <MX_TIM16_Init+0x44>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80016d0:	4804      	ldr	r0, [pc, #16]	@ (80016e4 <MX_TIM16_Init+0x44>)
 80016d2:	f006 f878 	bl	80077c6 <HAL_TIM_Base_Init>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d001      	beq.n	80016e0 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 80016dc:	f000 f910 	bl	8001900 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80016e0:	bf00      	nop
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	20000a5c 	.word	0x20000a5c
 80016e8:	40014400 	.word	0x40014400

080016ec <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80016f0:	4b22      	ldr	r3, [pc, #136]	@ (800177c <MX_USART1_UART_Init+0x90>)
 80016f2:	4a23      	ldr	r2, [pc, #140]	@ (8001780 <MX_USART1_UART_Init+0x94>)
 80016f4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80016f6:	4b21      	ldr	r3, [pc, #132]	@ (800177c <MX_USART1_UART_Init+0x90>)
 80016f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80016fc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80016fe:	4b1f      	ldr	r3, [pc, #124]	@ (800177c <MX_USART1_UART_Init+0x90>)
 8001700:	2200      	movs	r2, #0
 8001702:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001704:	4b1d      	ldr	r3, [pc, #116]	@ (800177c <MX_USART1_UART_Init+0x90>)
 8001706:	2200      	movs	r2, #0
 8001708:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800170a:	4b1c      	ldr	r3, [pc, #112]	@ (800177c <MX_USART1_UART_Init+0x90>)
 800170c:	2200      	movs	r2, #0
 800170e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001710:	4b1a      	ldr	r3, [pc, #104]	@ (800177c <MX_USART1_UART_Init+0x90>)
 8001712:	220c      	movs	r2, #12
 8001714:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001716:	4b19      	ldr	r3, [pc, #100]	@ (800177c <MX_USART1_UART_Init+0x90>)
 8001718:	2200      	movs	r2, #0
 800171a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800171c:	4b17      	ldr	r3, [pc, #92]	@ (800177c <MX_USART1_UART_Init+0x90>)
 800171e:	2200      	movs	r2, #0
 8001720:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001722:	4b16      	ldr	r3, [pc, #88]	@ (800177c <MX_USART1_UART_Init+0x90>)
 8001724:	2200      	movs	r2, #0
 8001726:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001728:	4b14      	ldr	r3, [pc, #80]	@ (800177c <MX_USART1_UART_Init+0x90>)
 800172a:	2200      	movs	r2, #0
 800172c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800172e:	4b13      	ldr	r3, [pc, #76]	@ (800177c <MX_USART1_UART_Init+0x90>)
 8001730:	2200      	movs	r2, #0
 8001732:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001734:	4811      	ldr	r0, [pc, #68]	@ (800177c <MX_USART1_UART_Init+0x90>)
 8001736:	f006 fbb7 	bl	8007ea8 <HAL_UART_Init>
 800173a:	4603      	mov	r3, r0
 800173c:	2b00      	cmp	r3, #0
 800173e:	d001      	beq.n	8001744 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001740:	f000 f8de 	bl	8001900 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001744:	2100      	movs	r1, #0
 8001746:	480d      	ldr	r0, [pc, #52]	@ (800177c <MX_USART1_UART_Init+0x90>)
 8001748:	f008 fc39 	bl	8009fbe <HAL_UARTEx_SetTxFifoThreshold>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001752:	f000 f8d5 	bl	8001900 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001756:	2100      	movs	r1, #0
 8001758:	4808      	ldr	r0, [pc, #32]	@ (800177c <MX_USART1_UART_Init+0x90>)
 800175a:	f008 fc6e 	bl	800a03a <HAL_UARTEx_SetRxFifoThreshold>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d001      	beq.n	8001768 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001764:	f000 f8cc 	bl	8001900 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001768:	4804      	ldr	r0, [pc, #16]	@ (800177c <MX_USART1_UART_Init+0x90>)
 800176a:	f008 fbef 	bl	8009f4c <HAL_UARTEx_DisableFifoMode>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d001      	beq.n	8001778 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001774:	f000 f8c4 	bl	8001900 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001778:	bf00      	nop
 800177a:	bd80      	pop	{r7, pc}
 800177c:	20000aa8 	.word	0x20000aa8
 8001780:	40013800 	.word	0x40013800

08001784 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b08a      	sub	sp, #40	@ 0x28
 8001788:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800178a:	f107 0314 	add.w	r3, r7, #20
 800178e:	2200      	movs	r2, #0
 8001790:	601a      	str	r2, [r3, #0]
 8001792:	605a      	str	r2, [r3, #4]
 8001794:	609a      	str	r2, [r3, #8]
 8001796:	60da      	str	r2, [r3, #12]
 8001798:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800179a:	4b34      	ldr	r3, [pc, #208]	@ (800186c <MX_GPIO_Init+0xe8>)
 800179c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800179e:	4a33      	ldr	r2, [pc, #204]	@ (800186c <MX_GPIO_Init+0xe8>)
 80017a0:	f043 0304 	orr.w	r3, r3, #4
 80017a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017a6:	4b31      	ldr	r3, [pc, #196]	@ (800186c <MX_GPIO_Init+0xe8>)
 80017a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017aa:	f003 0304 	and.w	r3, r3, #4
 80017ae:	613b      	str	r3, [r7, #16]
 80017b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017b2:	4b2e      	ldr	r3, [pc, #184]	@ (800186c <MX_GPIO_Init+0xe8>)
 80017b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017b6:	4a2d      	ldr	r2, [pc, #180]	@ (800186c <MX_GPIO_Init+0xe8>)
 80017b8:	f043 0301 	orr.w	r3, r3, #1
 80017bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017be:	4b2b      	ldr	r3, [pc, #172]	@ (800186c <MX_GPIO_Init+0xe8>)
 80017c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017c2:	f003 0301 	and.w	r3, r3, #1
 80017c6:	60fb      	str	r3, [r7, #12]
 80017c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017ca:	4b28      	ldr	r3, [pc, #160]	@ (800186c <MX_GPIO_Init+0xe8>)
 80017cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ce:	4a27      	ldr	r2, [pc, #156]	@ (800186c <MX_GPIO_Init+0xe8>)
 80017d0:	f043 0302 	orr.w	r3, r3, #2
 80017d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017d6:	4b25      	ldr	r3, [pc, #148]	@ (800186c <MX_GPIO_Init+0xe8>)
 80017d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017da:	f003 0302 	and.w	r3, r3, #2
 80017de:	60bb      	str	r3, [r7, #8]
 80017e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80017e2:	4b22      	ldr	r3, [pc, #136]	@ (800186c <MX_GPIO_Init+0xe8>)
 80017e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017e6:	4a21      	ldr	r2, [pc, #132]	@ (800186c <MX_GPIO_Init+0xe8>)
 80017e8:	f043 0310 	orr.w	r3, r3, #16
 80017ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017ee:	4b1f      	ldr	r3, [pc, #124]	@ (800186c <MX_GPIO_Init+0xe8>)
 80017f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017f2:	f003 0310 	and.w	r3, r3, #16
 80017f6:	607b      	str	r3, [r7, #4]
 80017f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : Button_Pin */
  GPIO_InitStruct.Pin = Button_Pin;
 80017fa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001800:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001804:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001806:	2300      	movs	r3, #0
 8001808:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 800180a:	f107 0314 	add.w	r3, r7, #20
 800180e:	4619      	mov	r1, r3
 8001810:	4817      	ldr	r0, [pc, #92]	@ (8001870 <MX_GPIO_Init+0xec>)
 8001812:	f001 fedb 	bl	80035cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PE10 PE11 PE12 PE13
                           PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8001816:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 800181a:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800181c:	2302      	movs	r3, #2
 800181e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001820:	2300      	movs	r3, #0
 8001822:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001824:	2303      	movs	r3, #3
 8001826:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8001828:	230a      	movs	r3, #10
 800182a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800182c:	f107 0314 	add.w	r3, r7, #20
 8001830:	4619      	mov	r1, r3
 8001832:	4810      	ldr	r0, [pc, #64]	@ (8001874 <MX_GPIO_Init+0xf0>)
 8001834:	f001 feca 	bl	80035cc <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001838:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800183c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800183e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001842:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001844:	2300      	movs	r3, #0
 8001846:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001848:	f107 0314 	add.w	r3, r7, #20
 800184c:	4619      	mov	r1, r3
 800184e:	480a      	ldr	r0, [pc, #40]	@ (8001878 <MX_GPIO_Init+0xf4>)
 8001850:	f001 febc 	bl	80035cc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001854:	2200      	movs	r2, #0
 8001856:	2100      	movs	r1, #0
 8001858:	2028      	movs	r0, #40	@ 0x28
 800185a:	f001 fb72 	bl	8002f42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800185e:	2028      	movs	r0, #40	@ 0x28
 8001860:	f001 fb8b 	bl	8002f7a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001864:	bf00      	nop
 8001866:	3728      	adds	r7, #40	@ 0x28
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	40021000 	.word	0x40021000
 8001870:	48000800 	.word	0x48000800
 8001874:	48001000 	.word	0x48001000
 8001878:	48000400 	.word	0x48000400

0800187c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800187c:	b580      	push	{r7, lr}
 800187e:	b084      	sub	sp, #16
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
	if (huart == &huart1) {
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	4a19      	ldr	r2, [pc, #100]	@ (80018ec <HAL_UART_RxCpltCallback+0x70>)
 8001888:	4293      	cmp	r3, r2
 800188a:	d12b      	bne.n	80018e4 <HAL_UART_RxCpltCallback+0x68>
		uint8_t c = uart_byte;
 800188c:	4b18      	ldr	r3, [pc, #96]	@ (80018f0 <HAL_UART_RxCpltCallback+0x74>)
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	73fb      	strb	r3, [r7, #15]

		if (c == '\r' || c== '\r\n' || c == '\n') { // ENTER pressed
 8001892:	7bfb      	ldrb	r3, [r7, #15]
 8001894:	2b0d      	cmp	r3, #13
 8001896:	d002      	beq.n	800189e <HAL_UART_RxCpltCallback+0x22>
 8001898:	7bfb      	ldrb	r3, [r7, #15]
 800189a:	2b0a      	cmp	r3, #10
 800189c:	d10d      	bne.n	80018ba <HAL_UART_RxCpltCallback+0x3e>

			char_buffer[rx_index] = '\0';
 800189e:	4b15      	ldr	r3, [pc, #84]	@ (80018f4 <HAL_UART_RxCpltCallback+0x78>)
 80018a0:	881b      	ldrh	r3, [r3, #0]
 80018a2:	b29b      	uxth	r3, r3
 80018a4:	461a      	mov	r2, r3
 80018a6:	4b14      	ldr	r3, [pc, #80]	@ (80018f8 <HAL_UART_RxCpltCallback+0x7c>)
 80018a8:	2100      	movs	r1, #0
 80018aa:	5499      	strb	r1, [r3, r2]
			rx_index = 0;         //buffer index reset
 80018ac:	4b11      	ldr	r3, [pc, #68]	@ (80018f4 <HAL_UART_RxCpltCallback+0x78>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	801a      	strh	r2, [r3, #0]
			line_ready = 1;       //indicating "enter" been pressed
 80018b2:	4b12      	ldr	r3, [pc, #72]	@ (80018fc <HAL_UART_RxCpltCallback+0x80>)
 80018b4:	2201      	movs	r2, #1
 80018b6:	701a      	strb	r2, [r3, #0]
 80018b8:	e00f      	b.n	80018da <HAL_UART_RxCpltCallback+0x5e>

		} else {
			// if not \r, append to character buffer
			if (rx_index < (UA_BUF_SIZE - 1)) {
 80018ba:	4b0e      	ldr	r3, [pc, #56]	@ (80018f4 <HAL_UART_RxCpltCallback+0x78>)
 80018bc:	881b      	ldrh	r3, [r3, #0]
 80018be:	b29b      	uxth	r3, r3
 80018c0:	2b3e      	cmp	r3, #62	@ 0x3e
 80018c2:	d80a      	bhi.n	80018da <HAL_UART_RxCpltCallback+0x5e>
				char_buffer[rx_index++] = c;
 80018c4:	4b0b      	ldr	r3, [pc, #44]	@ (80018f4 <HAL_UART_RxCpltCallback+0x78>)
 80018c6:	881b      	ldrh	r3, [r3, #0]
 80018c8:	b29b      	uxth	r3, r3
 80018ca:	1c5a      	adds	r2, r3, #1
 80018cc:	b291      	uxth	r1, r2
 80018ce:	4a09      	ldr	r2, [pc, #36]	@ (80018f4 <HAL_UART_RxCpltCallback+0x78>)
 80018d0:	8011      	strh	r1, [r2, #0]
 80018d2:	4619      	mov	r1, r3
 80018d4:	4a08      	ldr	r2, [pc, #32]	@ (80018f8 <HAL_UART_RxCpltCallback+0x7c>)
 80018d6:	7bfb      	ldrb	r3, [r7, #15]
 80018d8:	5453      	strb	r3, [r2, r1]
			}
		}

		// Restart reception for the next byte (always!)
		HAL_UART_Receive_IT(&huart1, &uart_byte, 1);
 80018da:	2201      	movs	r2, #1
 80018dc:	4904      	ldr	r1, [pc, #16]	@ (80018f0 <HAL_UART_RxCpltCallback+0x74>)
 80018de:	4803      	ldr	r0, [pc, #12]	@ (80018ec <HAL_UART_RxCpltCallback+0x70>)
 80018e0:	f006 fbc0 	bl	8008064 <HAL_UART_Receive_IT>
	}
}
 80018e4:	bf00      	nop
 80018e6:	3710      	adds	r7, #16
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	20000aa8 	.word	0x20000aa8
 80018f0:	20000b44 	.word	0x20000b44
 80018f4:	20000c48 	.word	0x20000c48
 80018f8:	20000b48 	.word	0x20000b48
 80018fc:	20000c4a 	.word	0x20000c4a

08001900 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001900:	b480      	push	{r7}
 8001902:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001904:	b672      	cpsid	i
}
 8001906:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001908:	bf00      	nop
 800190a:	e7fd      	b.n	8001908 <Error_Handler+0x8>

0800190c <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b08a      	sub	sp, #40	@ 0x28
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8001914:	4b27      	ldr	r3, [pc, #156]	@ (80019b4 <I2Cx_MspInit+0xa8>)
 8001916:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001918:	4a26      	ldr	r2, [pc, #152]	@ (80019b4 <I2Cx_MspInit+0xa8>)
 800191a:	f043 0302 	orr.w	r3, r3, #2
 800191e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001920:	4b24      	ldr	r3, [pc, #144]	@ (80019b4 <I2Cx_MspInit+0xa8>)
 8001922:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001924:	f003 0302 	and.w	r3, r3, #2
 8001928:	613b      	str	r3, [r7, #16]
 800192a:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 800192c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001930:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8001932:	2312      	movs	r3, #18
 8001934:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8001936:	2301      	movs	r3, #1
 8001938:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800193a:	2303      	movs	r3, #3
 800193c:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 800193e:	2304      	movs	r3, #4
 8001940:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8001942:	f107 0314 	add.w	r3, r7, #20
 8001946:	4619      	mov	r1, r3
 8001948:	481b      	ldr	r0, [pc, #108]	@ (80019b8 <I2Cx_MspInit+0xac>)
 800194a:	f001 fe3f 	bl	80035cc <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800194e:	f107 0314 	add.w	r3, r7, #20
 8001952:	4619      	mov	r1, r3
 8001954:	4818      	ldr	r0, [pc, #96]	@ (80019b8 <I2Cx_MspInit+0xac>)
 8001956:	f001 fe39 	bl	80035cc <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 800195a:	4b16      	ldr	r3, [pc, #88]	@ (80019b4 <I2Cx_MspInit+0xa8>)
 800195c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800195e:	4a15      	ldr	r2, [pc, #84]	@ (80019b4 <I2Cx_MspInit+0xa8>)
 8001960:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001964:	6593      	str	r3, [r2, #88]	@ 0x58
 8001966:	4b13      	ldr	r3, [pc, #76]	@ (80019b4 <I2Cx_MspInit+0xa8>)
 8001968:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800196a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800196e:	60fb      	str	r3, [r7, #12]
 8001970:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8001972:	4b10      	ldr	r3, [pc, #64]	@ (80019b4 <I2Cx_MspInit+0xa8>)
 8001974:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001976:	4a0f      	ldr	r2, [pc, #60]	@ (80019b4 <I2Cx_MspInit+0xa8>)
 8001978:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800197c:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 800197e:	4b0d      	ldr	r3, [pc, #52]	@ (80019b4 <I2Cx_MspInit+0xa8>)
 8001980:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001982:	4a0c      	ldr	r2, [pc, #48]	@ (80019b4 <I2Cx_MspInit+0xa8>)
 8001984:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001988:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 800198a:	2200      	movs	r2, #0
 800198c:	210f      	movs	r1, #15
 800198e:	2021      	movs	r0, #33	@ 0x21
 8001990:	f001 fad7 	bl	8002f42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8001994:	2021      	movs	r0, #33	@ 0x21
 8001996:	f001 faf0 	bl	8002f7a <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 800199a:	2200      	movs	r2, #0
 800199c:	210f      	movs	r1, #15
 800199e:	2022      	movs	r0, #34	@ 0x22
 80019a0:	f001 facf 	bl	8002f42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 80019a4:	2022      	movs	r0, #34	@ 0x22
 80019a6:	f001 fae8 	bl	8002f7a <HAL_NVIC_EnableIRQ>
}
 80019aa:	bf00      	nop
 80019ac:	3728      	adds	r7, #40	@ 0x28
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	40021000 	.word	0x40021000
 80019b8:	48000400 	.word	0x48000400

080019bc <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b082      	sub	sp, #8
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	4a12      	ldr	r2, [pc, #72]	@ (8001a10 <I2Cx_Init+0x54>)
 80019c8:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	4a11      	ldr	r2, [pc, #68]	@ (8001a14 <I2Cx_Init+0x58>)
 80019ce:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2200      	movs	r2, #0
 80019d4:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	2201      	movs	r2, #1
 80019da:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	2200      	movs	r2, #0
 80019e0:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2200      	movs	r2, #0
 80019e6:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2200      	movs	r2, #0
 80019ec:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	2200      	movs	r2, #0
 80019f2:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 80019f4:	6878      	ldr	r0, [r7, #4]
 80019f6:	f7ff ff89 	bl	800190c <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 80019fa:	6878      	ldr	r0, [r7, #4]
 80019fc:	f002 f882 	bl	8003b04 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8001a00:	2100      	movs	r1, #0
 8001a02:	6878      	ldr	r0, [r7, #4]
 8001a04:	f002 fe38 	bl	8004678 <HAL_I2CEx_ConfigAnalogFilter>
}
 8001a08:	bf00      	nop
 8001a0a:	3708      	adds	r7, #8
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	40005800 	.word	0x40005800
 8001a14:	00702681 	.word	0x00702681

08001a18 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b08a      	sub	sp, #40	@ 0x28
 8001a1c:	af04      	add	r7, sp, #16
 8001a1e:	60f8      	str	r0, [r7, #12]
 8001a20:	4608      	mov	r0, r1
 8001a22:	4611      	mov	r1, r2
 8001a24:	461a      	mov	r2, r3
 8001a26:	4603      	mov	r3, r0
 8001a28:	72fb      	strb	r3, [r7, #11]
 8001a2a:	460b      	mov	r3, r1
 8001a2c:	813b      	strh	r3, [r7, #8]
 8001a2e:	4613      	mov	r3, r2
 8001a30:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001a32:	2300      	movs	r3, #0
 8001a34:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001a36:	7afb      	ldrb	r3, [r7, #11]
 8001a38:	b299      	uxth	r1, r3
 8001a3a:	88f8      	ldrh	r0, [r7, #6]
 8001a3c:	893a      	ldrh	r2, [r7, #8]
 8001a3e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a42:	9302      	str	r3, [sp, #8]
 8001a44:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001a46:	9301      	str	r3, [sp, #4]
 8001a48:	6a3b      	ldr	r3, [r7, #32]
 8001a4a:	9300      	str	r3, [sp, #0]
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	68f8      	ldr	r0, [r7, #12]
 8001a50:	f002 fa36 	bl	8003ec0 <HAL_I2C_Mem_Read>
 8001a54:	4603      	mov	r3, r0
 8001a56:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8001a58:	7dfb      	ldrb	r3, [r7, #23]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d004      	beq.n	8001a68 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8001a5e:	7afb      	ldrb	r3, [r7, #11]
 8001a60:	4619      	mov	r1, r3
 8001a62:	68f8      	ldr	r0, [r7, #12]
 8001a64:	f000 f832 	bl	8001acc <I2Cx_Error>
  }
  return status;
 8001a68:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3718      	adds	r7, #24
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}

08001a72 <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8001a72:	b580      	push	{r7, lr}
 8001a74:	b08a      	sub	sp, #40	@ 0x28
 8001a76:	af04      	add	r7, sp, #16
 8001a78:	60f8      	str	r0, [r7, #12]
 8001a7a:	4608      	mov	r0, r1
 8001a7c:	4611      	mov	r1, r2
 8001a7e:	461a      	mov	r2, r3
 8001a80:	4603      	mov	r3, r0
 8001a82:	72fb      	strb	r3, [r7, #11]
 8001a84:	460b      	mov	r3, r1
 8001a86:	813b      	strh	r3, [r7, #8]
 8001a88:	4613      	mov	r3, r2
 8001a8a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001a90:	7afb      	ldrb	r3, [r7, #11]
 8001a92:	b299      	uxth	r1, r3
 8001a94:	88f8      	ldrh	r0, [r7, #6]
 8001a96:	893a      	ldrh	r2, [r7, #8]
 8001a98:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a9c:	9302      	str	r3, [sp, #8]
 8001a9e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001aa0:	9301      	str	r3, [sp, #4]
 8001aa2:	6a3b      	ldr	r3, [r7, #32]
 8001aa4:	9300      	str	r3, [sp, #0]
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	68f8      	ldr	r0, [r7, #12]
 8001aaa:	f002 f8f5 	bl	8003c98 <HAL_I2C_Mem_Write>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8001ab2:	7dfb      	ldrb	r3, [r7, #23]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d004      	beq.n	8001ac2 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8001ab8:	7afb      	ldrb	r3, [r7, #11]
 8001aba:	4619      	mov	r1, r3
 8001abc:	68f8      	ldr	r0, [r7, #12]
 8001abe:	f000 f805 	bl	8001acc <I2Cx_Error>
  }
  return status;
 8001ac2:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	3718      	adds	r7, #24
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}

08001acc <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
 8001ad4:	460b      	mov	r3, r1
 8001ad6:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8001ad8:	6878      	ldr	r0, [r7, #4]
 8001ada:	f002 f8ae 	bl	8003c3a <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8001ade:	6878      	ldr	r0, [r7, #4]
 8001ae0:	f7ff ff6c 	bl	80019bc <I2Cx_Init>
}
 8001ae4:	bf00      	nop
 8001ae6:	3708      	adds	r7, #8
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}

08001aec <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8001af0:	4802      	ldr	r0, [pc, #8]	@ (8001afc <SENSOR_IO_Init+0x10>)
 8001af2:	f7ff ff63 	bl	80019bc <I2Cx_Init>
}
 8001af6:	bf00      	nop
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	20000cc4 	.word	0x20000cc4

08001b00 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b084      	sub	sp, #16
 8001b04:	af02      	add	r7, sp, #8
 8001b06:	4603      	mov	r3, r0
 8001b08:	71fb      	strb	r3, [r7, #7]
 8001b0a:	460b      	mov	r3, r1
 8001b0c:	71bb      	strb	r3, [r7, #6]
 8001b0e:	4613      	mov	r3, r2
 8001b10:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8001b12:	79bb      	ldrb	r3, [r7, #6]
 8001b14:	b29a      	uxth	r2, r3
 8001b16:	79f9      	ldrb	r1, [r7, #7]
 8001b18:	2301      	movs	r3, #1
 8001b1a:	9301      	str	r3, [sp, #4]
 8001b1c:	1d7b      	adds	r3, r7, #5
 8001b1e:	9300      	str	r3, [sp, #0]
 8001b20:	2301      	movs	r3, #1
 8001b22:	4803      	ldr	r0, [pc, #12]	@ (8001b30 <SENSOR_IO_Write+0x30>)
 8001b24:	f7ff ffa5 	bl	8001a72 <I2Cx_WriteMultiple>
}
 8001b28:	bf00      	nop
 8001b2a:	3708      	adds	r7, #8
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	20000cc4 	.word	0x20000cc4

08001b34 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b086      	sub	sp, #24
 8001b38:	af02      	add	r7, sp, #8
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	460a      	mov	r2, r1
 8001b3e:	71fb      	strb	r3, [r7, #7]
 8001b40:	4613      	mov	r3, r2
 8001b42:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8001b44:	2300      	movs	r3, #0
 8001b46:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8001b48:	79bb      	ldrb	r3, [r7, #6]
 8001b4a:	b29a      	uxth	r2, r3
 8001b4c:	79f9      	ldrb	r1, [r7, #7]
 8001b4e:	2301      	movs	r3, #1
 8001b50:	9301      	str	r3, [sp, #4]
 8001b52:	f107 030f 	add.w	r3, r7, #15
 8001b56:	9300      	str	r3, [sp, #0]
 8001b58:	2301      	movs	r3, #1
 8001b5a:	4804      	ldr	r0, [pc, #16]	@ (8001b6c <SENSOR_IO_Read+0x38>)
 8001b5c:	f7ff ff5c 	bl	8001a18 <I2Cx_ReadMultiple>

  return read_value;
 8001b60:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	3710      	adds	r7, #16
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	20000cc4 	.word	0x20000cc4

08001b70 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b084      	sub	sp, #16
 8001b74:	af02      	add	r7, sp, #8
 8001b76:	603a      	str	r2, [r7, #0]
 8001b78:	461a      	mov	r2, r3
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	71fb      	strb	r3, [r7, #7]
 8001b7e:	460b      	mov	r3, r1
 8001b80:	71bb      	strb	r3, [r7, #6]
 8001b82:	4613      	mov	r3, r2
 8001b84:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8001b86:	79bb      	ldrb	r3, [r7, #6]
 8001b88:	b29a      	uxth	r2, r3
 8001b8a:	79f9      	ldrb	r1, [r7, #7]
 8001b8c:	88bb      	ldrh	r3, [r7, #4]
 8001b8e:	9301      	str	r3, [sp, #4]
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	9300      	str	r3, [sp, #0]
 8001b94:	2301      	movs	r3, #1
 8001b96:	4804      	ldr	r0, [pc, #16]	@ (8001ba8 <SENSOR_IO_ReadMultiple+0x38>)
 8001b98:	f7ff ff3e 	bl	8001a18 <I2Cx_ReadMultiple>
 8001b9c:	4603      	mov	r3, r0
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	3708      	adds	r7, #8
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	20000cc4 	.word	0x20000cc4

08001bac <BSP_HSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Humidity Sensor driver.
  * @retval HSENSOR status
  */
uint32_t BSP_HSENSOR_Init(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b082      	sub	sp, #8
 8001bb0:	af00      	add	r7, sp, #0
  uint32_t ret;
  
  if(HTS221_H_Drv.ReadID(HTS221_I2C_ADDRESS) != HTS221_WHO_AM_I_VAL)
 8001bb2:	4b0c      	ldr	r3, [pc, #48]	@ (8001be4 <BSP_HSENSOR_Init+0x38>)
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	20be      	movs	r0, #190	@ 0xbe
 8001bb8:	4798      	blx	r3
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2bbc      	cmp	r3, #188	@ 0xbc
 8001bbe:	d002      	beq.n	8001bc6 <BSP_HSENSOR_Init+0x1a>
  {
    ret = HSENSOR_ERROR;
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	607b      	str	r3, [r7, #4]
 8001bc4:	e009      	b.n	8001bda <BSP_HSENSOR_Init+0x2e>
  }
  else
  {
    Hsensor_drv = &HTS221_H_Drv;
 8001bc6:	4b08      	ldr	r3, [pc, #32]	@ (8001be8 <BSP_HSENSOR_Init+0x3c>)
 8001bc8:	4a06      	ldr	r2, [pc, #24]	@ (8001be4 <BSP_HSENSOR_Init+0x38>)
 8001bca:	601a      	str	r2, [r3, #0]
    /* HSENSOR Init */   
    Hsensor_drv->Init(HTS221_I2C_ADDRESS);
 8001bcc:	4b06      	ldr	r3, [pc, #24]	@ (8001be8 <BSP_HSENSOR_Init+0x3c>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	20be      	movs	r0, #190	@ 0xbe
 8001bd4:	4798      	blx	r3
    ret = HSENSOR_OK;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 8001bda:	687b      	ldr	r3, [r7, #4]
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	3708      	adds	r7, #8
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	20000000 	.word	0x20000000
 8001be8:	20000d18 	.word	0x20000d18

08001bec <BSP_HSENSOR_ReadHumidity>:
/**
  * @brief  Read Humidity register of HTS221.
  * @retval HTS221 measured humidity value.
  */
float BSP_HSENSOR_ReadHumidity(void)
{ 
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
  return Hsensor_drv->ReadHumidity(HTS221_I2C_ADDRESS);
 8001bf0:	4b04      	ldr	r3, [pc, #16]	@ (8001c04 <BSP_HSENSOR_ReadHumidity+0x18>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	689b      	ldr	r3, [r3, #8]
 8001bf6:	20be      	movs	r0, #190	@ 0xbe
 8001bf8:	4798      	blx	r3
 8001bfa:	eef0 7a40 	vmov.f32	s15, s0
}
 8001bfe:	eeb0 0a67 	vmov.f32	s0, s15
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	20000d18 	.word	0x20000d18

08001c08 <BSP_QSPI_Init>:
/**
  * @brief  Initializes the QSPI interface.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Init(void)
{ 
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b084      	sub	sp, #16
 8001c0c:	af00      	add	r7, sp, #0
  OSPIHandle.Instance = OCTOSPI1;
 8001c0e:	4b3b      	ldr	r3, [pc, #236]	@ (8001cfc <BSP_QSPI_Init+0xf4>)
 8001c10:	4a3b      	ldr	r2, [pc, #236]	@ (8001d00 <BSP_QSPI_Init+0xf8>)
 8001c12:	601a      	str	r2, [r3, #0]

  /* Call the DeInit function to reset the driver */
  if (HAL_OSPI_DeInit(&OSPIHandle) != HAL_OK)
 8001c14:	4839      	ldr	r0, [pc, #228]	@ (8001cfc <BSP_QSPI_Init+0xf4>)
 8001c16:	f002 fff5 	bl	8004c04 <HAL_OSPI_DeInit>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d001      	beq.n	8001c24 <BSP_QSPI_Init+0x1c>
  {
    return QSPI_ERROR;
 8001c20:	2301      	movs	r3, #1
 8001c22:	e067      	b.n	8001cf4 <BSP_QSPI_Init+0xec>
  }
        
  /* System level initialization */
  BSP_QSPI_MspInit();
 8001c24:	f000 f990 	bl	8001f48 <BSP_QSPI_MspInit>
  
  /* QSPI initialization */
  OSPIHandle.Init.FifoThreshold         = 4;
 8001c28:	4b34      	ldr	r3, [pc, #208]	@ (8001cfc <BSP_QSPI_Init+0xf4>)
 8001c2a:	2204      	movs	r2, #4
 8001c2c:	605a      	str	r2, [r3, #4]
  OSPIHandle.Init.DualQuad              = HAL_OSPI_DUALQUAD_DISABLE;
 8001c2e:	4b33      	ldr	r3, [pc, #204]	@ (8001cfc <BSP_QSPI_Init+0xf4>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	609a      	str	r2, [r3, #8]
  OSPIHandle.Init.MemoryType            = HAL_OSPI_MEMTYPE_MACRONIX;
 8001c34:	4b31      	ldr	r3, [pc, #196]	@ (8001cfc <BSP_QSPI_Init+0xf4>)
 8001c36:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001c3a:	60da      	str	r2, [r3, #12]
 8001c3c:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8001c40:	60bb      	str	r3, [r7, #8]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c42:	68bb      	ldr	r3, [r7, #8]
 8001c44:	fa93 f3a3 	rbit	r3, r3
 8001c48:	607b      	str	r3, [r7, #4]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	60fb      	str	r3, [r7, #12]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d101      	bne.n	8001c58 <BSP_QSPI_Init+0x50>
  {
    return 32U;
 8001c54:	2320      	movs	r3, #32
 8001c56:	e003      	b.n	8001c60 <BSP_QSPI_Init+0x58>
  }
  return __builtin_clz(value);
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	fab3 f383 	clz	r3, r3
 8001c5e:	b2db      	uxtb	r3, r3
  OSPIHandle.Init.DeviceSize            = POSITION_VAL(MX25R6435F_FLASH_SIZE);
 8001c60:	461a      	mov	r2, r3
 8001c62:	4b26      	ldr	r3, [pc, #152]	@ (8001cfc <BSP_QSPI_Init+0xf4>)
 8001c64:	611a      	str	r2, [r3, #16]
  OSPIHandle.Init.ChipSelectHighTime    = 1;
 8001c66:	4b25      	ldr	r3, [pc, #148]	@ (8001cfc <BSP_QSPI_Init+0xf4>)
 8001c68:	2201      	movs	r2, #1
 8001c6a:	615a      	str	r2, [r3, #20]
  OSPIHandle.Init.FreeRunningClock      = HAL_OSPI_FREERUNCLK_DISABLE;
 8001c6c:	4b23      	ldr	r3, [pc, #140]	@ (8001cfc <BSP_QSPI_Init+0xf4>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	619a      	str	r2, [r3, #24]
  OSPIHandle.Init.ClockMode             = HAL_OSPI_CLOCK_MODE_0;
 8001c72:	4b22      	ldr	r3, [pc, #136]	@ (8001cfc <BSP_QSPI_Init+0xf4>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	61da      	str	r2, [r3, #28]
  OSPIHandle.Init.ClockPrescaler        = 4; /* QSPI clock = 110MHz / ClockPrescaler = 27.5 MHz */
 8001c78:	4b20      	ldr	r3, [pc, #128]	@ (8001cfc <BSP_QSPI_Init+0xf4>)
 8001c7a:	2204      	movs	r2, #4
 8001c7c:	621a      	str	r2, [r3, #32]
  OSPIHandle.Init.SampleShifting        = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8001c7e:	4b1f      	ldr	r3, [pc, #124]	@ (8001cfc <BSP_QSPI_Init+0xf4>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	625a      	str	r2, [r3, #36]	@ 0x24
  OSPIHandle.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_ENABLE;
 8001c84:	4b1d      	ldr	r3, [pc, #116]	@ (8001cfc <BSP_QSPI_Init+0xf4>)
 8001c86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001c8a:	629a      	str	r2, [r3, #40]	@ 0x28
  OSPIHandle.Init.ChipSelectBoundary    = 0;
 8001c8c:	4b1b      	ldr	r3, [pc, #108]	@ (8001cfc <BSP_QSPI_Init+0xf4>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	62da      	str	r2, [r3, #44]	@ 0x2c
  OSPIHandle.Init.DelayBlockBypass      = HAL_OSPI_DELAY_BLOCK_USED;
 8001c92:	4b1a      	ldr	r3, [pc, #104]	@ (8001cfc <BSP_QSPI_Init+0xf4>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	631a      	str	r2, [r3, #48]	@ 0x30

  if (HAL_OSPI_Init(&OSPIHandle) != HAL_OK)
 8001c98:	4818      	ldr	r0, [pc, #96]	@ (8001cfc <BSP_QSPI_Init+0xf4>)
 8001c9a:	f002 ff09 	bl	8004ab0 <HAL_OSPI_Init>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d001      	beq.n	8001ca8 <BSP_QSPI_Init+0xa0>
  {
    return QSPI_ERROR;
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	e025      	b.n	8001cf4 <BSP_QSPI_Init+0xec>
  }

  /* QSPI memory reset */
  if (QSPI_ResetMemory(&OSPIHandle) != QSPI_OK)
 8001ca8:	4814      	ldr	r0, [pc, #80]	@ (8001cfc <BSP_QSPI_Init+0xf4>)
 8001caa:	f000 f98d 	bl	8001fc8 <QSPI_ResetMemory>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d001      	beq.n	8001cb8 <BSP_QSPI_Init+0xb0>
  {
    return QSPI_NOT_SUPPORTED;
 8001cb4:	2304      	movs	r3, #4
 8001cb6:	e01d      	b.n	8001cf4 <BSP_QSPI_Init+0xec>
  }
 
  /* QSPI quad enable */
  if (QSPI_QuadMode(&OSPIHandle, QSPI_QUAD_ENABLE) != QSPI_OK)
 8001cb8:	2101      	movs	r1, #1
 8001cba:	4810      	ldr	r0, [pc, #64]	@ (8001cfc <BSP_QSPI_Init+0xf4>)
 8001cbc:	f000 fa72 	bl	80021a4 <QSPI_QuadMode>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d001      	beq.n	8001cca <BSP_QSPI_Init+0xc2>
  {
    return QSPI_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e014      	b.n	8001cf4 <BSP_QSPI_Init+0xec>
  }
 
  /* High performance mode enable */
  if (QSPI_HighPerfMode(&OSPIHandle, QSPI_HIGH_PERF_ENABLE) != QSPI_OK)
 8001cca:	2101      	movs	r1, #1
 8001ccc:	480b      	ldr	r0, [pc, #44]	@ (8001cfc <BSP_QSPI_Init+0xf4>)
 8001cce:	f000 fb15 	bl	80022fc <QSPI_HighPerfMode>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d001      	beq.n	8001cdc <BSP_QSPI_Init+0xd4>
  {
    return QSPI_ERROR;
 8001cd8:	2301      	movs	r3, #1
 8001cda:	e00b      	b.n	8001cf4 <BSP_QSPI_Init+0xec>
  }
  
  /* Re-configure the clock for the high performance mode */
  OSPIHandle.Init.ClockPrescaler = 2; /* QSPI clock = 110MHz / ClockPrescaler = 55 MHz */
 8001cdc:	4b07      	ldr	r3, [pc, #28]	@ (8001cfc <BSP_QSPI_Init+0xf4>)
 8001cde:	2202      	movs	r2, #2
 8001ce0:	621a      	str	r2, [r3, #32]

  if (HAL_OSPI_Init(&OSPIHandle) != HAL_OK)
 8001ce2:	4806      	ldr	r0, [pc, #24]	@ (8001cfc <BSP_QSPI_Init+0xf4>)
 8001ce4:	f002 fee4 	bl	8004ab0 <HAL_OSPI_Init>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d001      	beq.n	8001cf2 <BSP_QSPI_Init+0xea>
  {
    return QSPI_ERROR;
 8001cee:	2301      	movs	r3, #1
 8001cf0:	e000      	b.n	8001cf4 <BSP_QSPI_Init+0xec>
  }

  return QSPI_OK;
 8001cf2:	2300      	movs	r3, #0
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	3710      	adds	r7, #16
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}
 8001cfc:	20000d1c 	.word	0x20000d1c
 8001d00:	a0001000 	.word	0xa0001000

08001d04 <BSP_QSPI_Read>:
  * @param  ReadAddr : Read start address
  * @param  Size     : Size of data to read    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Read(uint8_t* pData, uint32_t ReadAddr, uint32_t Size)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b098      	sub	sp, #96	@ 0x60
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	60f8      	str	r0, [r7, #12]
 8001d0c:	60b9      	str	r1, [r7, #8]
 8001d0e:	607a      	str	r2, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the read command */
  sCommand.OperationType         = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001d10:	2300      	movs	r3, #0
 8001d12:	613b      	str	r3, [r7, #16]
  sCommand.FlashId               = HAL_OSPI_FLASH_ID_1;
 8001d14:	2300      	movs	r3, #0
 8001d16:	617b      	str	r3, [r7, #20]
  sCommand.Instruction           = QUAD_INOUT_READ_CMD;
 8001d18:	23eb      	movs	r3, #235	@ 0xeb
 8001d1a:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode       = HAL_OSPI_INSTRUCTION_1_LINE;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize       = HAL_OSPI_INSTRUCTION_8_BITS;
 8001d20:	2300      	movs	r3, #0
 8001d22:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode    = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001d24:	2300      	movs	r3, #0
 8001d26:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Address               = ReadAddr;
 8001d28:	68bb      	ldr	r3, [r7, #8]
 8001d2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressMode           = HAL_OSPI_ADDRESS_4_LINES;
 8001d2c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001d30:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AddressSize           = HAL_OSPI_ADDRESS_24_BITS;
 8001d32:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d36:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.AddressDtrMode        = HAL_OSPI_ADDRESS_DTR_DISABLE;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AlternateBytes        = MX25R6435F_ALT_BYTES_NO_PE_MODE;
 8001d3c:	23aa      	movs	r3, #170	@ 0xaa
 8001d3e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sCommand.AlternateBytesMode    = HAL_OSPI_ALTERNATE_BYTES_4_LINES;
 8001d40:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8001d44:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesSize    = HAL_OSPI_ALTERNATE_BYTES_8_BITS;
 8001d46:	2300      	movs	r3, #0
 8001d48:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.AlternateBytesDtrMode = HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	647b      	str	r3, [r7, #68]	@ 0x44
  sCommand.DataMode              = HAL_OSPI_DATA_4_LINES;
 8001d4e:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8001d52:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.NbData                = Size;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataDtrMode           = HAL_OSPI_DATA_DTR_DISABLE;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles           = MX25R6435F_DUMMY_CYCLES_READ_QUAD;
 8001d5c:	2304      	movs	r3, #4
 8001d5e:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.DQSMode               = HAL_OSPI_DQS_DISABLE;
 8001d60:	2300      	movs	r3, #0
 8001d62:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode              = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001d64:	2300      	movs	r3, #0
 8001d66:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
  /* Configure the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001d68:	f107 0310 	add.w	r3, r7, #16
 8001d6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d70:	4619      	mov	r1, r3
 8001d72:	480c      	ldr	r0, [pc, #48]	@ (8001da4 <BSP_QSPI_Read+0xa0>)
 8001d74:	f002 ff6d 	bl	8004c52 <HAL_OSPI_Command>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d001      	beq.n	8001d82 <BSP_QSPI_Read+0x7e>
  {
    return QSPI_ERROR;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	e00b      	b.n	8001d9a <BSP_QSPI_Read+0x96>
  }
  
  /* Reception of the data */
  if (HAL_OSPI_Receive(&OSPIHandle, pData, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001d82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d86:	68f9      	ldr	r1, [r7, #12]
 8001d88:	4806      	ldr	r0, [pc, #24]	@ (8001da4 <BSP_QSPI_Read+0xa0>)
 8001d8a:	f003 f856 	bl	8004e3a <HAL_OSPI_Receive>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d001      	beq.n	8001d98 <BSP_QSPI_Read+0x94>
  {
    return QSPI_ERROR;
 8001d94:	2301      	movs	r3, #1
 8001d96:	e000      	b.n	8001d9a <BSP_QSPI_Read+0x96>
  }

  return QSPI_OK;
 8001d98:	2300      	movs	r3, #0
}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	3760      	adds	r7, #96	@ 0x60
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	20000d1c 	.word	0x20000d1c

08001da8 <BSP_QSPI_Write>:
  * @param  WriteAddr : Write start address
  * @param  Size      : Size of data to write    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Write(uint8_t* pData, uint32_t WriteAddr, uint32_t Size)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b09c      	sub	sp, #112	@ 0x70
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	60f8      	str	r0, [r7, #12]
 8001db0:	60b9      	str	r1, [r7, #8]
 8001db2:	607a      	str	r2, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;
  uint32_t end_addr, current_size, current_addr;

  /* Calculation of the size between the write address and the end of the page */
  current_size = MX25R6435F_PAGE_SIZE - (WriteAddr % MX25R6435F_PAGE_SIZE);
 8001db4:	68bb      	ldr	r3, [r7, #8]
 8001db6:	b2db      	uxtb	r3, r3
 8001db8:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8001dbc:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size)
 8001dbe:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	429a      	cmp	r2, r3
 8001dc4:	d901      	bls.n	8001dca <BSP_QSPI_Write+0x22>
  {
    current_size = Size;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  }

  /* Initialize the address variables */
  current_addr = WriteAddr;
 8001dca:	68bb      	ldr	r3, [r7, #8]
 8001dcc:	66bb      	str	r3, [r7, #104]	@ 0x68
  end_addr = WriteAddr + Size;
 8001dce:	68ba      	ldr	r2, [r7, #8]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	4413      	add	r3, r2
 8001dd4:	667b      	str	r3, [r7, #100]	@ 0x64

  /* Initialize the program command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	617b      	str	r3, [r7, #20]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	61bb      	str	r3, [r7, #24]
  sCommand.Instruction        = QUAD_PAGE_PROG_CMD;
 8001dde:	2338      	movs	r3, #56	@ 0x38
 8001de0:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001de2:	2301      	movs	r3, #1
 8001de4:	623b      	str	r3, [r7, #32]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001de6:	2300      	movs	r3, #0
 8001de8:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001dea:	2300      	movs	r3, #0
 8001dec:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_4_LINES;
 8001dee:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001df2:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 8001df4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001df8:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	63bb      	str	r3, [r7, #56]	@ 0x38
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DataMode           = HAL_OSPI_DATA_4_LINES;
 8001e02:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8001e06:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.DummyCycles        = 0;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001e10:	2300      	movs	r3, #0
 8001e12:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001e14:	2300      	movs	r3, #0
 8001e16:	663b      	str	r3, [r7, #96]	@ 0x60
  
  /* Perform the write page by page */
  do
  {
    sCommand.Address = current_addr;
 8001e18:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001e1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.NbData  = current_size;
 8001e1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001e1e:	653b      	str	r3, [r7, #80]	@ 0x50

    /* Enable write operations */
    if (QSPI_WriteEnable(&OSPIHandle) != QSPI_OK)
 8001e20:	4823      	ldr	r0, [pc, #140]	@ (8001eb0 <BSP_QSPI_Write+0x108>)
 8001e22:	f000 f918 	bl	8002056 <QSPI_WriteEnable>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d001      	beq.n	8001e30 <BSP_QSPI_Write+0x88>
    {
      return QSPI_ERROR;
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	e03b      	b.n	8001ea8 <BSP_QSPI_Write+0x100>
    }
    
    /* Configure the command */
    if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001e30:	f107 0314 	add.w	r3, r7, #20
 8001e34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e38:	4619      	mov	r1, r3
 8001e3a:	481d      	ldr	r0, [pc, #116]	@ (8001eb0 <BSP_QSPI_Write+0x108>)
 8001e3c:	f002 ff09 	bl	8004c52 <HAL_OSPI_Command>
 8001e40:	4603      	mov	r3, r0
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d001      	beq.n	8001e4a <BSP_QSPI_Write+0xa2>
    {
      return QSPI_ERROR;
 8001e46:	2301      	movs	r3, #1
 8001e48:	e02e      	b.n	8001ea8 <BSP_QSPI_Write+0x100>
    }
    
    /* Transmission of the data */
    if (HAL_OSPI_Transmit(&OSPIHandle, pData, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001e4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e4e:	68f9      	ldr	r1, [r7, #12]
 8001e50:	4817      	ldr	r0, [pc, #92]	@ (8001eb0 <BSP_QSPI_Write+0x108>)
 8001e52:	f002 ff7f 	bl	8004d54 <HAL_OSPI_Transmit>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d001      	beq.n	8001e60 <BSP_QSPI_Write+0xb8>
    {
      return QSPI_ERROR;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	e023      	b.n	8001ea8 <BSP_QSPI_Write+0x100>
    }
    
    /* Configure automatic polling mode to wait for end of program */  
    if (QSPI_AutoPollingMemReady(&OSPIHandle, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001e60:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001e64:	4812      	ldr	r0, [pc, #72]	@ (8001eb0 <BSP_QSPI_Write+0x108>)
 8001e66:	f000 f952 	bl	800210e <QSPI_AutoPollingMemReady>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d001      	beq.n	8001e74 <BSP_QSPI_Write+0xcc>
    {
      return QSPI_ERROR;
 8001e70:	2301      	movs	r3, #1
 8001e72:	e019      	b.n	8001ea8 <BSP_QSPI_Write+0x100>
    }
    
    /* Update the address and size variables for next page programming */
    current_addr += current_size;
 8001e74:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8001e76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001e78:	4413      	add	r3, r2
 8001e7a:	66bb      	str	r3, [r7, #104]	@ 0x68
    pData += current_size;
 8001e7c:	68fa      	ldr	r2, [r7, #12]
 8001e7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001e80:	4413      	add	r3, r2
 8001e82:	60fb      	str	r3, [r7, #12]
    current_size = ((current_addr + MX25R6435F_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : MX25R6435F_PAGE_SIZE;
 8001e84:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001e86:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001e8a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001e8c:	429a      	cmp	r2, r3
 8001e8e:	d203      	bcs.n	8001e98 <BSP_QSPI_Write+0xf0>
 8001e90:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001e92:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001e94:	1ad3      	subs	r3, r2, r3
 8001e96:	e001      	b.n	8001e9c <BSP_QSPI_Write+0xf4>
 8001e98:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e9c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  } while (current_addr < end_addr);
 8001e9e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8001ea0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001ea2:	429a      	cmp	r2, r3
 8001ea4:	d3b8      	bcc.n	8001e18 <BSP_QSPI_Write+0x70>
  
  return QSPI_OK;
 8001ea6:	2300      	movs	r3, #0
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	3770      	adds	r7, #112	@ 0x70
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	20000d1c 	.word	0x20000d1c

08001eb4 <BSP_QSPI_Erase_Block>:
  * @brief  Erases the specified block of the QSPI memory. 
  * @param  BlockAddress : Block address to erase  
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Erase_Block(uint32_t BlockAddress)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b096      	sub	sp, #88	@ 0x58
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the erase command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = BLOCK_ERASE_CMD;
 8001ec4:	23d8      	movs	r3, #216	@ 0xd8
 8001ec6:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001ec8:	2301      	movs	r3, #1
 8001eca:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	61fb      	str	r3, [r7, #28]
  sCommand.Address            = BlockAddress;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_1_LINE;
 8001ed8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001edc:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 8001ede:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ee2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 8001eec:	2300      	movs	r3, #0
 8001eee:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DummyCycles        = 0;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Enable write operations */
  if (QSPI_WriteEnable(&OSPIHandle) != QSPI_OK)
 8001efc:	4811      	ldr	r0, [pc, #68]	@ (8001f44 <BSP_QSPI_Erase_Block+0x90>)
 8001efe:	f000 f8aa 	bl	8002056 <QSPI_WriteEnable>
 8001f02:	4603      	mov	r3, r0
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d001      	beq.n	8001f0c <BSP_QSPI_Erase_Block+0x58>
  {
    return QSPI_ERROR;
 8001f08:	2301      	movs	r3, #1
 8001f0a:	e017      	b.n	8001f3c <BSP_QSPI_Erase_Block+0x88>
  }

  /* Send the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001f0c:	f107 0308 	add.w	r3, r7, #8
 8001f10:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f14:	4619      	mov	r1, r3
 8001f16:	480b      	ldr	r0, [pc, #44]	@ (8001f44 <BSP_QSPI_Erase_Block+0x90>)
 8001f18:	f002 fe9b 	bl	8004c52 <HAL_OSPI_Command>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d001      	beq.n	8001f26 <BSP_QSPI_Erase_Block+0x72>
  {
    return QSPI_ERROR;
 8001f22:	2301      	movs	r3, #1
 8001f24:	e00a      	b.n	8001f3c <BSP_QSPI_Erase_Block+0x88>
  }
  
  /* Configure automatic polling mode to wait for end of erase */  
  if (QSPI_AutoPollingMemReady(&OSPIHandle, MX25R6435F_BLOCK_ERASE_MAX_TIME) != QSPI_OK)
 8001f26:	f640 51ac 	movw	r1, #3500	@ 0xdac
 8001f2a:	4806      	ldr	r0, [pc, #24]	@ (8001f44 <BSP_QSPI_Erase_Block+0x90>)
 8001f2c:	f000 f8ef 	bl	800210e <QSPI_AutoPollingMemReady>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d001      	beq.n	8001f3a <BSP_QSPI_Erase_Block+0x86>
  {
    return QSPI_ERROR;
 8001f36:	2301      	movs	r3, #1
 8001f38:	e000      	b.n	8001f3c <BSP_QSPI_Erase_Block+0x88>
  }

  return QSPI_OK;
 8001f3a:	2300      	movs	r3, #0
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	3758      	adds	r7, #88	@ 0x58
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	20000d1c 	.word	0x20000d1c

08001f48 <BSP_QSPI_MspInit>:
/**
  * @brief  Initializes the QSPI MSP.
  * @retval None
  */
__weak void BSP_QSPI_MspInit(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b088      	sub	sp, #32
 8001f4c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the QuadSPI memory interface clock */
  __HAL_RCC_OSPI1_CLK_ENABLE();
 8001f4e:	4b1c      	ldr	r3, [pc, #112]	@ (8001fc0 <BSP_QSPI_MspInit+0x78>)
 8001f50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f52:	4a1b      	ldr	r2, [pc, #108]	@ (8001fc0 <BSP_QSPI_MspInit+0x78>)
 8001f54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f58:	6513      	str	r3, [r2, #80]	@ 0x50
 8001f5a:	4b19      	ldr	r3, [pc, #100]	@ (8001fc0 <BSP_QSPI_MspInit+0x78>)
 8001f5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f62:	60bb      	str	r3, [r7, #8]
 8001f64:	68bb      	ldr	r3, [r7, #8]

  /* Reset the QuadSPI memory interface */
  __HAL_RCC_OSPI1_FORCE_RESET();
 8001f66:	4b16      	ldr	r3, [pc, #88]	@ (8001fc0 <BSP_QSPI_MspInit+0x78>)
 8001f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f6a:	4a15      	ldr	r2, [pc, #84]	@ (8001fc0 <BSP_QSPI_MspInit+0x78>)
 8001f6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f70:	6313      	str	r3, [r2, #48]	@ 0x30
  __HAL_RCC_OSPI1_RELEASE_RESET();
 8001f72:	4b13      	ldr	r3, [pc, #76]	@ (8001fc0 <BSP_QSPI_MspInit+0x78>)
 8001f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f76:	4a12      	ldr	r2, [pc, #72]	@ (8001fc0 <BSP_QSPI_MspInit+0x78>)
 8001f78:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001f7c:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable GPIO clocks */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f7e:	4b10      	ldr	r3, [pc, #64]	@ (8001fc0 <BSP_QSPI_MspInit+0x78>)
 8001f80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f82:	4a0f      	ldr	r2, [pc, #60]	@ (8001fc0 <BSP_QSPI_MspInit+0x78>)
 8001f84:	f043 0310 	orr.w	r3, r3, #16
 8001f88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f8a:	4b0d      	ldr	r3, [pc, #52]	@ (8001fc0 <BSP_QSPI_MspInit+0x78>)
 8001f8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f8e:	f003 0310 	and.w	r3, r3, #16
 8001f92:	607b      	str	r3, [r7, #4]
 8001f94:	687b      	ldr	r3, [r7, #4]

  /* QSPI CLK, CS, D0, D1, D2 and D3 GPIO pins configuration  */
  GPIO_InitStruct.Pin       = GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 |\
 8001f96:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 8001f9a:	60fb      	str	r3, [r7, #12]
                              GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8001f9c:	2302      	movs	r3, #2
 8001f9e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fa4:	2303      	movs	r3, #3
 8001fa6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8001fa8:	230a      	movs	r3, #10
 8001faa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001fac:	f107 030c 	add.w	r3, r7, #12
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	4804      	ldr	r0, [pc, #16]	@ (8001fc4 <BSP_QSPI_MspInit+0x7c>)
 8001fb4:	f001 fb0a 	bl	80035cc <HAL_GPIO_Init>
}
 8001fb8:	bf00      	nop
 8001fba:	3720      	adds	r7, #32
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	40021000 	.word	0x40021000
 8001fc4:	48001000 	.word	0x48001000

08001fc8 <QSPI_ResetMemory>:
  * @brief  This function reset the QSPI memory.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_ResetMemory(OSPI_HandleTypeDef *hospi)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b096      	sub	sp, #88	@ 0x58
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the reset enable command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = RESET_ENABLE_CMD;
 8001fd8:	2366      	movs	r3, #102	@ 0x66
 8001fda:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001fdc:	2301      	movs	r3, #1
 8001fde:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	61fb      	str	r3, [r7, #28]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001fec:	2300      	movs	r3, #0
 8001fee:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DummyCycles        = 0;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Send the command */
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002000:	f107 0308 	add.w	r3, r7, #8
 8002004:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002008:	4619      	mov	r1, r3
 800200a:	6878      	ldr	r0, [r7, #4]
 800200c:	f002 fe21 	bl	8004c52 <HAL_OSPI_Command>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d001      	beq.n	800201a <QSPI_ResetMemory+0x52>
  {
    return QSPI_ERROR;
 8002016:	2301      	movs	r3, #1
 8002018:	e019      	b.n	800204e <QSPI_ResetMemory+0x86>
  }

  /* Send the reset memory command */
  sCommand.Instruction = RESET_MEMORY_CMD;
 800201a:	2399      	movs	r3, #153	@ 0x99
 800201c:	613b      	str	r3, [r7, #16]
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800201e:	f107 0308 	add.w	r3, r7, #8
 8002022:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002026:	4619      	mov	r1, r3
 8002028:	6878      	ldr	r0, [r7, #4]
 800202a:	f002 fe12 	bl	8004c52 <HAL_OSPI_Command>
 800202e:	4603      	mov	r3, r0
 8002030:	2b00      	cmp	r3, #0
 8002032:	d001      	beq.n	8002038 <QSPI_ResetMemory+0x70>
  {
    return QSPI_ERROR;
 8002034:	2301      	movs	r3, #1
 8002036:	e00a      	b.n	800204e <QSPI_ResetMemory+0x86>
  }

  /* Configure automatic polling mode to wait the memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8002038:	f241 3188 	movw	r1, #5000	@ 0x1388
 800203c:	6878      	ldr	r0, [r7, #4]
 800203e:	f000 f866 	bl	800210e <QSPI_AutoPollingMemReady>
 8002042:	4603      	mov	r3, r0
 8002044:	2b00      	cmp	r3, #0
 8002046:	d001      	beq.n	800204c <QSPI_ResetMemory+0x84>
  {
    return QSPI_ERROR;
 8002048:	2301      	movs	r3, #1
 800204a:	e000      	b.n	800204e <QSPI_ResetMemory+0x86>
  }

  return QSPI_OK;
 800204c:	2300      	movs	r3, #0
}
 800204e:	4618      	mov	r0, r3
 8002050:	3758      	adds	r7, #88	@ 0x58
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}

08002056 <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_WriteEnable(OSPI_HandleTypeDef *hospi)
{
 8002056:	b580      	push	{r7, lr}
 8002058:	b09c      	sub	sp, #112	@ 0x70
 800205a:	af00      	add	r7, sp, #0
 800205c:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Enable write operations */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 800205e:	2300      	movs	r3, #0
 8002060:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8002062:	2300      	movs	r3, #0
 8002064:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Instruction        = WRITE_ENABLE_CMD;
 8002066:	2306      	movs	r3, #6
 8002068:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 800206a:	2301      	movs	r3, #1
 800206c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 800206e:	2300      	movs	r3, #0
 8002070:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8002072:	2300      	movs	r3, #0
 8002074:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8002076:	2300      	movs	r3, #0
 8002078:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 800207a:	2300      	movs	r3, #0
 800207c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 800207e:	2300      	movs	r3, #0
 8002080:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.DummyCycles        = 0;
 8002082:	2300      	movs	r3, #0
 8002084:	667b      	str	r3, [r7, #100]	@ 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8002086:	2300      	movs	r3, #0
 8002088:	66bb      	str	r3, [r7, #104]	@ 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 800208a:	2300      	movs	r3, #0
 800208c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800208e:	f107 0320 	add.w	r3, r7, #32
 8002092:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002096:	4619      	mov	r1, r3
 8002098:	6878      	ldr	r0, [r7, #4]
 800209a:	f002 fdda 	bl	8004c52 <HAL_OSPI_Command>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d001      	beq.n	80020a8 <QSPI_WriteEnable+0x52>
  {
    return QSPI_ERROR;
 80020a4:	2301      	movs	r3, #1
 80020a6:	e02e      	b.n	8002106 <QSPI_WriteEnable+0xb0>
  }
  
  /* Configure automatic polling mode to wait for write enabling */  
  sConfig.Match         = MX25R6435F_SR_WEL;
 80020a8:	2302      	movs	r3, #2
 80020aa:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WEL;
 80020ac:	2302      	movs	r3, #2
 80020ae:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 80020b0:	2300      	movs	r3, #0
 80020b2:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 80020b4:	2310      	movs	r3, #16
 80020b6:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 80020b8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80020bc:	61bb      	str	r3, [r7, #24]

  sCommand.Instruction  = READ_STATUS_REG_CMD;
 80020be:	2305      	movs	r3, #5
 80020c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.DataMode     = HAL_OSPI_DATA_1_LINE;
 80020c2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80020c6:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.NbData       = 1;
 80020c8:	2301      	movs	r3, #1
 80020ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.DataDtrMode  = HAL_OSPI_DATA_DTR_DISABLE;
 80020cc:	2300      	movs	r3, #0
 80020ce:	663b      	str	r3, [r7, #96]	@ 0x60

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80020d0:	f107 0320 	add.w	r3, r7, #32
 80020d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020d8:	4619      	mov	r1, r3
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f002 fdb9 	bl	8004c52 <HAL_OSPI_Command>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d001      	beq.n	80020ea <QSPI_WriteEnable+0x94>
  {
    return QSPI_ERROR;
 80020e6:	2301      	movs	r3, #1
 80020e8:	e00d      	b.n	8002106 <QSPI_WriteEnable+0xb0>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80020ea:	f107 030c 	add.w	r3, r7, #12
 80020ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020f2:	4619      	mov	r1, r3
 80020f4:	6878      	ldr	r0, [r7, #4]
 80020f6:	f002 ff43 	bl	8004f80 <HAL_OSPI_AutoPolling>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d001      	beq.n	8002104 <QSPI_WriteEnable+0xae>
  {
    return QSPI_ERROR;
 8002100:	2301      	movs	r3, #1
 8002102:	e000      	b.n	8002106 <QSPI_WriteEnable+0xb0>
  }

  return QSPI_OK;
 8002104:	2300      	movs	r3, #0
}
 8002106:	4618      	mov	r0, r3
 8002108:	3770      	adds	r7, #112	@ 0x70
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}

0800210e <QSPI_AutoPollingMemReady>:
  * @param  hospi   : QSPI handle
  * @param  Timeout : Timeout for auto-polling
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 800210e:	b580      	push	{r7, lr}
 8002110:	b09c      	sub	sp, #112	@ 0x70
 8002112:	af00      	add	r7, sp, #0
 8002114:	6078      	str	r0, [r7, #4]
 8002116:	6039      	str	r1, [r7, #0]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Configure automatic polling mode to wait for memory ready */  
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8002118:	2300      	movs	r3, #0
 800211a:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 800211c:	2300      	movs	r3, #0
 800211e:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8002120:	2305      	movs	r3, #5
 8002122:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8002124:	2301      	movs	r3, #1
 8002126:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8002128:	2300      	movs	r3, #0
 800212a:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 800212c:	2300      	movs	r3, #0
 800212e:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8002130:	2300      	movs	r3, #0
 8002132:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8002134:	2300      	movs	r3, #0
 8002136:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8002138:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800213c:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.NbData             = 1;
 800213e:	2301      	movs	r3, #1
 8002140:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8002142:	2300      	movs	r3, #0
 8002144:	663b      	str	r3, [r7, #96]	@ 0x60
  sCommand.DummyCycles        = 0;
 8002146:	2300      	movs	r3, #0
 8002148:	667b      	str	r3, [r7, #100]	@ 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 800214a:	2300      	movs	r3, #0
 800214c:	66bb      	str	r3, [r7, #104]	@ 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 800214e:	2300      	movs	r3, #0
 8002150:	66fb      	str	r3, [r7, #108]	@ 0x6c

  sConfig.Match         = 0;
 8002152:	2300      	movs	r3, #0
 8002154:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WIP;
 8002156:	2301      	movs	r3, #1
 8002158:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 800215a:	2300      	movs	r3, #0
 800215c:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 800215e:	2310      	movs	r3, #16
 8002160:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 8002162:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002166:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002168:	f107 0320 	add.w	r3, r7, #32
 800216c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002170:	4619      	mov	r1, r3
 8002172:	6878      	ldr	r0, [r7, #4]
 8002174:	f002 fd6d 	bl	8004c52 <HAL_OSPI_Command>
 8002178:	4603      	mov	r3, r0
 800217a:	2b00      	cmp	r3, #0
 800217c:	d001      	beq.n	8002182 <QSPI_AutoPollingMemReady+0x74>
  {
    return QSPI_ERROR;
 800217e:	2301      	movs	r3, #1
 8002180:	e00c      	b.n	800219c <QSPI_AutoPollingMemReady+0x8e>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, Timeout) != HAL_OK)
 8002182:	f107 030c 	add.w	r3, r7, #12
 8002186:	683a      	ldr	r2, [r7, #0]
 8002188:	4619      	mov	r1, r3
 800218a:	6878      	ldr	r0, [r7, #4]
 800218c:	f002 fef8 	bl	8004f80 <HAL_OSPI_AutoPolling>
 8002190:	4603      	mov	r3, r0
 8002192:	2b00      	cmp	r3, #0
 8002194:	d001      	beq.n	800219a <QSPI_AutoPollingMemReady+0x8c>
  {
    return QSPI_ERROR;
 8002196:	2301      	movs	r3, #1
 8002198:	e000      	b.n	800219c <QSPI_AutoPollingMemReady+0x8e>
  }

  return QSPI_OK;
 800219a:	2300      	movs	r3, #0
}
 800219c:	4618      	mov	r0, r3
 800219e:	3770      	adds	r7, #112	@ 0x70
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bd80      	pop	{r7, pc}

080021a4 <QSPI_QuadMode>:
  * @param  hospi     : QSPI handle
  * @param  Operation : QSPI_QUAD_ENABLE or QSPI_QUAD_DISABLE mode  
  * @retval None
  */
static uint8_t QSPI_QuadMode(OSPI_HandleTypeDef *hospi, uint8_t Operation)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b098      	sub	sp, #96	@ 0x60
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
 80021ac:	460b      	mov	r3, r1
 80021ae:	70fb      	strb	r3, [r7, #3]
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg;

  /* Read status register */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 80021b0:	2300      	movs	r3, #0
 80021b2:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 80021b4:	2300      	movs	r3, #0
 80021b6:	617b      	str	r3, [r7, #20]
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 80021b8:	2305      	movs	r3, #5
 80021ba:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 80021bc:	2301      	movs	r3, #1
 80021be:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 80021c0:	2300      	movs	r3, #0
 80021c2:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80021c4:	2300      	movs	r3, #0
 80021c6:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 80021c8:	2300      	movs	r3, #0
 80021ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 80021cc:	2300      	movs	r3, #0
 80021ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 80021d0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80021d4:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 80021d6:	2300      	movs	r3, #0
 80021d8:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles        = 0;
 80021da:	2300      	movs	r3, #0
 80021dc:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.NbData             = 1;
 80021de:	2301      	movs	r3, #1
 80021e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 80021e2:	2300      	movs	r3, #0
 80021e4:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 80021e6:	2300      	movs	r3, #0
 80021e8:	65fb      	str	r3, [r7, #92]	@ 0x5c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80021ea:	f107 0310 	add.w	r3, r7, #16
 80021ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021f2:	4619      	mov	r1, r3
 80021f4:	6878      	ldr	r0, [r7, #4]
 80021f6:	f002 fd2c 	bl	8004c52 <HAL_OSPI_Command>
 80021fa:	4603      	mov	r3, r0
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d001      	beq.n	8002204 <QSPI_QuadMode+0x60>
  {
    return QSPI_ERROR;
 8002200:	2301      	movs	r3, #1
 8002202:	e077      	b.n	80022f4 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Receive(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002204:	f107 030f 	add.w	r3, r7, #15
 8002208:	f241 3288 	movw	r2, #5000	@ 0x1388
 800220c:	4619      	mov	r1, r3
 800220e:	6878      	ldr	r0, [r7, #4]
 8002210:	f002 fe13 	bl	8004e3a <HAL_OSPI_Receive>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d001      	beq.n	800221e <QSPI_QuadMode+0x7a>
  {
    return QSPI_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	e06a      	b.n	80022f4 <QSPI_QuadMode+0x150>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hospi) != QSPI_OK)
 800221e:	6878      	ldr	r0, [r7, #4]
 8002220:	f7ff ff19 	bl	8002056 <QSPI_WriteEnable>
 8002224:	4603      	mov	r3, r0
 8002226:	2b00      	cmp	r3, #0
 8002228:	d001      	beq.n	800222e <QSPI_QuadMode+0x8a>
  {
    return QSPI_ERROR;
 800222a:	2301      	movs	r3, #1
 800222c:	e062      	b.n	80022f4 <QSPI_QuadMode+0x150>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_QUAD_ENABLE)
 800222e:	78fb      	ldrb	r3, [r7, #3]
 8002230:	2b01      	cmp	r3, #1
 8002232:	d105      	bne.n	8002240 <QSPI_QuadMode+0x9c>
  {
    SET_BIT(reg, MX25R6435F_SR_QE);
 8002234:	7bfb      	ldrb	r3, [r7, #15]
 8002236:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800223a:	b2db      	uxtb	r3, r3
 800223c:	73fb      	strb	r3, [r7, #15]
 800223e:	e004      	b.n	800224a <QSPI_QuadMode+0xa6>
  }
  else
  {
    CLEAR_BIT(reg, MX25R6435F_SR_QE);
 8002240:	7bfb      	ldrb	r3, [r7, #15]
 8002242:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002246:	b2db      	uxtb	r3, r3
 8002248:	73fb      	strb	r3, [r7, #15]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 800224a:	2301      	movs	r3, #1
 800224c:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800224e:	f107 0310 	add.w	r3, r7, #16
 8002252:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002256:	4619      	mov	r1, r3
 8002258:	6878      	ldr	r0, [r7, #4]
 800225a:	f002 fcfa 	bl	8004c52 <HAL_OSPI_Command>
 800225e:	4603      	mov	r3, r0
 8002260:	2b00      	cmp	r3, #0
 8002262:	d001      	beq.n	8002268 <QSPI_QuadMode+0xc4>
  {
    return QSPI_ERROR;
 8002264:	2301      	movs	r3, #1
 8002266:	e045      	b.n	80022f4 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Transmit(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002268:	f107 030f 	add.w	r3, r7, #15
 800226c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002270:	4619      	mov	r1, r3
 8002272:	6878      	ldr	r0, [r7, #4]
 8002274:	f002 fd6e 	bl	8004d54 <HAL_OSPI_Transmit>
 8002278:	4603      	mov	r3, r0
 800227a:	2b00      	cmp	r3, #0
 800227c:	d001      	beq.n	8002282 <QSPI_QuadMode+0xde>
  {
    return QSPI_ERROR;
 800227e:	2301      	movs	r3, #1
 8002280:	e038      	b.n	80022f4 <QSPI_QuadMode+0x150>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8002282:	f241 3188 	movw	r1, #5000	@ 0x1388
 8002286:	6878      	ldr	r0, [r7, #4]
 8002288:	f7ff ff41 	bl	800210e <QSPI_AutoPollingMemReady>
 800228c:	4603      	mov	r3, r0
 800228e:	2b00      	cmp	r3, #0
 8002290:	d001      	beq.n	8002296 <QSPI_QuadMode+0xf2>
  {
    return QSPI_ERROR;
 8002292:	2301      	movs	r3, #1
 8002294:	e02e      	b.n	80022f4 <QSPI_QuadMode+0x150>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_STATUS_REG_CMD;
 8002296:	2305      	movs	r3, #5
 8002298:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800229a:	f107 0310 	add.w	r3, r7, #16
 800229e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022a2:	4619      	mov	r1, r3
 80022a4:	6878      	ldr	r0, [r7, #4]
 80022a6:	f002 fcd4 	bl	8004c52 <HAL_OSPI_Command>
 80022aa:	4603      	mov	r3, r0
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d001      	beq.n	80022b4 <QSPI_QuadMode+0x110>
  {
    return QSPI_ERROR;
 80022b0:	2301      	movs	r3, #1
 80022b2:	e01f      	b.n	80022f4 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Receive(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80022b4:	f107 030f 	add.w	r3, r7, #15
 80022b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022bc:	4619      	mov	r1, r3
 80022be:	6878      	ldr	r0, [r7, #4]
 80022c0:	f002 fdbb 	bl	8004e3a <HAL_OSPI_Receive>
 80022c4:	4603      	mov	r3, r0
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d001      	beq.n	80022ce <QSPI_QuadMode+0x12a>
  {
    return QSPI_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	e012      	b.n	80022f4 <QSPI_QuadMode+0x150>
  }
  
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 80022ce:	7bfb      	ldrb	r3, [r7, #15]
 80022d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d102      	bne.n	80022de <QSPI_QuadMode+0x13a>
 80022d8:	78fb      	ldrb	r3, [r7, #3]
 80022da:	2b01      	cmp	r3, #1
 80022dc:	d007      	beq.n	80022ee <QSPI_QuadMode+0x14a>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 80022de:	7bfb      	ldrb	r3, [r7, #15]
 80022e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d004      	beq.n	80022f2 <QSPI_QuadMode+0x14e>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 80022e8:	78fb      	ldrb	r3, [r7, #3]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d101      	bne.n	80022f2 <QSPI_QuadMode+0x14e>
  {
    return QSPI_ERROR;
 80022ee:	2301      	movs	r3, #1
 80022f0:	e000      	b.n	80022f4 <QSPI_QuadMode+0x150>
  }

  return QSPI_OK;
 80022f2:	2300      	movs	r3, #0
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	3760      	adds	r7, #96	@ 0x60
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}

080022fc <QSPI_HighPerfMode>:
  * @param  hospi     : QSPI handle
  * @param  Operation : QSPI_HIGH_PERF_ENABLE or QSPI_HIGH_PERF_DISABLE high performance mode    
  * @retval None
  */
static uint8_t QSPI_HighPerfMode(OSPI_HandleTypeDef *hospi, uint8_t Operation)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b098      	sub	sp, #96	@ 0x60
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
 8002304:	460b      	mov	r3, r1
 8002306:	70fb      	strb	r3, [r7, #3]
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg[3];

  /* Read status register */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8002308:	2300      	movs	r3, #0
 800230a:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 800230c:	2300      	movs	r3, #0
 800230e:	617b      	str	r3, [r7, #20]
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8002310:	2305      	movs	r3, #5
 8002312:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8002314:	2301      	movs	r3, #1
 8002316:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8002318:	2300      	movs	r3, #0
 800231a:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 800231c:	2300      	movs	r3, #0
 800231e:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8002320:	2300      	movs	r3, #0
 8002322:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8002324:	2300      	movs	r3, #0
 8002326:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8002328:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800232c:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 800232e:	2300      	movs	r3, #0
 8002330:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles        = 0;
 8002332:	2300      	movs	r3, #0
 8002334:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.NbData             = 1;
 8002336:	2301      	movs	r3, #1
 8002338:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 800233a:	2300      	movs	r3, #0
 800233c:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 800233e:	2300      	movs	r3, #0
 8002340:	65fb      	str	r3, [r7, #92]	@ 0x5c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002342:	f107 0310 	add.w	r3, r7, #16
 8002346:	f241 3288 	movw	r2, #5000	@ 0x1388
 800234a:	4619      	mov	r1, r3
 800234c:	6878      	ldr	r0, [r7, #4]
 800234e:	f002 fc80 	bl	8004c52 <HAL_OSPI_Command>
 8002352:	4603      	mov	r3, r0
 8002354:	2b00      	cmp	r3, #0
 8002356:	d001      	beq.n	800235c <QSPI_HighPerfMode+0x60>
  {
    return QSPI_ERROR;
 8002358:	2301      	movs	r3, #1
 800235a:	e09a      	b.n	8002492 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800235c:	f107 030c 	add.w	r3, r7, #12
 8002360:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002364:	4619      	mov	r1, r3
 8002366:	6878      	ldr	r0, [r7, #4]
 8002368:	f002 fd67 	bl	8004e3a <HAL_OSPI_Receive>
 800236c:	4603      	mov	r3, r0
 800236e:	2b00      	cmp	r3, #0
 8002370:	d001      	beq.n	8002376 <QSPI_HighPerfMode+0x7a>
  {
    return QSPI_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e08d      	b.n	8002492 <QSPI_HighPerfMode+0x196>
  }

  /* Read configuration registers */
  sCommand.Instruction = READ_CFG_REG_CMD;
 8002376:	2315      	movs	r3, #21
 8002378:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 2;
 800237a:	2302      	movs	r3, #2
 800237c:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800237e:	f107 0310 	add.w	r3, r7, #16
 8002382:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002386:	4619      	mov	r1, r3
 8002388:	6878      	ldr	r0, [r7, #4]
 800238a:	f002 fc62 	bl	8004c52 <HAL_OSPI_Command>
 800238e:	4603      	mov	r3, r0
 8002390:	2b00      	cmp	r3, #0
 8002392:	d001      	beq.n	8002398 <QSPI_HighPerfMode+0x9c>
  {
    return QSPI_ERROR;
 8002394:	2301      	movs	r3, #1
 8002396:	e07c      	b.n	8002492 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[1]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002398:	f107 030c 	add.w	r3, r7, #12
 800239c:	3301      	adds	r3, #1
 800239e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023a2:	4619      	mov	r1, r3
 80023a4:	6878      	ldr	r0, [r7, #4]
 80023a6:	f002 fd48 	bl	8004e3a <HAL_OSPI_Receive>
 80023aa:	4603      	mov	r3, r0
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d001      	beq.n	80023b4 <QSPI_HighPerfMode+0xb8>
  {
    return QSPI_ERROR;
 80023b0:	2301      	movs	r3, #1
 80023b2:	e06e      	b.n	8002492 <QSPI_HighPerfMode+0x196>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hospi) != QSPI_OK)
 80023b4:	6878      	ldr	r0, [r7, #4]
 80023b6:	f7ff fe4e 	bl	8002056 <QSPI_WriteEnable>
 80023ba:	4603      	mov	r3, r0
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d001      	beq.n	80023c4 <QSPI_HighPerfMode+0xc8>
  {
    return QSPI_ERROR;
 80023c0:	2301      	movs	r3, #1
 80023c2:	e066      	b.n	8002492 <QSPI_HighPerfMode+0x196>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_HIGH_PERF_ENABLE)
 80023c4:	78fb      	ldrb	r3, [r7, #3]
 80023c6:	2b01      	cmp	r3, #1
 80023c8:	d105      	bne.n	80023d6 <QSPI_HighPerfMode+0xda>
  {
    SET_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 80023ca:	7bbb      	ldrb	r3, [r7, #14]
 80023cc:	f043 0302 	orr.w	r3, r3, #2
 80023d0:	b2db      	uxtb	r3, r3
 80023d2:	73bb      	strb	r3, [r7, #14]
 80023d4:	e004      	b.n	80023e0 <QSPI_HighPerfMode+0xe4>
  }
  else
  {
    CLEAR_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 80023d6:	7bbb      	ldrb	r3, [r7, #14]
 80023d8:	f023 0302 	bic.w	r3, r3, #2
 80023dc:	b2db      	uxtb	r3, r3
 80023de:	73bb      	strb	r3, [r7, #14]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 80023e0:	2301      	movs	r3, #1
 80023e2:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 3;
 80023e4:	2303      	movs	r3, #3
 80023e6:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80023e8:	f107 0310 	add.w	r3, r7, #16
 80023ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023f0:	4619      	mov	r1, r3
 80023f2:	6878      	ldr	r0, [r7, #4]
 80023f4:	f002 fc2d 	bl	8004c52 <HAL_OSPI_Command>
 80023f8:	4603      	mov	r3, r0
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d001      	beq.n	8002402 <QSPI_HighPerfMode+0x106>
  {
    return QSPI_ERROR;
 80023fe:	2301      	movs	r3, #1
 8002400:	e047      	b.n	8002492 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Transmit(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002402:	f107 030c 	add.w	r3, r7, #12
 8002406:	f241 3288 	movw	r2, #5000	@ 0x1388
 800240a:	4619      	mov	r1, r3
 800240c:	6878      	ldr	r0, [r7, #4]
 800240e:	f002 fca1 	bl	8004d54 <HAL_OSPI_Transmit>
 8002412:	4603      	mov	r3, r0
 8002414:	2b00      	cmp	r3, #0
 8002416:	d001      	beq.n	800241c <QSPI_HighPerfMode+0x120>
  {
    return QSPI_ERROR;
 8002418:	2301      	movs	r3, #1
 800241a:	e03a      	b.n	8002492 <QSPI_HighPerfMode+0x196>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 800241c:	f241 3188 	movw	r1, #5000	@ 0x1388
 8002420:	6878      	ldr	r0, [r7, #4]
 8002422:	f7ff fe74 	bl	800210e <QSPI_AutoPollingMemReady>
 8002426:	4603      	mov	r3, r0
 8002428:	2b00      	cmp	r3, #0
 800242a:	d001      	beq.n	8002430 <QSPI_HighPerfMode+0x134>
  {
    return QSPI_ERROR;
 800242c:	2301      	movs	r3, #1
 800242e:	e030      	b.n	8002492 <QSPI_HighPerfMode+0x196>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_CFG_REG_CMD;
 8002430:	2315      	movs	r3, #21
 8002432:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 2;
 8002434:	2302      	movs	r3, #2
 8002436:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002438:	f107 0310 	add.w	r3, r7, #16
 800243c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002440:	4619      	mov	r1, r3
 8002442:	6878      	ldr	r0, [r7, #4]
 8002444:	f002 fc05 	bl	8004c52 <HAL_OSPI_Command>
 8002448:	4603      	mov	r3, r0
 800244a:	2b00      	cmp	r3, #0
 800244c:	d001      	beq.n	8002452 <QSPI_HighPerfMode+0x156>
  {
    return QSPI_ERROR;
 800244e:	2301      	movs	r3, #1
 8002450:	e01f      	b.n	8002492 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002452:	f107 030c 	add.w	r3, r7, #12
 8002456:	f241 3288 	movw	r2, #5000	@ 0x1388
 800245a:	4619      	mov	r1, r3
 800245c:	6878      	ldr	r0, [r7, #4]
 800245e:	f002 fcec 	bl	8004e3a <HAL_OSPI_Receive>
 8002462:	4603      	mov	r3, r0
 8002464:	2b00      	cmp	r3, #0
 8002466:	d001      	beq.n	800246c <QSPI_HighPerfMode+0x170>
  {
    return QSPI_ERROR;
 8002468:	2301      	movs	r3, #1
 800246a:	e012      	b.n	8002492 <QSPI_HighPerfMode+0x196>
  }
  
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 800246c:	7b7b      	ldrb	r3, [r7, #13]
 800246e:	f003 0302 	and.w	r3, r3, #2
 8002472:	2b00      	cmp	r3, #0
 8002474:	d102      	bne.n	800247c <QSPI_HighPerfMode+0x180>
 8002476:	78fb      	ldrb	r3, [r7, #3]
 8002478:	2b01      	cmp	r3, #1
 800247a:	d007      	beq.n	800248c <QSPI_HighPerfMode+0x190>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 800247c:	7b7b      	ldrb	r3, [r7, #13]
 800247e:	f003 0302 	and.w	r3, r3, #2
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 8002482:	2b00      	cmp	r3, #0
 8002484:	d004      	beq.n	8002490 <QSPI_HighPerfMode+0x194>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 8002486:	78fb      	ldrb	r3, [r7, #3]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d101      	bne.n	8002490 <QSPI_HighPerfMode+0x194>
  {
    return QSPI_ERROR;
 800248c:	2301      	movs	r3, #1
 800248e:	e000      	b.n	8002492 <QSPI_HighPerfMode+0x196>
  }

  return QSPI_OK;
 8002490:	2300      	movs	r3, #0
}
 8002492:	4618      	mov	r0, r3
 8002494:	3760      	adds	r7, #96	@ 0x60
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
	...

0800249c <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 800249c:	b580      	push	{r7, lr}
 800249e:	b082      	sub	sp, #8
 80024a0:	af00      	add	r7, sp, #0
  uint8_t ret = TSENSOR_ERROR;
 80024a2:	2301      	movs	r3, #1
 80024a4:	71fb      	strb	r3, [r7, #7]

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 80024a6:	4b09      	ldr	r3, [pc, #36]	@ (80024cc <BSP_TSENSOR_Init+0x30>)
 80024a8:	4a09      	ldr	r2, [pc, #36]	@ (80024d0 <BSP_TSENSOR_Init+0x34>)
 80024aa:	601a      	str	r2, [r3, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 80024ac:	f7ff fb1e 	bl	8001aec <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 80024b0:	4b06      	ldr	r3, [pc, #24]	@ (80024cc <BSP_TSENSOR_Init+0x30>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	2100      	movs	r1, #0
 80024b8:	20be      	movs	r0, #190	@ 0xbe
 80024ba:	4798      	blx	r3

  ret = TSENSOR_OK;
 80024bc:	2300      	movs	r3, #0
 80024be:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 80024c0:	79fb      	ldrb	r3, [r7, #7]
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	3708      	adds	r7, #8
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	bf00      	nop
 80024cc:	20000d6c 	.word	0x20000d6c
 80024d0:	2000000c 	.word	0x2000000c

080024d4 <BSP_TSENSOR_ReadTemp>:
/**
  * @brief  Read Temperature register of TS751.
  * @retval STTS751 measured temperature value.
  */
float BSP_TSENSOR_ReadTemp(void)
{ 
 80024d4:	b580      	push	{r7, lr}
 80024d6:	af00      	add	r7, sp, #0
  return tsensor_drv->ReadTemp(TSENSOR_I2C_ADDRESS);
 80024d8:	4b04      	ldr	r3, [pc, #16]	@ (80024ec <BSP_TSENSOR_ReadTemp+0x18>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	68db      	ldr	r3, [r3, #12]
 80024de:	20be      	movs	r0, #190	@ 0xbe
 80024e0:	4798      	blx	r3
 80024e2:	eef0 7a40 	vmov.f32	s15, s0
}
 80024e6:	eeb0 0a67 	vmov.f32	s0, s15
 80024ea:	bd80      	pop	{r7, pc}
 80024ec:	20000d6c 	.word	0x20000d6c

080024f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b083      	sub	sp, #12
 80024f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024f6:	4b0f      	ldr	r3, [pc, #60]	@ (8002534 <HAL_MspInit+0x44>)
 80024f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024fa:	4a0e      	ldr	r2, [pc, #56]	@ (8002534 <HAL_MspInit+0x44>)
 80024fc:	f043 0301 	orr.w	r3, r3, #1
 8002500:	6613      	str	r3, [r2, #96]	@ 0x60
 8002502:	4b0c      	ldr	r3, [pc, #48]	@ (8002534 <HAL_MspInit+0x44>)
 8002504:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002506:	f003 0301 	and.w	r3, r3, #1
 800250a:	607b      	str	r3, [r7, #4]
 800250c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800250e:	4b09      	ldr	r3, [pc, #36]	@ (8002534 <HAL_MspInit+0x44>)
 8002510:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002512:	4a08      	ldr	r2, [pc, #32]	@ (8002534 <HAL_MspInit+0x44>)
 8002514:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002518:	6593      	str	r3, [r2, #88]	@ 0x58
 800251a:	4b06      	ldr	r3, [pc, #24]	@ (8002534 <HAL_MspInit+0x44>)
 800251c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800251e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002522:	603b      	str	r3, [r7, #0]
 8002524:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002526:	bf00      	nop
 8002528:	370c      	adds	r7, #12
 800252a:	46bd      	mov	sp, r7
 800252c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002530:	4770      	bx	lr
 8002532:	bf00      	nop
 8002534:	40021000 	.word	0x40021000

08002538 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b08a      	sub	sp, #40	@ 0x28
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002540:	f107 0314 	add.w	r3, r7, #20
 8002544:	2200      	movs	r2, #0
 8002546:	601a      	str	r2, [r3, #0]
 8002548:	605a      	str	r2, [r3, #4]
 800254a:	609a      	str	r2, [r3, #8]
 800254c:	60da      	str	r2, [r3, #12]
 800254e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a19      	ldr	r2, [pc, #100]	@ (80025bc <HAL_DAC_MspInit+0x84>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d12c      	bne.n	80025b4 <HAL_DAC_MspInit+0x7c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800255a:	4b19      	ldr	r3, [pc, #100]	@ (80025c0 <HAL_DAC_MspInit+0x88>)
 800255c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800255e:	4a18      	ldr	r2, [pc, #96]	@ (80025c0 <HAL_DAC_MspInit+0x88>)
 8002560:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002564:	6593      	str	r3, [r2, #88]	@ 0x58
 8002566:	4b16      	ldr	r3, [pc, #88]	@ (80025c0 <HAL_DAC_MspInit+0x88>)
 8002568:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800256a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800256e:	613b      	str	r3, [r7, #16]
 8002570:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002572:	4b13      	ldr	r3, [pc, #76]	@ (80025c0 <HAL_DAC_MspInit+0x88>)
 8002574:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002576:	4a12      	ldr	r2, [pc, #72]	@ (80025c0 <HAL_DAC_MspInit+0x88>)
 8002578:	f043 0301 	orr.w	r3, r3, #1
 800257c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800257e:	4b10      	ldr	r3, [pc, #64]	@ (80025c0 <HAL_DAC_MspInit+0x88>)
 8002580:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002582:	f003 0301 	and.w	r3, r3, #1
 8002586:	60fb      	str	r3, [r7, #12]
 8002588:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800258a:	2310      	movs	r3, #16
 800258c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800258e:	2303      	movs	r3, #3
 8002590:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002592:	2300      	movs	r3, #0
 8002594:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002596:	f107 0314 	add.w	r3, r7, #20
 800259a:	4619      	mov	r1, r3
 800259c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80025a0:	f001 f814 	bl	80035cc <HAL_GPIO_Init>

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80025a4:	2200      	movs	r2, #0
 80025a6:	2100      	movs	r1, #0
 80025a8:	2036      	movs	r0, #54	@ 0x36
 80025aa:	f000 fcca 	bl	8002f42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80025ae:	2036      	movs	r0, #54	@ 0x36
 80025b0:	f000 fce3 	bl	8002f7a <HAL_NVIC_EnableIRQ>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 80025b4:	bf00      	nop
 80025b6:	3728      	adds	r7, #40	@ 0x28
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}
 80025bc:	40007400 	.word	0x40007400
 80025c0:	40021000 	.word	0x40021000

080025c4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b0ae      	sub	sp, #184	@ 0xb8
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025cc:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80025d0:	2200      	movs	r2, #0
 80025d2:	601a      	str	r2, [r3, #0]
 80025d4:	605a      	str	r2, [r3, #4]
 80025d6:	609a      	str	r2, [r3, #8]
 80025d8:	60da      	str	r2, [r3, #12]
 80025da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80025dc:	f107 0310 	add.w	r3, r7, #16
 80025e0:	2294      	movs	r2, #148	@ 0x94
 80025e2:	2100      	movs	r1, #0
 80025e4:	4618      	mov	r0, r3
 80025e6:	f007 fe91 	bl	800a30c <memset>
  if(hi2c->Instance==I2C1)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4a21      	ldr	r2, [pc, #132]	@ (8002674 <HAL_I2C_MspInit+0xb0>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d13b      	bne.n	800266c <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80025f4:	2340      	movs	r3, #64	@ 0x40
 80025f6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80025f8:	2300      	movs	r3, #0
 80025fa:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80025fc:	f107 0310 	add.w	r3, r7, #16
 8002600:	4618      	mov	r0, r3
 8002602:	f003 fe89 	bl	8006318 <HAL_RCCEx_PeriphCLKConfig>
 8002606:	4603      	mov	r3, r0
 8002608:	2b00      	cmp	r3, #0
 800260a:	d001      	beq.n	8002610 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800260c:	f7ff f978 	bl	8001900 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002610:	4b19      	ldr	r3, [pc, #100]	@ (8002678 <HAL_I2C_MspInit+0xb4>)
 8002612:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002614:	4a18      	ldr	r2, [pc, #96]	@ (8002678 <HAL_I2C_MspInit+0xb4>)
 8002616:	f043 0302 	orr.w	r3, r3, #2
 800261a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800261c:	4b16      	ldr	r3, [pc, #88]	@ (8002678 <HAL_I2C_MspInit+0xb4>)
 800261e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002620:	f003 0302 	and.w	r3, r3, #2
 8002624:	60fb      	str	r3, [r7, #12]
 8002626:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002628:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800262c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002630:	2312      	movs	r3, #18
 8002632:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002636:	2300      	movs	r3, #0
 8002638:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800263c:	2303      	movs	r3, #3
 800263e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002642:	2304      	movs	r3, #4
 8002644:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002648:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800264c:	4619      	mov	r1, r3
 800264e:	480b      	ldr	r0, [pc, #44]	@ (800267c <HAL_I2C_MspInit+0xb8>)
 8002650:	f000 ffbc 	bl	80035cc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002654:	4b08      	ldr	r3, [pc, #32]	@ (8002678 <HAL_I2C_MspInit+0xb4>)
 8002656:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002658:	4a07      	ldr	r2, [pc, #28]	@ (8002678 <HAL_I2C_MspInit+0xb4>)
 800265a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800265e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002660:	4b05      	ldr	r3, [pc, #20]	@ (8002678 <HAL_I2C_MspInit+0xb4>)
 8002662:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002664:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002668:	60bb      	str	r3, [r7, #8]
 800266a:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800266c:	bf00      	nop
 800266e:	37b8      	adds	r7, #184	@ 0xb8
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}
 8002674:	40005400 	.word	0x40005400
 8002678:	40021000 	.word	0x40021000
 800267c:	48000400 	.word	0x48000400

08002680 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b082      	sub	sp, #8
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a0b      	ldr	r2, [pc, #44]	@ (80026bc <HAL_I2C_MspDeInit+0x3c>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d10f      	bne.n	80026b2 <HAL_I2C_MspDeInit+0x32>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8002692:	4b0b      	ldr	r3, [pc, #44]	@ (80026c0 <HAL_I2C_MspDeInit+0x40>)
 8002694:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002696:	4a0a      	ldr	r2, [pc, #40]	@ (80026c0 <HAL_I2C_MspDeInit+0x40>)
 8002698:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800269c:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 800269e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80026a2:	4808      	ldr	r0, [pc, #32]	@ (80026c4 <HAL_I2C_MspDeInit+0x44>)
 80026a4:	f001 f924 	bl	80038f0 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 80026a8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80026ac:	4805      	ldr	r0, [pc, #20]	@ (80026c4 <HAL_I2C_MspDeInit+0x44>)
 80026ae:	f001 f91f 	bl	80038f0 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C1_MspDeInit 1 */

    /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 80026b2:	bf00      	nop
 80026b4:	3708      	adds	r7, #8
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	40005400 	.word	0x40005400
 80026c0:	40021000 	.word	0x40021000
 80026c4:	48000400 	.word	0x48000400

080026c8 <HAL_LPTIM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hlptim: LPTIM handle pointer
  * @retval None
  */
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b0ae      	sub	sp, #184	@ 0xb8
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026d0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80026d4:	2200      	movs	r2, #0
 80026d6:	601a      	str	r2, [r3, #0]
 80026d8:	605a      	str	r2, [r3, #4]
 80026da:	609a      	str	r2, [r3, #8]
 80026dc:	60da      	str	r2, [r3, #12]
 80026de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80026e0:	f107 0310 	add.w	r3, r7, #16
 80026e4:	2294      	movs	r2, #148	@ 0x94
 80026e6:	2100      	movs	r1, #0
 80026e8:	4618      	mov	r0, r3
 80026ea:	f007 fe0f 	bl	800a30c <memset>
  if(hlptim->Instance==LPTIM1)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4a25      	ldr	r2, [pc, #148]	@ (8002788 <HAL_LPTIM_MspInit+0xc0>)
 80026f4:	4293      	cmp	r3, r2
 80026f6:	d143      	bne.n	8002780 <HAL_LPTIM_MspInit+0xb8>

    /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 80026f8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80026fc:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_PCLK;
 80026fe:	2300      	movs	r3, #0
 8002700:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002702:	f107 0310 	add.w	r3, r7, #16
 8002706:	4618      	mov	r0, r3
 8002708:	f003 fe06 	bl	8006318 <HAL_RCCEx_PeriphCLKConfig>
 800270c:	4603      	mov	r3, r0
 800270e:	2b00      	cmp	r3, #0
 8002710:	d001      	beq.n	8002716 <HAL_LPTIM_MspInit+0x4e>
    {
      Error_Handler();
 8002712:	f7ff f8f5 	bl	8001900 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8002716:	4b1d      	ldr	r3, [pc, #116]	@ (800278c <HAL_LPTIM_MspInit+0xc4>)
 8002718:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800271a:	4a1c      	ldr	r2, [pc, #112]	@ (800278c <HAL_LPTIM_MspInit+0xc4>)
 800271c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002720:	6593      	str	r3, [r2, #88]	@ 0x58
 8002722:	4b1a      	ldr	r3, [pc, #104]	@ (800278c <HAL_LPTIM_MspInit+0xc4>)
 8002724:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002726:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800272a:	60fb      	str	r3, [r7, #12]
 800272c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800272e:	4b17      	ldr	r3, [pc, #92]	@ (800278c <HAL_LPTIM_MspInit+0xc4>)
 8002730:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002732:	4a16      	ldr	r2, [pc, #88]	@ (800278c <HAL_LPTIM_MspInit+0xc4>)
 8002734:	f043 0304 	orr.w	r3, r3, #4
 8002738:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800273a:	4b14      	ldr	r3, [pc, #80]	@ (800278c <HAL_LPTIM_MspInit+0xc4>)
 800273c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800273e:	f003 0304 	and.w	r3, r3, #4
 8002742:	60bb      	str	r3, [r7, #8]
 8002744:	68bb      	ldr	r3, [r7, #8]
    /**LPTIM1 GPIO Configuration
    PC0     ------> LPTIM1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002746:	2301      	movs	r3, #1
 8002748:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800274c:	2302      	movs	r3, #2
 800274e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002752:	2300      	movs	r3, #0
 8002754:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002758:	2300      	movs	r3, #0
 800275a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF1_LPTIM1;
 800275e:	2301      	movs	r3, #1
 8002760:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002764:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002768:	4619      	mov	r1, r3
 800276a:	4809      	ldr	r0, [pc, #36]	@ (8002790 <HAL_LPTIM_MspInit+0xc8>)
 800276c:	f000 ff2e 	bl	80035cc <HAL_GPIO_Init>

    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 0, 0);
 8002770:	2200      	movs	r2, #0
 8002772:	2100      	movs	r1, #0
 8002774:	2041      	movs	r0, #65	@ 0x41
 8002776:	f000 fbe4 	bl	8002f42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 800277a:	2041      	movs	r0, #65	@ 0x41
 800277c:	f000 fbfd 	bl	8002f7a <HAL_NVIC_EnableIRQ>

    /* USER CODE END LPTIM1_MspInit 1 */

  }

}
 8002780:	bf00      	nop
 8002782:	37b8      	adds	r7, #184	@ 0xb8
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}
 8002788:	40007c00 	.word	0x40007c00
 800278c:	40021000 	.word	0x40021000
 8002790:	48000800 	.word	0x48000800

08002794 <HAL_OSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hospi: OSPI handle pointer
  * @retval None
  */
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b0aa      	sub	sp, #168	@ 0xa8
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800279c:	f107 0314 	add.w	r3, r7, #20
 80027a0:	2294      	movs	r2, #148	@ 0x94
 80027a2:	2100      	movs	r1, #0
 80027a4:	4618      	mov	r0, r3
 80027a6:	f007 fdb1 	bl	800a30c <memset>
  if(hospi->Instance==OCTOSPI1)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4a17      	ldr	r2, [pc, #92]	@ (800280c <HAL_OSPI_MspInit+0x78>)
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d127      	bne.n	8002804 <HAL_OSPI_MspInit+0x70>

    /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 80027b4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80027b8:	617b      	str	r3, [r7, #20]
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 80027ba:	2300      	movs	r3, #0
 80027bc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80027c0:	f107 0314 	add.w	r3, r7, #20
 80027c4:	4618      	mov	r0, r3
 80027c6:	f003 fda7 	bl	8006318 <HAL_RCCEx_PeriphCLKConfig>
 80027ca:	4603      	mov	r3, r0
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d001      	beq.n	80027d4 <HAL_OSPI_MspInit+0x40>
    {
      Error_Handler();
 80027d0:	f7ff f896 	bl	8001900 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
 80027d4:	4b0e      	ldr	r3, [pc, #56]	@ (8002810 <HAL_OSPI_MspInit+0x7c>)
 80027d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027d8:	4a0d      	ldr	r2, [pc, #52]	@ (8002810 <HAL_OSPI_MspInit+0x7c>)
 80027da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80027de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80027e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002810 <HAL_OSPI_MspInit+0x7c>)
 80027e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027e4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80027e8:	613b      	str	r3, [r7, #16]
 80027ea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 80027ec:	4b08      	ldr	r3, [pc, #32]	@ (8002810 <HAL_OSPI_MspInit+0x7c>)
 80027ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80027f0:	4a07      	ldr	r2, [pc, #28]	@ (8002810 <HAL_OSPI_MspInit+0x7c>)
 80027f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027f6:	6513      	str	r3, [r2, #80]	@ 0x50
 80027f8:	4b05      	ldr	r3, [pc, #20]	@ (8002810 <HAL_OSPI_MspInit+0x7c>)
 80027fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80027fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002800:	60fb      	str	r3, [r7, #12]
 8002802:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END OCTOSPI1_MspInit 1 */

  }

}
 8002804:	bf00      	nop
 8002806:	37a8      	adds	r7, #168	@ 0xa8
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}
 800280c:	a0001000 	.word	0xa0001000
 8002810:	40021000 	.word	0x40021000

08002814 <HAL_OSPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hospi: OSPI handle pointer
  * @retval None
  */
void HAL_OSPI_MspDeInit(OSPI_HandleTypeDef* hospi)
{
 8002814:	b480      	push	{r7}
 8002816:	b083      	sub	sp, #12
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  if(hospi->Instance==OCTOSPI1)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a0a      	ldr	r2, [pc, #40]	@ (800284c <HAL_OSPI_MspDeInit+0x38>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d10b      	bne.n	800283e <HAL_OSPI_MspDeInit+0x2a>
  {
    /* USER CODE BEGIN OCTOSPI1_MspDeInit 0 */

    /* USER CODE END OCTOSPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_OSPIM_CLK_DISABLE();
 8002826:	4b0a      	ldr	r3, [pc, #40]	@ (8002850 <HAL_OSPI_MspDeInit+0x3c>)
 8002828:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800282a:	4a09      	ldr	r2, [pc, #36]	@ (8002850 <HAL_OSPI_MspDeInit+0x3c>)
 800282c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002830:	64d3      	str	r3, [r2, #76]	@ 0x4c
    __HAL_RCC_OSPI1_CLK_DISABLE();
 8002832:	4b07      	ldr	r3, [pc, #28]	@ (8002850 <HAL_OSPI_MspDeInit+0x3c>)
 8002834:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002836:	4a06      	ldr	r2, [pc, #24]	@ (8002850 <HAL_OSPI_MspDeInit+0x3c>)
 8002838:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800283c:	6513      	str	r3, [r2, #80]	@ 0x50
    /* USER CODE BEGIN OCTOSPI1_MspDeInit 1 */

    /* USER CODE END OCTOSPI1_MspDeInit 1 */
  }

}
 800283e:	bf00      	nop
 8002840:	370c      	adds	r7, #12
 8002842:	46bd      	mov	sp, r7
 8002844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002848:	4770      	bx	lr
 800284a:	bf00      	nop
 800284c:	a0001000 	.word	0xa0001000
 8002850:	40021000 	.word	0x40021000

08002854 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b0ae      	sub	sp, #184	@ 0xb8
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800285c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002860:	2200      	movs	r2, #0
 8002862:	601a      	str	r2, [r3, #0]
 8002864:	605a      	str	r2, [r3, #4]
 8002866:	609a      	str	r2, [r3, #8]
 8002868:	60da      	str	r2, [r3, #12]
 800286a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800286c:	f107 0310 	add.w	r3, r7, #16
 8002870:	2294      	movs	r2, #148	@ 0x94
 8002872:	2100      	movs	r1, #0
 8002874:	4618      	mov	r0, r3
 8002876:	f007 fd49 	bl	800a30c <memset>
  if(hrtc->Instance==RTC)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a24      	ldr	r2, [pc, #144]	@ (8002910 <HAL_RTC_MspInit+0xbc>)
 8002880:	4293      	cmp	r3, r2
 8002882:	d141      	bne.n	8002908 <HAL_RTC_MspInit+0xb4>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002884:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002888:	613b      	str	r3, [r7, #16]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800288a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800288e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002892:	f107 0310 	add.w	r3, r7, #16
 8002896:	4618      	mov	r0, r3
 8002898:	f003 fd3e 	bl	8006318 <HAL_RCCEx_PeriphCLKConfig>
 800289c:	4603      	mov	r3, r0
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d001      	beq.n	80028a6 <HAL_RTC_MspInit+0x52>
    {
      Error_Handler();
 80028a2:	f7ff f82d 	bl	8001900 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80028a6:	4b1b      	ldr	r3, [pc, #108]	@ (8002914 <HAL_RTC_MspInit+0xc0>)
 80028a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028ac:	4a19      	ldr	r2, [pc, #100]	@ (8002914 <HAL_RTC_MspInit+0xc0>)
 80028ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80028b2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028b6:	4b17      	ldr	r3, [pc, #92]	@ (8002914 <HAL_RTC_MspInit+0xc0>)
 80028b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028ba:	4a16      	ldr	r2, [pc, #88]	@ (8002914 <HAL_RTC_MspInit+0xc0>)
 80028bc:	f043 0302 	orr.w	r3, r3, #2
 80028c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80028c2:	4b14      	ldr	r3, [pc, #80]	@ (8002914 <HAL_RTC_MspInit+0xc0>)
 80028c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028c6:	f003 0302 	and.w	r3, r3, #2
 80028ca:	60fb      	str	r3, [r7, #12]
 80028cc:	68fb      	ldr	r3, [r7, #12]
    /**RTC GPIO Configuration
    PB2     ------> RTC_OUT_CALIB
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80028ce:	2304      	movs	r3, #4
 80028d0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028d4:	2302      	movs	r3, #2
 80028d6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028da:	2300      	movs	r3, #0
 80028dc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028e0:	2300      	movs	r3, #0
 80028e2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF0_RTC_50Hz;
 80028e6:	2300      	movs	r3, #0
 80028e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028ec:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80028f0:	4619      	mov	r1, r3
 80028f2:	4809      	ldr	r0, [pc, #36]	@ (8002918 <HAL_RTC_MspInit+0xc4>)
 80028f4:	f000 fe6a 	bl	80035cc <HAL_GPIO_Init>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 80028f8:	2200      	movs	r2, #0
 80028fa:	2100      	movs	r1, #0
 80028fc:	2029      	movs	r0, #41	@ 0x29
 80028fe:	f000 fb20 	bl	8002f42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8002902:	2029      	movs	r0, #41	@ 0x29
 8002904:	f000 fb39 	bl	8002f7a <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8002908:	bf00      	nop
 800290a:	37b8      	adds	r7, #184	@ 0xb8
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}
 8002910:	40002800 	.word	0x40002800
 8002914:	40021000 	.word	0x40021000
 8002918:	48000400 	.word	0x48000400

0800291c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b086      	sub	sp, #24
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a23      	ldr	r2, [pc, #140]	@ (80029b8 <HAL_TIM_Base_MspInit+0x9c>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d114      	bne.n	8002958 <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800292e:	4b23      	ldr	r3, [pc, #140]	@ (80029bc <HAL_TIM_Base_MspInit+0xa0>)
 8002930:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002932:	4a22      	ldr	r2, [pc, #136]	@ (80029bc <HAL_TIM_Base_MspInit+0xa0>)
 8002934:	f043 0310 	orr.w	r3, r3, #16
 8002938:	6593      	str	r3, [r2, #88]	@ 0x58
 800293a:	4b20      	ldr	r3, [pc, #128]	@ (80029bc <HAL_TIM_Base_MspInit+0xa0>)
 800293c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800293e:	f003 0310 	and.w	r3, r3, #16
 8002942:	617b      	str	r3, [r7, #20]
 8002944:	697b      	ldr	r3, [r7, #20]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002946:	2200      	movs	r2, #0
 8002948:	2100      	movs	r1, #0
 800294a:	2036      	movs	r0, #54	@ 0x36
 800294c:	f000 faf9 	bl	8002f42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002950:	2036      	movs	r0, #54	@ 0x36
 8002952:	f000 fb12 	bl	8002f7a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM16_MspInit 1 */

    /* USER CODE END TIM16_MspInit 1 */
  }

}
 8002956:	e02a      	b.n	80029ae <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM7)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a18      	ldr	r2, [pc, #96]	@ (80029c0 <HAL_TIM_Base_MspInit+0xa4>)
 800295e:	4293      	cmp	r3, r2
 8002960:	d114      	bne.n	800298c <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002962:	4b16      	ldr	r3, [pc, #88]	@ (80029bc <HAL_TIM_Base_MspInit+0xa0>)
 8002964:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002966:	4a15      	ldr	r2, [pc, #84]	@ (80029bc <HAL_TIM_Base_MspInit+0xa0>)
 8002968:	f043 0320 	orr.w	r3, r3, #32
 800296c:	6593      	str	r3, [r2, #88]	@ 0x58
 800296e:	4b13      	ldr	r3, [pc, #76]	@ (80029bc <HAL_TIM_Base_MspInit+0xa0>)
 8002970:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002972:	f003 0320 	and.w	r3, r3, #32
 8002976:	613b      	str	r3, [r7, #16]
 8002978:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800297a:	2200      	movs	r2, #0
 800297c:	2100      	movs	r1, #0
 800297e:	2037      	movs	r0, #55	@ 0x37
 8002980:	f000 fadf 	bl	8002f42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002984:	2037      	movs	r0, #55	@ 0x37
 8002986:	f000 faf8 	bl	8002f7a <HAL_NVIC_EnableIRQ>
}
 800298a:	e010      	b.n	80029ae <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM16)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a0c      	ldr	r2, [pc, #48]	@ (80029c4 <HAL_TIM_Base_MspInit+0xa8>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d10b      	bne.n	80029ae <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002996:	4b09      	ldr	r3, [pc, #36]	@ (80029bc <HAL_TIM_Base_MspInit+0xa0>)
 8002998:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800299a:	4a08      	ldr	r2, [pc, #32]	@ (80029bc <HAL_TIM_Base_MspInit+0xa0>)
 800299c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029a0:	6613      	str	r3, [r2, #96]	@ 0x60
 80029a2:	4b06      	ldr	r3, [pc, #24]	@ (80029bc <HAL_TIM_Base_MspInit+0xa0>)
 80029a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029aa:	60fb      	str	r3, [r7, #12]
 80029ac:	68fb      	ldr	r3, [r7, #12]
}
 80029ae:	bf00      	nop
 80029b0:	3718      	adds	r7, #24
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}
 80029b6:	bf00      	nop
 80029b8:	40001000 	.word	0x40001000
 80029bc:	40021000 	.word	0x40021000
 80029c0:	40001400 	.word	0x40001400
 80029c4:	40014400 	.word	0x40014400

080029c8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b0ae      	sub	sp, #184	@ 0xb8
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029d0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80029d4:	2200      	movs	r2, #0
 80029d6:	601a      	str	r2, [r3, #0]
 80029d8:	605a      	str	r2, [r3, #4]
 80029da:	609a      	str	r2, [r3, #8]
 80029dc:	60da      	str	r2, [r3, #12]
 80029de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80029e0:	f107 0310 	add.w	r3, r7, #16
 80029e4:	2294      	movs	r2, #148	@ 0x94
 80029e6:	2100      	movs	r1, #0
 80029e8:	4618      	mov	r0, r3
 80029ea:	f007 fc8f 	bl	800a30c <memset>
  if(huart->Instance==USART1)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4a25      	ldr	r2, [pc, #148]	@ (8002a88 <HAL_UART_MspInit+0xc0>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d142      	bne.n	8002a7e <HAL_UART_MspInit+0xb6>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80029f8:	2301      	movs	r3, #1
 80029fa:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80029fc:	2300      	movs	r3, #0
 80029fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a00:	f107 0310 	add.w	r3, r7, #16
 8002a04:	4618      	mov	r0, r3
 8002a06:	f003 fc87 	bl	8006318 <HAL_RCCEx_PeriphCLKConfig>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d001      	beq.n	8002a14 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002a10:	f7fe ff76 	bl	8001900 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002a14:	4b1d      	ldr	r3, [pc, #116]	@ (8002a8c <HAL_UART_MspInit+0xc4>)
 8002a16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a18:	4a1c      	ldr	r2, [pc, #112]	@ (8002a8c <HAL_UART_MspInit+0xc4>)
 8002a1a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a1e:	6613      	str	r3, [r2, #96]	@ 0x60
 8002a20:	4b1a      	ldr	r3, [pc, #104]	@ (8002a8c <HAL_UART_MspInit+0xc4>)
 8002a22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a24:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a28:	60fb      	str	r3, [r7, #12]
 8002a2a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a2c:	4b17      	ldr	r3, [pc, #92]	@ (8002a8c <HAL_UART_MspInit+0xc4>)
 8002a2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a30:	4a16      	ldr	r2, [pc, #88]	@ (8002a8c <HAL_UART_MspInit+0xc4>)
 8002a32:	f043 0302 	orr.w	r3, r3, #2
 8002a36:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a38:	4b14      	ldr	r3, [pc, #80]	@ (8002a8c <HAL_UART_MspInit+0xc4>)
 8002a3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a3c:	f003 0302 	and.w	r3, r3, #2
 8002a40:	60bb      	str	r3, [r7, #8]
 8002a42:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002a44:	23c0      	movs	r3, #192	@ 0xc0
 8002a46:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a4a:	2302      	movs	r3, #2
 8002a4c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a50:	2300      	movs	r3, #0
 8002a52:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a56:	2303      	movs	r3, #3
 8002a58:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002a5c:	2307      	movs	r3, #7
 8002a5e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a62:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002a66:	4619      	mov	r1, r3
 8002a68:	4809      	ldr	r0, [pc, #36]	@ (8002a90 <HAL_UART_MspInit+0xc8>)
 8002a6a:	f000 fdaf 	bl	80035cc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002a6e:	2200      	movs	r2, #0
 8002a70:	2100      	movs	r1, #0
 8002a72:	2025      	movs	r0, #37	@ 0x25
 8002a74:	f000 fa65 	bl	8002f42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002a78:	2025      	movs	r0, #37	@ 0x25
 8002a7a:	f000 fa7e 	bl	8002f7a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8002a7e:	bf00      	nop
 8002a80:	37b8      	adds	r7, #184	@ 0xb8
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}
 8002a86:	bf00      	nop
 8002a88:	40013800 	.word	0x40013800
 8002a8c:	40021000 	.word	0x40021000
 8002a90:	48000400 	.word	0x48000400

08002a94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a94:	b480      	push	{r7}
 8002a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002a98:	bf00      	nop
 8002a9a:	e7fd      	b.n	8002a98 <NMI_Handler+0x4>

08002a9c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002aa0:	bf00      	nop
 8002aa2:	e7fd      	b.n	8002aa0 <HardFault_Handler+0x4>

08002aa4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002aa8:	bf00      	nop
 8002aaa:	e7fd      	b.n	8002aa8 <MemManage_Handler+0x4>

08002aac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002aac:	b480      	push	{r7}
 8002aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ab0:	bf00      	nop
 8002ab2:	e7fd      	b.n	8002ab0 <BusFault_Handler+0x4>

08002ab4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ab8:	bf00      	nop
 8002aba:	e7fd      	b.n	8002ab8 <UsageFault_Handler+0x4>

08002abc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002abc:	b480      	push	{r7}
 8002abe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002ac0:	bf00      	nop
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac8:	4770      	bx	lr

08002aca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002aca:	b480      	push	{r7}
 8002acc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ace:	bf00      	nop
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad6:	4770      	bx	lr

08002ad8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002adc:	bf00      	nop
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae4:	4770      	bx	lr

08002ae6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ae6:	b580      	push	{r7, lr}
 8002ae8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002aea:	f000 f90b 	bl	8002d04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002aee:	bf00      	nop
 8002af0:	bd80      	pop	{r7, pc}
	...

08002af4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002af8:	4802      	ldr	r0, [pc, #8]	@ (8002b04 <USART1_IRQHandler+0x10>)
 8002afa:	f005 faff 	bl	80080fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002afe:	bf00      	nop
 8002b00:	bd80      	pop	{r7, pc}
 8002b02:	bf00      	nop
 8002b04:	20000aa8 	.word	0x20000aa8

08002b08 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button_Pin);
 8002b0c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002b10:	f000 ffe0 	bl	8003ad4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LED_Pin);
 8002b14:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002b18:	f000 ffdc 	bl	8003ad4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002b1c:	bf00      	nop
 8002b1e:	bd80      	pop	{r7, pc}

08002b20 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 18.
  */
void RTC_Alarm_IRQHandler(void)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8002b24:	4802      	ldr	r0, [pc, #8]	@ (8002b30 <RTC_Alarm_IRQHandler+0x10>)
 8002b26:	f004 fce7 	bl	80074f8 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8002b2a:	bf00      	nop
 8002b2c:	bd80      	pop	{r7, pc}
 8002b2e:	bf00      	nop
 8002b30:	200009a0 	.word	0x200009a0

08002b34 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002b38:	4803      	ldr	r0, [pc, #12]	@ (8002b48 <TIM6_DAC_IRQHandler+0x14>)
 8002b3a:	f004 ff3a 	bl	80079b2 <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac1);
 8002b3e:	4803      	ldr	r0, [pc, #12]	@ (8002b4c <TIM6_DAC_IRQHandler+0x18>)
 8002b40:	f000 faa9 	bl	8003096 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002b44:	bf00      	nop
 8002b46:	bd80      	pop	{r7, pc}
 8002b48:	200009c4 	.word	0x200009c4
 8002b4c:	200008b0 	.word	0x200008b0

08002b50 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002b54:	4802      	ldr	r0, [pc, #8]	@ (8002b60 <TIM7_IRQHandler+0x10>)
 8002b56:	f004 ff2c 	bl	80079b2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002b5a:	bf00      	nop
 8002b5c:	bd80      	pop	{r7, pc}
 8002b5e:	bf00      	nop
 8002b60:	20000a10 	.word	0x20000a10

08002b64 <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt.
  */
void LPTIM1_IRQHandler(void)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */

  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 8002b68:	4802      	ldr	r0, [pc, #8]	@ (8002b74 <LPTIM1_IRQHandler+0x10>)
 8002b6a:	f001 febf 	bl	80048ec <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */

  /* USER CODE END LPTIM1_IRQn 1 */
}
 8002b6e:	bf00      	nop
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	bf00      	nop
 8002b74:	20000918 	.word	0x20000918

08002b78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b086      	sub	sp, #24
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b80:	4a14      	ldr	r2, [pc, #80]	@ (8002bd4 <_sbrk+0x5c>)
 8002b82:	4b15      	ldr	r3, [pc, #84]	@ (8002bd8 <_sbrk+0x60>)
 8002b84:	1ad3      	subs	r3, r2, r3
 8002b86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b8c:	4b13      	ldr	r3, [pc, #76]	@ (8002bdc <_sbrk+0x64>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d102      	bne.n	8002b9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b94:	4b11      	ldr	r3, [pc, #68]	@ (8002bdc <_sbrk+0x64>)
 8002b96:	4a12      	ldr	r2, [pc, #72]	@ (8002be0 <_sbrk+0x68>)
 8002b98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b9a:	4b10      	ldr	r3, [pc, #64]	@ (8002bdc <_sbrk+0x64>)
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	4413      	add	r3, r2
 8002ba2:	693a      	ldr	r2, [r7, #16]
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d207      	bcs.n	8002bb8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ba8:	f007 fbcc 	bl	800a344 <__errno>
 8002bac:	4603      	mov	r3, r0
 8002bae:	220c      	movs	r2, #12
 8002bb0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002bb2:	f04f 33ff 	mov.w	r3, #4294967295
 8002bb6:	e009      	b.n	8002bcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002bb8:	4b08      	ldr	r3, [pc, #32]	@ (8002bdc <_sbrk+0x64>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002bbe:	4b07      	ldr	r3, [pc, #28]	@ (8002bdc <_sbrk+0x64>)
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	4413      	add	r3, r2
 8002bc6:	4a05      	ldr	r2, [pc, #20]	@ (8002bdc <_sbrk+0x64>)
 8002bc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002bca:	68fb      	ldr	r3, [r7, #12]
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	3718      	adds	r7, #24
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}
 8002bd4:	200a0000 	.word	0x200a0000
 8002bd8:	00000400 	.word	0x00000400
 8002bdc:	20000d70 	.word	0x20000d70
 8002be0:	20000ec0 	.word	0x20000ec0

08002be4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002be4:	b480      	push	{r7}
 8002be6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002be8:	4b06      	ldr	r3, [pc, #24]	@ (8002c04 <SystemInit+0x20>)
 8002bea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bee:	4a05      	ldr	r2, [pc, #20]	@ (8002c04 <SystemInit+0x20>)
 8002bf0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002bf4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002bf8:	bf00      	nop
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c00:	4770      	bx	lr
 8002c02:	bf00      	nop
 8002c04:	e000ed00 	.word	0xe000ed00

08002c08 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002c08:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002c40 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002c0c:	f7ff ffea 	bl	8002be4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002c10:	480c      	ldr	r0, [pc, #48]	@ (8002c44 <LoopForever+0x6>)
  ldr r1, =_edata
 8002c12:	490d      	ldr	r1, [pc, #52]	@ (8002c48 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002c14:	4a0d      	ldr	r2, [pc, #52]	@ (8002c4c <LoopForever+0xe>)
  movs r3, #0
 8002c16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c18:	e002      	b.n	8002c20 <LoopCopyDataInit>

08002c1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c1e:	3304      	adds	r3, #4

08002c20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c24:	d3f9      	bcc.n	8002c1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c26:	4a0a      	ldr	r2, [pc, #40]	@ (8002c50 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002c28:	4c0a      	ldr	r4, [pc, #40]	@ (8002c54 <LoopForever+0x16>)
  movs r3, #0
 8002c2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c2c:	e001      	b.n	8002c32 <LoopFillZerobss>

08002c2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c30:	3204      	adds	r2, #4

08002c32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c34:	d3fb      	bcc.n	8002c2e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002c36:	f007 fb8b 	bl	800a350 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002c3a:	f7fe f83b 	bl	8000cb4 <main>

08002c3e <LoopForever>:

LoopForever:
    b LoopForever
 8002c3e:	e7fe      	b.n	8002c3e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002c40:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8002c44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c48:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8002c4c:	08025be4 	.word	0x08025be4
  ldr r2, =_sbss
 8002c50:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8002c54:	20000ec0 	.word	0x20000ec0

08002c58 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002c58:	e7fe      	b.n	8002c58 <ADC1_IRQHandler>

08002c5a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c5a:	b580      	push	{r7, lr}
 8002c5c:	b082      	sub	sp, #8
 8002c5e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002c60:	2300      	movs	r3, #0
 8002c62:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c64:	2003      	movs	r0, #3
 8002c66:	f000 f961 	bl	8002f2c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002c6a:	2000      	movs	r0, #0
 8002c6c:	f000 f80e 	bl	8002c8c <HAL_InitTick>
 8002c70:	4603      	mov	r3, r0
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d002      	beq.n	8002c7c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	71fb      	strb	r3, [r7, #7]
 8002c7a:	e001      	b.n	8002c80 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002c7c:	f7ff fc38 	bl	80024f0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002c80:	79fb      	ldrb	r3, [r7, #7]
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	3708      	adds	r7, #8
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}
	...

08002c8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b084      	sub	sp, #16
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002c94:	2300      	movs	r3, #0
 8002c96:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002c98:	4b17      	ldr	r3, [pc, #92]	@ (8002cf8 <HAL_InitTick+0x6c>)
 8002c9a:	781b      	ldrb	r3, [r3, #0]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d023      	beq.n	8002ce8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002ca0:	4b16      	ldr	r3, [pc, #88]	@ (8002cfc <HAL_InitTick+0x70>)
 8002ca2:	681a      	ldr	r2, [r3, #0]
 8002ca4:	4b14      	ldr	r3, [pc, #80]	@ (8002cf8 <HAL_InitTick+0x6c>)
 8002ca6:	781b      	ldrb	r3, [r3, #0]
 8002ca8:	4619      	mov	r1, r3
 8002caa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002cae:	fbb3 f3f1 	udiv	r3, r3, r1
 8002cb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f000 f96d 	bl	8002f96 <HAL_SYSTICK_Config>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d10f      	bne.n	8002ce2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2b0f      	cmp	r3, #15
 8002cc6:	d809      	bhi.n	8002cdc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002cc8:	2200      	movs	r2, #0
 8002cca:	6879      	ldr	r1, [r7, #4]
 8002ccc:	f04f 30ff 	mov.w	r0, #4294967295
 8002cd0:	f000 f937 	bl	8002f42 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002cd4:	4a0a      	ldr	r2, [pc, #40]	@ (8002d00 <HAL_InitTick+0x74>)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6013      	str	r3, [r2, #0]
 8002cda:	e007      	b.n	8002cec <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	73fb      	strb	r3, [r7, #15]
 8002ce0:	e004      	b.n	8002cec <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	73fb      	strb	r3, [r7, #15]
 8002ce6:	e001      	b.n	8002cec <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002cec:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	3710      	adds	r7, #16
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}
 8002cf6:	bf00      	nop
 8002cf8:	2000002c 	.word	0x2000002c
 8002cfc:	20000024 	.word	0x20000024
 8002d00:	20000028 	.word	0x20000028

08002d04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d04:	b480      	push	{r7}
 8002d06:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002d08:	4b06      	ldr	r3, [pc, #24]	@ (8002d24 <HAL_IncTick+0x20>)
 8002d0a:	781b      	ldrb	r3, [r3, #0]
 8002d0c:	461a      	mov	r2, r3
 8002d0e:	4b06      	ldr	r3, [pc, #24]	@ (8002d28 <HAL_IncTick+0x24>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4413      	add	r3, r2
 8002d14:	4a04      	ldr	r2, [pc, #16]	@ (8002d28 <HAL_IncTick+0x24>)
 8002d16:	6013      	str	r3, [r2, #0]
}
 8002d18:	bf00      	nop
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d20:	4770      	bx	lr
 8002d22:	bf00      	nop
 8002d24:	2000002c 	.word	0x2000002c
 8002d28:	20000d74 	.word	0x20000d74

08002d2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	af00      	add	r7, sp, #0
  return uwTick;
 8002d30:	4b03      	ldr	r3, [pc, #12]	@ (8002d40 <HAL_GetTick+0x14>)
 8002d32:	681b      	ldr	r3, [r3, #0]
}
 8002d34:	4618      	mov	r0, r3
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr
 8002d3e:	bf00      	nop
 8002d40:	20000d74 	.word	0x20000d74

08002d44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b084      	sub	sp, #16
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d4c:	f7ff ffee 	bl	8002d2c <HAL_GetTick>
 8002d50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d5c:	d005      	beq.n	8002d6a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002d5e:	4b0a      	ldr	r3, [pc, #40]	@ (8002d88 <HAL_Delay+0x44>)
 8002d60:	781b      	ldrb	r3, [r3, #0]
 8002d62:	461a      	mov	r2, r3
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	4413      	add	r3, r2
 8002d68:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002d6a:	bf00      	nop
 8002d6c:	f7ff ffde 	bl	8002d2c <HAL_GetTick>
 8002d70:	4602      	mov	r2, r0
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	1ad3      	subs	r3, r2, r3
 8002d76:	68fa      	ldr	r2, [r7, #12]
 8002d78:	429a      	cmp	r2, r3
 8002d7a:	d8f7      	bhi.n	8002d6c <HAL_Delay+0x28>
  {
  }
}
 8002d7c:	bf00      	nop
 8002d7e:	bf00      	nop
 8002d80:	3710      	adds	r7, #16
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	bf00      	nop
 8002d88:	2000002c 	.word	0x2000002c

08002d8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b085      	sub	sp, #20
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	f003 0307 	and.w	r3, r3, #7
 8002d9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d9c:	4b0c      	ldr	r3, [pc, #48]	@ (8002dd0 <__NVIC_SetPriorityGrouping+0x44>)
 8002d9e:	68db      	ldr	r3, [r3, #12]
 8002da0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002da2:	68ba      	ldr	r2, [r7, #8]
 8002da4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002da8:	4013      	ands	r3, r2
 8002daa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002db4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002db8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002dbc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002dbe:	4a04      	ldr	r2, [pc, #16]	@ (8002dd0 <__NVIC_SetPriorityGrouping+0x44>)
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	60d3      	str	r3, [r2, #12]
}
 8002dc4:	bf00      	nop
 8002dc6:	3714      	adds	r7, #20
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dce:	4770      	bx	lr
 8002dd0:	e000ed00 	.word	0xe000ed00

08002dd4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002dd8:	4b04      	ldr	r3, [pc, #16]	@ (8002dec <__NVIC_GetPriorityGrouping+0x18>)
 8002dda:	68db      	ldr	r3, [r3, #12]
 8002ddc:	0a1b      	lsrs	r3, r3, #8
 8002dde:	f003 0307 	and.w	r3, r3, #7
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	46bd      	mov	sp, r7
 8002de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dea:	4770      	bx	lr
 8002dec:	e000ed00 	.word	0xe000ed00

08002df0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b083      	sub	sp, #12
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	4603      	mov	r3, r0
 8002df8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002dfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	db0b      	blt.n	8002e1a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e02:	79fb      	ldrb	r3, [r7, #7]
 8002e04:	f003 021f 	and.w	r2, r3, #31
 8002e08:	4907      	ldr	r1, [pc, #28]	@ (8002e28 <__NVIC_EnableIRQ+0x38>)
 8002e0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e0e:	095b      	lsrs	r3, r3, #5
 8002e10:	2001      	movs	r0, #1
 8002e12:	fa00 f202 	lsl.w	r2, r0, r2
 8002e16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002e1a:	bf00      	nop
 8002e1c:	370c      	adds	r7, #12
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e24:	4770      	bx	lr
 8002e26:	bf00      	nop
 8002e28:	e000e100 	.word	0xe000e100

08002e2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b083      	sub	sp, #12
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	4603      	mov	r3, r0
 8002e34:	6039      	str	r1, [r7, #0]
 8002e36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	db0a      	blt.n	8002e56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	b2da      	uxtb	r2, r3
 8002e44:	490c      	ldr	r1, [pc, #48]	@ (8002e78 <__NVIC_SetPriority+0x4c>)
 8002e46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e4a:	0112      	lsls	r2, r2, #4
 8002e4c:	b2d2      	uxtb	r2, r2
 8002e4e:	440b      	add	r3, r1
 8002e50:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e54:	e00a      	b.n	8002e6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	b2da      	uxtb	r2, r3
 8002e5a:	4908      	ldr	r1, [pc, #32]	@ (8002e7c <__NVIC_SetPriority+0x50>)
 8002e5c:	79fb      	ldrb	r3, [r7, #7]
 8002e5e:	f003 030f 	and.w	r3, r3, #15
 8002e62:	3b04      	subs	r3, #4
 8002e64:	0112      	lsls	r2, r2, #4
 8002e66:	b2d2      	uxtb	r2, r2
 8002e68:	440b      	add	r3, r1
 8002e6a:	761a      	strb	r2, [r3, #24]
}
 8002e6c:	bf00      	nop
 8002e6e:	370c      	adds	r7, #12
 8002e70:	46bd      	mov	sp, r7
 8002e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e76:	4770      	bx	lr
 8002e78:	e000e100 	.word	0xe000e100
 8002e7c:	e000ed00 	.word	0xe000ed00

08002e80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e80:	b480      	push	{r7}
 8002e82:	b089      	sub	sp, #36	@ 0x24
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	60f8      	str	r0, [r7, #12]
 8002e88:	60b9      	str	r1, [r7, #8]
 8002e8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	f003 0307 	and.w	r3, r3, #7
 8002e92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e94:	69fb      	ldr	r3, [r7, #28]
 8002e96:	f1c3 0307 	rsb	r3, r3, #7
 8002e9a:	2b04      	cmp	r3, #4
 8002e9c:	bf28      	it	cs
 8002e9e:	2304      	movcs	r3, #4
 8002ea0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ea2:	69fb      	ldr	r3, [r7, #28]
 8002ea4:	3304      	adds	r3, #4
 8002ea6:	2b06      	cmp	r3, #6
 8002ea8:	d902      	bls.n	8002eb0 <NVIC_EncodePriority+0x30>
 8002eaa:	69fb      	ldr	r3, [r7, #28]
 8002eac:	3b03      	subs	r3, #3
 8002eae:	e000      	b.n	8002eb2 <NVIC_EncodePriority+0x32>
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002eb4:	f04f 32ff 	mov.w	r2, #4294967295
 8002eb8:	69bb      	ldr	r3, [r7, #24]
 8002eba:	fa02 f303 	lsl.w	r3, r2, r3
 8002ebe:	43da      	mvns	r2, r3
 8002ec0:	68bb      	ldr	r3, [r7, #8]
 8002ec2:	401a      	ands	r2, r3
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ec8:	f04f 31ff 	mov.w	r1, #4294967295
 8002ecc:	697b      	ldr	r3, [r7, #20]
 8002ece:	fa01 f303 	lsl.w	r3, r1, r3
 8002ed2:	43d9      	mvns	r1, r3
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ed8:	4313      	orrs	r3, r2
         );
}
 8002eda:	4618      	mov	r0, r3
 8002edc:	3724      	adds	r7, #36	@ 0x24
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee4:	4770      	bx	lr
	...

08002ee8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b082      	sub	sp, #8
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	3b01      	subs	r3, #1
 8002ef4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ef8:	d301      	bcc.n	8002efe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002efa:	2301      	movs	r3, #1
 8002efc:	e00f      	b.n	8002f1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002efe:	4a0a      	ldr	r2, [pc, #40]	@ (8002f28 <SysTick_Config+0x40>)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	3b01      	subs	r3, #1
 8002f04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f06:	210f      	movs	r1, #15
 8002f08:	f04f 30ff 	mov.w	r0, #4294967295
 8002f0c:	f7ff ff8e 	bl	8002e2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f10:	4b05      	ldr	r3, [pc, #20]	@ (8002f28 <SysTick_Config+0x40>)
 8002f12:	2200      	movs	r2, #0
 8002f14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f16:	4b04      	ldr	r3, [pc, #16]	@ (8002f28 <SysTick_Config+0x40>)
 8002f18:	2207      	movs	r2, #7
 8002f1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f1c:	2300      	movs	r3, #0
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	3708      	adds	r7, #8
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bd80      	pop	{r7, pc}
 8002f26:	bf00      	nop
 8002f28:	e000e010 	.word	0xe000e010

08002f2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b082      	sub	sp, #8
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f34:	6878      	ldr	r0, [r7, #4]
 8002f36:	f7ff ff29 	bl	8002d8c <__NVIC_SetPriorityGrouping>
}
 8002f3a:	bf00      	nop
 8002f3c:	3708      	adds	r7, #8
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}

08002f42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f42:	b580      	push	{r7, lr}
 8002f44:	b086      	sub	sp, #24
 8002f46:	af00      	add	r7, sp, #0
 8002f48:	4603      	mov	r3, r0
 8002f4a:	60b9      	str	r1, [r7, #8]
 8002f4c:	607a      	str	r2, [r7, #4]
 8002f4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002f50:	2300      	movs	r3, #0
 8002f52:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002f54:	f7ff ff3e 	bl	8002dd4 <__NVIC_GetPriorityGrouping>
 8002f58:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f5a:	687a      	ldr	r2, [r7, #4]
 8002f5c:	68b9      	ldr	r1, [r7, #8]
 8002f5e:	6978      	ldr	r0, [r7, #20]
 8002f60:	f7ff ff8e 	bl	8002e80 <NVIC_EncodePriority>
 8002f64:	4602      	mov	r2, r0
 8002f66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f6a:	4611      	mov	r1, r2
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	f7ff ff5d 	bl	8002e2c <__NVIC_SetPriority>
}
 8002f72:	bf00      	nop
 8002f74:	3718      	adds	r7, #24
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}

08002f7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f7a:	b580      	push	{r7, lr}
 8002f7c:	b082      	sub	sp, #8
 8002f7e:	af00      	add	r7, sp, #0
 8002f80:	4603      	mov	r3, r0
 8002f82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f7ff ff31 	bl	8002df0 <__NVIC_EnableIRQ>
}
 8002f8e:	bf00      	nop
 8002f90:	3708      	adds	r7, #8
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}

08002f96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f96:	b580      	push	{r7, lr}
 8002f98:	b082      	sub	sp, #8
 8002f9a:	af00      	add	r7, sp, #0
 8002f9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f9e:	6878      	ldr	r0, [r7, #4]
 8002fa0:	f7ff ffa2 	bl	8002ee8 <SysTick_Config>
 8002fa4:	4603      	mov	r3, r0
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	3708      	adds	r7, #8
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}

08002fae <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002fae:	b580      	push	{r7, lr}
 8002fb0:	b082      	sub	sp, #8
 8002fb2:	af00      	add	r7, sp, #0
 8002fb4:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d101      	bne.n	8002fc0 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e014      	b.n	8002fea <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	791b      	ldrb	r3, [r3, #4]
 8002fc4:	b2db      	uxtb	r3, r3
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d105      	bne.n	8002fd6 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2200      	movs	r2, #0
 8002fce:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002fd0:	6878      	ldr	r0, [r7, #4]
 8002fd2:	f7ff fab1 	bl	8002538 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2202      	movs	r2, #2
 8002fda:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2201      	movs	r2, #1
 8002fe6:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002fe8:	2300      	movs	r3, #0
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	3708      	adds	r7, #8
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}

08002ff2 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (when supported)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002ff2:	b480      	push	{r7}
 8002ff4:	b083      	sub	sp, #12
 8002ff6:	af00      	add	r7, sp, #0
 8002ff8:	6078      	str	r0, [r7, #4]
 8002ffa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	795b      	ldrb	r3, [r3, #5]
 8003000:	2b01      	cmp	r3, #1
 8003002:	d101      	bne.n	8003008 <HAL_DAC_Start+0x16>
 8003004:	2302      	movs	r3, #2
 8003006:	e040      	b.n	800308a <HAL_DAC_Start+0x98>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2201      	movs	r2, #1
 800300c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2202      	movs	r2, #2
 8003012:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	6819      	ldr	r1, [r3, #0]
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	f003 0310 	and.w	r3, r3, #16
 8003020:	2201      	movs	r2, #1
 8003022:	409a      	lsls	r2, r3
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	430a      	orrs	r2, r1
 800302a:	601a      	str	r2, [r3, #0]

#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (Channel == DAC_CHANNEL_1)
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d10f      	bne.n	8003052 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 800303c:	2b02      	cmp	r3, #2
 800303e:	d11d      	bne.n	800307c <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	685a      	ldr	r2, [r3, #4]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f042 0201 	orr.w	r2, r2, #1
 800304e:	605a      	str	r2, [r3, #4]
 8003050:	e014      	b.n	800307c <HAL_DAC_Start+0x8a>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	f003 0310 	and.w	r3, r3, #16
 8003062:	2102      	movs	r1, #2
 8003064:	fa01 f303 	lsl.w	r3, r1, r3
 8003068:	429a      	cmp	r2, r3
 800306a:	d107      	bne.n	800307c <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	685a      	ldr	r2, [r3, #4]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f042 0202 	orr.w	r2, r2, #2
 800307a:	605a      	str	r2, [r3, #4]
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
  }
#endif /* STM32L451xx STM32L452xx STM32L462xx */
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2201      	movs	r2, #1
 8003080:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2200      	movs	r2, #0
 8003086:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003088:	2300      	movs	r3, #0
}
 800308a:	4618      	mov	r0, r3
 800308c:	370c      	adds	r7, #12
 800308e:	46bd      	mov	sp, r7
 8003090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003094:	4770      	bx	lr

08003096 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8003096:	b580      	push	{r7, lr}
 8003098:	b082      	sub	sp, #8
 800309a:	af00      	add	r7, sp, #0
 800309c:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80030a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030ac:	d120      	bne.n	80030f0 <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80030b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030bc:	d118      	bne.n	80030f0 <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2204      	movs	r2, #4
 80030c2:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to chanel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	691b      	ldr	r3, [r3, #16]
 80030c8:	f043 0201 	orr.w	r2, r3, #1
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80030d8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	681a      	ldr	r2, [r3, #0]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80030e8:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80030ea:	6878      	ldr	r0, [r7, #4]
 80030ec:	f000 f852 	bl	8003194 <HAL_DAC_DMAUnderrunCallbackCh1>
  }
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80030fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80030fe:	d120      	bne.n	8003142 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003106:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800310a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800310e:	d118      	bne.n	8003142 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2204      	movs	r2, #4
 8003114:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	691b      	ldr	r3, [r3, #16]
 800311a:	f043 0202 	orr.w	r2, r3, #2
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800312a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	681a      	ldr	r2, [r3, #0]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 800313a:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 800313c:	6878      	ldr	r0, [r7, #4]
 800313e:	f000 f97f 	bl	8003440 <HAL_DACEx_DMAUnderrunCallbackCh2>
  }
#endif  /* STM32L431xx STM32L432xx STM32L433xx STM32L442xx STM32L443xx                         */
        /* STM32L471xx STM32L475xx STM32L476xx STM32L485xx STM32L486xx STM32L496xx STM32L4A6xx */
        /* STM32L4P5xx STM32L4Q5xx                                                             */
        /* STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx             */
}
 8003142:	bf00      	nop
 8003144:	3708      	adds	r7, #8
 8003146:	46bd      	mov	sp, r7
 8003148:	bd80      	pop	{r7, pc}

0800314a <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 800314a:	b480      	push	{r7}
 800314c:	b087      	sub	sp, #28
 800314e:	af00      	add	r7, sp, #0
 8003150:	60f8      	str	r0, [r7, #12]
 8003152:	60b9      	str	r1, [r7, #8]
 8003154:	607a      	str	r2, [r7, #4]
 8003156:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 8003158:	2300      	movs	r3, #0
 800315a:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8003162:	68bb      	ldr	r3, [r7, #8]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d105      	bne.n	8003174 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8003168:	697a      	ldr	r2, [r7, #20]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	4413      	add	r3, r2
 800316e:	3308      	adds	r3, #8
 8003170:	617b      	str	r3, [r7, #20]
 8003172:	e004      	b.n	800317e <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8003174:	697a      	ldr	r2, [r7, #20]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	4413      	add	r3, r2
 800317a:	3314      	adds	r3, #20
 800317c:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800317e:	697b      	ldr	r3, [r7, #20]
 8003180:	461a      	mov	r2, r3
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8003186:	2300      	movs	r3, #0
}
 8003188:	4618      	mov	r0, r3
 800318a:	371c      	adds	r7, #28
 800318c:	46bd      	mov	sp, r7
 800318e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003192:	4770      	bx	lr

08003194 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003194:	b480      	push	{r7}
 8003196:	b083      	sub	sp, #12
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 800319c:	bf00      	nop
 800319e:	370c      	adds	r7, #12
 80031a0:	46bd      	mov	sp, r7
 80031a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a6:	4770      	bx	lr

080031a8 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b088      	sub	sp, #32
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	60f8      	str	r0, [r7, #12]
 80031b0:	60b9      	str	r1, [r7, #8]
 80031b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 80031b4:	2300      	movs	r3, #0
 80031b6:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	795b      	ldrb	r3, [r3, #5]
 80031bc:	2b01      	cmp	r3, #1
 80031be:	d101      	bne.n	80031c4 <HAL_DAC_ConfigChannel+0x1c>
 80031c0:	2302      	movs	r3, #2
 80031c2:	e137      	b.n	8003434 <HAL_DAC_ConfigChannel+0x28c>
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2201      	movs	r2, #1
 80031c8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	2202      	movs	r2, #2
 80031ce:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	2b04      	cmp	r3, #4
 80031d6:	f040 8081 	bne.w	80032dc <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80031da:	f7ff fda7 	bl	8002d2c <HAL_GetTick>
 80031de:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d140      	bne.n	8003268 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80031e6:	e018      	b.n	800321a <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80031e8:	f7ff fda0 	bl	8002d2c <HAL_GetTick>
 80031ec:	4602      	mov	r2, r0
 80031ee:	69bb      	ldr	r3, [r7, #24]
 80031f0:	1ad3      	subs	r3, r2, r3
 80031f2:	2b01      	cmp	r3, #1
 80031f4:	d911      	bls.n	800321a <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003200:	2b00      	cmp	r3, #0
 8003202:	d00a      	beq.n	800321a <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	691b      	ldr	r3, [r3, #16]
 8003208:	f043 0208 	orr.w	r2, r3, #8
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	2203      	movs	r2, #3
 8003214:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003216:	2303      	movs	r3, #3
 8003218:	e10c      	b.n	8003434 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003220:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003224:	2b00      	cmp	r3, #0
 8003226:	d1df      	bne.n	80031e8 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8003228:	2001      	movs	r0, #1
 800322a:	f7ff fd8b 	bl	8002d44 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	68ba      	ldr	r2, [r7, #8]
 8003234:	69d2      	ldr	r2, [r2, #28]
 8003236:	641a      	str	r2, [r3, #64]	@ 0x40
 8003238:	e023      	b.n	8003282 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800323a:	f7ff fd77 	bl	8002d2c <HAL_GetTick>
 800323e:	4602      	mov	r2, r0
 8003240:	69bb      	ldr	r3, [r7, #24]
 8003242:	1ad3      	subs	r3, r2, r3
 8003244:	2b01      	cmp	r3, #1
 8003246:	d90f      	bls.n	8003268 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800324e:	2b00      	cmp	r3, #0
 8003250:	da0a      	bge.n	8003268 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	691b      	ldr	r3, [r3, #16]
 8003256:	f043 0208 	orr.w	r2, r3, #8
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	2203      	movs	r2, #3
 8003262:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003264:	2303      	movs	r3, #3
 8003266:	e0e5      	b.n	8003434 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800326e:	2b00      	cmp	r3, #0
 8003270:	dbe3      	blt.n	800323a <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8003272:	2001      	movs	r0, #1
 8003274:	f7ff fd66 	bl	8002d44 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	68ba      	ldr	r2, [r7, #8]
 800327e:	69d2      	ldr	r2, [r2, #28]
 8003280:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	f003 0310 	and.w	r3, r3, #16
 800328e:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8003292:	fa01 f303 	lsl.w	r3, r1, r3
 8003296:	43db      	mvns	r3, r3
 8003298:	ea02 0103 	and.w	r1, r2, r3
 800329c:	68bb      	ldr	r3, [r7, #8]
 800329e:	6a1a      	ldr	r2, [r3, #32]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	f003 0310 	and.w	r3, r3, #16
 80032a6:	409a      	lsls	r2, r3
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	430a      	orrs	r2, r1
 80032ae:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	f003 0310 	and.w	r3, r3, #16
 80032bc:	21ff      	movs	r1, #255	@ 0xff
 80032be:	fa01 f303 	lsl.w	r3, r1, r3
 80032c2:	43db      	mvns	r3, r3
 80032c4:	ea02 0103 	and.w	r1, r2, r3
 80032c8:	68bb      	ldr	r3, [r7, #8]
 80032ca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	f003 0310 	and.w	r3, r3, #16
 80032d2:	409a      	lsls	r2, r3
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	430a      	orrs	r2, r1
 80032da:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	695b      	ldr	r3, [r3, #20]
 80032e0:	2b01      	cmp	r3, #1
 80032e2:	d11d      	bne.n	8003320 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032ea:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	f003 0310 	and.w	r3, r3, #16
 80032f2:	221f      	movs	r2, #31
 80032f4:	fa02 f303 	lsl.w	r3, r2, r3
 80032f8:	43db      	mvns	r3, r3
 80032fa:	69fa      	ldr	r2, [r7, #28]
 80032fc:	4013      	ands	r3, r2
 80032fe:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	699b      	ldr	r3, [r3, #24]
 8003304:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	f003 0310 	and.w	r3, r3, #16
 800330c:	697a      	ldr	r2, [r7, #20]
 800330e:	fa02 f303 	lsl.w	r3, r2, r3
 8003312:	69fa      	ldr	r2, [r7, #28]
 8003314:	4313      	orrs	r3, r2
 8003316:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	69fa      	ldr	r2, [r7, #28]
 800331e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003326:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	f003 0310 	and.w	r3, r3, #16
 800332e:	2207      	movs	r2, #7
 8003330:	fa02 f303 	lsl.w	r3, r2, r3
 8003334:	43db      	mvns	r3, r3
 8003336:	69fa      	ldr	r2, [r7, #28]
 8003338:	4013      	ands	r3, r2
 800333a:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 800333c:	68bb      	ldr	r3, [r7, #8]
 800333e:	685a      	ldr	r2, [r3, #4]
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	68db      	ldr	r3, [r3, #12]
 8003344:	431a      	orrs	r2, r3
 8003346:	68bb      	ldr	r3, [r7, #8]
 8003348:	691b      	ldr	r3, [r3, #16]
 800334a:	4313      	orrs	r3, r2
 800334c:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	f003 0310 	and.w	r3, r3, #16
 8003354:	697a      	ldr	r2, [r7, #20]
 8003356:	fa02 f303 	lsl.w	r3, r2, r3
 800335a:	69fa      	ldr	r2, [r7, #28]
 800335c:	4313      	orrs	r3, r2
 800335e:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	69fa      	ldr	r2, [r7, #28]
 8003366:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	6819      	ldr	r1, [r3, #0]
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	f003 0310 	and.w	r3, r3, #16
 8003374:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003378:	fa02 f303 	lsl.w	r3, r2, r3
 800337c:	43da      	mvns	r2, r3
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	400a      	ands	r2, r1
 8003384:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	f003 0310 	and.w	r3, r3, #16
 8003394:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8003398:	fa02 f303 	lsl.w	r3, r2, r3
 800339c:	43db      	mvns	r3, r3
 800339e:	69fa      	ldr	r2, [r7, #28]
 80033a0:	4013      	ands	r3, r2
 80033a2:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	689b      	ldr	r3, [r3, #8]
 80033a8:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	f003 0310 	and.w	r3, r3, #16
 80033b0:	697a      	ldr	r2, [r7, #20]
 80033b2:	fa02 f303 	lsl.w	r3, r2, r3
 80033b6:	69fa      	ldr	r2, [r7, #28]
 80033b8:	4313      	orrs	r3, r2
 80033ba:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80033c4:	d104      	bne.n	80033d0 <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 80033c6:	69fb      	ldr	r3, [r7, #28]
 80033c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80033cc:	61fb      	str	r3, [r7, #28]
 80033ce:	e018      	b.n	8003402 <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 80033d0:	68bb      	ldr	r3, [r7, #8]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d104      	bne.n	80033e2 <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 80033d8:	69fb      	ldr	r3, [r7, #28]
 80033da:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80033de:	61fb      	str	r3, [r7, #28]
 80033e0:	e00f      	b.n	8003402 <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 80033e2:	f002 fea1 	bl	8006128 <HAL_RCC_GetHCLKFreq>
 80033e6:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80033e8:	693b      	ldr	r3, [r7, #16]
 80033ea:	4a14      	ldr	r2, [pc, #80]	@ (800343c <HAL_DAC_ConfigChannel+0x294>)
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d904      	bls.n	80033fa <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 80033f0:	69fb      	ldr	r3, [r7, #28]
 80033f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80033f6:	61fb      	str	r3, [r7, #28]
 80033f8:	e003      	b.n	8003402 <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 80033fa:	69fb      	ldr	r3, [r7, #28]
 80033fc:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003400:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	69fa      	ldr	r2, [r7, #28]
 8003408:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	6819      	ldr	r1, [r3, #0]
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	f003 0310 	and.w	r3, r3, #16
 8003416:	22c0      	movs	r2, #192	@ 0xc0
 8003418:	fa02 f303 	lsl.w	r3, r2, r3
 800341c:	43da      	mvns	r2, r3
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	400a      	ands	r2, r1
 8003424:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	2201      	movs	r2, #1
 800342a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	2200      	movs	r2, #0
 8003430:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003432:	2300      	movs	r3, #0
}
 8003434:	4618      	mov	r0, r3
 8003436:	3720      	adds	r7, #32
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}
 800343c:	04c4b400 	.word	0x04c4b400

08003440 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003440:	b480      	push	{r7}
 8003442:	b083      	sub	sp, #12
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8003448:	bf00      	nop
 800344a:	370c      	adds	r7, #12
 800344c:	46bd      	mov	sp, r7
 800344e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003452:	4770      	bx	lr

08003454 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003454:	b480      	push	{r7}
 8003456:	b085      	sub	sp, #20
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800345c:	2300      	movs	r3, #0
 800345e:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003466:	b2db      	uxtb	r3, r3
 8003468:	2b02      	cmp	r3, #2
 800346a:	d008      	beq.n	800347e <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2204      	movs	r2, #4
 8003470:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2200      	movs	r2, #0
 8003476:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800347a:	2301      	movs	r3, #1
 800347c:	e040      	b.n	8003500 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	681a      	ldr	r2, [r3, #0]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f022 020e 	bic.w	r2, r2, #14
 800348c:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003492:	681a      	ldr	r2, [r3, #0]
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003498:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800349c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	681a      	ldr	r2, [r3, #0]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f022 0201 	bic.w	r2, r2, #1
 80034ac:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034b2:	f003 021c 	and.w	r2, r3, #28
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ba:	2101      	movs	r1, #1
 80034bc:	fa01 f202 	lsl.w	r2, r1, r2
 80034c0:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034c6:	687a      	ldr	r2, [r7, #4]
 80034c8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80034ca:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d00c      	beq.n	80034ee <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034de:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80034e2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034e8:	687a      	ldr	r2, [r7, #4]
 80034ea:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80034ec:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2201      	movs	r2, #1
 80034f2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2200      	movs	r2, #0
 80034fa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80034fe:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003500:	4618      	mov	r0, r3
 8003502:	3714      	adds	r7, #20
 8003504:	46bd      	mov	sp, r7
 8003506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350a:	4770      	bx	lr

0800350c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b084      	sub	sp, #16
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003514:	2300      	movs	r3, #0
 8003516:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800351e:	b2db      	uxtb	r3, r3
 8003520:	2b02      	cmp	r3, #2
 8003522:	d005      	beq.n	8003530 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2204      	movs	r2, #4
 8003528:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800352a:	2301      	movs	r3, #1
 800352c:	73fb      	strb	r3, [r7, #15]
 800352e:	e047      	b.n	80035c0 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	681a      	ldr	r2, [r3, #0]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f022 020e 	bic.w	r2, r2, #14
 800353e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	681a      	ldr	r2, [r3, #0]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f022 0201 	bic.w	r2, r2, #1
 800354e:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800355a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800355e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003564:	f003 021c 	and.w	r2, r3, #28
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800356c:	2101      	movs	r1, #1
 800356e:	fa01 f202 	lsl.w	r2, r1, r2
 8003572:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003578:	687a      	ldr	r2, [r7, #4]
 800357a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800357c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003582:	2b00      	cmp	r3, #0
 8003584:	d00c      	beq.n	80035a0 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800358a:	681a      	ldr	r2, [r3, #0]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003590:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003594:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800359a:	687a      	ldr	r2, [r7, #4]
 800359c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800359e:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2201      	movs	r2, #1
 80035a4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2200      	movs	r2, #0
 80035ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d003      	beq.n	80035c0 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035bc:	6878      	ldr	r0, [r7, #4]
 80035be:	4798      	blx	r3
    }
  }
  return status;
 80035c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	3710      	adds	r7, #16
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}
	...

080035cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b087      	sub	sp, #28
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
 80035d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80035d6:	2300      	movs	r3, #0
 80035d8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80035da:	e166      	b.n	80038aa <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	681a      	ldr	r2, [r3, #0]
 80035e0:	2101      	movs	r1, #1
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	fa01 f303 	lsl.w	r3, r1, r3
 80035e8:	4013      	ands	r3, r2
 80035ea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	f000 8158 	beq.w	80038a4 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	f003 0303 	and.w	r3, r3, #3
 80035fc:	2b01      	cmp	r3, #1
 80035fe:	d005      	beq.n	800360c <HAL_GPIO_Init+0x40>
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	f003 0303 	and.w	r3, r3, #3
 8003608:	2b02      	cmp	r3, #2
 800360a:	d130      	bne.n	800366e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	005b      	lsls	r3, r3, #1
 8003616:	2203      	movs	r2, #3
 8003618:	fa02 f303 	lsl.w	r3, r2, r3
 800361c:	43db      	mvns	r3, r3
 800361e:	693a      	ldr	r2, [r7, #16]
 8003620:	4013      	ands	r3, r2
 8003622:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	68da      	ldr	r2, [r3, #12]
 8003628:	697b      	ldr	r3, [r7, #20]
 800362a:	005b      	lsls	r3, r3, #1
 800362c:	fa02 f303 	lsl.w	r3, r2, r3
 8003630:	693a      	ldr	r2, [r7, #16]
 8003632:	4313      	orrs	r3, r2
 8003634:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	693a      	ldr	r2, [r7, #16]
 800363a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003642:	2201      	movs	r2, #1
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	fa02 f303 	lsl.w	r3, r2, r3
 800364a:	43db      	mvns	r3, r3
 800364c:	693a      	ldr	r2, [r7, #16]
 800364e:	4013      	ands	r3, r2
 8003650:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	091b      	lsrs	r3, r3, #4
 8003658:	f003 0201 	and.w	r2, r3, #1
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	fa02 f303 	lsl.w	r3, r2, r3
 8003662:	693a      	ldr	r2, [r7, #16]
 8003664:	4313      	orrs	r3, r2
 8003666:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	693a      	ldr	r2, [r7, #16]
 800366c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	f003 0303 	and.w	r3, r3, #3
 8003676:	2b03      	cmp	r3, #3
 8003678:	d017      	beq.n	80036aa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	68db      	ldr	r3, [r3, #12]
 800367e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003680:	697b      	ldr	r3, [r7, #20]
 8003682:	005b      	lsls	r3, r3, #1
 8003684:	2203      	movs	r2, #3
 8003686:	fa02 f303 	lsl.w	r3, r2, r3
 800368a:	43db      	mvns	r3, r3
 800368c:	693a      	ldr	r2, [r7, #16]
 800368e:	4013      	ands	r3, r2
 8003690:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	689a      	ldr	r2, [r3, #8]
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	005b      	lsls	r3, r3, #1
 800369a:	fa02 f303 	lsl.w	r3, r2, r3
 800369e:	693a      	ldr	r2, [r7, #16]
 80036a0:	4313      	orrs	r3, r2
 80036a2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	693a      	ldr	r2, [r7, #16]
 80036a8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	f003 0303 	and.w	r3, r3, #3
 80036b2:	2b02      	cmp	r3, #2
 80036b4:	d123      	bne.n	80036fe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80036b6:	697b      	ldr	r3, [r7, #20]
 80036b8:	08da      	lsrs	r2, r3, #3
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	3208      	adds	r2, #8
 80036be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80036c2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80036c4:	697b      	ldr	r3, [r7, #20]
 80036c6:	f003 0307 	and.w	r3, r3, #7
 80036ca:	009b      	lsls	r3, r3, #2
 80036cc:	220f      	movs	r2, #15
 80036ce:	fa02 f303 	lsl.w	r3, r2, r3
 80036d2:	43db      	mvns	r3, r3
 80036d4:	693a      	ldr	r2, [r7, #16]
 80036d6:	4013      	ands	r3, r2
 80036d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	691a      	ldr	r2, [r3, #16]
 80036de:	697b      	ldr	r3, [r7, #20]
 80036e0:	f003 0307 	and.w	r3, r3, #7
 80036e4:	009b      	lsls	r3, r3, #2
 80036e6:	fa02 f303 	lsl.w	r3, r2, r3
 80036ea:	693a      	ldr	r2, [r7, #16]
 80036ec:	4313      	orrs	r3, r2
 80036ee:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80036f0:	697b      	ldr	r3, [r7, #20]
 80036f2:	08da      	lsrs	r2, r3, #3
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	3208      	adds	r2, #8
 80036f8:	6939      	ldr	r1, [r7, #16]
 80036fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	005b      	lsls	r3, r3, #1
 8003708:	2203      	movs	r2, #3
 800370a:	fa02 f303 	lsl.w	r3, r2, r3
 800370e:	43db      	mvns	r3, r3
 8003710:	693a      	ldr	r2, [r7, #16]
 8003712:	4013      	ands	r3, r2
 8003714:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	f003 0203 	and.w	r2, r3, #3
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	005b      	lsls	r3, r3, #1
 8003722:	fa02 f303 	lsl.w	r3, r2, r3
 8003726:	693a      	ldr	r2, [r7, #16]
 8003728:	4313      	orrs	r3, r2
 800372a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	693a      	ldr	r2, [r7, #16]
 8003730:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800373a:	2b00      	cmp	r3, #0
 800373c:	f000 80b2 	beq.w	80038a4 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003740:	4b61      	ldr	r3, [pc, #388]	@ (80038c8 <HAL_GPIO_Init+0x2fc>)
 8003742:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003744:	4a60      	ldr	r2, [pc, #384]	@ (80038c8 <HAL_GPIO_Init+0x2fc>)
 8003746:	f043 0301 	orr.w	r3, r3, #1
 800374a:	6613      	str	r3, [r2, #96]	@ 0x60
 800374c:	4b5e      	ldr	r3, [pc, #376]	@ (80038c8 <HAL_GPIO_Init+0x2fc>)
 800374e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003750:	f003 0301 	and.w	r3, r3, #1
 8003754:	60bb      	str	r3, [r7, #8]
 8003756:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003758:	4a5c      	ldr	r2, [pc, #368]	@ (80038cc <HAL_GPIO_Init+0x300>)
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	089b      	lsrs	r3, r3, #2
 800375e:	3302      	adds	r3, #2
 8003760:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003764:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003766:	697b      	ldr	r3, [r7, #20]
 8003768:	f003 0303 	and.w	r3, r3, #3
 800376c:	009b      	lsls	r3, r3, #2
 800376e:	220f      	movs	r2, #15
 8003770:	fa02 f303 	lsl.w	r3, r2, r3
 8003774:	43db      	mvns	r3, r3
 8003776:	693a      	ldr	r2, [r7, #16]
 8003778:	4013      	ands	r3, r2
 800377a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003782:	d02b      	beq.n	80037dc <HAL_GPIO_Init+0x210>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	4a52      	ldr	r2, [pc, #328]	@ (80038d0 <HAL_GPIO_Init+0x304>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d025      	beq.n	80037d8 <HAL_GPIO_Init+0x20c>
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	4a51      	ldr	r2, [pc, #324]	@ (80038d4 <HAL_GPIO_Init+0x308>)
 8003790:	4293      	cmp	r3, r2
 8003792:	d01f      	beq.n	80037d4 <HAL_GPIO_Init+0x208>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	4a50      	ldr	r2, [pc, #320]	@ (80038d8 <HAL_GPIO_Init+0x30c>)
 8003798:	4293      	cmp	r3, r2
 800379a:	d019      	beq.n	80037d0 <HAL_GPIO_Init+0x204>
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	4a4f      	ldr	r2, [pc, #316]	@ (80038dc <HAL_GPIO_Init+0x310>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d013      	beq.n	80037cc <HAL_GPIO_Init+0x200>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	4a4e      	ldr	r2, [pc, #312]	@ (80038e0 <HAL_GPIO_Init+0x314>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d00d      	beq.n	80037c8 <HAL_GPIO_Init+0x1fc>
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	4a4d      	ldr	r2, [pc, #308]	@ (80038e4 <HAL_GPIO_Init+0x318>)
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d007      	beq.n	80037c4 <HAL_GPIO_Init+0x1f8>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	4a4c      	ldr	r2, [pc, #304]	@ (80038e8 <HAL_GPIO_Init+0x31c>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d101      	bne.n	80037c0 <HAL_GPIO_Init+0x1f4>
 80037bc:	2307      	movs	r3, #7
 80037be:	e00e      	b.n	80037de <HAL_GPIO_Init+0x212>
 80037c0:	2308      	movs	r3, #8
 80037c2:	e00c      	b.n	80037de <HAL_GPIO_Init+0x212>
 80037c4:	2306      	movs	r3, #6
 80037c6:	e00a      	b.n	80037de <HAL_GPIO_Init+0x212>
 80037c8:	2305      	movs	r3, #5
 80037ca:	e008      	b.n	80037de <HAL_GPIO_Init+0x212>
 80037cc:	2304      	movs	r3, #4
 80037ce:	e006      	b.n	80037de <HAL_GPIO_Init+0x212>
 80037d0:	2303      	movs	r3, #3
 80037d2:	e004      	b.n	80037de <HAL_GPIO_Init+0x212>
 80037d4:	2302      	movs	r3, #2
 80037d6:	e002      	b.n	80037de <HAL_GPIO_Init+0x212>
 80037d8:	2301      	movs	r3, #1
 80037da:	e000      	b.n	80037de <HAL_GPIO_Init+0x212>
 80037dc:	2300      	movs	r3, #0
 80037de:	697a      	ldr	r2, [r7, #20]
 80037e0:	f002 0203 	and.w	r2, r2, #3
 80037e4:	0092      	lsls	r2, r2, #2
 80037e6:	4093      	lsls	r3, r2
 80037e8:	693a      	ldr	r2, [r7, #16]
 80037ea:	4313      	orrs	r3, r2
 80037ec:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80037ee:	4937      	ldr	r1, [pc, #220]	@ (80038cc <HAL_GPIO_Init+0x300>)
 80037f0:	697b      	ldr	r3, [r7, #20]
 80037f2:	089b      	lsrs	r3, r3, #2
 80037f4:	3302      	adds	r3, #2
 80037f6:	693a      	ldr	r2, [r7, #16]
 80037f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80037fc:	4b3b      	ldr	r3, [pc, #236]	@ (80038ec <HAL_GPIO_Init+0x320>)
 80037fe:	689b      	ldr	r3, [r3, #8]
 8003800:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	43db      	mvns	r3, r3
 8003806:	693a      	ldr	r2, [r7, #16]
 8003808:	4013      	ands	r3, r2
 800380a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003814:	2b00      	cmp	r3, #0
 8003816:	d003      	beq.n	8003820 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003818:	693a      	ldr	r2, [r7, #16]
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	4313      	orrs	r3, r2
 800381e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003820:	4a32      	ldr	r2, [pc, #200]	@ (80038ec <HAL_GPIO_Init+0x320>)
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003826:	4b31      	ldr	r3, [pc, #196]	@ (80038ec <HAL_GPIO_Init+0x320>)
 8003828:	68db      	ldr	r3, [r3, #12]
 800382a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	43db      	mvns	r3, r3
 8003830:	693a      	ldr	r2, [r7, #16]
 8003832:	4013      	ands	r3, r2
 8003834:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800383e:	2b00      	cmp	r3, #0
 8003840:	d003      	beq.n	800384a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8003842:	693a      	ldr	r2, [r7, #16]
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	4313      	orrs	r3, r2
 8003848:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800384a:	4a28      	ldr	r2, [pc, #160]	@ (80038ec <HAL_GPIO_Init+0x320>)
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003850:	4b26      	ldr	r3, [pc, #152]	@ (80038ec <HAL_GPIO_Init+0x320>)
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	43db      	mvns	r3, r3
 800385a:	693a      	ldr	r2, [r7, #16]
 800385c:	4013      	ands	r3, r2
 800385e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003868:	2b00      	cmp	r3, #0
 800386a:	d003      	beq.n	8003874 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800386c:	693a      	ldr	r2, [r7, #16]
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	4313      	orrs	r3, r2
 8003872:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003874:	4a1d      	ldr	r2, [pc, #116]	@ (80038ec <HAL_GPIO_Init+0x320>)
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800387a:	4b1c      	ldr	r3, [pc, #112]	@ (80038ec <HAL_GPIO_Init+0x320>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	43db      	mvns	r3, r3
 8003884:	693a      	ldr	r2, [r7, #16]
 8003886:	4013      	ands	r3, r2
 8003888:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003892:	2b00      	cmp	r3, #0
 8003894:	d003      	beq.n	800389e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8003896:	693a      	ldr	r2, [r7, #16]
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	4313      	orrs	r3, r2
 800389c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800389e:	4a13      	ldr	r2, [pc, #76]	@ (80038ec <HAL_GPIO_Init+0x320>)
 80038a0:	693b      	ldr	r3, [r7, #16]
 80038a2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80038a4:	697b      	ldr	r3, [r7, #20]
 80038a6:	3301      	adds	r3, #1
 80038a8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	681a      	ldr	r2, [r3, #0]
 80038ae:	697b      	ldr	r3, [r7, #20]
 80038b0:	fa22 f303 	lsr.w	r3, r2, r3
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	f47f ae91 	bne.w	80035dc <HAL_GPIO_Init+0x10>
  }
}
 80038ba:	bf00      	nop
 80038bc:	bf00      	nop
 80038be:	371c      	adds	r7, #28
 80038c0:	46bd      	mov	sp, r7
 80038c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c6:	4770      	bx	lr
 80038c8:	40021000 	.word	0x40021000
 80038cc:	40010000 	.word	0x40010000
 80038d0:	48000400 	.word	0x48000400
 80038d4:	48000800 	.word	0x48000800
 80038d8:	48000c00 	.word	0x48000c00
 80038dc:	48001000 	.word	0x48001000
 80038e0:	48001400 	.word	0x48001400
 80038e4:	48001800 	.word	0x48001800
 80038e8:	48001c00 	.word	0x48001c00
 80038ec:	40010400 	.word	0x40010400

080038f0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80038f0:	b480      	push	{r7}
 80038f2:	b087      	sub	sp, #28
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
 80038f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80038fa:	2300      	movs	r3, #0
 80038fc:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80038fe:	e0c9      	b.n	8003a94 <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8003900:	2201      	movs	r2, #1
 8003902:	697b      	ldr	r3, [r7, #20]
 8003904:	fa02 f303 	lsl.w	r3, r2, r3
 8003908:	683a      	ldr	r2, [r7, #0]
 800390a:	4013      	ands	r3, r2
 800390c:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800390e:	693b      	ldr	r3, [r7, #16]
 8003910:	2b00      	cmp	r3, #0
 8003912:	f000 80bc 	beq.w	8003a8e <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8003916:	4a66      	ldr	r2, [pc, #408]	@ (8003ab0 <HAL_GPIO_DeInit+0x1c0>)
 8003918:	697b      	ldr	r3, [r7, #20]
 800391a:	089b      	lsrs	r3, r3, #2
 800391c:	3302      	adds	r3, #2
 800391e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003922:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8003924:	697b      	ldr	r3, [r7, #20]
 8003926:	f003 0303 	and.w	r3, r3, #3
 800392a:	009b      	lsls	r3, r3, #2
 800392c:	220f      	movs	r2, #15
 800392e:	fa02 f303 	lsl.w	r3, r2, r3
 8003932:	68fa      	ldr	r2, [r7, #12]
 8003934:	4013      	ands	r3, r2
 8003936:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800393e:	d02b      	beq.n	8003998 <HAL_GPIO_DeInit+0xa8>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	4a5c      	ldr	r2, [pc, #368]	@ (8003ab4 <HAL_GPIO_DeInit+0x1c4>)
 8003944:	4293      	cmp	r3, r2
 8003946:	d025      	beq.n	8003994 <HAL_GPIO_DeInit+0xa4>
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	4a5b      	ldr	r2, [pc, #364]	@ (8003ab8 <HAL_GPIO_DeInit+0x1c8>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d01f      	beq.n	8003990 <HAL_GPIO_DeInit+0xa0>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	4a5a      	ldr	r2, [pc, #360]	@ (8003abc <HAL_GPIO_DeInit+0x1cc>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d019      	beq.n	800398c <HAL_GPIO_DeInit+0x9c>
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	4a59      	ldr	r2, [pc, #356]	@ (8003ac0 <HAL_GPIO_DeInit+0x1d0>)
 800395c:	4293      	cmp	r3, r2
 800395e:	d013      	beq.n	8003988 <HAL_GPIO_DeInit+0x98>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	4a58      	ldr	r2, [pc, #352]	@ (8003ac4 <HAL_GPIO_DeInit+0x1d4>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d00d      	beq.n	8003984 <HAL_GPIO_DeInit+0x94>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	4a57      	ldr	r2, [pc, #348]	@ (8003ac8 <HAL_GPIO_DeInit+0x1d8>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d007      	beq.n	8003980 <HAL_GPIO_DeInit+0x90>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	4a56      	ldr	r2, [pc, #344]	@ (8003acc <HAL_GPIO_DeInit+0x1dc>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d101      	bne.n	800397c <HAL_GPIO_DeInit+0x8c>
 8003978:	2307      	movs	r3, #7
 800397a:	e00e      	b.n	800399a <HAL_GPIO_DeInit+0xaa>
 800397c:	2308      	movs	r3, #8
 800397e:	e00c      	b.n	800399a <HAL_GPIO_DeInit+0xaa>
 8003980:	2306      	movs	r3, #6
 8003982:	e00a      	b.n	800399a <HAL_GPIO_DeInit+0xaa>
 8003984:	2305      	movs	r3, #5
 8003986:	e008      	b.n	800399a <HAL_GPIO_DeInit+0xaa>
 8003988:	2304      	movs	r3, #4
 800398a:	e006      	b.n	800399a <HAL_GPIO_DeInit+0xaa>
 800398c:	2303      	movs	r3, #3
 800398e:	e004      	b.n	800399a <HAL_GPIO_DeInit+0xaa>
 8003990:	2302      	movs	r3, #2
 8003992:	e002      	b.n	800399a <HAL_GPIO_DeInit+0xaa>
 8003994:	2301      	movs	r3, #1
 8003996:	e000      	b.n	800399a <HAL_GPIO_DeInit+0xaa>
 8003998:	2300      	movs	r3, #0
 800399a:	697a      	ldr	r2, [r7, #20]
 800399c:	f002 0203 	and.w	r2, r2, #3
 80039a0:	0092      	lsls	r2, r2, #2
 80039a2:	4093      	lsls	r3, r2
 80039a4:	68fa      	ldr	r2, [r7, #12]
 80039a6:	429a      	cmp	r2, r3
 80039a8:	d132      	bne.n	8003a10 <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80039aa:	4b49      	ldr	r3, [pc, #292]	@ (8003ad0 <HAL_GPIO_DeInit+0x1e0>)
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	43db      	mvns	r3, r3
 80039b2:	4947      	ldr	r1, [pc, #284]	@ (8003ad0 <HAL_GPIO_DeInit+0x1e0>)
 80039b4:	4013      	ands	r3, r2
 80039b6:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 80039b8:	4b45      	ldr	r3, [pc, #276]	@ (8003ad0 <HAL_GPIO_DeInit+0x1e0>)
 80039ba:	685a      	ldr	r2, [r3, #4]
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	43db      	mvns	r3, r3
 80039c0:	4943      	ldr	r1, [pc, #268]	@ (8003ad0 <HAL_GPIO_DeInit+0x1e0>)
 80039c2:	4013      	ands	r3, r2
 80039c4:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80039c6:	4b42      	ldr	r3, [pc, #264]	@ (8003ad0 <HAL_GPIO_DeInit+0x1e0>)
 80039c8:	68da      	ldr	r2, [r3, #12]
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	43db      	mvns	r3, r3
 80039ce:	4940      	ldr	r1, [pc, #256]	@ (8003ad0 <HAL_GPIO_DeInit+0x1e0>)
 80039d0:	4013      	ands	r3, r2
 80039d2:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 80039d4:	4b3e      	ldr	r3, [pc, #248]	@ (8003ad0 <HAL_GPIO_DeInit+0x1e0>)
 80039d6:	689a      	ldr	r2, [r3, #8]
 80039d8:	693b      	ldr	r3, [r7, #16]
 80039da:	43db      	mvns	r3, r3
 80039dc:	493c      	ldr	r1, [pc, #240]	@ (8003ad0 <HAL_GPIO_DeInit+0x1e0>)
 80039de:	4013      	ands	r3, r2
 80039e0:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80039e2:	697b      	ldr	r3, [r7, #20]
 80039e4:	f003 0303 	and.w	r3, r3, #3
 80039e8:	009b      	lsls	r3, r3, #2
 80039ea:	220f      	movs	r2, #15
 80039ec:	fa02 f303 	lsl.w	r3, r2, r3
 80039f0:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80039f2:	4a2f      	ldr	r2, [pc, #188]	@ (8003ab0 <HAL_GPIO_DeInit+0x1c0>)
 80039f4:	697b      	ldr	r3, [r7, #20]
 80039f6:	089b      	lsrs	r3, r3, #2
 80039f8:	3302      	adds	r3, #2
 80039fa:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	43da      	mvns	r2, r3
 8003a02:	482b      	ldr	r0, [pc, #172]	@ (8003ab0 <HAL_GPIO_DeInit+0x1c0>)
 8003a04:	697b      	ldr	r3, [r7, #20]
 8003a06:	089b      	lsrs	r3, r3, #2
 8003a08:	400a      	ands	r2, r1
 8003a0a:	3302      	adds	r3, #2
 8003a0c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681a      	ldr	r2, [r3, #0]
 8003a14:	697b      	ldr	r3, [r7, #20]
 8003a16:	005b      	lsls	r3, r3, #1
 8003a18:	2103      	movs	r1, #3
 8003a1a:	fa01 f303 	lsl.w	r3, r1, r3
 8003a1e:	431a      	orrs	r2, r3
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8003a24:	697b      	ldr	r3, [r7, #20]
 8003a26:	08da      	lsrs	r2, r3, #3
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	3208      	adds	r2, #8
 8003a2c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	f003 0307 	and.w	r3, r3, #7
 8003a36:	009b      	lsls	r3, r3, #2
 8003a38:	220f      	movs	r2, #15
 8003a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3e:	43db      	mvns	r3, r3
 8003a40:	697a      	ldr	r2, [r7, #20]
 8003a42:	08d2      	lsrs	r2, r2, #3
 8003a44:	4019      	ands	r1, r3
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	3208      	adds	r2, #8
 8003a4a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	689a      	ldr	r2, [r3, #8]
 8003a52:	697b      	ldr	r3, [r7, #20]
 8003a54:	005b      	lsls	r3, r3, #1
 8003a56:	2103      	movs	r1, #3
 8003a58:	fa01 f303 	lsl.w	r3, r1, r3
 8003a5c:	43db      	mvns	r3, r3
 8003a5e:	401a      	ands	r2, r3
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	685a      	ldr	r2, [r3, #4]
 8003a68:	2101      	movs	r1, #1
 8003a6a:	697b      	ldr	r3, [r7, #20]
 8003a6c:	fa01 f303 	lsl.w	r3, r1, r3
 8003a70:	43db      	mvns	r3, r3
 8003a72:	401a      	ands	r2, r3
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	68da      	ldr	r2, [r3, #12]
 8003a7c:	697b      	ldr	r3, [r7, #20]
 8003a7e:	005b      	lsls	r3, r3, #1
 8003a80:	2103      	movs	r1, #3
 8003a82:	fa01 f303 	lsl.w	r3, r1, r3
 8003a86:	43db      	mvns	r3, r3
 8003a88:	401a      	ands	r2, r3
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8003a8e:	697b      	ldr	r3, [r7, #20]
 8003a90:	3301      	adds	r3, #1
 8003a92:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8003a94:	683a      	ldr	r2, [r7, #0]
 8003a96:	697b      	ldr	r3, [r7, #20]
 8003a98:	fa22 f303 	lsr.w	r3, r2, r3
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	f47f af2f 	bne.w	8003900 <HAL_GPIO_DeInit+0x10>
  }
}
 8003aa2:	bf00      	nop
 8003aa4:	bf00      	nop
 8003aa6:	371c      	adds	r7, #28
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aae:	4770      	bx	lr
 8003ab0:	40010000 	.word	0x40010000
 8003ab4:	48000400 	.word	0x48000400
 8003ab8:	48000800 	.word	0x48000800
 8003abc:	48000c00 	.word	0x48000c00
 8003ac0:	48001000 	.word	0x48001000
 8003ac4:	48001400 	.word	0x48001400
 8003ac8:	48001800 	.word	0x48001800
 8003acc:	48001c00 	.word	0x48001c00
 8003ad0:	40010400 	.word	0x40010400

08003ad4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b082      	sub	sp, #8
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	4603      	mov	r3, r0
 8003adc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003ade:	4b08      	ldr	r3, [pc, #32]	@ (8003b00 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ae0:	695a      	ldr	r2, [r3, #20]
 8003ae2:	88fb      	ldrh	r3, [r7, #6]
 8003ae4:	4013      	ands	r3, r2
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d006      	beq.n	8003af8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003aea:	4a05      	ldr	r2, [pc, #20]	@ (8003b00 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003aec:	88fb      	ldrh	r3, [r7, #6]
 8003aee:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003af0:	88fb      	ldrh	r3, [r7, #6]
 8003af2:	4618      	mov	r0, r3
 8003af4:	f7fd f80a 	bl	8000b0c <HAL_GPIO_EXTI_Callback>
  }
}
 8003af8:	bf00      	nop
 8003afa:	3708      	adds	r7, #8
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}
 8003b00:	40010400 	.word	0x40010400

08003b04 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b082      	sub	sp, #8
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d101      	bne.n	8003b16 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	e08d      	b.n	8003c32 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b1c:	b2db      	uxtb	r3, r3
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d106      	bne.n	8003b30 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2200      	movs	r2, #0
 8003b26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003b2a:	6878      	ldr	r0, [r7, #4]
 8003b2c:	f7fe fd4a 	bl	80025c4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2224      	movs	r2, #36	@ 0x24
 8003b34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	681a      	ldr	r2, [r3, #0]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f022 0201 	bic.w	r2, r2, #1
 8003b46:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	685a      	ldr	r2, [r3, #4]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003b54:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	689a      	ldr	r2, [r3, #8]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003b64:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	68db      	ldr	r3, [r3, #12]
 8003b6a:	2b01      	cmp	r3, #1
 8003b6c:	d107      	bne.n	8003b7e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	689a      	ldr	r2, [r3, #8]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003b7a:	609a      	str	r2, [r3, #8]
 8003b7c:	e006      	b.n	8003b8c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	689a      	ldr	r2, [r3, #8]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003b8a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	68db      	ldr	r3, [r3, #12]
 8003b90:	2b02      	cmp	r3, #2
 8003b92:	d108      	bne.n	8003ba6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	685a      	ldr	r2, [r3, #4]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ba2:	605a      	str	r2, [r3, #4]
 8003ba4:	e007      	b.n	8003bb6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	685a      	ldr	r2, [r3, #4]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003bb4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	687a      	ldr	r2, [r7, #4]
 8003bbe:	6812      	ldr	r2, [r2, #0]
 8003bc0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003bc4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003bc8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	68da      	ldr	r2, [r3, #12]
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003bd8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	691a      	ldr	r2, [r3, #16]
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	695b      	ldr	r3, [r3, #20]
 8003be2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	699b      	ldr	r3, [r3, #24]
 8003bea:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	430a      	orrs	r2, r1
 8003bf2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	69d9      	ldr	r1, [r3, #28]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6a1a      	ldr	r2, [r3, #32]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	430a      	orrs	r2, r1
 8003c02:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	681a      	ldr	r2, [r3, #0]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f042 0201 	orr.w	r2, r2, #1
 8003c12:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2200      	movs	r2, #0
 8003c18:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2220      	movs	r2, #32
 8003c1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2200      	movs	r2, #0
 8003c26:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003c30:	2300      	movs	r3, #0
}
 8003c32:	4618      	mov	r0, r3
 8003c34:	3708      	adds	r7, #8
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bd80      	pop	{r7, pc}

08003c3a <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003c3a:	b580      	push	{r7, lr}
 8003c3c:	b082      	sub	sp, #8
 8003c3e:	af00      	add	r7, sp, #0
 8003c40:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d101      	bne.n	8003c4c <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	e021      	b.n	8003c90 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2224      	movs	r2, #36	@ 0x24
 8003c50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	681a      	ldr	r2, [r3, #0]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f022 0201 	bic.w	r2, r2, #1
 8003c62:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8003c64:	6878      	ldr	r0, [r7, #4]
 8003c66:	f7fe fd0b 	bl	8002680 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2200      	movs	r2, #0
 8003c74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2200      	movs	r2, #0
 8003c82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003c8e:	2300      	movs	r3, #0
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	3708      	adds	r7, #8
 8003c94:	46bd      	mov	sp, r7
 8003c96:	bd80      	pop	{r7, pc}

08003c98 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b088      	sub	sp, #32
 8003c9c:	af02      	add	r7, sp, #8
 8003c9e:	60f8      	str	r0, [r7, #12]
 8003ca0:	4608      	mov	r0, r1
 8003ca2:	4611      	mov	r1, r2
 8003ca4:	461a      	mov	r2, r3
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	817b      	strh	r3, [r7, #10]
 8003caa:	460b      	mov	r3, r1
 8003cac:	813b      	strh	r3, [r7, #8]
 8003cae:	4613      	mov	r3, r2
 8003cb0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cb8:	b2db      	uxtb	r3, r3
 8003cba:	2b20      	cmp	r3, #32
 8003cbc:	f040 80f9 	bne.w	8003eb2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003cc0:	6a3b      	ldr	r3, [r7, #32]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d002      	beq.n	8003ccc <HAL_I2C_Mem_Write+0x34>
 8003cc6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d105      	bne.n	8003cd8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003cd2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	e0ed      	b.n	8003eb4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003cde:	2b01      	cmp	r3, #1
 8003ce0:	d101      	bne.n	8003ce6 <HAL_I2C_Mem_Write+0x4e>
 8003ce2:	2302      	movs	r3, #2
 8003ce4:	e0e6      	b.n	8003eb4 <HAL_I2C_Mem_Write+0x21c>
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	2201      	movs	r2, #1
 8003cea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003cee:	f7ff f81d 	bl	8002d2c <HAL_GetTick>
 8003cf2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003cf4:	697b      	ldr	r3, [r7, #20]
 8003cf6:	9300      	str	r3, [sp, #0]
 8003cf8:	2319      	movs	r3, #25
 8003cfa:	2201      	movs	r2, #1
 8003cfc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003d00:	68f8      	ldr	r0, [r7, #12]
 8003d02:	f000 fac3 	bl	800428c <I2C_WaitOnFlagUntilTimeout>
 8003d06:	4603      	mov	r3, r0
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d001      	beq.n	8003d10 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	e0d1      	b.n	8003eb4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	2221      	movs	r2, #33	@ 0x21
 8003d14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2240      	movs	r2, #64	@ 0x40
 8003d1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	2200      	movs	r2, #0
 8003d24:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	6a3a      	ldr	r2, [r7, #32]
 8003d2a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003d30:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	2200      	movs	r2, #0
 8003d36:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003d38:	88f8      	ldrh	r0, [r7, #6]
 8003d3a:	893a      	ldrh	r2, [r7, #8]
 8003d3c:	8979      	ldrh	r1, [r7, #10]
 8003d3e:	697b      	ldr	r3, [r7, #20]
 8003d40:	9301      	str	r3, [sp, #4]
 8003d42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d44:	9300      	str	r3, [sp, #0]
 8003d46:	4603      	mov	r3, r0
 8003d48:	68f8      	ldr	r0, [r7, #12]
 8003d4a:	f000 f9d3 	bl	80040f4 <I2C_RequestMemoryWrite>
 8003d4e:	4603      	mov	r3, r0
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d005      	beq.n	8003d60 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2200      	movs	r2, #0
 8003d58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	e0a9      	b.n	8003eb4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d64:	b29b      	uxth	r3, r3
 8003d66:	2bff      	cmp	r3, #255	@ 0xff
 8003d68:	d90e      	bls.n	8003d88 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	22ff      	movs	r2, #255	@ 0xff
 8003d6e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d74:	b2da      	uxtb	r2, r3
 8003d76:	8979      	ldrh	r1, [r7, #10]
 8003d78:	2300      	movs	r3, #0
 8003d7a:	9300      	str	r3, [sp, #0]
 8003d7c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003d80:	68f8      	ldr	r0, [r7, #12]
 8003d82:	f000 fc47 	bl	8004614 <I2C_TransferConfig>
 8003d86:	e00f      	b.n	8003da8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d8c:	b29a      	uxth	r2, r3
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d96:	b2da      	uxtb	r2, r3
 8003d98:	8979      	ldrh	r1, [r7, #10]
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	9300      	str	r3, [sp, #0]
 8003d9e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003da2:	68f8      	ldr	r0, [r7, #12]
 8003da4:	f000 fc36 	bl	8004614 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003da8:	697a      	ldr	r2, [r7, #20]
 8003daa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003dac:	68f8      	ldr	r0, [r7, #12]
 8003dae:	f000 fac6 	bl	800433e <I2C_WaitOnTXISFlagUntilTimeout>
 8003db2:	4603      	mov	r3, r0
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d001      	beq.n	8003dbc <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003db8:	2301      	movs	r3, #1
 8003dba:	e07b      	b.n	8003eb4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dc0:	781a      	ldrb	r2, [r3, #0]
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dcc:	1c5a      	adds	r2, r3, #1
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dd6:	b29b      	uxth	r3, r3
 8003dd8:	3b01      	subs	r3, #1
 8003dda:	b29a      	uxth	r2, r3
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003de4:	3b01      	subs	r3, #1
 8003de6:	b29a      	uxth	r2, r3
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003df0:	b29b      	uxth	r3, r3
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d034      	beq.n	8003e60 <HAL_I2C_Mem_Write+0x1c8>
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d130      	bne.n	8003e60 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	9300      	str	r3, [sp, #0]
 8003e02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e04:	2200      	movs	r2, #0
 8003e06:	2180      	movs	r1, #128	@ 0x80
 8003e08:	68f8      	ldr	r0, [r7, #12]
 8003e0a:	f000 fa3f 	bl	800428c <I2C_WaitOnFlagUntilTimeout>
 8003e0e:	4603      	mov	r3, r0
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d001      	beq.n	8003e18 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003e14:	2301      	movs	r3, #1
 8003e16:	e04d      	b.n	8003eb4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e1c:	b29b      	uxth	r3, r3
 8003e1e:	2bff      	cmp	r3, #255	@ 0xff
 8003e20:	d90e      	bls.n	8003e40 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	22ff      	movs	r2, #255	@ 0xff
 8003e26:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e2c:	b2da      	uxtb	r2, r3
 8003e2e:	8979      	ldrh	r1, [r7, #10]
 8003e30:	2300      	movs	r3, #0
 8003e32:	9300      	str	r3, [sp, #0]
 8003e34:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003e38:	68f8      	ldr	r0, [r7, #12]
 8003e3a:	f000 fbeb 	bl	8004614 <I2C_TransferConfig>
 8003e3e:	e00f      	b.n	8003e60 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e44:	b29a      	uxth	r2, r3
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e4e:	b2da      	uxtb	r2, r3
 8003e50:	8979      	ldrh	r1, [r7, #10]
 8003e52:	2300      	movs	r3, #0
 8003e54:	9300      	str	r3, [sp, #0]
 8003e56:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003e5a:	68f8      	ldr	r0, [r7, #12]
 8003e5c:	f000 fbda 	bl	8004614 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e64:	b29b      	uxth	r3, r3
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d19e      	bne.n	8003da8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e6a:	697a      	ldr	r2, [r7, #20]
 8003e6c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003e6e:	68f8      	ldr	r0, [r7, #12]
 8003e70:	f000 faac 	bl	80043cc <I2C_WaitOnSTOPFlagUntilTimeout>
 8003e74:	4603      	mov	r3, r0
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d001      	beq.n	8003e7e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	e01a      	b.n	8003eb4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	2220      	movs	r2, #32
 8003e84:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	6859      	ldr	r1, [r3, #4]
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681a      	ldr	r2, [r3, #0]
 8003e90:	4b0a      	ldr	r3, [pc, #40]	@ (8003ebc <HAL_I2C_Mem_Write+0x224>)
 8003e92:	400b      	ands	r3, r1
 8003e94:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	2220      	movs	r2, #32
 8003e9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003eae:	2300      	movs	r3, #0
 8003eb0:	e000      	b.n	8003eb4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003eb2:	2302      	movs	r3, #2
  }
}
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	3718      	adds	r7, #24
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bd80      	pop	{r7, pc}
 8003ebc:	fe00e800 	.word	0xfe00e800

08003ec0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b088      	sub	sp, #32
 8003ec4:	af02      	add	r7, sp, #8
 8003ec6:	60f8      	str	r0, [r7, #12]
 8003ec8:	4608      	mov	r0, r1
 8003eca:	4611      	mov	r1, r2
 8003ecc:	461a      	mov	r2, r3
 8003ece:	4603      	mov	r3, r0
 8003ed0:	817b      	strh	r3, [r7, #10]
 8003ed2:	460b      	mov	r3, r1
 8003ed4:	813b      	strh	r3, [r7, #8]
 8003ed6:	4613      	mov	r3, r2
 8003ed8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ee0:	b2db      	uxtb	r3, r3
 8003ee2:	2b20      	cmp	r3, #32
 8003ee4:	f040 80fd 	bne.w	80040e2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ee8:	6a3b      	ldr	r3, [r7, #32]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d002      	beq.n	8003ef4 <HAL_I2C_Mem_Read+0x34>
 8003eee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d105      	bne.n	8003f00 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003efa:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003efc:	2301      	movs	r3, #1
 8003efe:	e0f1      	b.n	80040e4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f06:	2b01      	cmp	r3, #1
 8003f08:	d101      	bne.n	8003f0e <HAL_I2C_Mem_Read+0x4e>
 8003f0a:	2302      	movs	r3, #2
 8003f0c:	e0ea      	b.n	80040e4 <HAL_I2C_Mem_Read+0x224>
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	2201      	movs	r2, #1
 8003f12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003f16:	f7fe ff09 	bl	8002d2c <HAL_GetTick>
 8003f1a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	9300      	str	r3, [sp, #0]
 8003f20:	2319      	movs	r3, #25
 8003f22:	2201      	movs	r2, #1
 8003f24:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003f28:	68f8      	ldr	r0, [r7, #12]
 8003f2a:	f000 f9af 	bl	800428c <I2C_WaitOnFlagUntilTimeout>
 8003f2e:	4603      	mov	r3, r0
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d001      	beq.n	8003f38 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003f34:	2301      	movs	r3, #1
 8003f36:	e0d5      	b.n	80040e4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	2222      	movs	r2, #34	@ 0x22
 8003f3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	2240      	movs	r2, #64	@ 0x40
 8003f44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	6a3a      	ldr	r2, [r7, #32]
 8003f52:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003f58:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003f60:	88f8      	ldrh	r0, [r7, #6]
 8003f62:	893a      	ldrh	r2, [r7, #8]
 8003f64:	8979      	ldrh	r1, [r7, #10]
 8003f66:	697b      	ldr	r3, [r7, #20]
 8003f68:	9301      	str	r3, [sp, #4]
 8003f6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f6c:	9300      	str	r3, [sp, #0]
 8003f6e:	4603      	mov	r3, r0
 8003f70:	68f8      	ldr	r0, [r7, #12]
 8003f72:	f000 f913 	bl	800419c <I2C_RequestMemoryRead>
 8003f76:	4603      	mov	r3, r0
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d005      	beq.n	8003f88 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003f84:	2301      	movs	r3, #1
 8003f86:	e0ad      	b.n	80040e4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f8c:	b29b      	uxth	r3, r3
 8003f8e:	2bff      	cmp	r3, #255	@ 0xff
 8003f90:	d90e      	bls.n	8003fb0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2201      	movs	r2, #1
 8003f96:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f9c:	b2da      	uxtb	r2, r3
 8003f9e:	8979      	ldrh	r1, [r7, #10]
 8003fa0:	4b52      	ldr	r3, [pc, #328]	@ (80040ec <HAL_I2C_Mem_Read+0x22c>)
 8003fa2:	9300      	str	r3, [sp, #0]
 8003fa4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003fa8:	68f8      	ldr	r0, [r7, #12]
 8003faa:	f000 fb33 	bl	8004614 <I2C_TransferConfig>
 8003fae:	e00f      	b.n	8003fd0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fb4:	b29a      	uxth	r2, r3
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fbe:	b2da      	uxtb	r2, r3
 8003fc0:	8979      	ldrh	r1, [r7, #10]
 8003fc2:	4b4a      	ldr	r3, [pc, #296]	@ (80040ec <HAL_I2C_Mem_Read+0x22c>)
 8003fc4:	9300      	str	r3, [sp, #0]
 8003fc6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003fca:	68f8      	ldr	r0, [r7, #12]
 8003fcc:	f000 fb22 	bl	8004614 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	9300      	str	r3, [sp, #0]
 8003fd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	2104      	movs	r1, #4
 8003fda:	68f8      	ldr	r0, [r7, #12]
 8003fdc:	f000 f956 	bl	800428c <I2C_WaitOnFlagUntilTimeout>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d001      	beq.n	8003fea <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	e07c      	b.n	80040e4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ff4:	b2d2      	uxtb	r2, r2
 8003ff6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ffc:	1c5a      	adds	r2, r3, #1
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004006:	3b01      	subs	r3, #1
 8004008:	b29a      	uxth	r2, r3
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004012:	b29b      	uxth	r3, r3
 8004014:	3b01      	subs	r3, #1
 8004016:	b29a      	uxth	r2, r3
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004020:	b29b      	uxth	r3, r3
 8004022:	2b00      	cmp	r3, #0
 8004024:	d034      	beq.n	8004090 <HAL_I2C_Mem_Read+0x1d0>
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800402a:	2b00      	cmp	r3, #0
 800402c:	d130      	bne.n	8004090 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800402e:	697b      	ldr	r3, [r7, #20]
 8004030:	9300      	str	r3, [sp, #0]
 8004032:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004034:	2200      	movs	r2, #0
 8004036:	2180      	movs	r1, #128	@ 0x80
 8004038:	68f8      	ldr	r0, [r7, #12]
 800403a:	f000 f927 	bl	800428c <I2C_WaitOnFlagUntilTimeout>
 800403e:	4603      	mov	r3, r0
 8004040:	2b00      	cmp	r3, #0
 8004042:	d001      	beq.n	8004048 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004044:	2301      	movs	r3, #1
 8004046:	e04d      	b.n	80040e4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800404c:	b29b      	uxth	r3, r3
 800404e:	2bff      	cmp	r3, #255	@ 0xff
 8004050:	d90e      	bls.n	8004070 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	2201      	movs	r2, #1
 8004056:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800405c:	b2da      	uxtb	r2, r3
 800405e:	8979      	ldrh	r1, [r7, #10]
 8004060:	2300      	movs	r3, #0
 8004062:	9300      	str	r3, [sp, #0]
 8004064:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004068:	68f8      	ldr	r0, [r7, #12]
 800406a:	f000 fad3 	bl	8004614 <I2C_TransferConfig>
 800406e:	e00f      	b.n	8004090 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004074:	b29a      	uxth	r2, r3
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800407e:	b2da      	uxtb	r2, r3
 8004080:	8979      	ldrh	r1, [r7, #10]
 8004082:	2300      	movs	r3, #0
 8004084:	9300      	str	r3, [sp, #0]
 8004086:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800408a:	68f8      	ldr	r0, [r7, #12]
 800408c:	f000 fac2 	bl	8004614 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004094:	b29b      	uxth	r3, r3
 8004096:	2b00      	cmp	r3, #0
 8004098:	d19a      	bne.n	8003fd0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800409a:	697a      	ldr	r2, [r7, #20]
 800409c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800409e:	68f8      	ldr	r0, [r7, #12]
 80040a0:	f000 f994 	bl	80043cc <I2C_WaitOnSTOPFlagUntilTimeout>
 80040a4:	4603      	mov	r3, r0
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d001      	beq.n	80040ae <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80040aa:	2301      	movs	r3, #1
 80040ac:	e01a      	b.n	80040e4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	2220      	movs	r2, #32
 80040b4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	6859      	ldr	r1, [r3, #4]
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681a      	ldr	r2, [r3, #0]
 80040c0:	4b0b      	ldr	r3, [pc, #44]	@ (80040f0 <HAL_I2C_Mem_Read+0x230>)
 80040c2:	400b      	ands	r3, r1
 80040c4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	2220      	movs	r2, #32
 80040ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	2200      	movs	r2, #0
 80040d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	2200      	movs	r2, #0
 80040da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80040de:	2300      	movs	r3, #0
 80040e0:	e000      	b.n	80040e4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80040e2:	2302      	movs	r3, #2
  }
}
 80040e4:	4618      	mov	r0, r3
 80040e6:	3718      	adds	r7, #24
 80040e8:	46bd      	mov	sp, r7
 80040ea:	bd80      	pop	{r7, pc}
 80040ec:	80002400 	.word	0x80002400
 80040f0:	fe00e800 	.word	0xfe00e800

080040f4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b086      	sub	sp, #24
 80040f8:	af02      	add	r7, sp, #8
 80040fa:	60f8      	str	r0, [r7, #12]
 80040fc:	4608      	mov	r0, r1
 80040fe:	4611      	mov	r1, r2
 8004100:	461a      	mov	r2, r3
 8004102:	4603      	mov	r3, r0
 8004104:	817b      	strh	r3, [r7, #10]
 8004106:	460b      	mov	r3, r1
 8004108:	813b      	strh	r3, [r7, #8]
 800410a:	4613      	mov	r3, r2
 800410c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800410e:	88fb      	ldrh	r3, [r7, #6]
 8004110:	b2da      	uxtb	r2, r3
 8004112:	8979      	ldrh	r1, [r7, #10]
 8004114:	4b20      	ldr	r3, [pc, #128]	@ (8004198 <I2C_RequestMemoryWrite+0xa4>)
 8004116:	9300      	str	r3, [sp, #0]
 8004118:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800411c:	68f8      	ldr	r0, [r7, #12]
 800411e:	f000 fa79 	bl	8004614 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004122:	69fa      	ldr	r2, [r7, #28]
 8004124:	69b9      	ldr	r1, [r7, #24]
 8004126:	68f8      	ldr	r0, [r7, #12]
 8004128:	f000 f909 	bl	800433e <I2C_WaitOnTXISFlagUntilTimeout>
 800412c:	4603      	mov	r3, r0
 800412e:	2b00      	cmp	r3, #0
 8004130:	d001      	beq.n	8004136 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004132:	2301      	movs	r3, #1
 8004134:	e02c      	b.n	8004190 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004136:	88fb      	ldrh	r3, [r7, #6]
 8004138:	2b01      	cmp	r3, #1
 800413a:	d105      	bne.n	8004148 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800413c:	893b      	ldrh	r3, [r7, #8]
 800413e:	b2da      	uxtb	r2, r3
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	629a      	str	r2, [r3, #40]	@ 0x28
 8004146:	e015      	b.n	8004174 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004148:	893b      	ldrh	r3, [r7, #8]
 800414a:	0a1b      	lsrs	r3, r3, #8
 800414c:	b29b      	uxth	r3, r3
 800414e:	b2da      	uxtb	r2, r3
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004156:	69fa      	ldr	r2, [r7, #28]
 8004158:	69b9      	ldr	r1, [r7, #24]
 800415a:	68f8      	ldr	r0, [r7, #12]
 800415c:	f000 f8ef 	bl	800433e <I2C_WaitOnTXISFlagUntilTimeout>
 8004160:	4603      	mov	r3, r0
 8004162:	2b00      	cmp	r3, #0
 8004164:	d001      	beq.n	800416a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	e012      	b.n	8004190 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800416a:	893b      	ldrh	r3, [r7, #8]
 800416c:	b2da      	uxtb	r2, r3
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004174:	69fb      	ldr	r3, [r7, #28]
 8004176:	9300      	str	r3, [sp, #0]
 8004178:	69bb      	ldr	r3, [r7, #24]
 800417a:	2200      	movs	r2, #0
 800417c:	2180      	movs	r1, #128	@ 0x80
 800417e:	68f8      	ldr	r0, [r7, #12]
 8004180:	f000 f884 	bl	800428c <I2C_WaitOnFlagUntilTimeout>
 8004184:	4603      	mov	r3, r0
 8004186:	2b00      	cmp	r3, #0
 8004188:	d001      	beq.n	800418e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800418a:	2301      	movs	r3, #1
 800418c:	e000      	b.n	8004190 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800418e:	2300      	movs	r3, #0
}
 8004190:	4618      	mov	r0, r3
 8004192:	3710      	adds	r7, #16
 8004194:	46bd      	mov	sp, r7
 8004196:	bd80      	pop	{r7, pc}
 8004198:	80002000 	.word	0x80002000

0800419c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b086      	sub	sp, #24
 80041a0:	af02      	add	r7, sp, #8
 80041a2:	60f8      	str	r0, [r7, #12]
 80041a4:	4608      	mov	r0, r1
 80041a6:	4611      	mov	r1, r2
 80041a8:	461a      	mov	r2, r3
 80041aa:	4603      	mov	r3, r0
 80041ac:	817b      	strh	r3, [r7, #10]
 80041ae:	460b      	mov	r3, r1
 80041b0:	813b      	strh	r3, [r7, #8]
 80041b2:	4613      	mov	r3, r2
 80041b4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80041b6:	88fb      	ldrh	r3, [r7, #6]
 80041b8:	b2da      	uxtb	r2, r3
 80041ba:	8979      	ldrh	r1, [r7, #10]
 80041bc:	4b20      	ldr	r3, [pc, #128]	@ (8004240 <I2C_RequestMemoryRead+0xa4>)
 80041be:	9300      	str	r3, [sp, #0]
 80041c0:	2300      	movs	r3, #0
 80041c2:	68f8      	ldr	r0, [r7, #12]
 80041c4:	f000 fa26 	bl	8004614 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041c8:	69fa      	ldr	r2, [r7, #28]
 80041ca:	69b9      	ldr	r1, [r7, #24]
 80041cc:	68f8      	ldr	r0, [r7, #12]
 80041ce:	f000 f8b6 	bl	800433e <I2C_WaitOnTXISFlagUntilTimeout>
 80041d2:	4603      	mov	r3, r0
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d001      	beq.n	80041dc <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	e02c      	b.n	8004236 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80041dc:	88fb      	ldrh	r3, [r7, #6]
 80041de:	2b01      	cmp	r3, #1
 80041e0:	d105      	bne.n	80041ee <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80041e2:	893b      	ldrh	r3, [r7, #8]
 80041e4:	b2da      	uxtb	r2, r3
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	629a      	str	r2, [r3, #40]	@ 0x28
 80041ec:	e015      	b.n	800421a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80041ee:	893b      	ldrh	r3, [r7, #8]
 80041f0:	0a1b      	lsrs	r3, r3, #8
 80041f2:	b29b      	uxth	r3, r3
 80041f4:	b2da      	uxtb	r2, r3
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041fc:	69fa      	ldr	r2, [r7, #28]
 80041fe:	69b9      	ldr	r1, [r7, #24]
 8004200:	68f8      	ldr	r0, [r7, #12]
 8004202:	f000 f89c 	bl	800433e <I2C_WaitOnTXISFlagUntilTimeout>
 8004206:	4603      	mov	r3, r0
 8004208:	2b00      	cmp	r3, #0
 800420a:	d001      	beq.n	8004210 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800420c:	2301      	movs	r3, #1
 800420e:	e012      	b.n	8004236 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004210:	893b      	ldrh	r3, [r7, #8]
 8004212:	b2da      	uxtb	r2, r3
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800421a:	69fb      	ldr	r3, [r7, #28]
 800421c:	9300      	str	r3, [sp, #0]
 800421e:	69bb      	ldr	r3, [r7, #24]
 8004220:	2200      	movs	r2, #0
 8004222:	2140      	movs	r1, #64	@ 0x40
 8004224:	68f8      	ldr	r0, [r7, #12]
 8004226:	f000 f831 	bl	800428c <I2C_WaitOnFlagUntilTimeout>
 800422a:	4603      	mov	r3, r0
 800422c:	2b00      	cmp	r3, #0
 800422e:	d001      	beq.n	8004234 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004230:	2301      	movs	r3, #1
 8004232:	e000      	b.n	8004236 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004234:	2300      	movs	r3, #0
}
 8004236:	4618      	mov	r0, r3
 8004238:	3710      	adds	r7, #16
 800423a:	46bd      	mov	sp, r7
 800423c:	bd80      	pop	{r7, pc}
 800423e:	bf00      	nop
 8004240:	80002000 	.word	0x80002000

08004244 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004244:	b480      	push	{r7}
 8004246:	b083      	sub	sp, #12
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	699b      	ldr	r3, [r3, #24]
 8004252:	f003 0302 	and.w	r3, r3, #2
 8004256:	2b02      	cmp	r3, #2
 8004258:	d103      	bne.n	8004262 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	2200      	movs	r2, #0
 8004260:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	699b      	ldr	r3, [r3, #24]
 8004268:	f003 0301 	and.w	r3, r3, #1
 800426c:	2b01      	cmp	r3, #1
 800426e:	d007      	beq.n	8004280 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	699a      	ldr	r2, [r3, #24]
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f042 0201 	orr.w	r2, r2, #1
 800427e:	619a      	str	r2, [r3, #24]
  }
}
 8004280:	bf00      	nop
 8004282:	370c      	adds	r7, #12
 8004284:	46bd      	mov	sp, r7
 8004286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428a:	4770      	bx	lr

0800428c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b084      	sub	sp, #16
 8004290:	af00      	add	r7, sp, #0
 8004292:	60f8      	str	r0, [r7, #12]
 8004294:	60b9      	str	r1, [r7, #8]
 8004296:	603b      	str	r3, [r7, #0]
 8004298:	4613      	mov	r3, r2
 800429a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800429c:	e03b      	b.n	8004316 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800429e:	69ba      	ldr	r2, [r7, #24]
 80042a0:	6839      	ldr	r1, [r7, #0]
 80042a2:	68f8      	ldr	r0, [r7, #12]
 80042a4:	f000 f8d6 	bl	8004454 <I2C_IsErrorOccurred>
 80042a8:	4603      	mov	r3, r0
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d001      	beq.n	80042b2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80042ae:	2301      	movs	r3, #1
 80042b0:	e041      	b.n	8004336 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042b8:	d02d      	beq.n	8004316 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042ba:	f7fe fd37 	bl	8002d2c <HAL_GetTick>
 80042be:	4602      	mov	r2, r0
 80042c0:	69bb      	ldr	r3, [r7, #24]
 80042c2:	1ad3      	subs	r3, r2, r3
 80042c4:	683a      	ldr	r2, [r7, #0]
 80042c6:	429a      	cmp	r2, r3
 80042c8:	d302      	bcc.n	80042d0 <I2C_WaitOnFlagUntilTimeout+0x44>
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d122      	bne.n	8004316 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	699a      	ldr	r2, [r3, #24]
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	4013      	ands	r3, r2
 80042da:	68ba      	ldr	r2, [r7, #8]
 80042dc:	429a      	cmp	r2, r3
 80042de:	bf0c      	ite	eq
 80042e0:	2301      	moveq	r3, #1
 80042e2:	2300      	movne	r3, #0
 80042e4:	b2db      	uxtb	r3, r3
 80042e6:	461a      	mov	r2, r3
 80042e8:	79fb      	ldrb	r3, [r7, #7]
 80042ea:	429a      	cmp	r2, r3
 80042ec:	d113      	bne.n	8004316 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042f2:	f043 0220 	orr.w	r2, r3, #32
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	2220      	movs	r2, #32
 80042fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	2200      	movs	r2, #0
 8004306:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	2200      	movs	r2, #0
 800430e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004312:	2301      	movs	r3, #1
 8004314:	e00f      	b.n	8004336 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	699a      	ldr	r2, [r3, #24]
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	4013      	ands	r3, r2
 8004320:	68ba      	ldr	r2, [r7, #8]
 8004322:	429a      	cmp	r2, r3
 8004324:	bf0c      	ite	eq
 8004326:	2301      	moveq	r3, #1
 8004328:	2300      	movne	r3, #0
 800432a:	b2db      	uxtb	r3, r3
 800432c:	461a      	mov	r2, r3
 800432e:	79fb      	ldrb	r3, [r7, #7]
 8004330:	429a      	cmp	r2, r3
 8004332:	d0b4      	beq.n	800429e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004334:	2300      	movs	r3, #0
}
 8004336:	4618      	mov	r0, r3
 8004338:	3710      	adds	r7, #16
 800433a:	46bd      	mov	sp, r7
 800433c:	bd80      	pop	{r7, pc}

0800433e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800433e:	b580      	push	{r7, lr}
 8004340:	b084      	sub	sp, #16
 8004342:	af00      	add	r7, sp, #0
 8004344:	60f8      	str	r0, [r7, #12]
 8004346:	60b9      	str	r1, [r7, #8]
 8004348:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800434a:	e033      	b.n	80043b4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800434c:	687a      	ldr	r2, [r7, #4]
 800434e:	68b9      	ldr	r1, [r7, #8]
 8004350:	68f8      	ldr	r0, [r7, #12]
 8004352:	f000 f87f 	bl	8004454 <I2C_IsErrorOccurred>
 8004356:	4603      	mov	r3, r0
 8004358:	2b00      	cmp	r3, #0
 800435a:	d001      	beq.n	8004360 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800435c:	2301      	movs	r3, #1
 800435e:	e031      	b.n	80043c4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004360:	68bb      	ldr	r3, [r7, #8]
 8004362:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004366:	d025      	beq.n	80043b4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004368:	f7fe fce0 	bl	8002d2c <HAL_GetTick>
 800436c:	4602      	mov	r2, r0
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	1ad3      	subs	r3, r2, r3
 8004372:	68ba      	ldr	r2, [r7, #8]
 8004374:	429a      	cmp	r2, r3
 8004376:	d302      	bcc.n	800437e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d11a      	bne.n	80043b4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	699b      	ldr	r3, [r3, #24]
 8004384:	f003 0302 	and.w	r3, r3, #2
 8004388:	2b02      	cmp	r3, #2
 800438a:	d013      	beq.n	80043b4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004390:	f043 0220 	orr.w	r2, r3, #32
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	2220      	movs	r2, #32
 800439c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	2200      	movs	r2, #0
 80043a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2200      	movs	r2, #0
 80043ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80043b0:	2301      	movs	r3, #1
 80043b2:	e007      	b.n	80043c4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	699b      	ldr	r3, [r3, #24]
 80043ba:	f003 0302 	and.w	r3, r3, #2
 80043be:	2b02      	cmp	r3, #2
 80043c0:	d1c4      	bne.n	800434c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80043c2:	2300      	movs	r3, #0
}
 80043c4:	4618      	mov	r0, r3
 80043c6:	3710      	adds	r7, #16
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bd80      	pop	{r7, pc}

080043cc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b084      	sub	sp, #16
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	60f8      	str	r0, [r7, #12]
 80043d4:	60b9      	str	r1, [r7, #8]
 80043d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80043d8:	e02f      	b.n	800443a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80043da:	687a      	ldr	r2, [r7, #4]
 80043dc:	68b9      	ldr	r1, [r7, #8]
 80043de:	68f8      	ldr	r0, [r7, #12]
 80043e0:	f000 f838 	bl	8004454 <I2C_IsErrorOccurred>
 80043e4:	4603      	mov	r3, r0
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d001      	beq.n	80043ee <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80043ea:	2301      	movs	r3, #1
 80043ec:	e02d      	b.n	800444a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043ee:	f7fe fc9d 	bl	8002d2c <HAL_GetTick>
 80043f2:	4602      	mov	r2, r0
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	1ad3      	subs	r3, r2, r3
 80043f8:	68ba      	ldr	r2, [r7, #8]
 80043fa:	429a      	cmp	r2, r3
 80043fc:	d302      	bcc.n	8004404 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80043fe:	68bb      	ldr	r3, [r7, #8]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d11a      	bne.n	800443a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	699b      	ldr	r3, [r3, #24]
 800440a:	f003 0320 	and.w	r3, r3, #32
 800440e:	2b20      	cmp	r3, #32
 8004410:	d013      	beq.n	800443a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004416:	f043 0220 	orr.w	r2, r3, #32
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2220      	movs	r2, #32
 8004422:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	2200      	movs	r2, #0
 800442a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	2200      	movs	r2, #0
 8004432:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8004436:	2301      	movs	r3, #1
 8004438:	e007      	b.n	800444a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	699b      	ldr	r3, [r3, #24]
 8004440:	f003 0320 	and.w	r3, r3, #32
 8004444:	2b20      	cmp	r3, #32
 8004446:	d1c8      	bne.n	80043da <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004448:	2300      	movs	r3, #0
}
 800444a:	4618      	mov	r0, r3
 800444c:	3710      	adds	r7, #16
 800444e:	46bd      	mov	sp, r7
 8004450:	bd80      	pop	{r7, pc}
	...

08004454 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b08a      	sub	sp, #40	@ 0x28
 8004458:	af00      	add	r7, sp, #0
 800445a:	60f8      	str	r0, [r7, #12]
 800445c:	60b9      	str	r1, [r7, #8]
 800445e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004460:	2300      	movs	r3, #0
 8004462:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	699b      	ldr	r3, [r3, #24]
 800446c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800446e:	2300      	movs	r3, #0
 8004470:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004476:	69bb      	ldr	r3, [r7, #24]
 8004478:	f003 0310 	and.w	r3, r3, #16
 800447c:	2b00      	cmp	r3, #0
 800447e:	d068      	beq.n	8004552 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	2210      	movs	r2, #16
 8004486:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004488:	e049      	b.n	800451e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800448a:	68bb      	ldr	r3, [r7, #8]
 800448c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004490:	d045      	beq.n	800451e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004492:	f7fe fc4b 	bl	8002d2c <HAL_GetTick>
 8004496:	4602      	mov	r2, r0
 8004498:	69fb      	ldr	r3, [r7, #28]
 800449a:	1ad3      	subs	r3, r2, r3
 800449c:	68ba      	ldr	r2, [r7, #8]
 800449e:	429a      	cmp	r2, r3
 80044a0:	d302      	bcc.n	80044a8 <I2C_IsErrorOccurred+0x54>
 80044a2:	68bb      	ldr	r3, [r7, #8]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d13a      	bne.n	800451e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80044b2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80044ba:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	699b      	ldr	r3, [r3, #24]
 80044c2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80044c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80044ca:	d121      	bne.n	8004510 <I2C_IsErrorOccurred+0xbc>
 80044cc:	697b      	ldr	r3, [r7, #20]
 80044ce:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80044d2:	d01d      	beq.n	8004510 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80044d4:	7cfb      	ldrb	r3, [r7, #19]
 80044d6:	2b20      	cmp	r3, #32
 80044d8:	d01a      	beq.n	8004510 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	685a      	ldr	r2, [r3, #4]
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80044e8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80044ea:	f7fe fc1f 	bl	8002d2c <HAL_GetTick>
 80044ee:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80044f0:	e00e      	b.n	8004510 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80044f2:	f7fe fc1b 	bl	8002d2c <HAL_GetTick>
 80044f6:	4602      	mov	r2, r0
 80044f8:	69fb      	ldr	r3, [r7, #28]
 80044fa:	1ad3      	subs	r3, r2, r3
 80044fc:	2b19      	cmp	r3, #25
 80044fe:	d907      	bls.n	8004510 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004500:	6a3b      	ldr	r3, [r7, #32]
 8004502:	f043 0320 	orr.w	r3, r3, #32
 8004506:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004508:	2301      	movs	r3, #1
 800450a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800450e:	e006      	b.n	800451e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	699b      	ldr	r3, [r3, #24]
 8004516:	f003 0320 	and.w	r3, r3, #32
 800451a:	2b20      	cmp	r3, #32
 800451c:	d1e9      	bne.n	80044f2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	699b      	ldr	r3, [r3, #24]
 8004524:	f003 0320 	and.w	r3, r3, #32
 8004528:	2b20      	cmp	r3, #32
 800452a:	d003      	beq.n	8004534 <I2C_IsErrorOccurred+0xe0>
 800452c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004530:	2b00      	cmp	r3, #0
 8004532:	d0aa      	beq.n	800448a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004534:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004538:	2b00      	cmp	r3, #0
 800453a:	d103      	bne.n	8004544 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	2220      	movs	r2, #32
 8004542:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004544:	6a3b      	ldr	r3, [r7, #32]
 8004546:	f043 0304 	orr.w	r3, r3, #4
 800454a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800454c:	2301      	movs	r3, #1
 800454e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	699b      	ldr	r3, [r3, #24]
 8004558:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800455a:	69bb      	ldr	r3, [r7, #24]
 800455c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004560:	2b00      	cmp	r3, #0
 8004562:	d00b      	beq.n	800457c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004564:	6a3b      	ldr	r3, [r7, #32]
 8004566:	f043 0301 	orr.w	r3, r3, #1
 800456a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004574:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004576:	2301      	movs	r3, #1
 8004578:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800457c:	69bb      	ldr	r3, [r7, #24]
 800457e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004582:	2b00      	cmp	r3, #0
 8004584:	d00b      	beq.n	800459e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004586:	6a3b      	ldr	r3, [r7, #32]
 8004588:	f043 0308 	orr.w	r3, r3, #8
 800458c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004596:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004598:	2301      	movs	r3, #1
 800459a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800459e:	69bb      	ldr	r3, [r7, #24]
 80045a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d00b      	beq.n	80045c0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80045a8:	6a3b      	ldr	r3, [r7, #32]
 80045aa:	f043 0302 	orr.w	r3, r3, #2
 80045ae:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80045b8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80045c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d01c      	beq.n	8004602 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80045c8:	68f8      	ldr	r0, [r7, #12]
 80045ca:	f7ff fe3b 	bl	8004244 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	6859      	ldr	r1, [r3, #4]
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681a      	ldr	r2, [r3, #0]
 80045d8:	4b0d      	ldr	r3, [pc, #52]	@ (8004610 <I2C_IsErrorOccurred+0x1bc>)
 80045da:	400b      	ands	r3, r1
 80045dc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80045e2:	6a3b      	ldr	r3, [r7, #32]
 80045e4:	431a      	orrs	r2, r3
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	2220      	movs	r2, #32
 80045ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	2200      	movs	r2, #0
 80045f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	2200      	movs	r2, #0
 80045fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004602:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004606:	4618      	mov	r0, r3
 8004608:	3728      	adds	r7, #40	@ 0x28
 800460a:	46bd      	mov	sp, r7
 800460c:	bd80      	pop	{r7, pc}
 800460e:	bf00      	nop
 8004610:	fe00e800 	.word	0xfe00e800

08004614 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004614:	b480      	push	{r7}
 8004616:	b087      	sub	sp, #28
 8004618:	af00      	add	r7, sp, #0
 800461a:	60f8      	str	r0, [r7, #12]
 800461c:	607b      	str	r3, [r7, #4]
 800461e:	460b      	mov	r3, r1
 8004620:	817b      	strh	r3, [r7, #10]
 8004622:	4613      	mov	r3, r2
 8004624:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004626:	897b      	ldrh	r3, [r7, #10]
 8004628:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800462c:	7a7b      	ldrb	r3, [r7, #9]
 800462e:	041b      	lsls	r3, r3, #16
 8004630:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004634:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800463a:	6a3b      	ldr	r3, [r7, #32]
 800463c:	4313      	orrs	r3, r2
 800463e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004642:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	685a      	ldr	r2, [r3, #4]
 800464a:	6a3b      	ldr	r3, [r7, #32]
 800464c:	0d5b      	lsrs	r3, r3, #21
 800464e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004652:	4b08      	ldr	r3, [pc, #32]	@ (8004674 <I2C_TransferConfig+0x60>)
 8004654:	430b      	orrs	r3, r1
 8004656:	43db      	mvns	r3, r3
 8004658:	ea02 0103 	and.w	r1, r2, r3
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	697a      	ldr	r2, [r7, #20]
 8004662:	430a      	orrs	r2, r1
 8004664:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004666:	bf00      	nop
 8004668:	371c      	adds	r7, #28
 800466a:	46bd      	mov	sp, r7
 800466c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004670:	4770      	bx	lr
 8004672:	bf00      	nop
 8004674:	03ff63ff 	.word	0x03ff63ff

08004678 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004678:	b480      	push	{r7}
 800467a:	b083      	sub	sp, #12
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
 8004680:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004688:	b2db      	uxtb	r3, r3
 800468a:	2b20      	cmp	r3, #32
 800468c:	d138      	bne.n	8004700 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004694:	2b01      	cmp	r3, #1
 8004696:	d101      	bne.n	800469c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004698:	2302      	movs	r3, #2
 800469a:	e032      	b.n	8004702 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2201      	movs	r2, #1
 80046a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2224      	movs	r2, #36	@ 0x24
 80046a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	681a      	ldr	r2, [r3, #0]
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f022 0201 	bic.w	r2, r2, #1
 80046ba:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	681a      	ldr	r2, [r3, #0]
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80046ca:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	6819      	ldr	r1, [r3, #0]
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	683a      	ldr	r2, [r7, #0]
 80046d8:	430a      	orrs	r2, r1
 80046da:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	681a      	ldr	r2, [r3, #0]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f042 0201 	orr.w	r2, r2, #1
 80046ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2220      	movs	r2, #32
 80046f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2200      	movs	r2, #0
 80046f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80046fc:	2300      	movs	r3, #0
 80046fe:	e000      	b.n	8004702 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004700:	2302      	movs	r3, #2
  }
}
 8004702:	4618      	mov	r0, r3
 8004704:	370c      	adds	r7, #12
 8004706:	46bd      	mov	sp, r7
 8004708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470c:	4770      	bx	lr

0800470e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800470e:	b480      	push	{r7}
 8004710:	b085      	sub	sp, #20
 8004712:	af00      	add	r7, sp, #0
 8004714:	6078      	str	r0, [r7, #4]
 8004716:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800471e:	b2db      	uxtb	r3, r3
 8004720:	2b20      	cmp	r3, #32
 8004722:	d139      	bne.n	8004798 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800472a:	2b01      	cmp	r3, #1
 800472c:	d101      	bne.n	8004732 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800472e:	2302      	movs	r3, #2
 8004730:	e033      	b.n	800479a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2201      	movs	r2, #1
 8004736:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2224      	movs	r2, #36	@ 0x24
 800473e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	681a      	ldr	r2, [r3, #0]
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f022 0201 	bic.w	r2, r2, #1
 8004750:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004760:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	021b      	lsls	r3, r3, #8
 8004766:	68fa      	ldr	r2, [r7, #12]
 8004768:	4313      	orrs	r3, r2
 800476a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	68fa      	ldr	r2, [r7, #12]
 8004772:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	681a      	ldr	r2, [r3, #0]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f042 0201 	orr.w	r2, r2, #1
 8004782:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2220      	movs	r2, #32
 8004788:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2200      	movs	r2, #0
 8004790:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004794:	2300      	movs	r3, #0
 8004796:	e000      	b.n	800479a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004798:	2302      	movs	r3, #2
  }
}
 800479a:	4618      	mov	r0, r3
 800479c:	3714      	adds	r7, #20
 800479e:	46bd      	mov	sp, r7
 80047a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a4:	4770      	bx	lr
	...

080047a8 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b084      	sub	sp, #16
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d101      	bne.n	80047ba <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 80047b6:	2301      	movs	r3, #1
 80047b8:	e08f      	b.n	80048da <HAL_LPTIM_Init+0x132>
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	2b01      	cmp	r3, #1
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));
#if defined(LPTIM_RCR_REP)
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));
#endif

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80047c6:	b2db      	uxtb	r3, r3
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d106      	bne.n	80047da <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2200      	movs	r2, #0
 80047d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 80047d4:	6878      	ldr	r0, [r7, #4]
 80047d6:	f7fd ff77 	bl	80026c8 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2202      	movs	r2, #2
 80047de:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  }

#endif

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	68db      	ldr	r3, [r3, #12]
 80047e8:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	2b01      	cmp	r3, #1
 80047f0:	d004      	beq.n	80047fc <HAL_LPTIM_Init+0x54>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047f6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80047fa:	d103      	bne.n	8004804 <HAL_LPTIM_Init+0x5c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	f023 031e 	bic.w	r3, r3, #30
 8004802:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	695b      	ldr	r3, [r3, #20]
 8004808:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800480c:	4293      	cmp	r3, r2
 800480e:	d005      	beq.n	800481c <HAL_LPTIM_Init+0x74>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8004816:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800481a:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 800481c:	68fa      	ldr	r2, [r7, #12]
 800481e:	4b31      	ldr	r3, [pc, #196]	@ (80048e4 <HAL_LPTIM_Init+0x13c>)
 8004820:	4013      	ands	r3, r2
 8004822:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 800482c:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 8004832:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.OutputPolarity  |
 8004838:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 800483e:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8004840:	68fa      	ldr	r2, [r7, #12]
 8004842:	4313      	orrs	r3, r2
 8004844:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	685b      	ldr	r3, [r3, #4]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d107      	bne.n	800485e <HAL_LPTIM_Init+0xb6>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8004856:	4313      	orrs	r3, r2
 8004858:	68fa      	ldr	r2, [r7, #12]
 800485a:	4313      	orrs	r3, r2
 800485c:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	685b      	ldr	r3, [r3, #4]
 8004862:	2b01      	cmp	r3, #1
 8004864:	d004      	beq.n	8004870 <HAL_LPTIM_Init+0xc8>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800486a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800486e:	d107      	bne.n	8004880 <HAL_LPTIM_Init+0xd8>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8004878:	4313      	orrs	r3, r2
 800487a:	68fa      	ldr	r2, [r7, #12]
 800487c:	4313      	orrs	r3, r2
 800487e:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	695b      	ldr	r3, [r3, #20]
 8004884:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004888:	4293      	cmp	r3, r2
 800488a:	d00a      	beq.n	80048a2 <HAL_LPTIM_Init+0xfa>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8004894:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 800489a:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 800489c:	68fa      	ldr	r2, [r7, #12]
 800489e:	4313      	orrs	r3, r2
 80048a0:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	68fa      	ldr	r2, [r7, #12]
 80048a8:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	4a0e      	ldr	r2, [pc, #56]	@ (80048e8 <HAL_LPTIM_Init+0x140>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d108      	bne.n	80048c6 <HAL_LPTIM_Init+0x11e>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	430a      	orrs	r2, r1
 80048c2:	621a      	str	r2, [r3, #32]
 80048c4:	e004      	b.n	80048d0 <HAL_LPTIM_Init+0x128>
  {
    /* Check LPTIM Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

    /* Configure LPTIM Input1 source */
    hlptim->Instance->OR = hlptim->Init.Input1Source;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	687a      	ldr	r2, [r7, #4]
 80048cc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80048ce:	621a      	str	r2, [r3, #32]
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2201      	movs	r2, #1
 80048d4:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 80048d8:	2300      	movs	r3, #0
}
 80048da:	4618      	mov	r0, r3
 80048dc:	3710      	adds	r7, #16
 80048de:	46bd      	mov	sp, r7
 80048e0:	bd80      	pop	{r7, pc}
 80048e2:	bf00      	nop
 80048e4:	ff19f1fe 	.word	0xff19f1fe
 80048e8:	40007c00 	.word	0x40007c00

080048ec <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b082      	sub	sp, #8
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f003 0301 	and.w	r3, r3, #1
 80048fe:	2b01      	cmp	r3, #1
 8004900:	d10d      	bne.n	800491e <HAL_LPTIM_IRQHandler+0x32>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	f003 0301 	and.w	r3, r3, #1
 800490c:	2b01      	cmp	r3, #1
 800490e:	d106      	bne.n	800491e <HAL_LPTIM_IRQHandler+0x32>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	2201      	movs	r2, #1
 8004916:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 8004918:	6878      	ldr	r0, [r7, #4]
 800491a:	f000 f882 	bl	8004a22 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f003 0302 	and.w	r3, r3, #2
 8004928:	2b02      	cmp	r3, #2
 800492a:	d10d      	bne.n	8004948 <HAL_LPTIM_IRQHandler+0x5c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	689b      	ldr	r3, [r3, #8]
 8004932:	f003 0302 	and.w	r3, r3, #2
 8004936:	2b02      	cmp	r3, #2
 8004938:	d106      	bne.n	8004948 <HAL_LPTIM_IRQHandler+0x5c>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	2202      	movs	r2, #2
 8004940:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 8004942:	6878      	ldr	r0, [r7, #4]
 8004944:	f000 f877 	bl	8004a36 <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f003 0304 	and.w	r3, r3, #4
 8004952:	2b04      	cmp	r3, #4
 8004954:	d10d      	bne.n	8004972 <HAL_LPTIM_IRQHandler+0x86>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	689b      	ldr	r3, [r3, #8]
 800495c:	f003 0304 	and.w	r3, r3, #4
 8004960:	2b04      	cmp	r3, #4
 8004962:	d106      	bne.n	8004972 <HAL_LPTIM_IRQHandler+0x86>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	2204      	movs	r2, #4
 800496a:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 800496c:	6878      	ldr	r0, [r7, #4]
 800496e:	f000 f86c 	bl	8004a4a <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f003 0308 	and.w	r3, r3, #8
 800497c:	2b08      	cmp	r3, #8
 800497e:	d10d      	bne.n	800499c <HAL_LPTIM_IRQHandler+0xb0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	689b      	ldr	r3, [r3, #8]
 8004986:	f003 0308 	and.w	r3, r3, #8
 800498a:	2b08      	cmp	r3, #8
 800498c:	d106      	bne.n	800499c <HAL_LPTIM_IRQHandler+0xb0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	2208      	movs	r2, #8
 8004994:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8004996:	6878      	ldr	r0, [r7, #4]
 8004998:	f000 f861 	bl	8004a5e <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f003 0310 	and.w	r3, r3, #16
 80049a6:	2b10      	cmp	r3, #16
 80049a8:	d10d      	bne.n	80049c6 <HAL_LPTIM_IRQHandler+0xda>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	689b      	ldr	r3, [r3, #8]
 80049b0:	f003 0310 	and.w	r3, r3, #16
 80049b4:	2b10      	cmp	r3, #16
 80049b6:	d106      	bne.n	80049c6 <HAL_LPTIM_IRQHandler+0xda>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	2210      	movs	r2, #16
 80049be:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 80049c0:	6878      	ldr	r0, [r7, #4]
 80049c2:	f000 f856 	bl	8004a72 <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f003 0320 	and.w	r3, r3, #32
 80049d0:	2b20      	cmp	r3, #32
 80049d2:	d10d      	bne.n	80049f0 <HAL_LPTIM_IRQHandler+0x104>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	689b      	ldr	r3, [r3, #8]
 80049da:	f003 0320 	and.w	r3, r3, #32
 80049de:	2b20      	cmp	r3, #32
 80049e0:	d106      	bne.n	80049f0 <HAL_LPTIM_IRQHandler+0x104>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	2220      	movs	r2, #32
 80049e8:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 80049ea:	6878      	ldr	r0, [r7, #4]
 80049ec:	f000 f84b 	bl	8004a86 <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049fa:	2b40      	cmp	r3, #64	@ 0x40
 80049fc:	d10d      	bne.n	8004a1a <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	689b      	ldr	r3, [r3, #8]
 8004a04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a08:	2b40      	cmp	r3, #64	@ 0x40
 8004a0a:	d106      	bne.n	8004a1a <HAL_LPTIM_IRQHandler+0x12e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	2240      	movs	r2, #64	@ 0x40
 8004a12:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 8004a14:	6878      	ldr	r0, [r7, #4]
 8004a16:	f000 f840 	bl	8004a9a <HAL_LPTIM_DirectionDownCallback>
      HAL_LPTIM_RepCounterWriteCallback(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
#endif
}
 8004a1a:	bf00      	nop
 8004a1c:	3708      	adds	r7, #8
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	bd80      	pop	{r7, pc}

08004a22 <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004a22:	b480      	push	{r7}
 8004a24:	b083      	sub	sp, #12
 8004a26:	af00      	add	r7, sp, #0
 8004a28:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 8004a2a:	bf00      	nop
 8004a2c:	370c      	adds	r7, #12
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a34:	4770      	bx	lr

08004a36 <HAL_LPTIM_AutoReloadMatchCallback>:
  * @brief  Autoreload match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004a36:	b480      	push	{r7}
 8004a38:	b083      	sub	sp, #12
 8004a3a:	af00      	add	r7, sp, #0
 8004a3c:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
   */
}
 8004a3e:	bf00      	nop
 8004a40:	370c      	adds	r7, #12
 8004a42:	46bd      	mov	sp, r7
 8004a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a48:	4770      	bx	lr

08004a4a <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004a4a:	b480      	push	{r7}
 8004a4c:	b083      	sub	sp, #12
 8004a4e:	af00      	add	r7, sp, #0
 8004a50:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 8004a52:	bf00      	nop
 8004a54:	370c      	adds	r7, #12
 8004a56:	46bd      	mov	sp, r7
 8004a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5c:	4770      	bx	lr

08004a5e <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004a5e:	b480      	push	{r7}
 8004a60:	b083      	sub	sp, #12
 8004a62:	af00      	add	r7, sp, #0
 8004a64:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 8004a66:	bf00      	nop
 8004a68:	370c      	adds	r7, #12
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a70:	4770      	bx	lr

08004a72 <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004a72:	b480      	push	{r7}
 8004a74:	b083      	sub	sp, #12
 8004a76:	af00      	add	r7, sp, #0
 8004a78:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 8004a7a:	bf00      	nop
 8004a7c:	370c      	adds	r7, #12
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a84:	4770      	bx	lr

08004a86 <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004a86:	b480      	push	{r7}
 8004a88:	b083      	sub	sp, #12
 8004a8a:	af00      	add	r7, sp, #0
 8004a8c:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 8004a8e:	bf00      	nop
 8004a90:	370c      	adds	r7, #12
 8004a92:	46bd      	mov	sp, r7
 8004a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a98:	4770      	bx	lr

08004a9a <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004a9a:	b480      	push	{r7}
 8004a9c:	b083      	sub	sp, #12
 8004a9e:	af00      	add	r7, sp, #0
 8004aa0:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 8004aa2:	bf00      	nop
 8004aa4:	370c      	adds	r7, #12
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aac:	4770      	bx	lr
	...

08004ab0 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b086      	sub	sp, #24
 8004ab4:	af02      	add	r7, sp, #8
 8004ab6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ab8:	2300      	movs	r3, #0
 8004aba:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8004abc:	f7fe f936 	bl	8002d2c <HAL_GetTick>
 8004ac0:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d102      	bne.n	8004ace <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 8004ac8:	2301      	movs	r3, #1
 8004aca:	73fb      	strb	r3, [r7, #15]
 8004acc:	e092      	b.n	8004bf4 <HAL_OSPI_Init+0x144>
#if   defined (OCTOSPI_DCR3_MAXTRAN)
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));
#endif

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	f040 808b 	bne.w	8004bf4 <HAL_OSPI_Init+0x144>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 8004ade:	6878      	ldr	r0, [r7, #4]
 8004ae0:	f7fd fe58 	bl	8002794 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8004ae4:	f241 3188 	movw	r1, #5000	@ 0x1388
 8004ae8:	6878      	ldr	r0, [r7, #4]
 8004aea:	f000 fad0 	bl	800508e <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	689a      	ldr	r2, [r3, #8]
 8004af4:	4b42      	ldr	r3, [pc, #264]	@ (8004c00 <HAL_OSPI_Init+0x150>)
 8004af6:	4013      	ands	r3, r2
 8004af8:	687a      	ldr	r2, [r7, #4]
 8004afa:	68d1      	ldr	r1, [r2, #12]
 8004afc:	687a      	ldr	r2, [r7, #4]
 8004afe:	6912      	ldr	r2, [r2, #16]
 8004b00:	3a01      	subs	r2, #1
 8004b02:	0412      	lsls	r2, r2, #16
 8004b04:	4311      	orrs	r1, r2
 8004b06:	687a      	ldr	r2, [r7, #4]
 8004b08:	6952      	ldr	r2, [r2, #20]
 8004b0a:	3a01      	subs	r2, #1
 8004b0c:	0212      	lsls	r2, r2, #8
 8004b0e:	4311      	orrs	r1, r2
 8004b10:	687a      	ldr	r2, [r7, #4]
 8004b12:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004b14:	4311      	orrs	r1, r2
 8004b16:	687a      	ldr	r2, [r7, #4]
 8004b18:	69d2      	ldr	r2, [r2, #28]
 8004b1a:	4311      	orrs	r1, r2
 8004b1c:	687a      	ldr	r2, [r7, #4]
 8004b1e:	6812      	ldr	r2, [r2, #0]
 8004b20:	430b      	orrs	r3, r1
 8004b22:	6093      	str	r3, [r2, #8]
      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
#else
      /* Configure chip select boundary */
      hospi->Instance->DCR3 = (hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	0412      	lsls	r2, r2, #16
 8004b2e:	611a      	str	r2, [r3, #16]
      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
#endif

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	685b      	ldr	r3, [r3, #4]
 8004b3e:	3b01      	subs	r3, #1
 8004b40:	021a      	lsls	r2, r3, #8
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	430a      	orrs	r2, r1
 8004b48:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b4e:	9300      	str	r3, [sp, #0]
 8004b50:	68bb      	ldr	r3, [r7, #8]
 8004b52:	2200      	movs	r2, #0
 8004b54:	2120      	movs	r1, #32
 8004b56:	6878      	ldr	r0, [r7, #4]
 8004b58:	f000 faa8 	bl	80050ac <OSPI_WaitFlagStateUntilTimeout>
 8004b5c:	4603      	mov	r3, r0
 8004b5e:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8004b60:	7bfb      	ldrb	r3, [r7, #15]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d146      	bne.n	8004bf4 <HAL_OSPI_Init+0x144>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	68db      	ldr	r3, [r3, #12]
 8004b6c:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6a1b      	ldr	r3, [r3, #32]
 8004b74:	1e5a      	subs	r2, r3, #1
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	430a      	orrs	r2, r1
 8004b7c:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	689a      	ldr	r2, [r3, #8]
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	430a      	orrs	r2, r1
 8004b92:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8004b9c:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ba8:	431a      	orrs	r2, r3
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	430a      	orrs	r2, r1
 8004bb0:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	681a      	ldr	r2, [r3, #0]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f042 0201 	orr.w	r2, r2, #1
 8004bc2:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	699b      	ldr	r3, [r3, #24]
 8004bc8:	2b02      	cmp	r3, #2
 8004bca:	d107      	bne.n	8004bdc <HAL_OSPI_Init+0x12c>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	689a      	ldr	r2, [r3, #8]
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f042 0202 	orr.w	r2, r2, #2
 8004bda:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	68db      	ldr	r3, [r3, #12]
 8004be0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004be4:	d103      	bne.n	8004bee <HAL_OSPI_Init+0x13e>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2201      	movs	r2, #1
 8004bea:	645a      	str	r2, [r3, #68]	@ 0x44
 8004bec:	e002      	b.n	8004bf4 <HAL_OSPI_Init+0x144>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2202      	movs	r2, #2
 8004bf2:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
  }

  /* Return function status */
  return status;
 8004bf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	3710      	adds	r7, #16
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bd80      	pop	{r7, pc}
 8004bfe:	bf00      	nop
 8004c00:	f8e0f8f4 	.word	0xf8e0f8f4

08004c04 <HAL_OSPI_DeInit>:
  * @brief  De-Initialize the OSPI peripheral.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_DeInit(OSPI_HandleTypeDef *hospi)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b084      	sub	sp, #16
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	73fb      	strb	r3, [r7, #15]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d102      	bne.n	8004c1c <HAL_OSPI_DeInit+0x18>
  {
    status = HAL_ERROR;
 8004c16:	2301      	movs	r3, #1
 8004c18:	73fb      	strb	r3, [r7, #15]
 8004c1a:	e015      	b.n	8004c48 <HAL_OSPI_DeInit+0x44>
    /* No error code can be set set as the handler is null */
  }
  else
  {
    /* Disable OctoSPI */
    __HAL_OSPI_DISABLE(hospi);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	681a      	ldr	r2, [r3, #0]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f022 0201 	bic.w	r2, r2, #1
 8004c2a:	601a      	str	r2, [r3, #0]

    /* Disable free running clock if needed : must be done after OSPI disable */
    CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	689a      	ldr	r2, [r3, #8]
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f022 0202 	bic.w	r2, r2, #2
 8004c3a:	609a      	str	r2, [r3, #8]

    /* DeInit the low level hardware */
    hospi->MspDeInitCallback(hospi);
#else
    /* De-initialize the low-level hardware */
    HAL_OSPI_MspDeInit(hospi);
 8004c3c:	6878      	ldr	r0, [r7, #4]
 8004c3e:	f7fd fde9 	bl	8002814 <HAL_OSPI_MspDeInit>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

    /* Reset the driver state */
    hospi->State = HAL_OSPI_STATE_RESET;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2200      	movs	r2, #0
 8004c46:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  return status;
 8004c48:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	3710      	adds	r7, #16
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bd80      	pop	{r7, pc}

08004c52 <HAL_OSPI_Command>:
  * @param  cmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Command(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd, uint32_t Timeout)
{
 8004c52:	b580      	push	{r7, lr}
 8004c54:	b08a      	sub	sp, #40	@ 0x28
 8004c56:	af02      	add	r7, sp, #8
 8004c58:	60f8      	str	r0, [r7, #12]
 8004c5a:	60b9      	str	r1, [r7, #8]
 8004c5c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 8004c5e:	f7fe f865 	bl	8002d2c <HAL_GetTick>
 8004c62:	61b8      	str	r0, [r7, #24]
    assert_param(IS_OSPI_ALT_BYTES_SIZE(cmd->AlternateBytesSize));
    assert_param(IS_OSPI_ALT_BYTES_DTR_MODE(cmd->AlternateBytesDtrMode));
  }

  assert_param(IS_OSPI_DATA_MODE(cmd->DataMode));
  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c68:	2b00      	cmp	r3, #0

  assert_param(IS_OSPI_DQS_MODE(cmd->DQSMode));
  assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode));

  /* Check the state of the driver */
  state = hospi->State;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c6e:	617b      	str	r3, [r7, #20]
  if (((state == HAL_OSPI_STATE_READY)         && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS)) ||
 8004c70:	697b      	ldr	r3, [r7, #20]
 8004c72:	2b02      	cmp	r3, #2
 8004c74:	d104      	bne.n	8004c80 <HAL_OSPI_Command+0x2e>
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	68db      	ldr	r3, [r3, #12]
 8004c7a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004c7e:	d10d      	bne.n	8004c9c <HAL_OSPI_Command+0x4a>
 8004c80:	697b      	ldr	r3, [r7, #20]
 8004c82:	2b14      	cmp	r3, #20
 8004c84:	d103      	bne.n	8004c8e <HAL_OSPI_Command+0x3c>
      ((state == HAL_OSPI_STATE_READ_CMD_CFG)  && (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG))     ||
 8004c86:	68bb      	ldr	r3, [r7, #8]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	2b02      	cmp	r3, #2
 8004c8c:	d006      	beq.n	8004c9c <HAL_OSPI_Command+0x4a>
 8004c8e:	697b      	ldr	r3, [r7, #20]
 8004c90:	2b24      	cmp	r3, #36	@ 0x24
 8004c92:	d153      	bne.n	8004d3c <HAL_OSPI_Command+0xea>
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)))
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	2b01      	cmp	r3, #1
 8004c9a:	d14f      	bne.n	8004d3c <HAL_OSPI_Command+0xea>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	9300      	str	r3, [sp, #0]
 8004ca0:	69bb      	ldr	r3, [r7, #24]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	2120      	movs	r1, #32
 8004ca6:	68f8      	ldr	r0, [r7, #12]
 8004ca8:	f000 fa00 	bl	80050ac <OSPI_WaitFlagStateUntilTimeout>
 8004cac:	4603      	mov	r3, r0
 8004cae:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 8004cb0:	7ffb      	ldrb	r3, [r7, #31]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d148      	bne.n	8004d48 <HAL_OSPI_Command+0xf6>
    {
      /* Initialize error code */
      hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	2200      	movs	r2, #0
 8004cba:	649a      	str	r2, [r3, #72]	@ 0x48

      /* Configure the registers */
      status = OSPI_ConfigCmd(hospi, cmd);
 8004cbc:	68b9      	ldr	r1, [r7, #8]
 8004cbe:	68f8      	ldr	r0, [r7, #12]
 8004cc0:	f000 fa2c 	bl	800511c <OSPI_ConfigCmd>
 8004cc4:	4603      	mov	r3, r0
 8004cc6:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 8004cc8:	7ffb      	ldrb	r3, [r7, #31]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d13c      	bne.n	8004d48 <HAL_OSPI_Command+0xf6>
      {
        if (cmd->DataMode == HAL_OSPI_DATA_NONE)
 8004cce:	68bb      	ldr	r3, [r7, #8]
 8004cd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d10e      	bne.n	8004cf4 <HAL_OSPI_Command+0xa2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until TC flag is set to go back in idle state */
          status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	9300      	str	r3, [sp, #0]
 8004cda:	69bb      	ldr	r3, [r7, #24]
 8004cdc:	2201      	movs	r2, #1
 8004cde:	2102      	movs	r1, #2
 8004ce0:	68f8      	ldr	r0, [r7, #12]
 8004ce2:	f000 f9e3 	bl	80050ac <OSPI_WaitFlagStateUntilTimeout>
 8004ce6:	4603      	mov	r3, r0
 8004ce8:	77fb      	strb	r3, [r7, #31]

          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	2202      	movs	r2, #2
 8004cf0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
 8004cf2:	e029      	b.n	8004d48 <HAL_OSPI_Command+0xf6>
        }
        else
        {
          /* Update the state */
          if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 8004cf4:	68bb      	ldr	r3, [r7, #8]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d103      	bne.n	8004d04 <HAL_OSPI_Command+0xb2>
          {
            hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	2204      	movs	r2, #4
 8004d00:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8004d02:	e021      	b.n	8004d48 <HAL_OSPI_Command+0xf6>
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	2b01      	cmp	r3, #1
 8004d0a:	d10b      	bne.n	8004d24 <HAL_OSPI_Command+0xd2>
          {
            if (hospi->State == HAL_OSPI_STATE_WRITE_CMD_CFG)
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d10:	2b24      	cmp	r3, #36	@ 0x24
 8004d12:	d103      	bne.n	8004d1c <HAL_OSPI_Command+0xca>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	2204      	movs	r2, #4
 8004d18:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8004d1a:	e015      	b.n	8004d48 <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_READ_CMD_CFG;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	2214      	movs	r2, #20
 8004d20:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8004d22:	e011      	b.n	8004d48 <HAL_OSPI_Command+0xf6>
            }
          }
          else
          {
            if (hospi->State == HAL_OSPI_STATE_READ_CMD_CFG)
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d28:	2b14      	cmp	r3, #20
 8004d2a:	d103      	bne.n	8004d34 <HAL_OSPI_Command+0xe2>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	2204      	movs	r2, #4
 8004d30:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8004d32:	e009      	b.n	8004d48 <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_WRITE_CMD_CFG;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	2224      	movs	r2, #36	@ 0x24
 8004d38:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8004d3a:	e005      	b.n	8004d48 <HAL_OSPI_Command+0xf6>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	2210      	movs	r2, #16
 8004d44:	649a      	str	r2, [r3, #72]	@ 0x48
 8004d46:	e000      	b.n	8004d4a <HAL_OSPI_Command+0xf8>
    if (status == HAL_OK)
 8004d48:	bf00      	nop
  }

  /* Return function status */
  return status;
 8004d4a:	7ffb      	ldrb	r3, [r7, #31]
}
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	3720      	adds	r7, #32
 8004d50:	46bd      	mov	sp, r7
 8004d52:	bd80      	pop	{r7, pc}

08004d54 <HAL_OSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Transmit(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b08a      	sub	sp, #40	@ 0x28
 8004d58:	af02      	add	r7, sp, #8
 8004d5a:	60f8      	str	r0, [r7, #12]
 8004d5c:	60b9      	str	r1, [r7, #8]
 8004d5e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8004d60:	f7fd ffe4 	bl	8002d2c <HAL_GetTick>
 8004d64:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	3350      	adds	r3, #80	@ 0x50
 8004d6c:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 8004d6e:	68bb      	ldr	r3, [r7, #8]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d105      	bne.n	8004d80 <HAL_OSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
 8004d74:	2301      	movs	r3, #1
 8004d76:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	2208      	movs	r2, #8
 8004d7c:	649a      	str	r2, [r3, #72]	@ 0x48
 8004d7e:	e057      	b.n	8004e30 <HAL_OSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d84:	2b04      	cmp	r3, #4
 8004d86:	d14e      	bne.n	8004e26 <HAL_OSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d8e:	1c5a      	adds	r2, r3, #1
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	63da      	str	r2, [r3, #60]	@ 0x3c
      hospi->XferSize  = hospi->XferCount;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	639a      	str	r2, [r3, #56]	@ 0x38
      hospi->pBuffPtr  = pData;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	68ba      	ldr	r2, [r7, #8]
 8004da0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	681a      	ldr	r2, [r3, #0]
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004db0:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_FT, SET, tickstart, Timeout);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	9300      	str	r3, [sp, #0]
 8004db6:	69bb      	ldr	r3, [r7, #24]
 8004db8:	2201      	movs	r2, #1
 8004dba:	2104      	movs	r1, #4
 8004dbc:	68f8      	ldr	r0, [r7, #12]
 8004dbe:	f000 f975 	bl	80050ac <OSPI_WaitFlagStateUntilTimeout>
 8004dc2:	4603      	mov	r3, r0
 8004dc4:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8004dc6:	7ffb      	ldrb	r3, [r7, #31]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d113      	bne.n	8004df4 <HAL_OSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dd0:	781a      	ldrb	r2, [r3, #0]
 8004dd2:	697b      	ldr	r3, [r7, #20]
 8004dd4:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dda:	1c5a      	adds	r2, r3, #1
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	635a      	str	r2, [r3, #52]	@ 0x34
        hospi->XferCount--;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004de4:	1e5a      	subs	r2, r3, #1
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
      while (hospi->XferCount > 0U);
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d1df      	bne.n	8004db2 <HAL_OSPI_Transmit+0x5e>
 8004df2:	e000      	b.n	8004df6 <HAL_OSPI_Transmit+0xa2>
          break;
 8004df4:	bf00      	nop

      if (status == HAL_OK)
 8004df6:	7ffb      	ldrb	r3, [r7, #31]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d119      	bne.n	8004e30 <HAL_OSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	9300      	str	r3, [sp, #0]
 8004e00:	69bb      	ldr	r3, [r7, #24]
 8004e02:	2201      	movs	r2, #1
 8004e04:	2102      	movs	r1, #2
 8004e06:	68f8      	ldr	r0, [r7, #12]
 8004e08:	f000 f950 	bl	80050ac <OSPI_WaitFlagStateUntilTimeout>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8004e10:	7ffb      	ldrb	r3, [r7, #31]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d10c      	bne.n	8004e30 <HAL_OSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	2202      	movs	r2, #2
 8004e1c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	2202      	movs	r2, #2
 8004e22:	645a      	str	r2, [r3, #68]	@ 0x44
 8004e24:	e004      	b.n	8004e30 <HAL_OSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 8004e26:	2301      	movs	r3, #1
 8004e28:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	2210      	movs	r2, #16
 8004e2e:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 8004e30:	7ffb      	ldrb	r3, [r7, #31]
}
 8004e32:	4618      	mov	r0, r3
 8004e34:	3720      	adds	r7, #32
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}

08004e3a <HAL_OSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Receive(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 8004e3a:	b580      	push	{r7, lr}
 8004e3c:	b08c      	sub	sp, #48	@ 0x30
 8004e3e:	af02      	add	r7, sp, #8
 8004e40:	60f8      	str	r0, [r7, #12]
 8004e42:	60b9      	str	r1, [r7, #8]
 8004e44:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8004e46:	f7fd ff71 	bl	8002d2c <HAL_GetTick>
 8004e4a:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	3350      	adds	r3, #80	@ 0x50
 8004e52:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hospi->Instance->AR;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e5a:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hospi->Instance->IR;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8004e64:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 8004e66:	68bb      	ldr	r3, [r7, #8]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d106      	bne.n	8004e7a <HAL_OSPI_Receive+0x40>
  {
    status = HAL_ERROR;
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	2208      	movs	r2, #8
 8004e76:	649a      	str	r2, [r3, #72]	@ 0x48
 8004e78:	e07c      	b.n	8004f74 <HAL_OSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e7e:	2b04      	cmp	r3, #4
 8004e80:	d172      	bne.n	8004f68 <HAL_OSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e88:	1c5a      	adds	r2, r3, #1
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	63da      	str	r2, [r3, #60]	@ 0x3c
      hospi->XferSize  = hospi->XferCount;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	639a      	str	r2, [r3, #56]	@ 0x38
      hospi->pBuffPtr  = pData;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	68ba      	ldr	r2, [r7, #8]
 8004e9a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004eae:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	68db      	ldr	r3, [r3, #12]
 8004eb4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004eb8:	d104      	bne.n	8004ec4 <HAL_OSPI_Receive+0x8a>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	69ba      	ldr	r2, [r7, #24]
 8004ec0:	649a      	str	r2, [r3, #72]	@ 0x48
 8004ec2:	e011      	b.n	8004ee8 <HAL_OSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004ecc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d004      	beq.n	8004ede <HAL_OSPI_Receive+0xa4>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	69ba      	ldr	r2, [r7, #24]
 8004eda:	649a      	str	r2, [r3, #72]	@ 0x48
 8004edc:	e004      	b.n	8004ee8 <HAL_OSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	697a      	ldr	r2, [r7, #20]
 8004ee4:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, (HAL_OSPI_FLAG_FT | HAL_OSPI_FLAG_TC), SET, tickstart, Timeout);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	9300      	str	r3, [sp, #0]
 8004eec:	6a3b      	ldr	r3, [r7, #32]
 8004eee:	2201      	movs	r2, #1
 8004ef0:	2106      	movs	r1, #6
 8004ef2:	68f8      	ldr	r0, [r7, #12]
 8004ef4:	f000 f8da 	bl	80050ac <OSPI_WaitFlagStateUntilTimeout>
 8004ef8:	4603      	mov	r3, r0
 8004efa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status != HAL_OK)
 8004efe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d114      	bne.n	8004f30 <HAL_OSPI_Receive+0xf6>
        {
          break;
        }

        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f0a:	69fa      	ldr	r2, [r7, #28]
 8004f0c:	7812      	ldrb	r2, [r2, #0]
 8004f0e:	b2d2      	uxtb	r2, r2
 8004f10:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f16:	1c5a      	adds	r2, r3, #1
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	635a      	str	r2, [r3, #52]	@ 0x34
        hospi->XferCount--;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f20:	1e5a      	subs	r2, r3, #1
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
      while (hospi->XferCount > 0U);
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d1dc      	bne.n	8004ee8 <HAL_OSPI_Receive+0xae>
 8004f2e:	e000      	b.n	8004f32 <HAL_OSPI_Receive+0xf8>
          break;
 8004f30:	bf00      	nop

      if (status == HAL_OK)
 8004f32:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d11c      	bne.n	8004f74 <HAL_OSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	9300      	str	r3, [sp, #0]
 8004f3e:	6a3b      	ldr	r3, [r7, #32]
 8004f40:	2201      	movs	r2, #1
 8004f42:	2102      	movs	r1, #2
 8004f44:	68f8      	ldr	r0, [r7, #12]
 8004f46:	f000 f8b1 	bl	80050ac <OSPI_WaitFlagStateUntilTimeout>
 8004f4a:	4603      	mov	r3, r0
 8004f4c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status == HAL_OK)
 8004f50:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d10d      	bne.n	8004f74 <HAL_OSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	2202      	movs	r2, #2
 8004f5e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	2202      	movs	r2, #2
 8004f64:	645a      	str	r2, [r3, #68]	@ 0x44
 8004f66:	e005      	b.n	8004f74 <HAL_OSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	2210      	movs	r2, #16
 8004f72:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 8004f74:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004f78:	4618      	mov	r0, r3
 8004f7a:	3728      	adds	r7, #40	@ 0x28
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	bd80      	pop	{r7, pc}

08004f80 <HAL_OSPI_AutoPolling>:
  * @note   This function is used only in Automatic Polling Mode
  * @note   This function should not be used when the memory is in octal mode (see Errata Sheet)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_AutoPolling(OSPI_HandleTypeDef *hospi, OSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b08a      	sub	sp, #40	@ 0x28
 8004f84:	af02      	add	r7, sp, #8
 8004f86:	60f8      	str	r0, [r7, #12]
 8004f88:	60b9      	str	r1, [r7, #8]
 8004f8a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8004f8c:	f7fd fece 	bl	8002d2c <HAL_GetTick>
 8004f90:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = hospi->Instance->AR;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f98:	617b      	str	r3, [r7, #20]
  uint32_t ir_reg = hospi->Instance->IR;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8004fa2:	613b      	str	r3, [r7, #16]
  assert_param(IS_OSPI_AUTOMATIC_STOP(cfg->AutomaticStop));
  assert_param(IS_OSPI_INTERVAL(cfg->Interval));
  assert_param(IS_OSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));

  /* Check the state */
  if ((hospi->State == HAL_OSPI_STATE_CMD_CFG) && (cfg->AutomaticStop == HAL_OSPI_AUTOMATIC_STOP_ENABLE))
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fa8:	2b04      	cmp	r3, #4
 8004faa:	d164      	bne.n	8005076 <HAL_OSPI_AutoPolling+0xf6>
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	68db      	ldr	r3, [r3, #12]
 8004fb0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004fb4:	d15f      	bne.n	8005076 <HAL_OSPI_AutoPolling+0xf6>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	9300      	str	r3, [sp, #0]
 8004fba:	69bb      	ldr	r3, [r7, #24]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	2120      	movs	r1, #32
 8004fc0:	68f8      	ldr	r0, [r7, #12]
 8004fc2:	f000 f873 	bl	80050ac <OSPI_WaitFlagStateUntilTimeout>
 8004fc6:	4603      	mov	r3, r0
 8004fc8:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 8004fca:	7ffb      	ldrb	r3, [r7, #31]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d158      	bne.n	8005082 <HAL_OSPI_AutoPolling+0x102>
    {
      /* Configure registers */
      WRITE_REG(hospi->Instance->PSMAR, cfg->Match);
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	68ba      	ldr	r2, [r7, #8]
 8004fd6:	6812      	ldr	r2, [r2, #0]
 8004fd8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      WRITE_REG(hospi->Instance->PSMKR, cfg->Mask);
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	68ba      	ldr	r2, [r7, #8]
 8004fe2:	6852      	ldr	r2, [r2, #4]
 8004fe4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      WRITE_REG(hospi->Instance->PIR,   cfg->Interval);
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	68ba      	ldr	r2, [r7, #8]
 8004fee:	6912      	ldr	r2, [r2, #16]
 8004ff0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      MODIFY_REG(hospi->Instance->CR, (OCTOSPI_CR_PMM | OCTOSPI_CR_APMS | OCTOSPI_CR_FMODE),
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f023 5243 	bic.w	r2, r3, #817889280	@ 0x30c00000
 8004ffe:	68bb      	ldr	r3, [r7, #8]
 8005000:	6899      	ldr	r1, [r3, #8]
 8005002:	68bb      	ldr	r3, [r7, #8]
 8005004:	68db      	ldr	r3, [r3, #12]
 8005006:	430b      	orrs	r3, r1
 8005008:	431a      	orrs	r2, r3
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8005012:	601a      	str	r2, [r3, #0]
                 (cfg->MatchMode | cfg->AutomaticStop | OSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	68db      	ldr	r3, [r3, #12]
 8005018:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800501c:	d104      	bne.n	8005028 <HAL_OSPI_AutoPolling+0xa8>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	697a      	ldr	r2, [r7, #20]
 8005024:	649a      	str	r2, [r3, #72]	@ 0x48
 8005026:	e011      	b.n	800504c <HAL_OSPI_AutoPolling+0xcc>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8005030:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005034:	2b00      	cmp	r3, #0
 8005036:	d004      	beq.n	8005042 <HAL_OSPI_AutoPolling+0xc2>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	697a      	ldr	r2, [r7, #20]
 800503e:	649a      	str	r2, [r3, #72]	@ 0x48
 8005040:	e004      	b.n	800504c <HAL_OSPI_AutoPolling+0xcc>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	693a      	ldr	r2, [r7, #16]
 8005048:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
        }
      }

      /* Wait till status match flag is set to go back in idle state */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_SM, SET, tickstart, Timeout);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	9300      	str	r3, [sp, #0]
 8005050:	69bb      	ldr	r3, [r7, #24]
 8005052:	2201      	movs	r2, #1
 8005054:	2108      	movs	r1, #8
 8005056:	68f8      	ldr	r0, [r7, #12]
 8005058:	f000 f828 	bl	80050ac <OSPI_WaitFlagStateUntilTimeout>
 800505c:	4603      	mov	r3, r0
 800505e:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 8005060:	7ffb      	ldrb	r3, [r7, #31]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d10d      	bne.n	8005082 <HAL_OSPI_AutoPolling+0x102>
      {
        /* Clear status match flag */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_SM);
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	2208      	movs	r2, #8
 800506c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	2202      	movs	r2, #2
 8005072:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8005074:	e005      	b.n	8005082 <HAL_OSPI_AutoPolling+0x102>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 8005076:	2301      	movs	r3, #1
 8005078:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	2210      	movs	r2, #16
 800507e:	649a      	str	r2, [r3, #72]	@ 0x48
 8005080:	e000      	b.n	8005084 <HAL_OSPI_AutoPolling+0x104>
    if (status == HAL_OK)
 8005082:	bf00      	nop
  }

  /* Return function status */
  return status;
 8005084:	7ffb      	ldrb	r3, [r7, #31]
}
 8005086:	4618      	mov	r0, r3
 8005088:	3720      	adds	r7, #32
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}

0800508e <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 800508e:	b480      	push	{r7}
 8005090:	b083      	sub	sp, #12
 8005092:	af00      	add	r7, sp, #0
 8005094:	6078      	str	r0, [r7, #4]
 8005096:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	683a      	ldr	r2, [r7, #0]
 800509c:	64da      	str	r2, [r3, #76]	@ 0x4c
  return HAL_OK;
 800509e:	2300      	movs	r3, #0
}
 80050a0:	4618      	mov	r0, r3
 80050a2:	370c      	adds	r7, #12
 80050a4:	46bd      	mov	sp, r7
 80050a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050aa:	4770      	bx	lr

080050ac <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b084      	sub	sp, #16
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	60f8      	str	r0, [r7, #12]
 80050b4:	60b9      	str	r1, [r7, #8]
 80050b6:	603b      	str	r3, [r7, #0]
 80050b8:	4613      	mov	r3, r2
 80050ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 80050bc:	e01a      	b.n	80050f4 <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050be:	69bb      	ldr	r3, [r7, #24]
 80050c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050c4:	d016      	beq.n	80050f4 <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050c6:	f7fd fe31 	bl	8002d2c <HAL_GetTick>
 80050ca:	4602      	mov	r2, r0
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	1ad3      	subs	r3, r2, r3
 80050d0:	69ba      	ldr	r2, [r7, #24]
 80050d2:	429a      	cmp	r2, r3
 80050d4:	d302      	bcc.n	80050dc <OSPI_WaitFlagStateUntilTimeout+0x30>
 80050d6:	69bb      	ldr	r3, [r7, #24]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d10b      	bne.n	80050f4 <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80050e2:	645a      	str	r2, [r3, #68]	@ 0x44
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050e8:	f043 0201 	orr.w	r2, r3, #1
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	649a      	str	r2, [r3, #72]	@ 0x48

        return HAL_ERROR;
 80050f0:	2301      	movs	r3, #1
 80050f2:	e00e      	b.n	8005112 <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	6a1a      	ldr	r2, [r3, #32]
 80050fa:	68bb      	ldr	r3, [r7, #8]
 80050fc:	4013      	ands	r3, r2
 80050fe:	2b00      	cmp	r3, #0
 8005100:	bf14      	ite	ne
 8005102:	2301      	movne	r3, #1
 8005104:	2300      	moveq	r3, #0
 8005106:	b2db      	uxtb	r3, r3
 8005108:	461a      	mov	r2, r3
 800510a:	79fb      	ldrb	r3, [r7, #7]
 800510c:	429a      	cmp	r2, r3
 800510e:	d1d6      	bne.n	80050be <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005110:	2300      	movs	r3, #0
}
 8005112:	4618      	mov	r0, r3
 8005114:	3710      	adds	r7, #16
 8005116:	46bd      	mov	sp, r7
 8005118:	bd80      	pop	{r7, pc}
	...

0800511c <OSPI_ConfigCmd>:
  * @param  hospi : OSPI handle
  * @param  cmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_ConfigCmd(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd)
{
 800511c:	b480      	push	{r7}
 800511e:	b089      	sub	sp, #36	@ 0x24
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
 8005124:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005126:	2300      	movs	r3, #0
 8005128:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, 0U);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	681a      	ldr	r2, [r3, #0]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005138:	601a      	str	r2, [r3, #0]

  /* Configure the flash ID */
  if (hospi->Init.DualQuad == HAL_OSPI_DUALQUAD_DISABLE)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	689b      	ldr	r3, [r3, #8]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d10a      	bne.n	8005158 <OSPI_ConfigCmd+0x3c>
  {
    MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FSEL, cmd->FlashId);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	685a      	ldr	r2, [r3, #4]
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	430a      	orrs	r2, r1
 8005156:	601a      	str	r2, [r3, #0]
  }

  if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	2b02      	cmp	r3, #2
 800515e:	d114      	bne.n	800518a <OSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hospi->Instance->WCCR);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8005168:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WTCR);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8005172:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WIR);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 800517c:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WABR);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 8005186:	60fb      	str	r3, [r7, #12]
 8005188:	e013      	b.n	80051b2 <OSPI_ConfigCmd+0x96>
  }
  else
  {
    ccr_reg = &(hospi->Instance->CCR);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8005192:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->TCR);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 800519c:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->IR);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 80051a6:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->ABR);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 80051b0:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = (cmd->DQSMode | cmd->SIOOMode);
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051ba:	431a      	orrs	r2, r3
 80051bc:	69bb      	ldr	r3, [r7, #24]
 80051be:	601a      	str	r2, [r3, #0]

  if (cmd->AlternateBytesMode != HAL_OSPI_ALTERNATE_BYTES_NONE)
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d012      	beq.n	80051ee <OSPI_ConfigCmd+0xd2>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = cmd->AlternateBytes;
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ABMODE | OCTOSPI_CCR_ABDTR | OCTOSPI_CCR_ABSIZE),
 80051d0:	69bb      	ldr	r3, [r7, #24]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051e0:	4319      	orrs	r1, r3
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051e6:	430b      	orrs	r3, r1
 80051e8:	431a      	orrs	r2, r3
 80051ea:	69bb      	ldr	r3, [r7, #24]
 80051ec:	601a      	str	r2, [r3, #0]
               (cmd->AlternateBytesMode | cmd->AlternateBytesDtrMode | cmd->AlternateBytesSize));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), OCTOSPI_TCR_DCYC, cmd->DummyCycles);
 80051ee:	697b      	ldr	r3, [r7, #20]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f023 021f 	bic.w	r2, r3, #31
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051fa:	431a      	orrs	r2, r3
 80051fc:	697b      	ldr	r3, [r7, #20]
 80051fe:	601a      	str	r2, [r3, #0]

  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005204:	2b00      	cmp	r3, #0
 8005206:	d009      	beq.n	800521c <OSPI_ConfigCmd+0x100>
  {
    if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d105      	bne.n	800521c <OSPI_ConfigCmd+0x100>
    {
      /* Configure the DLR register with the number of data */
      hospi->Instance->DLR = (cmd->NbData - 1U);
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	3a01      	subs	r2, #1
 800521a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (cmd->InstructionMode != HAL_OSPI_INSTRUCTION_NONE)
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	68db      	ldr	r3, [r3, #12]
 8005220:	2b00      	cmp	r3, #0
 8005222:	f000 8099 	beq.w	8005358 <OSPI_ConfigCmd+0x23c>
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	69db      	ldr	r3, [r3, #28]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d055      	beq.n	80052da <OSPI_ConfigCmd+0x1be>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005232:	2b00      	cmp	r3, #0
 8005234:	d01e      	beq.n	8005274 <OSPI_ConfigCmd+0x158>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 8005236:	69bb      	ldr	r3, [r7, #24]
 8005238:	681a      	ldr	r2, [r3, #0]
 800523a:	4b68      	ldr	r3, [pc, #416]	@ (80053dc <OSPI_ConfigCmd+0x2c0>)
 800523c:	4013      	ands	r3, r2
 800523e:	683a      	ldr	r2, [r7, #0]
 8005240:	68d1      	ldr	r1, [r2, #12]
 8005242:	683a      	ldr	r2, [r7, #0]
 8005244:	6952      	ldr	r2, [r2, #20]
 8005246:	4311      	orrs	r1, r2
 8005248:	683a      	ldr	r2, [r7, #0]
 800524a:	6912      	ldr	r2, [r2, #16]
 800524c:	4311      	orrs	r1, r2
 800524e:	683a      	ldr	r2, [r7, #0]
 8005250:	69d2      	ldr	r2, [r2, #28]
 8005252:	4311      	orrs	r1, r2
 8005254:	683a      	ldr	r2, [r7, #0]
 8005256:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005258:	4311      	orrs	r1, r2
 800525a:	683a      	ldr	r2, [r7, #0]
 800525c:	6a12      	ldr	r2, [r2, #32]
 800525e:	4311      	orrs	r1, r2
 8005260:	683a      	ldr	r2, [r7, #0]
 8005262:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005264:	4311      	orrs	r1, r2
 8005266:	683a      	ldr	r2, [r7, #0]
 8005268:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800526a:	430a      	orrs	r2, r1
 800526c:	431a      	orrs	r2, r3
 800526e:	69bb      	ldr	r3, [r7, #24]
 8005270:	601a      	str	r2, [r3, #0]
 8005272:	e028      	b.n	80052c6 <OSPI_ConfigCmd+0x1aa>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 8005274:	69bb      	ldr	r3, [r7, #24]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800527c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005280:	683a      	ldr	r2, [r7, #0]
 8005282:	68d1      	ldr	r1, [r2, #12]
 8005284:	683a      	ldr	r2, [r7, #0]
 8005286:	6952      	ldr	r2, [r2, #20]
 8005288:	4311      	orrs	r1, r2
 800528a:	683a      	ldr	r2, [r7, #0]
 800528c:	6912      	ldr	r2, [r2, #16]
 800528e:	4311      	orrs	r1, r2
 8005290:	683a      	ldr	r2, [r7, #0]
 8005292:	69d2      	ldr	r2, [r2, #28]
 8005294:	4311      	orrs	r1, r2
 8005296:	683a      	ldr	r2, [r7, #0]
 8005298:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800529a:	4311      	orrs	r1, r2
 800529c:	683a      	ldr	r2, [r7, #0]
 800529e:	6a12      	ldr	r2, [r2, #32]
 80052a0:	430a      	orrs	r2, r1
 80052a2:	431a      	orrs	r2, r3
 80052a4:	69bb      	ldr	r3, [r7, #24]
 80052a6:	601a      	str	r2, [r3, #0]
                                OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize |
                    cmd->AddressMode     | cmd->AddressDtrMode     | cmd->AddressSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052ac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80052b0:	d109      	bne.n	80052c6 <OSPI_ConfigCmd+0x1aa>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 80052b6:	2b08      	cmp	r3, #8
 80052b8:	d105      	bne.n	80052c6 <OSPI_ConfigCmd+0x1aa>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 80052ba:	69bb      	ldr	r3, [r7, #24]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80052c2:	69bb      	ldr	r3, [r7, #24]
 80052c4:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	689a      	ldr	r2, [r3, #8]
 80052ca:	693b      	ldr	r3, [r7, #16]
 80052cc:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hospi->Instance->AR = cmd->Address;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	683a      	ldr	r2, [r7, #0]
 80052d4:	6992      	ldr	r2, [r2, #24]
 80052d6:	649a      	str	r2, [r3, #72]	@ 0x48
 80052d8:	e078      	b.n	80053cc <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d017      	beq.n	8005312 <OSPI_ConfigCmd+0x1f6>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE |
 80052e2:	69bb      	ldr	r3, [r7, #24]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 80052ea:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80052ee:	683a      	ldr	r2, [r7, #0]
 80052f0:	68d1      	ldr	r1, [r2, #12]
 80052f2:	683a      	ldr	r2, [r7, #0]
 80052f4:	6952      	ldr	r2, [r2, #20]
 80052f6:	4311      	orrs	r1, r2
 80052f8:	683a      	ldr	r2, [r7, #0]
 80052fa:	6912      	ldr	r2, [r2, #16]
 80052fc:	4311      	orrs	r1, r2
 80052fe:	683a      	ldr	r2, [r7, #0]
 8005300:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005302:	4311      	orrs	r1, r2
 8005304:	683a      	ldr	r2, [r7, #0]
 8005306:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005308:	430a      	orrs	r2, r1
 800530a:	431a      	orrs	r2, r3
 800530c:	69bb      	ldr	r3, [r7, #24]
 800530e:	601a      	str	r2, [r3, #0]
 8005310:	e01d      	b.n	800534e <OSPI_ConfigCmd+0x232>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE),
 8005312:	69bb      	ldr	r3, [r7, #24]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	68d9      	ldr	r1, [r3, #12]
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	695b      	ldr	r3, [r3, #20]
 8005322:	4319      	orrs	r1, r3
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	691b      	ldr	r3, [r3, #16]
 8005328:	430b      	orrs	r3, r1
 800532a:	431a      	orrs	r2, r3
 800532c:	69bb      	ldr	r3, [r7, #24]
 800532e:	601a      	str	r2, [r3, #0]
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005334:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005338:	d109      	bne.n	800534e <OSPI_ConfigCmd+0x232>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 800533e:	2b08      	cmp	r3, #8
 8005340:	d105      	bne.n	800534e <OSPI_ConfigCmd+0x232>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 8005342:	69bb      	ldr	r3, [r7, #24]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800534a:	69bb      	ldr	r3, [r7, #24]
 800534c:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	689a      	ldr	r2, [r3, #8]
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	601a      	str	r2, [r3, #0]
 8005356:	e039      	b.n	80053cc <OSPI_ConfigCmd+0x2b0>

    }
  }
  else
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	69db      	ldr	r3, [r3, #28]
 800535c:	2b00      	cmp	r3, #0
 800535e:	d030      	beq.n	80053c2 <OSPI_ConfigCmd+0x2a6>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005364:	2b00      	cmp	r3, #0
 8005366:	d017      	beq.n	8005398 <OSPI_ConfigCmd+0x27c>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE |
 8005368:	69bb      	ldr	r3, [r7, #24]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8005370:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005374:	683a      	ldr	r2, [r7, #0]
 8005376:	69d1      	ldr	r1, [r2, #28]
 8005378:	683a      	ldr	r2, [r7, #0]
 800537a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800537c:	4311      	orrs	r1, r2
 800537e:	683a      	ldr	r2, [r7, #0]
 8005380:	6a12      	ldr	r2, [r2, #32]
 8005382:	4311      	orrs	r1, r2
 8005384:	683a      	ldr	r2, [r7, #0]
 8005386:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005388:	4311      	orrs	r1, r2
 800538a:	683a      	ldr	r2, [r7, #0]
 800538c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800538e:	430a      	orrs	r2, r1
 8005390:	431a      	orrs	r2, r3
 8005392:	69bb      	ldr	r3, [r7, #24]
 8005394:	601a      	str	r2, [r3, #0]
 8005396:	e00e      	b.n	80053b6 <OSPI_ConfigCmd+0x29a>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
 8005398:	69bb      	ldr	r3, [r7, #24]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	69d9      	ldr	r1, [r3, #28]
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053a8:	4319      	orrs	r1, r3
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	6a1b      	ldr	r3, [r3, #32]
 80053ae:	430b      	orrs	r3, r1
 80053b0:	431a      	orrs	r2, r3
 80053b2:	69bb      	ldr	r3, [r7, #24]
 80053b4:	601a      	str	r2, [r3, #0]
                   (cmd->AddressMode | cmd->AddressDtrMode | cmd->AddressSize));
      }

      /* Configure the AR register with the instruction value */
      hospi->Instance->AR = cmd->Address;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	683a      	ldr	r2, [r7, #0]
 80053bc:	6992      	ldr	r2, [r2, #24]
 80053be:	649a      	str	r2, [r3, #72]	@ 0x48
 80053c0:	e004      	b.n	80053cc <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
 80053c2:	2301      	movs	r3, #1
 80053c4:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2208      	movs	r2, #8
 80053ca:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 80053cc:	7ffb      	ldrb	r3, [r7, #31]
}
 80053ce:	4618      	mov	r0, r3
 80053d0:	3724      	adds	r7, #36	@ 0x24
 80053d2:	46bd      	mov	sp, r7
 80053d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d8:	4770      	bx	lr
 80053da:	bf00      	nop
 80053dc:	f0ffc0c0 	.word	0xf0ffc0c0

080053e0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80053e0:	b480      	push	{r7}
 80053e2:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80053e4:	4b0d      	ldr	r3, [pc, #52]	@ (800541c <HAL_PWREx_GetVoltageRange+0x3c>)
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80053ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053f0:	d102      	bne.n	80053f8 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80053f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80053f6:	e00b      	b.n	8005410 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80053f8:	4b08      	ldr	r3, [pc, #32]	@ (800541c <HAL_PWREx_GetVoltageRange+0x3c>)
 80053fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80053fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005402:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005406:	d102      	bne.n	800540e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8005408:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800540c:	e000      	b.n	8005410 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800540e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8005410:	4618      	mov	r0, r3
 8005412:	46bd      	mov	sp, r7
 8005414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005418:	4770      	bx	lr
 800541a:	bf00      	nop
 800541c:	40007000 	.word	0x40007000

08005420 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005420:	b480      	push	{r7}
 8005422:	b085      	sub	sp, #20
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d141      	bne.n	80054b2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800542e:	4b4b      	ldr	r3, [pc, #300]	@ (800555c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005436:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800543a:	d131      	bne.n	80054a0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800543c:	4b47      	ldr	r3, [pc, #284]	@ (800555c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800543e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005442:	4a46      	ldr	r2, [pc, #280]	@ (800555c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005444:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005448:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800544c:	4b43      	ldr	r3, [pc, #268]	@ (800555c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005454:	4a41      	ldr	r2, [pc, #260]	@ (800555c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005456:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800545a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800545c:	4b40      	ldr	r3, [pc, #256]	@ (8005560 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	2232      	movs	r2, #50	@ 0x32
 8005462:	fb02 f303 	mul.w	r3, r2, r3
 8005466:	4a3f      	ldr	r2, [pc, #252]	@ (8005564 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005468:	fba2 2303 	umull	r2, r3, r2, r3
 800546c:	0c9b      	lsrs	r3, r3, #18
 800546e:	3301      	adds	r3, #1
 8005470:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005472:	e002      	b.n	800547a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	3b01      	subs	r3, #1
 8005478:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800547a:	4b38      	ldr	r3, [pc, #224]	@ (800555c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800547c:	695b      	ldr	r3, [r3, #20]
 800547e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005482:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005486:	d102      	bne.n	800548e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	2b00      	cmp	r3, #0
 800548c:	d1f2      	bne.n	8005474 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800548e:	4b33      	ldr	r3, [pc, #204]	@ (800555c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005490:	695b      	ldr	r3, [r3, #20]
 8005492:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005496:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800549a:	d158      	bne.n	800554e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800549c:	2303      	movs	r3, #3
 800549e:	e057      	b.n	8005550 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80054a0:	4b2e      	ldr	r3, [pc, #184]	@ (800555c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80054a6:	4a2d      	ldr	r2, [pc, #180]	@ (800555c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80054ac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80054b0:	e04d      	b.n	800554e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054b8:	d141      	bne.n	800553e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80054ba:	4b28      	ldr	r3, [pc, #160]	@ (800555c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80054c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054c6:	d131      	bne.n	800552c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80054c8:	4b24      	ldr	r3, [pc, #144]	@ (800555c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80054ce:	4a23      	ldr	r2, [pc, #140]	@ (800555c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80054d4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80054d8:	4b20      	ldr	r3, [pc, #128]	@ (800555c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80054e0:	4a1e      	ldr	r2, [pc, #120]	@ (800555c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054e2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80054e6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80054e8:	4b1d      	ldr	r3, [pc, #116]	@ (8005560 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	2232      	movs	r2, #50	@ 0x32
 80054ee:	fb02 f303 	mul.w	r3, r2, r3
 80054f2:	4a1c      	ldr	r2, [pc, #112]	@ (8005564 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80054f4:	fba2 2303 	umull	r2, r3, r2, r3
 80054f8:	0c9b      	lsrs	r3, r3, #18
 80054fa:	3301      	adds	r3, #1
 80054fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80054fe:	e002      	b.n	8005506 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	3b01      	subs	r3, #1
 8005504:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005506:	4b15      	ldr	r3, [pc, #84]	@ (800555c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005508:	695b      	ldr	r3, [r3, #20]
 800550a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800550e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005512:	d102      	bne.n	800551a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d1f2      	bne.n	8005500 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800551a:	4b10      	ldr	r3, [pc, #64]	@ (800555c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800551c:	695b      	ldr	r3, [r3, #20]
 800551e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005522:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005526:	d112      	bne.n	800554e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005528:	2303      	movs	r3, #3
 800552a:	e011      	b.n	8005550 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800552c:	4b0b      	ldr	r3, [pc, #44]	@ (800555c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800552e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005532:	4a0a      	ldr	r2, [pc, #40]	@ (800555c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005534:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005538:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800553c:	e007      	b.n	800554e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800553e:	4b07      	ldr	r3, [pc, #28]	@ (800555c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005546:	4a05      	ldr	r2, [pc, #20]	@ (800555c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005548:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800554c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800554e:	2300      	movs	r3, #0
}
 8005550:	4618      	mov	r0, r3
 8005552:	3714      	adds	r7, #20
 8005554:	46bd      	mov	sp, r7
 8005556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555a:	4770      	bx	lr
 800555c:	40007000 	.word	0x40007000
 8005560:	20000024 	.word	0x20000024
 8005564:	431bde83 	.word	0x431bde83

08005568 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b088      	sub	sp, #32
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d102      	bne.n	800557c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005576:	2301      	movs	r3, #1
 8005578:	f000 bc08 	b.w	8005d8c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800557c:	4b96      	ldr	r3, [pc, #600]	@ (80057d8 <HAL_RCC_OscConfig+0x270>)
 800557e:	689b      	ldr	r3, [r3, #8]
 8005580:	f003 030c 	and.w	r3, r3, #12
 8005584:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005586:	4b94      	ldr	r3, [pc, #592]	@ (80057d8 <HAL_RCC_OscConfig+0x270>)
 8005588:	68db      	ldr	r3, [r3, #12]
 800558a:	f003 0303 	and.w	r3, r3, #3
 800558e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f003 0310 	and.w	r3, r3, #16
 8005598:	2b00      	cmp	r3, #0
 800559a:	f000 80e4 	beq.w	8005766 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800559e:	69bb      	ldr	r3, [r7, #24]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d007      	beq.n	80055b4 <HAL_RCC_OscConfig+0x4c>
 80055a4:	69bb      	ldr	r3, [r7, #24]
 80055a6:	2b0c      	cmp	r3, #12
 80055a8:	f040 808b 	bne.w	80056c2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80055ac:	697b      	ldr	r3, [r7, #20]
 80055ae:	2b01      	cmp	r3, #1
 80055b0:	f040 8087 	bne.w	80056c2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80055b4:	4b88      	ldr	r3, [pc, #544]	@ (80057d8 <HAL_RCC_OscConfig+0x270>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f003 0302 	and.w	r3, r3, #2
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d005      	beq.n	80055cc <HAL_RCC_OscConfig+0x64>
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	699b      	ldr	r3, [r3, #24]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d101      	bne.n	80055cc <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80055c8:	2301      	movs	r3, #1
 80055ca:	e3df      	b.n	8005d8c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6a1a      	ldr	r2, [r3, #32]
 80055d0:	4b81      	ldr	r3, [pc, #516]	@ (80057d8 <HAL_RCC_OscConfig+0x270>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f003 0308 	and.w	r3, r3, #8
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d004      	beq.n	80055e6 <HAL_RCC_OscConfig+0x7e>
 80055dc:	4b7e      	ldr	r3, [pc, #504]	@ (80057d8 <HAL_RCC_OscConfig+0x270>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80055e4:	e005      	b.n	80055f2 <HAL_RCC_OscConfig+0x8a>
 80055e6:	4b7c      	ldr	r3, [pc, #496]	@ (80057d8 <HAL_RCC_OscConfig+0x270>)
 80055e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80055ec:	091b      	lsrs	r3, r3, #4
 80055ee:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d223      	bcs.n	800563e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6a1b      	ldr	r3, [r3, #32]
 80055fa:	4618      	mov	r0, r3
 80055fc:	f000 fdcc 	bl	8006198 <RCC_SetFlashLatencyFromMSIRange>
 8005600:	4603      	mov	r3, r0
 8005602:	2b00      	cmp	r3, #0
 8005604:	d001      	beq.n	800560a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8005606:	2301      	movs	r3, #1
 8005608:	e3c0      	b.n	8005d8c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800560a:	4b73      	ldr	r3, [pc, #460]	@ (80057d8 <HAL_RCC_OscConfig+0x270>)
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4a72      	ldr	r2, [pc, #456]	@ (80057d8 <HAL_RCC_OscConfig+0x270>)
 8005610:	f043 0308 	orr.w	r3, r3, #8
 8005614:	6013      	str	r3, [r2, #0]
 8005616:	4b70      	ldr	r3, [pc, #448]	@ (80057d8 <HAL_RCC_OscConfig+0x270>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6a1b      	ldr	r3, [r3, #32]
 8005622:	496d      	ldr	r1, [pc, #436]	@ (80057d8 <HAL_RCC_OscConfig+0x270>)
 8005624:	4313      	orrs	r3, r2
 8005626:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005628:	4b6b      	ldr	r3, [pc, #428]	@ (80057d8 <HAL_RCC_OscConfig+0x270>)
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	69db      	ldr	r3, [r3, #28]
 8005634:	021b      	lsls	r3, r3, #8
 8005636:	4968      	ldr	r1, [pc, #416]	@ (80057d8 <HAL_RCC_OscConfig+0x270>)
 8005638:	4313      	orrs	r3, r2
 800563a:	604b      	str	r3, [r1, #4]
 800563c:	e025      	b.n	800568a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800563e:	4b66      	ldr	r3, [pc, #408]	@ (80057d8 <HAL_RCC_OscConfig+0x270>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	4a65      	ldr	r2, [pc, #404]	@ (80057d8 <HAL_RCC_OscConfig+0x270>)
 8005644:	f043 0308 	orr.w	r3, r3, #8
 8005648:	6013      	str	r3, [r2, #0]
 800564a:	4b63      	ldr	r3, [pc, #396]	@ (80057d8 <HAL_RCC_OscConfig+0x270>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6a1b      	ldr	r3, [r3, #32]
 8005656:	4960      	ldr	r1, [pc, #384]	@ (80057d8 <HAL_RCC_OscConfig+0x270>)
 8005658:	4313      	orrs	r3, r2
 800565a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800565c:	4b5e      	ldr	r3, [pc, #376]	@ (80057d8 <HAL_RCC_OscConfig+0x270>)
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	69db      	ldr	r3, [r3, #28]
 8005668:	021b      	lsls	r3, r3, #8
 800566a:	495b      	ldr	r1, [pc, #364]	@ (80057d8 <HAL_RCC_OscConfig+0x270>)
 800566c:	4313      	orrs	r3, r2
 800566e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005670:	69bb      	ldr	r3, [r7, #24]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d109      	bne.n	800568a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6a1b      	ldr	r3, [r3, #32]
 800567a:	4618      	mov	r0, r3
 800567c:	f000 fd8c 	bl	8006198 <RCC_SetFlashLatencyFromMSIRange>
 8005680:	4603      	mov	r3, r0
 8005682:	2b00      	cmp	r3, #0
 8005684:	d001      	beq.n	800568a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8005686:	2301      	movs	r3, #1
 8005688:	e380      	b.n	8005d8c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800568a:	f000 fcc1 	bl	8006010 <HAL_RCC_GetSysClockFreq>
 800568e:	4602      	mov	r2, r0
 8005690:	4b51      	ldr	r3, [pc, #324]	@ (80057d8 <HAL_RCC_OscConfig+0x270>)
 8005692:	689b      	ldr	r3, [r3, #8]
 8005694:	091b      	lsrs	r3, r3, #4
 8005696:	f003 030f 	and.w	r3, r3, #15
 800569a:	4950      	ldr	r1, [pc, #320]	@ (80057dc <HAL_RCC_OscConfig+0x274>)
 800569c:	5ccb      	ldrb	r3, [r1, r3]
 800569e:	f003 031f 	and.w	r3, r3, #31
 80056a2:	fa22 f303 	lsr.w	r3, r2, r3
 80056a6:	4a4e      	ldr	r2, [pc, #312]	@ (80057e0 <HAL_RCC_OscConfig+0x278>)
 80056a8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80056aa:	4b4e      	ldr	r3, [pc, #312]	@ (80057e4 <HAL_RCC_OscConfig+0x27c>)
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4618      	mov	r0, r3
 80056b0:	f7fd faec 	bl	8002c8c <HAL_InitTick>
 80056b4:	4603      	mov	r3, r0
 80056b6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80056b8:	7bfb      	ldrb	r3, [r7, #15]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d052      	beq.n	8005764 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80056be:	7bfb      	ldrb	r3, [r7, #15]
 80056c0:	e364      	b.n	8005d8c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	699b      	ldr	r3, [r3, #24]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d032      	beq.n	8005730 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80056ca:	4b43      	ldr	r3, [pc, #268]	@ (80057d8 <HAL_RCC_OscConfig+0x270>)
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4a42      	ldr	r2, [pc, #264]	@ (80057d8 <HAL_RCC_OscConfig+0x270>)
 80056d0:	f043 0301 	orr.w	r3, r3, #1
 80056d4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80056d6:	f7fd fb29 	bl	8002d2c <HAL_GetTick>
 80056da:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80056dc:	e008      	b.n	80056f0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80056de:	f7fd fb25 	bl	8002d2c <HAL_GetTick>
 80056e2:	4602      	mov	r2, r0
 80056e4:	693b      	ldr	r3, [r7, #16]
 80056e6:	1ad3      	subs	r3, r2, r3
 80056e8:	2b02      	cmp	r3, #2
 80056ea:	d901      	bls.n	80056f0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80056ec:	2303      	movs	r3, #3
 80056ee:	e34d      	b.n	8005d8c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80056f0:	4b39      	ldr	r3, [pc, #228]	@ (80057d8 <HAL_RCC_OscConfig+0x270>)
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f003 0302 	and.w	r3, r3, #2
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d0f0      	beq.n	80056de <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80056fc:	4b36      	ldr	r3, [pc, #216]	@ (80057d8 <HAL_RCC_OscConfig+0x270>)
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	4a35      	ldr	r2, [pc, #212]	@ (80057d8 <HAL_RCC_OscConfig+0x270>)
 8005702:	f043 0308 	orr.w	r3, r3, #8
 8005706:	6013      	str	r3, [r2, #0]
 8005708:	4b33      	ldr	r3, [pc, #204]	@ (80057d8 <HAL_RCC_OscConfig+0x270>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6a1b      	ldr	r3, [r3, #32]
 8005714:	4930      	ldr	r1, [pc, #192]	@ (80057d8 <HAL_RCC_OscConfig+0x270>)
 8005716:	4313      	orrs	r3, r2
 8005718:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800571a:	4b2f      	ldr	r3, [pc, #188]	@ (80057d8 <HAL_RCC_OscConfig+0x270>)
 800571c:	685b      	ldr	r3, [r3, #4]
 800571e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	69db      	ldr	r3, [r3, #28]
 8005726:	021b      	lsls	r3, r3, #8
 8005728:	492b      	ldr	r1, [pc, #172]	@ (80057d8 <HAL_RCC_OscConfig+0x270>)
 800572a:	4313      	orrs	r3, r2
 800572c:	604b      	str	r3, [r1, #4]
 800572e:	e01a      	b.n	8005766 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005730:	4b29      	ldr	r3, [pc, #164]	@ (80057d8 <HAL_RCC_OscConfig+0x270>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4a28      	ldr	r2, [pc, #160]	@ (80057d8 <HAL_RCC_OscConfig+0x270>)
 8005736:	f023 0301 	bic.w	r3, r3, #1
 800573a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800573c:	f7fd faf6 	bl	8002d2c <HAL_GetTick>
 8005740:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005742:	e008      	b.n	8005756 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005744:	f7fd faf2 	bl	8002d2c <HAL_GetTick>
 8005748:	4602      	mov	r2, r0
 800574a:	693b      	ldr	r3, [r7, #16]
 800574c:	1ad3      	subs	r3, r2, r3
 800574e:	2b02      	cmp	r3, #2
 8005750:	d901      	bls.n	8005756 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8005752:	2303      	movs	r3, #3
 8005754:	e31a      	b.n	8005d8c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005756:	4b20      	ldr	r3, [pc, #128]	@ (80057d8 <HAL_RCC_OscConfig+0x270>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f003 0302 	and.w	r3, r3, #2
 800575e:	2b00      	cmp	r3, #0
 8005760:	d1f0      	bne.n	8005744 <HAL_RCC_OscConfig+0x1dc>
 8005762:	e000      	b.n	8005766 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005764:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f003 0301 	and.w	r3, r3, #1
 800576e:	2b00      	cmp	r3, #0
 8005770:	d073      	beq.n	800585a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005772:	69bb      	ldr	r3, [r7, #24]
 8005774:	2b08      	cmp	r3, #8
 8005776:	d005      	beq.n	8005784 <HAL_RCC_OscConfig+0x21c>
 8005778:	69bb      	ldr	r3, [r7, #24]
 800577a:	2b0c      	cmp	r3, #12
 800577c:	d10e      	bne.n	800579c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800577e:	697b      	ldr	r3, [r7, #20]
 8005780:	2b03      	cmp	r3, #3
 8005782:	d10b      	bne.n	800579c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005784:	4b14      	ldr	r3, [pc, #80]	@ (80057d8 <HAL_RCC_OscConfig+0x270>)
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800578c:	2b00      	cmp	r3, #0
 800578e:	d063      	beq.n	8005858 <HAL_RCC_OscConfig+0x2f0>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	685b      	ldr	r3, [r3, #4]
 8005794:	2b00      	cmp	r3, #0
 8005796:	d15f      	bne.n	8005858 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005798:	2301      	movs	r3, #1
 800579a:	e2f7      	b.n	8005d8c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	685b      	ldr	r3, [r3, #4]
 80057a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057a4:	d106      	bne.n	80057b4 <HAL_RCC_OscConfig+0x24c>
 80057a6:	4b0c      	ldr	r3, [pc, #48]	@ (80057d8 <HAL_RCC_OscConfig+0x270>)
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4a0b      	ldr	r2, [pc, #44]	@ (80057d8 <HAL_RCC_OscConfig+0x270>)
 80057ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80057b0:	6013      	str	r3, [r2, #0]
 80057b2:	e025      	b.n	8005800 <HAL_RCC_OscConfig+0x298>
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80057bc:	d114      	bne.n	80057e8 <HAL_RCC_OscConfig+0x280>
 80057be:	4b06      	ldr	r3, [pc, #24]	@ (80057d8 <HAL_RCC_OscConfig+0x270>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	4a05      	ldr	r2, [pc, #20]	@ (80057d8 <HAL_RCC_OscConfig+0x270>)
 80057c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80057c8:	6013      	str	r3, [r2, #0]
 80057ca:	4b03      	ldr	r3, [pc, #12]	@ (80057d8 <HAL_RCC_OscConfig+0x270>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4a02      	ldr	r2, [pc, #8]	@ (80057d8 <HAL_RCC_OscConfig+0x270>)
 80057d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80057d4:	6013      	str	r3, [r2, #0]
 80057d6:	e013      	b.n	8005800 <HAL_RCC_OscConfig+0x298>
 80057d8:	40021000 	.word	0x40021000
 80057dc:	08025a30 	.word	0x08025a30
 80057e0:	20000024 	.word	0x20000024
 80057e4:	20000028 	.word	0x20000028
 80057e8:	4ba0      	ldr	r3, [pc, #640]	@ (8005a6c <HAL_RCC_OscConfig+0x504>)
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4a9f      	ldr	r2, [pc, #636]	@ (8005a6c <HAL_RCC_OscConfig+0x504>)
 80057ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80057f2:	6013      	str	r3, [r2, #0]
 80057f4:	4b9d      	ldr	r3, [pc, #628]	@ (8005a6c <HAL_RCC_OscConfig+0x504>)
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	4a9c      	ldr	r2, [pc, #624]	@ (8005a6c <HAL_RCC_OscConfig+0x504>)
 80057fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80057fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	685b      	ldr	r3, [r3, #4]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d013      	beq.n	8005830 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005808:	f7fd fa90 	bl	8002d2c <HAL_GetTick>
 800580c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800580e:	e008      	b.n	8005822 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005810:	f7fd fa8c 	bl	8002d2c <HAL_GetTick>
 8005814:	4602      	mov	r2, r0
 8005816:	693b      	ldr	r3, [r7, #16]
 8005818:	1ad3      	subs	r3, r2, r3
 800581a:	2b64      	cmp	r3, #100	@ 0x64
 800581c:	d901      	bls.n	8005822 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800581e:	2303      	movs	r3, #3
 8005820:	e2b4      	b.n	8005d8c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005822:	4b92      	ldr	r3, [pc, #584]	@ (8005a6c <HAL_RCC_OscConfig+0x504>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800582a:	2b00      	cmp	r3, #0
 800582c:	d0f0      	beq.n	8005810 <HAL_RCC_OscConfig+0x2a8>
 800582e:	e014      	b.n	800585a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005830:	f7fd fa7c 	bl	8002d2c <HAL_GetTick>
 8005834:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005836:	e008      	b.n	800584a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005838:	f7fd fa78 	bl	8002d2c <HAL_GetTick>
 800583c:	4602      	mov	r2, r0
 800583e:	693b      	ldr	r3, [r7, #16]
 8005840:	1ad3      	subs	r3, r2, r3
 8005842:	2b64      	cmp	r3, #100	@ 0x64
 8005844:	d901      	bls.n	800584a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005846:	2303      	movs	r3, #3
 8005848:	e2a0      	b.n	8005d8c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800584a:	4b88      	ldr	r3, [pc, #544]	@ (8005a6c <HAL_RCC_OscConfig+0x504>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005852:	2b00      	cmp	r3, #0
 8005854:	d1f0      	bne.n	8005838 <HAL_RCC_OscConfig+0x2d0>
 8005856:	e000      	b.n	800585a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005858:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f003 0302 	and.w	r3, r3, #2
 8005862:	2b00      	cmp	r3, #0
 8005864:	d060      	beq.n	8005928 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005866:	69bb      	ldr	r3, [r7, #24]
 8005868:	2b04      	cmp	r3, #4
 800586a:	d005      	beq.n	8005878 <HAL_RCC_OscConfig+0x310>
 800586c:	69bb      	ldr	r3, [r7, #24]
 800586e:	2b0c      	cmp	r3, #12
 8005870:	d119      	bne.n	80058a6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005872:	697b      	ldr	r3, [r7, #20]
 8005874:	2b02      	cmp	r3, #2
 8005876:	d116      	bne.n	80058a6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005878:	4b7c      	ldr	r3, [pc, #496]	@ (8005a6c <HAL_RCC_OscConfig+0x504>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005880:	2b00      	cmp	r3, #0
 8005882:	d005      	beq.n	8005890 <HAL_RCC_OscConfig+0x328>
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	68db      	ldr	r3, [r3, #12]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d101      	bne.n	8005890 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800588c:	2301      	movs	r3, #1
 800588e:	e27d      	b.n	8005d8c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005890:	4b76      	ldr	r3, [pc, #472]	@ (8005a6c <HAL_RCC_OscConfig+0x504>)
 8005892:	685b      	ldr	r3, [r3, #4]
 8005894:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	691b      	ldr	r3, [r3, #16]
 800589c:	061b      	lsls	r3, r3, #24
 800589e:	4973      	ldr	r1, [pc, #460]	@ (8005a6c <HAL_RCC_OscConfig+0x504>)
 80058a0:	4313      	orrs	r3, r2
 80058a2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80058a4:	e040      	b.n	8005928 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	68db      	ldr	r3, [r3, #12]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d023      	beq.n	80058f6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80058ae:	4b6f      	ldr	r3, [pc, #444]	@ (8005a6c <HAL_RCC_OscConfig+0x504>)
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	4a6e      	ldr	r2, [pc, #440]	@ (8005a6c <HAL_RCC_OscConfig+0x504>)
 80058b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80058b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058ba:	f7fd fa37 	bl	8002d2c <HAL_GetTick>
 80058be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80058c0:	e008      	b.n	80058d4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80058c2:	f7fd fa33 	bl	8002d2c <HAL_GetTick>
 80058c6:	4602      	mov	r2, r0
 80058c8:	693b      	ldr	r3, [r7, #16]
 80058ca:	1ad3      	subs	r3, r2, r3
 80058cc:	2b02      	cmp	r3, #2
 80058ce:	d901      	bls.n	80058d4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80058d0:	2303      	movs	r3, #3
 80058d2:	e25b      	b.n	8005d8c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80058d4:	4b65      	ldr	r3, [pc, #404]	@ (8005a6c <HAL_RCC_OscConfig+0x504>)
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d0f0      	beq.n	80058c2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058e0:	4b62      	ldr	r3, [pc, #392]	@ (8005a6c <HAL_RCC_OscConfig+0x504>)
 80058e2:	685b      	ldr	r3, [r3, #4]
 80058e4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	691b      	ldr	r3, [r3, #16]
 80058ec:	061b      	lsls	r3, r3, #24
 80058ee:	495f      	ldr	r1, [pc, #380]	@ (8005a6c <HAL_RCC_OscConfig+0x504>)
 80058f0:	4313      	orrs	r3, r2
 80058f2:	604b      	str	r3, [r1, #4]
 80058f4:	e018      	b.n	8005928 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80058f6:	4b5d      	ldr	r3, [pc, #372]	@ (8005a6c <HAL_RCC_OscConfig+0x504>)
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	4a5c      	ldr	r2, [pc, #368]	@ (8005a6c <HAL_RCC_OscConfig+0x504>)
 80058fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005900:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005902:	f7fd fa13 	bl	8002d2c <HAL_GetTick>
 8005906:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005908:	e008      	b.n	800591c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800590a:	f7fd fa0f 	bl	8002d2c <HAL_GetTick>
 800590e:	4602      	mov	r2, r0
 8005910:	693b      	ldr	r3, [r7, #16]
 8005912:	1ad3      	subs	r3, r2, r3
 8005914:	2b02      	cmp	r3, #2
 8005916:	d901      	bls.n	800591c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005918:	2303      	movs	r3, #3
 800591a:	e237      	b.n	8005d8c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800591c:	4b53      	ldr	r3, [pc, #332]	@ (8005a6c <HAL_RCC_OscConfig+0x504>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005924:	2b00      	cmp	r3, #0
 8005926:	d1f0      	bne.n	800590a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f003 0308 	and.w	r3, r3, #8
 8005930:	2b00      	cmp	r3, #0
 8005932:	d03c      	beq.n	80059ae <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	695b      	ldr	r3, [r3, #20]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d01c      	beq.n	8005976 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800593c:	4b4b      	ldr	r3, [pc, #300]	@ (8005a6c <HAL_RCC_OscConfig+0x504>)
 800593e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005942:	4a4a      	ldr	r2, [pc, #296]	@ (8005a6c <HAL_RCC_OscConfig+0x504>)
 8005944:	f043 0301 	orr.w	r3, r3, #1
 8005948:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800594c:	f7fd f9ee 	bl	8002d2c <HAL_GetTick>
 8005950:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005952:	e008      	b.n	8005966 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005954:	f7fd f9ea 	bl	8002d2c <HAL_GetTick>
 8005958:	4602      	mov	r2, r0
 800595a:	693b      	ldr	r3, [r7, #16]
 800595c:	1ad3      	subs	r3, r2, r3
 800595e:	2b02      	cmp	r3, #2
 8005960:	d901      	bls.n	8005966 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005962:	2303      	movs	r3, #3
 8005964:	e212      	b.n	8005d8c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005966:	4b41      	ldr	r3, [pc, #260]	@ (8005a6c <HAL_RCC_OscConfig+0x504>)
 8005968:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800596c:	f003 0302 	and.w	r3, r3, #2
 8005970:	2b00      	cmp	r3, #0
 8005972:	d0ef      	beq.n	8005954 <HAL_RCC_OscConfig+0x3ec>
 8005974:	e01b      	b.n	80059ae <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005976:	4b3d      	ldr	r3, [pc, #244]	@ (8005a6c <HAL_RCC_OscConfig+0x504>)
 8005978:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800597c:	4a3b      	ldr	r2, [pc, #236]	@ (8005a6c <HAL_RCC_OscConfig+0x504>)
 800597e:	f023 0301 	bic.w	r3, r3, #1
 8005982:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005986:	f7fd f9d1 	bl	8002d2c <HAL_GetTick>
 800598a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800598c:	e008      	b.n	80059a0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800598e:	f7fd f9cd 	bl	8002d2c <HAL_GetTick>
 8005992:	4602      	mov	r2, r0
 8005994:	693b      	ldr	r3, [r7, #16]
 8005996:	1ad3      	subs	r3, r2, r3
 8005998:	2b02      	cmp	r3, #2
 800599a:	d901      	bls.n	80059a0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800599c:	2303      	movs	r3, #3
 800599e:	e1f5      	b.n	8005d8c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80059a0:	4b32      	ldr	r3, [pc, #200]	@ (8005a6c <HAL_RCC_OscConfig+0x504>)
 80059a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059a6:	f003 0302 	and.w	r3, r3, #2
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d1ef      	bne.n	800598e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f003 0304 	and.w	r3, r3, #4
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	f000 80a6 	beq.w	8005b08 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80059bc:	2300      	movs	r3, #0
 80059be:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80059c0:	4b2a      	ldr	r3, [pc, #168]	@ (8005a6c <HAL_RCC_OscConfig+0x504>)
 80059c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d10d      	bne.n	80059e8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80059cc:	4b27      	ldr	r3, [pc, #156]	@ (8005a6c <HAL_RCC_OscConfig+0x504>)
 80059ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059d0:	4a26      	ldr	r2, [pc, #152]	@ (8005a6c <HAL_RCC_OscConfig+0x504>)
 80059d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80059d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80059d8:	4b24      	ldr	r3, [pc, #144]	@ (8005a6c <HAL_RCC_OscConfig+0x504>)
 80059da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80059e0:	60bb      	str	r3, [r7, #8]
 80059e2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80059e4:	2301      	movs	r3, #1
 80059e6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80059e8:	4b21      	ldr	r3, [pc, #132]	@ (8005a70 <HAL_RCC_OscConfig+0x508>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d118      	bne.n	8005a26 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80059f4:	4b1e      	ldr	r3, [pc, #120]	@ (8005a70 <HAL_RCC_OscConfig+0x508>)
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	4a1d      	ldr	r2, [pc, #116]	@ (8005a70 <HAL_RCC_OscConfig+0x508>)
 80059fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80059fe:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a00:	f7fd f994 	bl	8002d2c <HAL_GetTick>
 8005a04:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a06:	e008      	b.n	8005a1a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a08:	f7fd f990 	bl	8002d2c <HAL_GetTick>
 8005a0c:	4602      	mov	r2, r0
 8005a0e:	693b      	ldr	r3, [r7, #16]
 8005a10:	1ad3      	subs	r3, r2, r3
 8005a12:	2b02      	cmp	r3, #2
 8005a14:	d901      	bls.n	8005a1a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005a16:	2303      	movs	r3, #3
 8005a18:	e1b8      	b.n	8005d8c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a1a:	4b15      	ldr	r3, [pc, #84]	@ (8005a70 <HAL_RCC_OscConfig+0x508>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d0f0      	beq.n	8005a08 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	689b      	ldr	r3, [r3, #8]
 8005a2a:	2b01      	cmp	r3, #1
 8005a2c:	d108      	bne.n	8005a40 <HAL_RCC_OscConfig+0x4d8>
 8005a2e:	4b0f      	ldr	r3, [pc, #60]	@ (8005a6c <HAL_RCC_OscConfig+0x504>)
 8005a30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a34:	4a0d      	ldr	r2, [pc, #52]	@ (8005a6c <HAL_RCC_OscConfig+0x504>)
 8005a36:	f043 0301 	orr.w	r3, r3, #1
 8005a3a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005a3e:	e029      	b.n	8005a94 <HAL_RCC_OscConfig+0x52c>
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	689b      	ldr	r3, [r3, #8]
 8005a44:	2b05      	cmp	r3, #5
 8005a46:	d115      	bne.n	8005a74 <HAL_RCC_OscConfig+0x50c>
 8005a48:	4b08      	ldr	r3, [pc, #32]	@ (8005a6c <HAL_RCC_OscConfig+0x504>)
 8005a4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a4e:	4a07      	ldr	r2, [pc, #28]	@ (8005a6c <HAL_RCC_OscConfig+0x504>)
 8005a50:	f043 0304 	orr.w	r3, r3, #4
 8005a54:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005a58:	4b04      	ldr	r3, [pc, #16]	@ (8005a6c <HAL_RCC_OscConfig+0x504>)
 8005a5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a5e:	4a03      	ldr	r2, [pc, #12]	@ (8005a6c <HAL_RCC_OscConfig+0x504>)
 8005a60:	f043 0301 	orr.w	r3, r3, #1
 8005a64:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005a68:	e014      	b.n	8005a94 <HAL_RCC_OscConfig+0x52c>
 8005a6a:	bf00      	nop
 8005a6c:	40021000 	.word	0x40021000
 8005a70:	40007000 	.word	0x40007000
 8005a74:	4b9d      	ldr	r3, [pc, #628]	@ (8005cec <HAL_RCC_OscConfig+0x784>)
 8005a76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a7a:	4a9c      	ldr	r2, [pc, #624]	@ (8005cec <HAL_RCC_OscConfig+0x784>)
 8005a7c:	f023 0301 	bic.w	r3, r3, #1
 8005a80:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005a84:	4b99      	ldr	r3, [pc, #612]	@ (8005cec <HAL_RCC_OscConfig+0x784>)
 8005a86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a8a:	4a98      	ldr	r2, [pc, #608]	@ (8005cec <HAL_RCC_OscConfig+0x784>)
 8005a8c:	f023 0304 	bic.w	r3, r3, #4
 8005a90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	689b      	ldr	r3, [r3, #8]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d016      	beq.n	8005aca <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a9c:	f7fd f946 	bl	8002d2c <HAL_GetTick>
 8005aa0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005aa2:	e00a      	b.n	8005aba <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005aa4:	f7fd f942 	bl	8002d2c <HAL_GetTick>
 8005aa8:	4602      	mov	r2, r0
 8005aaa:	693b      	ldr	r3, [r7, #16]
 8005aac:	1ad3      	subs	r3, r2, r3
 8005aae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ab2:	4293      	cmp	r3, r2
 8005ab4:	d901      	bls.n	8005aba <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005ab6:	2303      	movs	r3, #3
 8005ab8:	e168      	b.n	8005d8c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005aba:	4b8c      	ldr	r3, [pc, #560]	@ (8005cec <HAL_RCC_OscConfig+0x784>)
 8005abc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ac0:	f003 0302 	and.w	r3, r3, #2
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d0ed      	beq.n	8005aa4 <HAL_RCC_OscConfig+0x53c>
 8005ac8:	e015      	b.n	8005af6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005aca:	f7fd f92f 	bl	8002d2c <HAL_GetTick>
 8005ace:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005ad0:	e00a      	b.n	8005ae8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ad2:	f7fd f92b 	bl	8002d2c <HAL_GetTick>
 8005ad6:	4602      	mov	r2, r0
 8005ad8:	693b      	ldr	r3, [r7, #16]
 8005ada:	1ad3      	subs	r3, r2, r3
 8005adc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d901      	bls.n	8005ae8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005ae4:	2303      	movs	r3, #3
 8005ae6:	e151      	b.n	8005d8c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005ae8:	4b80      	ldr	r3, [pc, #512]	@ (8005cec <HAL_RCC_OscConfig+0x784>)
 8005aea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005aee:	f003 0302 	and.w	r3, r3, #2
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d1ed      	bne.n	8005ad2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005af6:	7ffb      	ldrb	r3, [r7, #31]
 8005af8:	2b01      	cmp	r3, #1
 8005afa:	d105      	bne.n	8005b08 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005afc:	4b7b      	ldr	r3, [pc, #492]	@ (8005cec <HAL_RCC_OscConfig+0x784>)
 8005afe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b00:	4a7a      	ldr	r2, [pc, #488]	@ (8005cec <HAL_RCC_OscConfig+0x784>)
 8005b02:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005b06:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f003 0320 	and.w	r3, r3, #32
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d03c      	beq.n	8005b8e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d01c      	beq.n	8005b56 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005b1c:	4b73      	ldr	r3, [pc, #460]	@ (8005cec <HAL_RCC_OscConfig+0x784>)
 8005b1e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005b22:	4a72      	ldr	r2, [pc, #456]	@ (8005cec <HAL_RCC_OscConfig+0x784>)
 8005b24:	f043 0301 	orr.w	r3, r3, #1
 8005b28:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b2c:	f7fd f8fe 	bl	8002d2c <HAL_GetTick>
 8005b30:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005b32:	e008      	b.n	8005b46 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005b34:	f7fd f8fa 	bl	8002d2c <HAL_GetTick>
 8005b38:	4602      	mov	r2, r0
 8005b3a:	693b      	ldr	r3, [r7, #16]
 8005b3c:	1ad3      	subs	r3, r2, r3
 8005b3e:	2b02      	cmp	r3, #2
 8005b40:	d901      	bls.n	8005b46 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005b42:	2303      	movs	r3, #3
 8005b44:	e122      	b.n	8005d8c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005b46:	4b69      	ldr	r3, [pc, #420]	@ (8005cec <HAL_RCC_OscConfig+0x784>)
 8005b48:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005b4c:	f003 0302 	and.w	r3, r3, #2
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d0ef      	beq.n	8005b34 <HAL_RCC_OscConfig+0x5cc>
 8005b54:	e01b      	b.n	8005b8e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005b56:	4b65      	ldr	r3, [pc, #404]	@ (8005cec <HAL_RCC_OscConfig+0x784>)
 8005b58:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005b5c:	4a63      	ldr	r2, [pc, #396]	@ (8005cec <HAL_RCC_OscConfig+0x784>)
 8005b5e:	f023 0301 	bic.w	r3, r3, #1
 8005b62:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b66:	f7fd f8e1 	bl	8002d2c <HAL_GetTick>
 8005b6a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005b6c:	e008      	b.n	8005b80 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005b6e:	f7fd f8dd 	bl	8002d2c <HAL_GetTick>
 8005b72:	4602      	mov	r2, r0
 8005b74:	693b      	ldr	r3, [r7, #16]
 8005b76:	1ad3      	subs	r3, r2, r3
 8005b78:	2b02      	cmp	r3, #2
 8005b7a:	d901      	bls.n	8005b80 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005b7c:	2303      	movs	r3, #3
 8005b7e:	e105      	b.n	8005d8c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005b80:	4b5a      	ldr	r3, [pc, #360]	@ (8005cec <HAL_RCC_OscConfig+0x784>)
 8005b82:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005b86:	f003 0302 	and.w	r3, r3, #2
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d1ef      	bne.n	8005b6e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	f000 80f9 	beq.w	8005d8a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b9c:	2b02      	cmp	r3, #2
 8005b9e:	f040 80cf 	bne.w	8005d40 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005ba2:	4b52      	ldr	r3, [pc, #328]	@ (8005cec <HAL_RCC_OscConfig+0x784>)
 8005ba4:	68db      	ldr	r3, [r3, #12]
 8005ba6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ba8:	697b      	ldr	r3, [r7, #20]
 8005baa:	f003 0203 	and.w	r2, r3, #3
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bb2:	429a      	cmp	r2, r3
 8005bb4:	d12c      	bne.n	8005c10 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005bb6:	697b      	ldr	r3, [r7, #20]
 8005bb8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bc0:	3b01      	subs	r3, #1
 8005bc2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005bc4:	429a      	cmp	r2, r3
 8005bc6:	d123      	bne.n	8005c10 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005bc8:	697b      	ldr	r3, [r7, #20]
 8005bca:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005bd2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005bd4:	429a      	cmp	r2, r3
 8005bd6:	d11b      	bne.n	8005c10 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005bd8:	697b      	ldr	r3, [r7, #20]
 8005bda:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005be2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005be4:	429a      	cmp	r2, r3
 8005be6:	d113      	bne.n	8005c10 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005be8:	697b      	ldr	r3, [r7, #20]
 8005bea:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bf2:	085b      	lsrs	r3, r3, #1
 8005bf4:	3b01      	subs	r3, #1
 8005bf6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005bf8:	429a      	cmp	r2, r3
 8005bfa:	d109      	bne.n	8005c10 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005bfc:	697b      	ldr	r3, [r7, #20]
 8005bfe:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c06:	085b      	lsrs	r3, r3, #1
 8005c08:	3b01      	subs	r3, #1
 8005c0a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005c0c:	429a      	cmp	r2, r3
 8005c0e:	d071      	beq.n	8005cf4 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005c10:	69bb      	ldr	r3, [r7, #24]
 8005c12:	2b0c      	cmp	r3, #12
 8005c14:	d068      	beq.n	8005ce8 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005c16:	4b35      	ldr	r3, [pc, #212]	@ (8005cec <HAL_RCC_OscConfig+0x784>)
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d105      	bne.n	8005c2e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005c22:	4b32      	ldr	r3, [pc, #200]	@ (8005cec <HAL_RCC_OscConfig+0x784>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d001      	beq.n	8005c32 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8005c2e:	2301      	movs	r3, #1
 8005c30:	e0ac      	b.n	8005d8c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005c32:	4b2e      	ldr	r3, [pc, #184]	@ (8005cec <HAL_RCC_OscConfig+0x784>)
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	4a2d      	ldr	r2, [pc, #180]	@ (8005cec <HAL_RCC_OscConfig+0x784>)
 8005c38:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005c3c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005c3e:	f7fd f875 	bl	8002d2c <HAL_GetTick>
 8005c42:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c44:	e008      	b.n	8005c58 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c46:	f7fd f871 	bl	8002d2c <HAL_GetTick>
 8005c4a:	4602      	mov	r2, r0
 8005c4c:	693b      	ldr	r3, [r7, #16]
 8005c4e:	1ad3      	subs	r3, r2, r3
 8005c50:	2b02      	cmp	r3, #2
 8005c52:	d901      	bls.n	8005c58 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8005c54:	2303      	movs	r3, #3
 8005c56:	e099      	b.n	8005d8c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c58:	4b24      	ldr	r3, [pc, #144]	@ (8005cec <HAL_RCC_OscConfig+0x784>)
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d1f0      	bne.n	8005c46 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005c64:	4b21      	ldr	r3, [pc, #132]	@ (8005cec <HAL_RCC_OscConfig+0x784>)
 8005c66:	68da      	ldr	r2, [r3, #12]
 8005c68:	4b21      	ldr	r3, [pc, #132]	@ (8005cf0 <HAL_RCC_OscConfig+0x788>)
 8005c6a:	4013      	ands	r3, r2
 8005c6c:	687a      	ldr	r2, [r7, #4]
 8005c6e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8005c70:	687a      	ldr	r2, [r7, #4]
 8005c72:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005c74:	3a01      	subs	r2, #1
 8005c76:	0112      	lsls	r2, r2, #4
 8005c78:	4311      	orrs	r1, r2
 8005c7a:	687a      	ldr	r2, [r7, #4]
 8005c7c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005c7e:	0212      	lsls	r2, r2, #8
 8005c80:	4311      	orrs	r1, r2
 8005c82:	687a      	ldr	r2, [r7, #4]
 8005c84:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005c86:	0852      	lsrs	r2, r2, #1
 8005c88:	3a01      	subs	r2, #1
 8005c8a:	0552      	lsls	r2, r2, #21
 8005c8c:	4311      	orrs	r1, r2
 8005c8e:	687a      	ldr	r2, [r7, #4]
 8005c90:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005c92:	0852      	lsrs	r2, r2, #1
 8005c94:	3a01      	subs	r2, #1
 8005c96:	0652      	lsls	r2, r2, #25
 8005c98:	4311      	orrs	r1, r2
 8005c9a:	687a      	ldr	r2, [r7, #4]
 8005c9c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005c9e:	06d2      	lsls	r2, r2, #27
 8005ca0:	430a      	orrs	r2, r1
 8005ca2:	4912      	ldr	r1, [pc, #72]	@ (8005cec <HAL_RCC_OscConfig+0x784>)
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005ca8:	4b10      	ldr	r3, [pc, #64]	@ (8005cec <HAL_RCC_OscConfig+0x784>)
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4a0f      	ldr	r2, [pc, #60]	@ (8005cec <HAL_RCC_OscConfig+0x784>)
 8005cae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005cb2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005cb4:	4b0d      	ldr	r3, [pc, #52]	@ (8005cec <HAL_RCC_OscConfig+0x784>)
 8005cb6:	68db      	ldr	r3, [r3, #12]
 8005cb8:	4a0c      	ldr	r2, [pc, #48]	@ (8005cec <HAL_RCC_OscConfig+0x784>)
 8005cba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005cbe:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005cc0:	f7fd f834 	bl	8002d2c <HAL_GetTick>
 8005cc4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005cc6:	e008      	b.n	8005cda <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005cc8:	f7fd f830 	bl	8002d2c <HAL_GetTick>
 8005ccc:	4602      	mov	r2, r0
 8005cce:	693b      	ldr	r3, [r7, #16]
 8005cd0:	1ad3      	subs	r3, r2, r3
 8005cd2:	2b02      	cmp	r3, #2
 8005cd4:	d901      	bls.n	8005cda <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8005cd6:	2303      	movs	r3, #3
 8005cd8:	e058      	b.n	8005d8c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005cda:	4b04      	ldr	r3, [pc, #16]	@ (8005cec <HAL_RCC_OscConfig+0x784>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d0f0      	beq.n	8005cc8 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005ce6:	e050      	b.n	8005d8a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005ce8:	2301      	movs	r3, #1
 8005cea:	e04f      	b.n	8005d8c <HAL_RCC_OscConfig+0x824>
 8005cec:	40021000 	.word	0x40021000
 8005cf0:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005cf4:	4b27      	ldr	r3, [pc, #156]	@ (8005d94 <HAL_RCC_OscConfig+0x82c>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d144      	bne.n	8005d8a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005d00:	4b24      	ldr	r3, [pc, #144]	@ (8005d94 <HAL_RCC_OscConfig+0x82c>)
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	4a23      	ldr	r2, [pc, #140]	@ (8005d94 <HAL_RCC_OscConfig+0x82c>)
 8005d06:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005d0a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005d0c:	4b21      	ldr	r3, [pc, #132]	@ (8005d94 <HAL_RCC_OscConfig+0x82c>)
 8005d0e:	68db      	ldr	r3, [r3, #12]
 8005d10:	4a20      	ldr	r2, [pc, #128]	@ (8005d94 <HAL_RCC_OscConfig+0x82c>)
 8005d12:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005d16:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005d18:	f7fd f808 	bl	8002d2c <HAL_GetTick>
 8005d1c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005d1e:	e008      	b.n	8005d32 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d20:	f7fd f804 	bl	8002d2c <HAL_GetTick>
 8005d24:	4602      	mov	r2, r0
 8005d26:	693b      	ldr	r3, [r7, #16]
 8005d28:	1ad3      	subs	r3, r2, r3
 8005d2a:	2b02      	cmp	r3, #2
 8005d2c:	d901      	bls.n	8005d32 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8005d2e:	2303      	movs	r3, #3
 8005d30:	e02c      	b.n	8005d8c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005d32:	4b18      	ldr	r3, [pc, #96]	@ (8005d94 <HAL_RCC_OscConfig+0x82c>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d0f0      	beq.n	8005d20 <HAL_RCC_OscConfig+0x7b8>
 8005d3e:	e024      	b.n	8005d8a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005d40:	69bb      	ldr	r3, [r7, #24]
 8005d42:	2b0c      	cmp	r3, #12
 8005d44:	d01f      	beq.n	8005d86 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d46:	4b13      	ldr	r3, [pc, #76]	@ (8005d94 <HAL_RCC_OscConfig+0x82c>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	4a12      	ldr	r2, [pc, #72]	@ (8005d94 <HAL_RCC_OscConfig+0x82c>)
 8005d4c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005d50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d52:	f7fc ffeb 	bl	8002d2c <HAL_GetTick>
 8005d56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005d58:	e008      	b.n	8005d6c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d5a:	f7fc ffe7 	bl	8002d2c <HAL_GetTick>
 8005d5e:	4602      	mov	r2, r0
 8005d60:	693b      	ldr	r3, [r7, #16]
 8005d62:	1ad3      	subs	r3, r2, r3
 8005d64:	2b02      	cmp	r3, #2
 8005d66:	d901      	bls.n	8005d6c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8005d68:	2303      	movs	r3, #3
 8005d6a:	e00f      	b.n	8005d8c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005d6c:	4b09      	ldr	r3, [pc, #36]	@ (8005d94 <HAL_RCC_OscConfig+0x82c>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d1f0      	bne.n	8005d5a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005d78:	4b06      	ldr	r3, [pc, #24]	@ (8005d94 <HAL_RCC_OscConfig+0x82c>)
 8005d7a:	68da      	ldr	r2, [r3, #12]
 8005d7c:	4905      	ldr	r1, [pc, #20]	@ (8005d94 <HAL_RCC_OscConfig+0x82c>)
 8005d7e:	4b06      	ldr	r3, [pc, #24]	@ (8005d98 <HAL_RCC_OscConfig+0x830>)
 8005d80:	4013      	ands	r3, r2
 8005d82:	60cb      	str	r3, [r1, #12]
 8005d84:	e001      	b.n	8005d8a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005d86:	2301      	movs	r3, #1
 8005d88:	e000      	b.n	8005d8c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8005d8a:	2300      	movs	r3, #0
}
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	3720      	adds	r7, #32
 8005d90:	46bd      	mov	sp, r7
 8005d92:	bd80      	pop	{r7, pc}
 8005d94:	40021000 	.word	0x40021000
 8005d98:	feeefffc 	.word	0xfeeefffc

08005d9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b086      	sub	sp, #24
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
 8005da4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005da6:	2300      	movs	r3, #0
 8005da8:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d101      	bne.n	8005db4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005db0:	2301      	movs	r3, #1
 8005db2:	e11d      	b.n	8005ff0 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005db4:	4b90      	ldr	r3, [pc, #576]	@ (8005ff8 <HAL_RCC_ClockConfig+0x25c>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f003 030f 	and.w	r3, r3, #15
 8005dbc:	683a      	ldr	r2, [r7, #0]
 8005dbe:	429a      	cmp	r2, r3
 8005dc0:	d910      	bls.n	8005de4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005dc2:	4b8d      	ldr	r3, [pc, #564]	@ (8005ff8 <HAL_RCC_ClockConfig+0x25c>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f023 020f 	bic.w	r2, r3, #15
 8005dca:	498b      	ldr	r1, [pc, #556]	@ (8005ff8 <HAL_RCC_ClockConfig+0x25c>)
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	4313      	orrs	r3, r2
 8005dd0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005dd2:	4b89      	ldr	r3, [pc, #548]	@ (8005ff8 <HAL_RCC_ClockConfig+0x25c>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f003 030f 	and.w	r3, r3, #15
 8005dda:	683a      	ldr	r2, [r7, #0]
 8005ddc:	429a      	cmp	r2, r3
 8005dde:	d001      	beq.n	8005de4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005de0:	2301      	movs	r3, #1
 8005de2:	e105      	b.n	8005ff0 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f003 0302 	and.w	r3, r3, #2
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d010      	beq.n	8005e12 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	689a      	ldr	r2, [r3, #8]
 8005df4:	4b81      	ldr	r3, [pc, #516]	@ (8005ffc <HAL_RCC_ClockConfig+0x260>)
 8005df6:	689b      	ldr	r3, [r3, #8]
 8005df8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005dfc:	429a      	cmp	r2, r3
 8005dfe:	d908      	bls.n	8005e12 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e00:	4b7e      	ldr	r3, [pc, #504]	@ (8005ffc <HAL_RCC_ClockConfig+0x260>)
 8005e02:	689b      	ldr	r3, [r3, #8]
 8005e04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	689b      	ldr	r3, [r3, #8]
 8005e0c:	497b      	ldr	r1, [pc, #492]	@ (8005ffc <HAL_RCC_ClockConfig+0x260>)
 8005e0e:	4313      	orrs	r3, r2
 8005e10:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f003 0301 	and.w	r3, r3, #1
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d079      	beq.n	8005f12 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	685b      	ldr	r3, [r3, #4]
 8005e22:	2b03      	cmp	r3, #3
 8005e24:	d11e      	bne.n	8005e64 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005e26:	4b75      	ldr	r3, [pc, #468]	@ (8005ffc <HAL_RCC_ClockConfig+0x260>)
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d101      	bne.n	8005e36 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8005e32:	2301      	movs	r3, #1
 8005e34:	e0dc      	b.n	8005ff0 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8005e36:	f000 fa09 	bl	800624c <RCC_GetSysClockFreqFromPLLSource>
 8005e3a:	4603      	mov	r3, r0
 8005e3c:	4a70      	ldr	r2, [pc, #448]	@ (8006000 <HAL_RCC_ClockConfig+0x264>)
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d946      	bls.n	8005ed0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005e42:	4b6e      	ldr	r3, [pc, #440]	@ (8005ffc <HAL_RCC_ClockConfig+0x260>)
 8005e44:	689b      	ldr	r3, [r3, #8]
 8005e46:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d140      	bne.n	8005ed0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005e4e:	4b6b      	ldr	r3, [pc, #428]	@ (8005ffc <HAL_RCC_ClockConfig+0x260>)
 8005e50:	689b      	ldr	r3, [r3, #8]
 8005e52:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005e56:	4a69      	ldr	r2, [pc, #420]	@ (8005ffc <HAL_RCC_ClockConfig+0x260>)
 8005e58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e5c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005e5e:	2380      	movs	r3, #128	@ 0x80
 8005e60:	617b      	str	r3, [r7, #20]
 8005e62:	e035      	b.n	8005ed0 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	685b      	ldr	r3, [r3, #4]
 8005e68:	2b02      	cmp	r3, #2
 8005e6a:	d107      	bne.n	8005e7c <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005e6c:	4b63      	ldr	r3, [pc, #396]	@ (8005ffc <HAL_RCC_ClockConfig+0x260>)
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d115      	bne.n	8005ea4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005e78:	2301      	movs	r3, #1
 8005e7a:	e0b9      	b.n	8005ff0 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	685b      	ldr	r3, [r3, #4]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d107      	bne.n	8005e94 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005e84:	4b5d      	ldr	r3, [pc, #372]	@ (8005ffc <HAL_RCC_ClockConfig+0x260>)
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f003 0302 	and.w	r3, r3, #2
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d109      	bne.n	8005ea4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005e90:	2301      	movs	r3, #1
 8005e92:	e0ad      	b.n	8005ff0 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005e94:	4b59      	ldr	r3, [pc, #356]	@ (8005ffc <HAL_RCC_ClockConfig+0x260>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d101      	bne.n	8005ea4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005ea0:	2301      	movs	r3, #1
 8005ea2:	e0a5      	b.n	8005ff0 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8005ea4:	f000 f8b4 	bl	8006010 <HAL_RCC_GetSysClockFreq>
 8005ea8:	4603      	mov	r3, r0
 8005eaa:	4a55      	ldr	r2, [pc, #340]	@ (8006000 <HAL_RCC_ClockConfig+0x264>)
 8005eac:	4293      	cmp	r3, r2
 8005eae:	d90f      	bls.n	8005ed0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005eb0:	4b52      	ldr	r3, [pc, #328]	@ (8005ffc <HAL_RCC_ClockConfig+0x260>)
 8005eb2:	689b      	ldr	r3, [r3, #8]
 8005eb4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d109      	bne.n	8005ed0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005ebc:	4b4f      	ldr	r3, [pc, #316]	@ (8005ffc <HAL_RCC_ClockConfig+0x260>)
 8005ebe:	689b      	ldr	r3, [r3, #8]
 8005ec0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005ec4:	4a4d      	ldr	r2, [pc, #308]	@ (8005ffc <HAL_RCC_ClockConfig+0x260>)
 8005ec6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005eca:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005ecc:	2380      	movs	r3, #128	@ 0x80
 8005ece:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005ed0:	4b4a      	ldr	r3, [pc, #296]	@ (8005ffc <HAL_RCC_ClockConfig+0x260>)
 8005ed2:	689b      	ldr	r3, [r3, #8]
 8005ed4:	f023 0203 	bic.w	r2, r3, #3
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	685b      	ldr	r3, [r3, #4]
 8005edc:	4947      	ldr	r1, [pc, #284]	@ (8005ffc <HAL_RCC_ClockConfig+0x260>)
 8005ede:	4313      	orrs	r3, r2
 8005ee0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ee2:	f7fc ff23 	bl	8002d2c <HAL_GetTick>
 8005ee6:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ee8:	e00a      	b.n	8005f00 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005eea:	f7fc ff1f 	bl	8002d2c <HAL_GetTick>
 8005eee:	4602      	mov	r2, r0
 8005ef0:	693b      	ldr	r3, [r7, #16]
 8005ef2:	1ad3      	subs	r3, r2, r3
 8005ef4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d901      	bls.n	8005f00 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8005efc:	2303      	movs	r3, #3
 8005efe:	e077      	b.n	8005ff0 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f00:	4b3e      	ldr	r3, [pc, #248]	@ (8005ffc <HAL_RCC_ClockConfig+0x260>)
 8005f02:	689b      	ldr	r3, [r3, #8]
 8005f04:	f003 020c 	and.w	r2, r3, #12
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	685b      	ldr	r3, [r3, #4]
 8005f0c:	009b      	lsls	r3, r3, #2
 8005f0e:	429a      	cmp	r2, r3
 8005f10:	d1eb      	bne.n	8005eea <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8005f12:	697b      	ldr	r3, [r7, #20]
 8005f14:	2b80      	cmp	r3, #128	@ 0x80
 8005f16:	d105      	bne.n	8005f24 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005f18:	4b38      	ldr	r3, [pc, #224]	@ (8005ffc <HAL_RCC_ClockConfig+0x260>)
 8005f1a:	689b      	ldr	r3, [r3, #8]
 8005f1c:	4a37      	ldr	r2, [pc, #220]	@ (8005ffc <HAL_RCC_ClockConfig+0x260>)
 8005f1e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005f22:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f003 0302 	and.w	r3, r3, #2
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d010      	beq.n	8005f52 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	689a      	ldr	r2, [r3, #8]
 8005f34:	4b31      	ldr	r3, [pc, #196]	@ (8005ffc <HAL_RCC_ClockConfig+0x260>)
 8005f36:	689b      	ldr	r3, [r3, #8]
 8005f38:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005f3c:	429a      	cmp	r2, r3
 8005f3e:	d208      	bcs.n	8005f52 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f40:	4b2e      	ldr	r3, [pc, #184]	@ (8005ffc <HAL_RCC_ClockConfig+0x260>)
 8005f42:	689b      	ldr	r3, [r3, #8]
 8005f44:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	689b      	ldr	r3, [r3, #8]
 8005f4c:	492b      	ldr	r1, [pc, #172]	@ (8005ffc <HAL_RCC_ClockConfig+0x260>)
 8005f4e:	4313      	orrs	r3, r2
 8005f50:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005f52:	4b29      	ldr	r3, [pc, #164]	@ (8005ff8 <HAL_RCC_ClockConfig+0x25c>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f003 030f 	and.w	r3, r3, #15
 8005f5a:	683a      	ldr	r2, [r7, #0]
 8005f5c:	429a      	cmp	r2, r3
 8005f5e:	d210      	bcs.n	8005f82 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f60:	4b25      	ldr	r3, [pc, #148]	@ (8005ff8 <HAL_RCC_ClockConfig+0x25c>)
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f023 020f 	bic.w	r2, r3, #15
 8005f68:	4923      	ldr	r1, [pc, #140]	@ (8005ff8 <HAL_RCC_ClockConfig+0x25c>)
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	4313      	orrs	r3, r2
 8005f6e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f70:	4b21      	ldr	r3, [pc, #132]	@ (8005ff8 <HAL_RCC_ClockConfig+0x25c>)
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f003 030f 	and.w	r3, r3, #15
 8005f78:	683a      	ldr	r2, [r7, #0]
 8005f7a:	429a      	cmp	r2, r3
 8005f7c:	d001      	beq.n	8005f82 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8005f7e:	2301      	movs	r3, #1
 8005f80:	e036      	b.n	8005ff0 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f003 0304 	and.w	r3, r3, #4
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d008      	beq.n	8005fa0 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005f8e:	4b1b      	ldr	r3, [pc, #108]	@ (8005ffc <HAL_RCC_ClockConfig+0x260>)
 8005f90:	689b      	ldr	r3, [r3, #8]
 8005f92:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	68db      	ldr	r3, [r3, #12]
 8005f9a:	4918      	ldr	r1, [pc, #96]	@ (8005ffc <HAL_RCC_ClockConfig+0x260>)
 8005f9c:	4313      	orrs	r3, r2
 8005f9e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f003 0308 	and.w	r3, r3, #8
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d009      	beq.n	8005fc0 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005fac:	4b13      	ldr	r3, [pc, #76]	@ (8005ffc <HAL_RCC_ClockConfig+0x260>)
 8005fae:	689b      	ldr	r3, [r3, #8]
 8005fb0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	691b      	ldr	r3, [r3, #16]
 8005fb8:	00db      	lsls	r3, r3, #3
 8005fba:	4910      	ldr	r1, [pc, #64]	@ (8005ffc <HAL_RCC_ClockConfig+0x260>)
 8005fbc:	4313      	orrs	r3, r2
 8005fbe:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005fc0:	f000 f826 	bl	8006010 <HAL_RCC_GetSysClockFreq>
 8005fc4:	4602      	mov	r2, r0
 8005fc6:	4b0d      	ldr	r3, [pc, #52]	@ (8005ffc <HAL_RCC_ClockConfig+0x260>)
 8005fc8:	689b      	ldr	r3, [r3, #8]
 8005fca:	091b      	lsrs	r3, r3, #4
 8005fcc:	f003 030f 	and.w	r3, r3, #15
 8005fd0:	490c      	ldr	r1, [pc, #48]	@ (8006004 <HAL_RCC_ClockConfig+0x268>)
 8005fd2:	5ccb      	ldrb	r3, [r1, r3]
 8005fd4:	f003 031f 	and.w	r3, r3, #31
 8005fd8:	fa22 f303 	lsr.w	r3, r2, r3
 8005fdc:	4a0a      	ldr	r2, [pc, #40]	@ (8006008 <HAL_RCC_ClockConfig+0x26c>)
 8005fde:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005fe0:	4b0a      	ldr	r3, [pc, #40]	@ (800600c <HAL_RCC_ClockConfig+0x270>)
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	f7fc fe51 	bl	8002c8c <HAL_InitTick>
 8005fea:	4603      	mov	r3, r0
 8005fec:	73fb      	strb	r3, [r7, #15]

  return status;
 8005fee:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	3718      	adds	r7, #24
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	bd80      	pop	{r7, pc}
 8005ff8:	40022000 	.word	0x40022000
 8005ffc:	40021000 	.word	0x40021000
 8006000:	04c4b400 	.word	0x04c4b400
 8006004:	08025a30 	.word	0x08025a30
 8006008:	20000024 	.word	0x20000024
 800600c:	20000028 	.word	0x20000028

08006010 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006010:	b480      	push	{r7}
 8006012:	b089      	sub	sp, #36	@ 0x24
 8006014:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006016:	2300      	movs	r3, #0
 8006018:	61fb      	str	r3, [r7, #28]
 800601a:	2300      	movs	r3, #0
 800601c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800601e:	4b3e      	ldr	r3, [pc, #248]	@ (8006118 <HAL_RCC_GetSysClockFreq+0x108>)
 8006020:	689b      	ldr	r3, [r3, #8]
 8006022:	f003 030c 	and.w	r3, r3, #12
 8006026:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006028:	4b3b      	ldr	r3, [pc, #236]	@ (8006118 <HAL_RCC_GetSysClockFreq+0x108>)
 800602a:	68db      	ldr	r3, [r3, #12]
 800602c:	f003 0303 	and.w	r3, r3, #3
 8006030:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006032:	693b      	ldr	r3, [r7, #16]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d005      	beq.n	8006044 <HAL_RCC_GetSysClockFreq+0x34>
 8006038:	693b      	ldr	r3, [r7, #16]
 800603a:	2b0c      	cmp	r3, #12
 800603c:	d121      	bne.n	8006082 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	2b01      	cmp	r3, #1
 8006042:	d11e      	bne.n	8006082 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006044:	4b34      	ldr	r3, [pc, #208]	@ (8006118 <HAL_RCC_GetSysClockFreq+0x108>)
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f003 0308 	and.w	r3, r3, #8
 800604c:	2b00      	cmp	r3, #0
 800604e:	d107      	bne.n	8006060 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006050:	4b31      	ldr	r3, [pc, #196]	@ (8006118 <HAL_RCC_GetSysClockFreq+0x108>)
 8006052:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006056:	0a1b      	lsrs	r3, r3, #8
 8006058:	f003 030f 	and.w	r3, r3, #15
 800605c:	61fb      	str	r3, [r7, #28]
 800605e:	e005      	b.n	800606c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006060:	4b2d      	ldr	r3, [pc, #180]	@ (8006118 <HAL_RCC_GetSysClockFreq+0x108>)
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	091b      	lsrs	r3, r3, #4
 8006066:	f003 030f 	and.w	r3, r3, #15
 800606a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800606c:	4a2b      	ldr	r2, [pc, #172]	@ (800611c <HAL_RCC_GetSysClockFreq+0x10c>)
 800606e:	69fb      	ldr	r3, [r7, #28]
 8006070:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006074:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006076:	693b      	ldr	r3, [r7, #16]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d10d      	bne.n	8006098 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800607c:	69fb      	ldr	r3, [r7, #28]
 800607e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006080:	e00a      	b.n	8006098 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8006082:	693b      	ldr	r3, [r7, #16]
 8006084:	2b04      	cmp	r3, #4
 8006086:	d102      	bne.n	800608e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006088:	4b25      	ldr	r3, [pc, #148]	@ (8006120 <HAL_RCC_GetSysClockFreq+0x110>)
 800608a:	61bb      	str	r3, [r7, #24]
 800608c:	e004      	b.n	8006098 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800608e:	693b      	ldr	r3, [r7, #16]
 8006090:	2b08      	cmp	r3, #8
 8006092:	d101      	bne.n	8006098 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006094:	4b23      	ldr	r3, [pc, #140]	@ (8006124 <HAL_RCC_GetSysClockFreq+0x114>)
 8006096:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006098:	693b      	ldr	r3, [r7, #16]
 800609a:	2b0c      	cmp	r3, #12
 800609c:	d134      	bne.n	8006108 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800609e:	4b1e      	ldr	r3, [pc, #120]	@ (8006118 <HAL_RCC_GetSysClockFreq+0x108>)
 80060a0:	68db      	ldr	r3, [r3, #12]
 80060a2:	f003 0303 	and.w	r3, r3, #3
 80060a6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80060a8:	68bb      	ldr	r3, [r7, #8]
 80060aa:	2b02      	cmp	r3, #2
 80060ac:	d003      	beq.n	80060b6 <HAL_RCC_GetSysClockFreq+0xa6>
 80060ae:	68bb      	ldr	r3, [r7, #8]
 80060b0:	2b03      	cmp	r3, #3
 80060b2:	d003      	beq.n	80060bc <HAL_RCC_GetSysClockFreq+0xac>
 80060b4:	e005      	b.n	80060c2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80060b6:	4b1a      	ldr	r3, [pc, #104]	@ (8006120 <HAL_RCC_GetSysClockFreq+0x110>)
 80060b8:	617b      	str	r3, [r7, #20]
      break;
 80060ba:	e005      	b.n	80060c8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80060bc:	4b19      	ldr	r3, [pc, #100]	@ (8006124 <HAL_RCC_GetSysClockFreq+0x114>)
 80060be:	617b      	str	r3, [r7, #20]
      break;
 80060c0:	e002      	b.n	80060c8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80060c2:	69fb      	ldr	r3, [r7, #28]
 80060c4:	617b      	str	r3, [r7, #20]
      break;
 80060c6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80060c8:	4b13      	ldr	r3, [pc, #76]	@ (8006118 <HAL_RCC_GetSysClockFreq+0x108>)
 80060ca:	68db      	ldr	r3, [r3, #12]
 80060cc:	091b      	lsrs	r3, r3, #4
 80060ce:	f003 030f 	and.w	r3, r3, #15
 80060d2:	3301      	adds	r3, #1
 80060d4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80060d6:	4b10      	ldr	r3, [pc, #64]	@ (8006118 <HAL_RCC_GetSysClockFreq+0x108>)
 80060d8:	68db      	ldr	r3, [r3, #12]
 80060da:	0a1b      	lsrs	r3, r3, #8
 80060dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80060e0:	697a      	ldr	r2, [r7, #20]
 80060e2:	fb03 f202 	mul.w	r2, r3, r2
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80060ec:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80060ee:	4b0a      	ldr	r3, [pc, #40]	@ (8006118 <HAL_RCC_GetSysClockFreq+0x108>)
 80060f0:	68db      	ldr	r3, [r3, #12]
 80060f2:	0e5b      	lsrs	r3, r3, #25
 80060f4:	f003 0303 	and.w	r3, r3, #3
 80060f8:	3301      	adds	r3, #1
 80060fa:	005b      	lsls	r3, r3, #1
 80060fc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80060fe:	697a      	ldr	r2, [r7, #20]
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	fbb2 f3f3 	udiv	r3, r2, r3
 8006106:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006108:	69bb      	ldr	r3, [r7, #24]
}
 800610a:	4618      	mov	r0, r3
 800610c:	3724      	adds	r7, #36	@ 0x24
 800610e:	46bd      	mov	sp, r7
 8006110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006114:	4770      	bx	lr
 8006116:	bf00      	nop
 8006118:	40021000 	.word	0x40021000
 800611c:	08025a48 	.word	0x08025a48
 8006120:	00f42400 	.word	0x00f42400
 8006124:	007a1200 	.word	0x007a1200

08006128 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006128:	b480      	push	{r7}
 800612a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800612c:	4b03      	ldr	r3, [pc, #12]	@ (800613c <HAL_RCC_GetHCLKFreq+0x14>)
 800612e:	681b      	ldr	r3, [r3, #0]
}
 8006130:	4618      	mov	r0, r3
 8006132:	46bd      	mov	sp, r7
 8006134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006138:	4770      	bx	lr
 800613a:	bf00      	nop
 800613c:	20000024 	.word	0x20000024

08006140 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006140:	b580      	push	{r7, lr}
 8006142:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006144:	f7ff fff0 	bl	8006128 <HAL_RCC_GetHCLKFreq>
 8006148:	4602      	mov	r2, r0
 800614a:	4b06      	ldr	r3, [pc, #24]	@ (8006164 <HAL_RCC_GetPCLK1Freq+0x24>)
 800614c:	689b      	ldr	r3, [r3, #8]
 800614e:	0a1b      	lsrs	r3, r3, #8
 8006150:	f003 0307 	and.w	r3, r3, #7
 8006154:	4904      	ldr	r1, [pc, #16]	@ (8006168 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006156:	5ccb      	ldrb	r3, [r1, r3]
 8006158:	f003 031f 	and.w	r3, r3, #31
 800615c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006160:	4618      	mov	r0, r3
 8006162:	bd80      	pop	{r7, pc}
 8006164:	40021000 	.word	0x40021000
 8006168:	08025a40 	.word	0x08025a40

0800616c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800616c:	b580      	push	{r7, lr}
 800616e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006170:	f7ff ffda 	bl	8006128 <HAL_RCC_GetHCLKFreq>
 8006174:	4602      	mov	r2, r0
 8006176:	4b06      	ldr	r3, [pc, #24]	@ (8006190 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006178:	689b      	ldr	r3, [r3, #8]
 800617a:	0adb      	lsrs	r3, r3, #11
 800617c:	f003 0307 	and.w	r3, r3, #7
 8006180:	4904      	ldr	r1, [pc, #16]	@ (8006194 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006182:	5ccb      	ldrb	r3, [r1, r3]
 8006184:	f003 031f 	and.w	r3, r3, #31
 8006188:	fa22 f303 	lsr.w	r3, r2, r3
}
 800618c:	4618      	mov	r0, r3
 800618e:	bd80      	pop	{r7, pc}
 8006190:	40021000 	.word	0x40021000
 8006194:	08025a40 	.word	0x08025a40

08006198 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b086      	sub	sp, #24
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80061a0:	2300      	movs	r3, #0
 80061a2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80061a4:	4b27      	ldr	r3, [pc, #156]	@ (8006244 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80061a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d003      	beq.n	80061b8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80061b0:	f7ff f916 	bl	80053e0 <HAL_PWREx_GetVoltageRange>
 80061b4:	6178      	str	r0, [r7, #20]
 80061b6:	e014      	b.n	80061e2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80061b8:	4b22      	ldr	r3, [pc, #136]	@ (8006244 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80061ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061bc:	4a21      	ldr	r2, [pc, #132]	@ (8006244 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80061be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80061c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80061c4:	4b1f      	ldr	r3, [pc, #124]	@ (8006244 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80061c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061cc:	60fb      	str	r3, [r7, #12]
 80061ce:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80061d0:	f7ff f906 	bl	80053e0 <HAL_PWREx_GetVoltageRange>
 80061d4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80061d6:	4b1b      	ldr	r3, [pc, #108]	@ (8006244 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80061d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061da:	4a1a      	ldr	r2, [pc, #104]	@ (8006244 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80061dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80061e0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80061e2:	697b      	ldr	r3, [r7, #20]
 80061e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80061e8:	d10b      	bne.n	8006202 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2b80      	cmp	r3, #128	@ 0x80
 80061ee:	d913      	bls.n	8006218 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2ba0      	cmp	r3, #160	@ 0xa0
 80061f4:	d902      	bls.n	80061fc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80061f6:	2302      	movs	r3, #2
 80061f8:	613b      	str	r3, [r7, #16]
 80061fa:	e00d      	b.n	8006218 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80061fc:	2301      	movs	r3, #1
 80061fe:	613b      	str	r3, [r7, #16]
 8006200:	e00a      	b.n	8006218 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2b7f      	cmp	r3, #127	@ 0x7f
 8006206:	d902      	bls.n	800620e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8006208:	2302      	movs	r3, #2
 800620a:	613b      	str	r3, [r7, #16]
 800620c:	e004      	b.n	8006218 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2b70      	cmp	r3, #112	@ 0x70
 8006212:	d101      	bne.n	8006218 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006214:	2301      	movs	r3, #1
 8006216:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006218:	4b0b      	ldr	r3, [pc, #44]	@ (8006248 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f023 020f 	bic.w	r2, r3, #15
 8006220:	4909      	ldr	r1, [pc, #36]	@ (8006248 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8006222:	693b      	ldr	r3, [r7, #16]
 8006224:	4313      	orrs	r3, r2
 8006226:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006228:	4b07      	ldr	r3, [pc, #28]	@ (8006248 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f003 030f 	and.w	r3, r3, #15
 8006230:	693a      	ldr	r2, [r7, #16]
 8006232:	429a      	cmp	r2, r3
 8006234:	d001      	beq.n	800623a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8006236:	2301      	movs	r3, #1
 8006238:	e000      	b.n	800623c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800623a:	2300      	movs	r3, #0
}
 800623c:	4618      	mov	r0, r3
 800623e:	3718      	adds	r7, #24
 8006240:	46bd      	mov	sp, r7
 8006242:	bd80      	pop	{r7, pc}
 8006244:	40021000 	.word	0x40021000
 8006248:	40022000 	.word	0x40022000

0800624c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800624c:	b480      	push	{r7}
 800624e:	b087      	sub	sp, #28
 8006250:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006252:	4b2d      	ldr	r3, [pc, #180]	@ (8006308 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006254:	68db      	ldr	r3, [r3, #12]
 8006256:	f003 0303 	and.w	r3, r3, #3
 800625a:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	2b03      	cmp	r3, #3
 8006260:	d00b      	beq.n	800627a <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	2b03      	cmp	r3, #3
 8006266:	d825      	bhi.n	80062b4 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	2b01      	cmp	r3, #1
 800626c:	d008      	beq.n	8006280 <RCC_GetSysClockFreqFromPLLSource+0x34>
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	2b02      	cmp	r3, #2
 8006272:	d11f      	bne.n	80062b4 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8006274:	4b25      	ldr	r3, [pc, #148]	@ (800630c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8006276:	613b      	str	r3, [r7, #16]
    break;
 8006278:	e01f      	b.n	80062ba <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800627a:	4b25      	ldr	r3, [pc, #148]	@ (8006310 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 800627c:	613b      	str	r3, [r7, #16]
    break;
 800627e:	e01c      	b.n	80062ba <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006280:	4b21      	ldr	r3, [pc, #132]	@ (8006308 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f003 0308 	and.w	r3, r3, #8
 8006288:	2b00      	cmp	r3, #0
 800628a:	d107      	bne.n	800629c <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800628c:	4b1e      	ldr	r3, [pc, #120]	@ (8006308 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800628e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006292:	0a1b      	lsrs	r3, r3, #8
 8006294:	f003 030f 	and.w	r3, r3, #15
 8006298:	617b      	str	r3, [r7, #20]
 800629a:	e005      	b.n	80062a8 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800629c:	4b1a      	ldr	r3, [pc, #104]	@ (8006308 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	091b      	lsrs	r3, r3, #4
 80062a2:	f003 030f 	and.w	r3, r3, #15
 80062a6:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 80062a8:	4a1a      	ldr	r2, [pc, #104]	@ (8006314 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062b0:	613b      	str	r3, [r7, #16]
    break;
 80062b2:	e002      	b.n	80062ba <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80062b4:	2300      	movs	r3, #0
 80062b6:	613b      	str	r3, [r7, #16]
    break;
 80062b8:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80062ba:	4b13      	ldr	r3, [pc, #76]	@ (8006308 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80062bc:	68db      	ldr	r3, [r3, #12]
 80062be:	091b      	lsrs	r3, r3, #4
 80062c0:	f003 030f 	and.w	r3, r3, #15
 80062c4:	3301      	adds	r3, #1
 80062c6:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80062c8:	4b0f      	ldr	r3, [pc, #60]	@ (8006308 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80062ca:	68db      	ldr	r3, [r3, #12]
 80062cc:	0a1b      	lsrs	r3, r3, #8
 80062ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80062d2:	693a      	ldr	r2, [r7, #16]
 80062d4:	fb03 f202 	mul.w	r2, r3, r2
 80062d8:	68bb      	ldr	r3, [r7, #8]
 80062da:	fbb2 f3f3 	udiv	r3, r2, r3
 80062de:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80062e0:	4b09      	ldr	r3, [pc, #36]	@ (8006308 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80062e2:	68db      	ldr	r3, [r3, #12]
 80062e4:	0e5b      	lsrs	r3, r3, #25
 80062e6:	f003 0303 	and.w	r3, r3, #3
 80062ea:	3301      	adds	r3, #1
 80062ec:	005b      	lsls	r3, r3, #1
 80062ee:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80062f0:	693a      	ldr	r2, [r7, #16]
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80062f8:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80062fa:	683b      	ldr	r3, [r7, #0]
}
 80062fc:	4618      	mov	r0, r3
 80062fe:	371c      	adds	r7, #28
 8006300:	46bd      	mov	sp, r7
 8006302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006306:	4770      	bx	lr
 8006308:	40021000 	.word	0x40021000
 800630c:	00f42400 	.word	0x00f42400
 8006310:	007a1200 	.word	0x007a1200
 8006314:	08025a48 	.word	0x08025a48

08006318 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006318:	b580      	push	{r7, lr}
 800631a:	b086      	sub	sp, #24
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006320:	2300      	movs	r3, #0
 8006322:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006324:	2300      	movs	r3, #0
 8006326:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006330:	2b00      	cmp	r3, #0
 8006332:	d040      	beq.n	80063b6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006338:	2b80      	cmp	r3, #128	@ 0x80
 800633a:	d02a      	beq.n	8006392 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800633c:	2b80      	cmp	r3, #128	@ 0x80
 800633e:	d825      	bhi.n	800638c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006340:	2b60      	cmp	r3, #96	@ 0x60
 8006342:	d026      	beq.n	8006392 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006344:	2b60      	cmp	r3, #96	@ 0x60
 8006346:	d821      	bhi.n	800638c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006348:	2b40      	cmp	r3, #64	@ 0x40
 800634a:	d006      	beq.n	800635a <HAL_RCCEx_PeriphCLKConfig+0x42>
 800634c:	2b40      	cmp	r3, #64	@ 0x40
 800634e:	d81d      	bhi.n	800638c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006350:	2b00      	cmp	r3, #0
 8006352:	d009      	beq.n	8006368 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8006354:	2b20      	cmp	r3, #32
 8006356:	d010      	beq.n	800637a <HAL_RCCEx_PeriphCLKConfig+0x62>
 8006358:	e018      	b.n	800638c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800635a:	4b89      	ldr	r3, [pc, #548]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800635c:	68db      	ldr	r3, [r3, #12]
 800635e:	4a88      	ldr	r2, [pc, #544]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006360:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006364:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006366:	e015      	b.n	8006394 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	3304      	adds	r3, #4
 800636c:	2100      	movs	r1, #0
 800636e:	4618      	mov	r0, r3
 8006370:	f000 fb02 	bl	8006978 <RCCEx_PLLSAI1_Config>
 8006374:	4603      	mov	r3, r0
 8006376:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006378:	e00c      	b.n	8006394 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	3320      	adds	r3, #32
 800637e:	2100      	movs	r1, #0
 8006380:	4618      	mov	r0, r3
 8006382:	f000 fbed 	bl	8006b60 <RCCEx_PLLSAI2_Config>
 8006386:	4603      	mov	r3, r0
 8006388:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800638a:	e003      	b.n	8006394 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800638c:	2301      	movs	r3, #1
 800638e:	74fb      	strb	r3, [r7, #19]
      break;
 8006390:	e000      	b.n	8006394 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8006392:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006394:	7cfb      	ldrb	r3, [r7, #19]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d10b      	bne.n	80063b2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800639a:	4b79      	ldr	r3, [pc, #484]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800639c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80063a0:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80063a8:	4975      	ldr	r1, [pc, #468]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80063aa:	4313      	orrs	r3, r2
 80063ac:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80063b0:	e001      	b.n	80063b6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063b2:	7cfb      	ldrb	r3, [r7, #19]
 80063b4:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d047      	beq.n	8006452 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80063ca:	d030      	beq.n	800642e <HAL_RCCEx_PeriphCLKConfig+0x116>
 80063cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80063d0:	d82a      	bhi.n	8006428 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80063d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80063d6:	d02a      	beq.n	800642e <HAL_RCCEx_PeriphCLKConfig+0x116>
 80063d8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80063dc:	d824      	bhi.n	8006428 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80063de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80063e2:	d008      	beq.n	80063f6 <HAL_RCCEx_PeriphCLKConfig+0xde>
 80063e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80063e8:	d81e      	bhi.n	8006428 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d00a      	beq.n	8006404 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80063ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063f2:	d010      	beq.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80063f4:	e018      	b.n	8006428 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80063f6:	4b62      	ldr	r3, [pc, #392]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80063f8:	68db      	ldr	r3, [r3, #12]
 80063fa:	4a61      	ldr	r2, [pc, #388]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80063fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006400:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006402:	e015      	b.n	8006430 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	3304      	adds	r3, #4
 8006408:	2100      	movs	r1, #0
 800640a:	4618      	mov	r0, r3
 800640c:	f000 fab4 	bl	8006978 <RCCEx_PLLSAI1_Config>
 8006410:	4603      	mov	r3, r0
 8006412:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006414:	e00c      	b.n	8006430 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	3320      	adds	r3, #32
 800641a:	2100      	movs	r1, #0
 800641c:	4618      	mov	r0, r3
 800641e:	f000 fb9f 	bl	8006b60 <RCCEx_PLLSAI2_Config>
 8006422:	4603      	mov	r3, r0
 8006424:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006426:	e003      	b.n	8006430 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006428:	2301      	movs	r3, #1
 800642a:	74fb      	strb	r3, [r7, #19]
      break;
 800642c:	e000      	b.n	8006430 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800642e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006430:	7cfb      	ldrb	r3, [r7, #19]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d10b      	bne.n	800644e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006436:	4b52      	ldr	r3, [pc, #328]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006438:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800643c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006444:	494e      	ldr	r1, [pc, #312]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006446:	4313      	orrs	r3, r2
 8006448:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 800644c:	e001      	b.n	8006452 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800644e:	7cfb      	ldrb	r3, [r7, #19]
 8006450:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800645a:	2b00      	cmp	r3, #0
 800645c:	f000 809f 	beq.w	800659e <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006460:	2300      	movs	r3, #0
 8006462:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006464:	4b46      	ldr	r3, [pc, #280]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006466:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006468:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800646c:	2b00      	cmp	r3, #0
 800646e:	d101      	bne.n	8006474 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8006470:	2301      	movs	r3, #1
 8006472:	e000      	b.n	8006476 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8006474:	2300      	movs	r3, #0
 8006476:	2b00      	cmp	r3, #0
 8006478:	d00d      	beq.n	8006496 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800647a:	4b41      	ldr	r3, [pc, #260]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800647c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800647e:	4a40      	ldr	r2, [pc, #256]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006480:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006484:	6593      	str	r3, [r2, #88]	@ 0x58
 8006486:	4b3e      	ldr	r3, [pc, #248]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006488:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800648a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800648e:	60bb      	str	r3, [r7, #8]
 8006490:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006492:	2301      	movs	r3, #1
 8006494:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006496:	4b3b      	ldr	r3, [pc, #236]	@ (8006584 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4a3a      	ldr	r2, [pc, #232]	@ (8006584 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800649c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80064a0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80064a2:	f7fc fc43 	bl	8002d2c <HAL_GetTick>
 80064a6:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80064a8:	e009      	b.n	80064be <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80064aa:	f7fc fc3f 	bl	8002d2c <HAL_GetTick>
 80064ae:	4602      	mov	r2, r0
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	1ad3      	subs	r3, r2, r3
 80064b4:	2b02      	cmp	r3, #2
 80064b6:	d902      	bls.n	80064be <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80064b8:	2303      	movs	r3, #3
 80064ba:	74fb      	strb	r3, [r7, #19]
        break;
 80064bc:	e005      	b.n	80064ca <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80064be:	4b31      	ldr	r3, [pc, #196]	@ (8006584 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d0ef      	beq.n	80064aa <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80064ca:	7cfb      	ldrb	r3, [r7, #19]
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d15b      	bne.n	8006588 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80064d0:	4b2b      	ldr	r3, [pc, #172]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80064d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064da:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80064dc:	697b      	ldr	r3, [r7, #20]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d01f      	beq.n	8006522 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064e8:	697a      	ldr	r2, [r7, #20]
 80064ea:	429a      	cmp	r2, r3
 80064ec:	d019      	beq.n	8006522 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80064ee:	4b24      	ldr	r3, [pc, #144]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80064f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80064f8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80064fa:	4b21      	ldr	r3, [pc, #132]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80064fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006500:	4a1f      	ldr	r2, [pc, #124]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006502:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006506:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800650a:	4b1d      	ldr	r3, [pc, #116]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800650c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006510:	4a1b      	ldr	r2, [pc, #108]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006512:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006516:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800651a:	4a19      	ldr	r2, [pc, #100]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800651c:	697b      	ldr	r3, [r7, #20]
 800651e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006522:	697b      	ldr	r3, [r7, #20]
 8006524:	f003 0301 	and.w	r3, r3, #1
 8006528:	2b00      	cmp	r3, #0
 800652a:	d016      	beq.n	800655a <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800652c:	f7fc fbfe 	bl	8002d2c <HAL_GetTick>
 8006530:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006532:	e00b      	b.n	800654c <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006534:	f7fc fbfa 	bl	8002d2c <HAL_GetTick>
 8006538:	4602      	mov	r2, r0
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	1ad3      	subs	r3, r2, r3
 800653e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006542:	4293      	cmp	r3, r2
 8006544:	d902      	bls.n	800654c <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8006546:	2303      	movs	r3, #3
 8006548:	74fb      	strb	r3, [r7, #19]
            break;
 800654a:	e006      	b.n	800655a <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800654c:	4b0c      	ldr	r3, [pc, #48]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800654e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006552:	f003 0302 	and.w	r3, r3, #2
 8006556:	2b00      	cmp	r3, #0
 8006558:	d0ec      	beq.n	8006534 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800655a:	7cfb      	ldrb	r3, [r7, #19]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d10c      	bne.n	800657a <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006560:	4b07      	ldr	r3, [pc, #28]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006562:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006566:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006570:	4903      	ldr	r1, [pc, #12]	@ (8006580 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006572:	4313      	orrs	r3, r2
 8006574:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006578:	e008      	b.n	800658c <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800657a:	7cfb      	ldrb	r3, [r7, #19]
 800657c:	74bb      	strb	r3, [r7, #18]
 800657e:	e005      	b.n	800658c <HAL_RCCEx_PeriphCLKConfig+0x274>
 8006580:	40021000 	.word	0x40021000
 8006584:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006588:	7cfb      	ldrb	r3, [r7, #19]
 800658a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800658c:	7c7b      	ldrb	r3, [r7, #17]
 800658e:	2b01      	cmp	r3, #1
 8006590:	d105      	bne.n	800659e <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006592:	4ba0      	ldr	r3, [pc, #640]	@ (8006814 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006594:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006596:	4a9f      	ldr	r2, [pc, #636]	@ (8006814 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006598:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800659c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f003 0301 	and.w	r3, r3, #1
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d00a      	beq.n	80065c0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80065aa:	4b9a      	ldr	r3, [pc, #616]	@ (8006814 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80065ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065b0:	f023 0203 	bic.w	r2, r3, #3
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065b8:	4996      	ldr	r1, [pc, #600]	@ (8006814 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80065ba:	4313      	orrs	r3, r2
 80065bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f003 0302 	and.w	r3, r3, #2
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d00a      	beq.n	80065e2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80065cc:	4b91      	ldr	r3, [pc, #580]	@ (8006814 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80065ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065d2:	f023 020c 	bic.w	r2, r3, #12
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065da:	498e      	ldr	r1, [pc, #568]	@ (8006814 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80065dc:	4313      	orrs	r3, r2
 80065de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f003 0304 	and.w	r3, r3, #4
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d00a      	beq.n	8006604 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80065ee:	4b89      	ldr	r3, [pc, #548]	@ (8006814 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80065f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065f4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065fc:	4985      	ldr	r1, [pc, #532]	@ (8006814 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80065fe:	4313      	orrs	r3, r2
 8006600:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f003 0308 	and.w	r3, r3, #8
 800660c:	2b00      	cmp	r3, #0
 800660e:	d00a      	beq.n	8006626 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006610:	4b80      	ldr	r3, [pc, #512]	@ (8006814 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006612:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006616:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800661e:	497d      	ldr	r1, [pc, #500]	@ (8006814 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006620:	4313      	orrs	r3, r2
 8006622:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f003 0310 	and.w	r3, r3, #16
 800662e:	2b00      	cmp	r3, #0
 8006630:	d00a      	beq.n	8006648 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006632:	4b78      	ldr	r3, [pc, #480]	@ (8006814 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006634:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006638:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006640:	4974      	ldr	r1, [pc, #464]	@ (8006814 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006642:	4313      	orrs	r3, r2
 8006644:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f003 0320 	and.w	r3, r3, #32
 8006650:	2b00      	cmp	r3, #0
 8006652:	d00a      	beq.n	800666a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006654:	4b6f      	ldr	r3, [pc, #444]	@ (8006814 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006656:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800665a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006662:	496c      	ldr	r1, [pc, #432]	@ (8006814 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006664:	4313      	orrs	r3, r2
 8006666:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006672:	2b00      	cmp	r3, #0
 8006674:	d00a      	beq.n	800668c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006676:	4b67      	ldr	r3, [pc, #412]	@ (8006814 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006678:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800667c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006684:	4963      	ldr	r1, [pc, #396]	@ (8006814 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006686:	4313      	orrs	r3, r2
 8006688:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006694:	2b00      	cmp	r3, #0
 8006696:	d00a      	beq.n	80066ae <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006698:	4b5e      	ldr	r3, [pc, #376]	@ (8006814 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800669a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800669e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80066a6:	495b      	ldr	r1, [pc, #364]	@ (8006814 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066a8:	4313      	orrs	r3, r2
 80066aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d00a      	beq.n	80066d0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80066ba:	4b56      	ldr	r3, [pc, #344]	@ (8006814 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066c0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066c8:	4952      	ldr	r1, [pc, #328]	@ (8006814 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066ca:	4313      	orrs	r3, r2
 80066cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d00a      	beq.n	80066f2 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80066dc:	4b4d      	ldr	r3, [pc, #308]	@ (8006814 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066e2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066ea:	494a      	ldr	r1, [pc, #296]	@ (8006814 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066ec:	4313      	orrs	r3, r2
 80066ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d00a      	beq.n	8006714 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80066fe:	4b45      	ldr	r3, [pc, #276]	@ (8006814 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006700:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006704:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800670c:	4941      	ldr	r1, [pc, #260]	@ (8006814 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800670e:	4313      	orrs	r3, r2
 8006710:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800671c:	2b00      	cmp	r3, #0
 800671e:	d00a      	beq.n	8006736 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006720:	4b3c      	ldr	r3, [pc, #240]	@ (8006814 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006722:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006726:	f023 0203 	bic.w	r2, r3, #3
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800672e:	4939      	ldr	r1, [pc, #228]	@ (8006814 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006730:	4313      	orrs	r3, r2
 8006732:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800673e:	2b00      	cmp	r3, #0
 8006740:	d028      	beq.n	8006794 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006742:	4b34      	ldr	r3, [pc, #208]	@ (8006814 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006744:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006748:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006750:	4930      	ldr	r1, [pc, #192]	@ (8006814 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006752:	4313      	orrs	r3, r2
 8006754:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800675c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006760:	d106      	bne.n	8006770 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006762:	4b2c      	ldr	r3, [pc, #176]	@ (8006814 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006764:	68db      	ldr	r3, [r3, #12]
 8006766:	4a2b      	ldr	r2, [pc, #172]	@ (8006814 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006768:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800676c:	60d3      	str	r3, [r2, #12]
 800676e:	e011      	b.n	8006794 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006774:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006778:	d10c      	bne.n	8006794 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	3304      	adds	r3, #4
 800677e:	2101      	movs	r1, #1
 8006780:	4618      	mov	r0, r3
 8006782:	f000 f8f9 	bl	8006978 <RCCEx_PLLSAI1_Config>
 8006786:	4603      	mov	r3, r0
 8006788:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800678a:	7cfb      	ldrb	r3, [r7, #19]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d001      	beq.n	8006794 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8006790:	7cfb      	ldrb	r3, [r7, #19]
 8006792:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800679c:	2b00      	cmp	r3, #0
 800679e:	d04d      	beq.n	800683c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80067a4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80067a8:	d108      	bne.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80067aa:	4b1a      	ldr	r3, [pc, #104]	@ (8006814 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067ac:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80067b0:	4a18      	ldr	r2, [pc, #96]	@ (8006814 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067b2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80067b6:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80067ba:	e012      	b.n	80067e2 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80067bc:	4b15      	ldr	r3, [pc, #84]	@ (8006814 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067be:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80067c2:	4a14      	ldr	r2, [pc, #80]	@ (8006814 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067c4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80067c8:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80067cc:	4b11      	ldr	r3, [pc, #68]	@ (8006814 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067d2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80067da:	490e      	ldr	r1, [pc, #56]	@ (8006814 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067dc:	4313      	orrs	r3, r2
 80067de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80067e6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80067ea:	d106      	bne.n	80067fa <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80067ec:	4b09      	ldr	r3, [pc, #36]	@ (8006814 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067ee:	68db      	ldr	r3, [r3, #12]
 80067f0:	4a08      	ldr	r2, [pc, #32]	@ (8006814 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80067f6:	60d3      	str	r3, [r2, #12]
 80067f8:	e020      	b.n	800683c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80067fe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006802:	d109      	bne.n	8006818 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006804:	4b03      	ldr	r3, [pc, #12]	@ (8006814 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006806:	68db      	ldr	r3, [r3, #12]
 8006808:	4a02      	ldr	r2, [pc, #8]	@ (8006814 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800680a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800680e:	60d3      	str	r3, [r2, #12]
 8006810:	e014      	b.n	800683c <HAL_RCCEx_PeriphCLKConfig+0x524>
 8006812:	bf00      	nop
 8006814:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800681c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006820:	d10c      	bne.n	800683c <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	3304      	adds	r3, #4
 8006826:	2101      	movs	r1, #1
 8006828:	4618      	mov	r0, r3
 800682a:	f000 f8a5 	bl	8006978 <RCCEx_PLLSAI1_Config>
 800682e:	4603      	mov	r3, r0
 8006830:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006832:	7cfb      	ldrb	r3, [r7, #19]
 8006834:	2b00      	cmp	r3, #0
 8006836:	d001      	beq.n	800683c <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8006838:	7cfb      	ldrb	r3, [r7, #19]
 800683a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006844:	2b00      	cmp	r3, #0
 8006846:	d028      	beq.n	800689a <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006848:	4b4a      	ldr	r3, [pc, #296]	@ (8006974 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800684a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800684e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006856:	4947      	ldr	r1, [pc, #284]	@ (8006974 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006858:	4313      	orrs	r3, r2
 800685a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006862:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006866:	d106      	bne.n	8006876 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006868:	4b42      	ldr	r3, [pc, #264]	@ (8006974 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800686a:	68db      	ldr	r3, [r3, #12]
 800686c:	4a41      	ldr	r2, [pc, #260]	@ (8006974 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800686e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006872:	60d3      	str	r3, [r2, #12]
 8006874:	e011      	b.n	800689a <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800687a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800687e:	d10c      	bne.n	800689a <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	3304      	adds	r3, #4
 8006884:	2101      	movs	r1, #1
 8006886:	4618      	mov	r0, r3
 8006888:	f000 f876 	bl	8006978 <RCCEx_PLLSAI1_Config>
 800688c:	4603      	mov	r3, r0
 800688e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006890:	7cfb      	ldrb	r3, [r7, #19]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d001      	beq.n	800689a <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8006896:	7cfb      	ldrb	r3, [r7, #19]
 8006898:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d01e      	beq.n	80068e4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80068a6:	4b33      	ldr	r3, [pc, #204]	@ (8006974 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80068a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068ac:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068b6:	492f      	ldr	r1, [pc, #188]	@ (8006974 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80068b8:	4313      	orrs	r3, r2
 80068ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068c4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80068c8:	d10c      	bne.n	80068e4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	3304      	adds	r3, #4
 80068ce:	2102      	movs	r1, #2
 80068d0:	4618      	mov	r0, r3
 80068d2:	f000 f851 	bl	8006978 <RCCEx_PLLSAI1_Config>
 80068d6:	4603      	mov	r3, r0
 80068d8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80068da:	7cfb      	ldrb	r3, [r7, #19]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d001      	beq.n	80068e4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80068e0:	7cfb      	ldrb	r3, [r7, #19]
 80068e2:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d00b      	beq.n	8006908 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80068f0:	4b20      	ldr	r3, [pc, #128]	@ (8006974 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80068f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80068f6:	f023 0204 	bic.w	r2, r3, #4
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006900:	491c      	ldr	r1, [pc, #112]	@ (8006974 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006902:	4313      	orrs	r3, r2
 8006904:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006910:	2b00      	cmp	r3, #0
 8006912:	d00b      	beq.n	800692c <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006914:	4b17      	ldr	r3, [pc, #92]	@ (8006974 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006916:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800691a:	f023 0218 	bic.w	r2, r3, #24
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006924:	4913      	ldr	r1, [pc, #76]	@ (8006974 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006926:	4313      	orrs	r3, r2
 8006928:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006934:	2b00      	cmp	r3, #0
 8006936:	d017      	beq.n	8006968 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006938:	4b0e      	ldr	r3, [pc, #56]	@ (8006974 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800693a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800693e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006948:	490a      	ldr	r1, [pc, #40]	@ (8006974 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800694a:	4313      	orrs	r3, r2
 800694c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006956:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800695a:	d105      	bne.n	8006968 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800695c:	4b05      	ldr	r3, [pc, #20]	@ (8006974 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800695e:	68db      	ldr	r3, [r3, #12]
 8006960:	4a04      	ldr	r2, [pc, #16]	@ (8006974 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006962:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006966:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006968:	7cbb      	ldrb	r3, [r7, #18]
}
 800696a:	4618      	mov	r0, r3
 800696c:	3718      	adds	r7, #24
 800696e:	46bd      	mov	sp, r7
 8006970:	bd80      	pop	{r7, pc}
 8006972:	bf00      	nop
 8006974:	40021000 	.word	0x40021000

08006978 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006978:	b580      	push	{r7, lr}
 800697a:	b084      	sub	sp, #16
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
 8006980:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006982:	2300      	movs	r3, #0
 8006984:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006986:	4b72      	ldr	r3, [pc, #456]	@ (8006b50 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006988:	68db      	ldr	r3, [r3, #12]
 800698a:	f003 0303 	and.w	r3, r3, #3
 800698e:	2b00      	cmp	r3, #0
 8006990:	d00e      	beq.n	80069b0 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006992:	4b6f      	ldr	r3, [pc, #444]	@ (8006b50 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006994:	68db      	ldr	r3, [r3, #12]
 8006996:	f003 0203 	and.w	r2, r3, #3
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	429a      	cmp	r2, r3
 80069a0:	d103      	bne.n	80069aa <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
       ||
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d142      	bne.n	8006a30 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80069aa:	2301      	movs	r3, #1
 80069ac:	73fb      	strb	r3, [r7, #15]
 80069ae:	e03f      	b.n	8006a30 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	2b03      	cmp	r3, #3
 80069b6:	d018      	beq.n	80069ea <RCCEx_PLLSAI1_Config+0x72>
 80069b8:	2b03      	cmp	r3, #3
 80069ba:	d825      	bhi.n	8006a08 <RCCEx_PLLSAI1_Config+0x90>
 80069bc:	2b01      	cmp	r3, #1
 80069be:	d002      	beq.n	80069c6 <RCCEx_PLLSAI1_Config+0x4e>
 80069c0:	2b02      	cmp	r3, #2
 80069c2:	d009      	beq.n	80069d8 <RCCEx_PLLSAI1_Config+0x60>
 80069c4:	e020      	b.n	8006a08 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80069c6:	4b62      	ldr	r3, [pc, #392]	@ (8006b50 <RCCEx_PLLSAI1_Config+0x1d8>)
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f003 0302 	and.w	r3, r3, #2
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d11d      	bne.n	8006a0e <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80069d2:	2301      	movs	r3, #1
 80069d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80069d6:	e01a      	b.n	8006a0e <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80069d8:	4b5d      	ldr	r3, [pc, #372]	@ (8006b50 <RCCEx_PLLSAI1_Config+0x1d8>)
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d116      	bne.n	8006a12 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80069e4:	2301      	movs	r3, #1
 80069e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80069e8:	e013      	b.n	8006a12 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80069ea:	4b59      	ldr	r3, [pc, #356]	@ (8006b50 <RCCEx_PLLSAI1_Config+0x1d8>)
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d10f      	bne.n	8006a16 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80069f6:	4b56      	ldr	r3, [pc, #344]	@ (8006b50 <RCCEx_PLLSAI1_Config+0x1d8>)
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d109      	bne.n	8006a16 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8006a02:	2301      	movs	r3, #1
 8006a04:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006a06:	e006      	b.n	8006a16 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006a08:	2301      	movs	r3, #1
 8006a0a:	73fb      	strb	r3, [r7, #15]
      break;
 8006a0c:	e004      	b.n	8006a18 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006a0e:	bf00      	nop
 8006a10:	e002      	b.n	8006a18 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006a12:	bf00      	nop
 8006a14:	e000      	b.n	8006a18 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006a16:	bf00      	nop
    }

    if(status == HAL_OK)
 8006a18:	7bfb      	ldrb	r3, [r7, #15]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d108      	bne.n	8006a30 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8006a1e:	4b4c      	ldr	r3, [pc, #304]	@ (8006b50 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006a20:	68db      	ldr	r3, [r3, #12]
 8006a22:	f023 0203 	bic.w	r2, r3, #3
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	4949      	ldr	r1, [pc, #292]	@ (8006b50 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006a2c:	4313      	orrs	r3, r2
 8006a2e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006a30:	7bfb      	ldrb	r3, [r7, #15]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	f040 8086 	bne.w	8006b44 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006a38:	4b45      	ldr	r3, [pc, #276]	@ (8006b50 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	4a44      	ldr	r2, [pc, #272]	@ (8006b50 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006a3e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006a42:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006a44:	f7fc f972 	bl	8002d2c <HAL_GetTick>
 8006a48:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006a4a:	e009      	b.n	8006a60 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006a4c:	f7fc f96e 	bl	8002d2c <HAL_GetTick>
 8006a50:	4602      	mov	r2, r0
 8006a52:	68bb      	ldr	r3, [r7, #8]
 8006a54:	1ad3      	subs	r3, r2, r3
 8006a56:	2b02      	cmp	r3, #2
 8006a58:	d902      	bls.n	8006a60 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006a5a:	2303      	movs	r3, #3
 8006a5c:	73fb      	strb	r3, [r7, #15]
        break;
 8006a5e:	e005      	b.n	8006a6c <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006a60:	4b3b      	ldr	r3, [pc, #236]	@ (8006b50 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d1ef      	bne.n	8006a4c <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006a6c:	7bfb      	ldrb	r3, [r7, #15]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d168      	bne.n	8006b44 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d113      	bne.n	8006aa0 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006a78:	4b35      	ldr	r3, [pc, #212]	@ (8006b50 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006a7a:	691a      	ldr	r2, [r3, #16]
 8006a7c:	4b35      	ldr	r3, [pc, #212]	@ (8006b54 <RCCEx_PLLSAI1_Config+0x1dc>)
 8006a7e:	4013      	ands	r3, r2
 8006a80:	687a      	ldr	r2, [r7, #4]
 8006a82:	6892      	ldr	r2, [r2, #8]
 8006a84:	0211      	lsls	r1, r2, #8
 8006a86:	687a      	ldr	r2, [r7, #4]
 8006a88:	68d2      	ldr	r2, [r2, #12]
 8006a8a:	06d2      	lsls	r2, r2, #27
 8006a8c:	4311      	orrs	r1, r2
 8006a8e:	687a      	ldr	r2, [r7, #4]
 8006a90:	6852      	ldr	r2, [r2, #4]
 8006a92:	3a01      	subs	r2, #1
 8006a94:	0112      	lsls	r2, r2, #4
 8006a96:	430a      	orrs	r2, r1
 8006a98:	492d      	ldr	r1, [pc, #180]	@ (8006b50 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006a9a:	4313      	orrs	r3, r2
 8006a9c:	610b      	str	r3, [r1, #16]
 8006a9e:	e02d      	b.n	8006afc <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006aa0:	683b      	ldr	r3, [r7, #0]
 8006aa2:	2b01      	cmp	r3, #1
 8006aa4:	d115      	bne.n	8006ad2 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006aa6:	4b2a      	ldr	r3, [pc, #168]	@ (8006b50 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006aa8:	691a      	ldr	r2, [r3, #16]
 8006aaa:	4b2b      	ldr	r3, [pc, #172]	@ (8006b58 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006aac:	4013      	ands	r3, r2
 8006aae:	687a      	ldr	r2, [r7, #4]
 8006ab0:	6892      	ldr	r2, [r2, #8]
 8006ab2:	0211      	lsls	r1, r2, #8
 8006ab4:	687a      	ldr	r2, [r7, #4]
 8006ab6:	6912      	ldr	r2, [r2, #16]
 8006ab8:	0852      	lsrs	r2, r2, #1
 8006aba:	3a01      	subs	r2, #1
 8006abc:	0552      	lsls	r2, r2, #21
 8006abe:	4311      	orrs	r1, r2
 8006ac0:	687a      	ldr	r2, [r7, #4]
 8006ac2:	6852      	ldr	r2, [r2, #4]
 8006ac4:	3a01      	subs	r2, #1
 8006ac6:	0112      	lsls	r2, r2, #4
 8006ac8:	430a      	orrs	r2, r1
 8006aca:	4921      	ldr	r1, [pc, #132]	@ (8006b50 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006acc:	4313      	orrs	r3, r2
 8006ace:	610b      	str	r3, [r1, #16]
 8006ad0:	e014      	b.n	8006afc <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006ad2:	4b1f      	ldr	r3, [pc, #124]	@ (8006b50 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006ad4:	691a      	ldr	r2, [r3, #16]
 8006ad6:	4b21      	ldr	r3, [pc, #132]	@ (8006b5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006ad8:	4013      	ands	r3, r2
 8006ada:	687a      	ldr	r2, [r7, #4]
 8006adc:	6892      	ldr	r2, [r2, #8]
 8006ade:	0211      	lsls	r1, r2, #8
 8006ae0:	687a      	ldr	r2, [r7, #4]
 8006ae2:	6952      	ldr	r2, [r2, #20]
 8006ae4:	0852      	lsrs	r2, r2, #1
 8006ae6:	3a01      	subs	r2, #1
 8006ae8:	0652      	lsls	r2, r2, #25
 8006aea:	4311      	orrs	r1, r2
 8006aec:	687a      	ldr	r2, [r7, #4]
 8006aee:	6852      	ldr	r2, [r2, #4]
 8006af0:	3a01      	subs	r2, #1
 8006af2:	0112      	lsls	r2, r2, #4
 8006af4:	430a      	orrs	r2, r1
 8006af6:	4916      	ldr	r1, [pc, #88]	@ (8006b50 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006af8:	4313      	orrs	r3, r2
 8006afa:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006afc:	4b14      	ldr	r3, [pc, #80]	@ (8006b50 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	4a13      	ldr	r2, [pc, #76]	@ (8006b50 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b02:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006b06:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b08:	f7fc f910 	bl	8002d2c <HAL_GetTick>
 8006b0c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006b0e:	e009      	b.n	8006b24 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006b10:	f7fc f90c 	bl	8002d2c <HAL_GetTick>
 8006b14:	4602      	mov	r2, r0
 8006b16:	68bb      	ldr	r3, [r7, #8]
 8006b18:	1ad3      	subs	r3, r2, r3
 8006b1a:	2b02      	cmp	r3, #2
 8006b1c:	d902      	bls.n	8006b24 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006b1e:	2303      	movs	r3, #3
 8006b20:	73fb      	strb	r3, [r7, #15]
          break;
 8006b22:	e005      	b.n	8006b30 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006b24:	4b0a      	ldr	r3, [pc, #40]	@ (8006b50 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d0ef      	beq.n	8006b10 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006b30:	7bfb      	ldrb	r3, [r7, #15]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d106      	bne.n	8006b44 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006b36:	4b06      	ldr	r3, [pc, #24]	@ (8006b50 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b38:	691a      	ldr	r2, [r3, #16]
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	699b      	ldr	r3, [r3, #24]
 8006b3e:	4904      	ldr	r1, [pc, #16]	@ (8006b50 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b40:	4313      	orrs	r3, r2
 8006b42:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006b44:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b46:	4618      	mov	r0, r3
 8006b48:	3710      	adds	r7, #16
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	bd80      	pop	{r7, pc}
 8006b4e:	bf00      	nop
 8006b50:	40021000 	.word	0x40021000
 8006b54:	07ff800f 	.word	0x07ff800f
 8006b58:	ff9f800f 	.word	0xff9f800f
 8006b5c:	f9ff800f 	.word	0xf9ff800f

08006b60 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b084      	sub	sp, #16
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	6078      	str	r0, [r7, #4]
 8006b68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006b6a:	2300      	movs	r3, #0
 8006b6c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006b6e:	4b72      	ldr	r3, [pc, #456]	@ (8006d38 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006b70:	68db      	ldr	r3, [r3, #12]
 8006b72:	f003 0303 	and.w	r3, r3, #3
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d00e      	beq.n	8006b98 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8006b7a:	4b6f      	ldr	r3, [pc, #444]	@ (8006d38 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006b7c:	68db      	ldr	r3, [r3, #12]
 8006b7e:	f003 0203 	and.w	r2, r3, #3
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	429a      	cmp	r2, r3
 8006b88:	d103      	bne.n	8006b92 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
       ||
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d142      	bne.n	8006c18 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8006b92:	2301      	movs	r3, #1
 8006b94:	73fb      	strb	r3, [r7, #15]
 8006b96:	e03f      	b.n	8006c18 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	2b03      	cmp	r3, #3
 8006b9e:	d018      	beq.n	8006bd2 <RCCEx_PLLSAI2_Config+0x72>
 8006ba0:	2b03      	cmp	r3, #3
 8006ba2:	d825      	bhi.n	8006bf0 <RCCEx_PLLSAI2_Config+0x90>
 8006ba4:	2b01      	cmp	r3, #1
 8006ba6:	d002      	beq.n	8006bae <RCCEx_PLLSAI2_Config+0x4e>
 8006ba8:	2b02      	cmp	r3, #2
 8006baa:	d009      	beq.n	8006bc0 <RCCEx_PLLSAI2_Config+0x60>
 8006bac:	e020      	b.n	8006bf0 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006bae:	4b62      	ldr	r3, [pc, #392]	@ (8006d38 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f003 0302 	and.w	r3, r3, #2
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d11d      	bne.n	8006bf6 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8006bba:	2301      	movs	r3, #1
 8006bbc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006bbe:	e01a      	b.n	8006bf6 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006bc0:	4b5d      	ldr	r3, [pc, #372]	@ (8006d38 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d116      	bne.n	8006bfa <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8006bcc:	2301      	movs	r3, #1
 8006bce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006bd0:	e013      	b.n	8006bfa <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006bd2:	4b59      	ldr	r3, [pc, #356]	@ (8006d38 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d10f      	bne.n	8006bfe <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006bde:	4b56      	ldr	r3, [pc, #344]	@ (8006d38 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d109      	bne.n	8006bfe <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8006bea:	2301      	movs	r3, #1
 8006bec:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006bee:	e006      	b.n	8006bfe <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	73fb      	strb	r3, [r7, #15]
      break;
 8006bf4:	e004      	b.n	8006c00 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006bf6:	bf00      	nop
 8006bf8:	e002      	b.n	8006c00 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006bfa:	bf00      	nop
 8006bfc:	e000      	b.n	8006c00 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006bfe:	bf00      	nop
    }

    if(status == HAL_OK)
 8006c00:	7bfb      	ldrb	r3, [r7, #15]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d108      	bne.n	8006c18 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8006c06:	4b4c      	ldr	r3, [pc, #304]	@ (8006d38 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c08:	68db      	ldr	r3, [r3, #12]
 8006c0a:	f023 0203 	bic.w	r2, r3, #3
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	4949      	ldr	r1, [pc, #292]	@ (8006d38 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c14:	4313      	orrs	r3, r2
 8006c16:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006c18:	7bfb      	ldrb	r3, [r7, #15]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	f040 8086 	bne.w	8006d2c <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006c20:	4b45      	ldr	r3, [pc, #276]	@ (8006d38 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	4a44      	ldr	r2, [pc, #272]	@ (8006d38 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c26:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006c2a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c2c:	f7fc f87e 	bl	8002d2c <HAL_GetTick>
 8006c30:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006c32:	e009      	b.n	8006c48 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006c34:	f7fc f87a 	bl	8002d2c <HAL_GetTick>
 8006c38:	4602      	mov	r2, r0
 8006c3a:	68bb      	ldr	r3, [r7, #8]
 8006c3c:	1ad3      	subs	r3, r2, r3
 8006c3e:	2b02      	cmp	r3, #2
 8006c40:	d902      	bls.n	8006c48 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006c42:	2303      	movs	r3, #3
 8006c44:	73fb      	strb	r3, [r7, #15]
        break;
 8006c46:	e005      	b.n	8006c54 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006c48:	4b3b      	ldr	r3, [pc, #236]	@ (8006d38 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d1ef      	bne.n	8006c34 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006c54:	7bfb      	ldrb	r3, [r7, #15]
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d168      	bne.n	8006d2c <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d113      	bne.n	8006c88 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006c60:	4b35      	ldr	r3, [pc, #212]	@ (8006d38 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c62:	695a      	ldr	r2, [r3, #20]
 8006c64:	4b35      	ldr	r3, [pc, #212]	@ (8006d3c <RCCEx_PLLSAI2_Config+0x1dc>)
 8006c66:	4013      	ands	r3, r2
 8006c68:	687a      	ldr	r2, [r7, #4]
 8006c6a:	6892      	ldr	r2, [r2, #8]
 8006c6c:	0211      	lsls	r1, r2, #8
 8006c6e:	687a      	ldr	r2, [r7, #4]
 8006c70:	68d2      	ldr	r2, [r2, #12]
 8006c72:	06d2      	lsls	r2, r2, #27
 8006c74:	4311      	orrs	r1, r2
 8006c76:	687a      	ldr	r2, [r7, #4]
 8006c78:	6852      	ldr	r2, [r2, #4]
 8006c7a:	3a01      	subs	r2, #1
 8006c7c:	0112      	lsls	r2, r2, #4
 8006c7e:	430a      	orrs	r2, r1
 8006c80:	492d      	ldr	r1, [pc, #180]	@ (8006d38 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c82:	4313      	orrs	r3, r2
 8006c84:	614b      	str	r3, [r1, #20]
 8006c86:	e02d      	b.n	8006ce4 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8006c88:	683b      	ldr	r3, [r7, #0]
 8006c8a:	2b01      	cmp	r3, #1
 8006c8c:	d115      	bne.n	8006cba <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006c8e:	4b2a      	ldr	r3, [pc, #168]	@ (8006d38 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c90:	695a      	ldr	r2, [r3, #20]
 8006c92:	4b2b      	ldr	r3, [pc, #172]	@ (8006d40 <RCCEx_PLLSAI2_Config+0x1e0>)
 8006c94:	4013      	ands	r3, r2
 8006c96:	687a      	ldr	r2, [r7, #4]
 8006c98:	6892      	ldr	r2, [r2, #8]
 8006c9a:	0211      	lsls	r1, r2, #8
 8006c9c:	687a      	ldr	r2, [r7, #4]
 8006c9e:	6912      	ldr	r2, [r2, #16]
 8006ca0:	0852      	lsrs	r2, r2, #1
 8006ca2:	3a01      	subs	r2, #1
 8006ca4:	0552      	lsls	r2, r2, #21
 8006ca6:	4311      	orrs	r1, r2
 8006ca8:	687a      	ldr	r2, [r7, #4]
 8006caa:	6852      	ldr	r2, [r2, #4]
 8006cac:	3a01      	subs	r2, #1
 8006cae:	0112      	lsls	r2, r2, #4
 8006cb0:	430a      	orrs	r2, r1
 8006cb2:	4921      	ldr	r1, [pc, #132]	@ (8006d38 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006cb4:	4313      	orrs	r3, r2
 8006cb6:	614b      	str	r3, [r1, #20]
 8006cb8:	e014      	b.n	8006ce4 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006cba:	4b1f      	ldr	r3, [pc, #124]	@ (8006d38 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006cbc:	695a      	ldr	r2, [r3, #20]
 8006cbe:	4b21      	ldr	r3, [pc, #132]	@ (8006d44 <RCCEx_PLLSAI2_Config+0x1e4>)
 8006cc0:	4013      	ands	r3, r2
 8006cc2:	687a      	ldr	r2, [r7, #4]
 8006cc4:	6892      	ldr	r2, [r2, #8]
 8006cc6:	0211      	lsls	r1, r2, #8
 8006cc8:	687a      	ldr	r2, [r7, #4]
 8006cca:	6952      	ldr	r2, [r2, #20]
 8006ccc:	0852      	lsrs	r2, r2, #1
 8006cce:	3a01      	subs	r2, #1
 8006cd0:	0652      	lsls	r2, r2, #25
 8006cd2:	4311      	orrs	r1, r2
 8006cd4:	687a      	ldr	r2, [r7, #4]
 8006cd6:	6852      	ldr	r2, [r2, #4]
 8006cd8:	3a01      	subs	r2, #1
 8006cda:	0112      	lsls	r2, r2, #4
 8006cdc:	430a      	orrs	r2, r1
 8006cde:	4916      	ldr	r1, [pc, #88]	@ (8006d38 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006ce0:	4313      	orrs	r3, r2
 8006ce2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006ce4:	4b14      	ldr	r3, [pc, #80]	@ (8006d38 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	4a13      	ldr	r2, [pc, #76]	@ (8006d38 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006cea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006cee:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006cf0:	f7fc f81c 	bl	8002d2c <HAL_GetTick>
 8006cf4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006cf6:	e009      	b.n	8006d0c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006cf8:	f7fc f818 	bl	8002d2c <HAL_GetTick>
 8006cfc:	4602      	mov	r2, r0
 8006cfe:	68bb      	ldr	r3, [r7, #8]
 8006d00:	1ad3      	subs	r3, r2, r3
 8006d02:	2b02      	cmp	r3, #2
 8006d04:	d902      	bls.n	8006d0c <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006d06:	2303      	movs	r3, #3
 8006d08:	73fb      	strb	r3, [r7, #15]
          break;
 8006d0a:	e005      	b.n	8006d18 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006d0c:	4b0a      	ldr	r3, [pc, #40]	@ (8006d38 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d0ef      	beq.n	8006cf8 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006d18:	7bfb      	ldrb	r3, [r7, #15]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d106      	bne.n	8006d2c <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006d1e:	4b06      	ldr	r3, [pc, #24]	@ (8006d38 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d20:	695a      	ldr	r2, [r3, #20]
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	699b      	ldr	r3, [r3, #24]
 8006d26:	4904      	ldr	r1, [pc, #16]	@ (8006d38 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d28:	4313      	orrs	r3, r2
 8006d2a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006d2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d2e:	4618      	mov	r0, r3
 8006d30:	3710      	adds	r7, #16
 8006d32:	46bd      	mov	sp, r7
 8006d34:	bd80      	pop	{r7, pc}
 8006d36:	bf00      	nop
 8006d38:	40021000 	.word	0x40021000
 8006d3c:	07ff800f 	.word	0x07ff800f
 8006d40:	ff9f800f 	.word	0xff9f800f
 8006d44:	f9ff800f 	.word	0xf9ff800f

08006d48 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b084      	sub	sp, #16
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006d50:	2301      	movs	r3, #1
 8006d52:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d079      	beq.n	8006e4e <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006d60:	b2db      	uxtb	r3, r3
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d106      	bne.n	8006d74 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2200      	movs	r2, #0
 8006d6a:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8006d6e:	6878      	ldr	r0, [r7, #4]
 8006d70:	f7fb fd70 	bl	8002854 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2202      	movs	r2, #2
 8006d78:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	68db      	ldr	r3, [r3, #12]
 8006d82:	f003 0310 	and.w	r3, r3, #16
 8006d86:	2b10      	cmp	r3, #16
 8006d88:	d058      	beq.n	8006e3c <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	22ca      	movs	r2, #202	@ 0xca
 8006d90:	625a      	str	r2, [r3, #36]	@ 0x24
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	2253      	movs	r2, #83	@ 0x53
 8006d98:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8006d9a:	6878      	ldr	r0, [r7, #4]
 8006d9c:	f000 fc16 	bl	80075cc <RTC_EnterInitMode>
 8006da0:	4603      	mov	r3, r0
 8006da2:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8006da4:	7bfb      	ldrb	r3, [r7, #15]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d127      	bne.n	8006dfa <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	689b      	ldr	r3, [r3, #8]
 8006db0:	687a      	ldr	r2, [r7, #4]
 8006db2:	6812      	ldr	r2, [r2, #0]
 8006db4:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8006db8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006dbc:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	6899      	ldr	r1, [r3, #8]
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	685a      	ldr	r2, [r3, #4]
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	691b      	ldr	r3, [r3, #16]
 8006dcc:	431a      	orrs	r2, r3
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	699b      	ldr	r3, [r3, #24]
 8006dd2:	431a      	orrs	r2, r3
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	430a      	orrs	r2, r1
 8006dda:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	687a      	ldr	r2, [r7, #4]
 8006de2:	68d2      	ldr	r2, [r2, #12]
 8006de4:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	6919      	ldr	r1, [r3, #16]
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	689b      	ldr	r3, [r3, #8]
 8006df0:	041a      	lsls	r2, r3, #16
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	430a      	orrs	r2, r1
 8006df8:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8006dfa:	6878      	ldr	r0, [r7, #4]
 8006dfc:	f000 fc1a 	bl	8007634 <RTC_ExitInitMode>
 8006e00:	4603      	mov	r3, r0
 8006e02:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8006e04:	7bfb      	ldrb	r3, [r7, #15]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d113      	bne.n	8006e32 <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f022 0203 	bic.w	r2, r2, #3
 8006e18:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	69da      	ldr	r2, [r3, #28]
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	695b      	ldr	r3, [r3, #20]
 8006e28:	431a      	orrs	r2, r3
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	430a      	orrs	r2, r1
 8006e30:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	22ff      	movs	r2, #255	@ 0xff
 8006e38:	625a      	str	r2, [r3, #36]	@ 0x24
 8006e3a:	e001      	b.n	8006e40 <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8006e3c:	2300      	movs	r3, #0
 8006e3e:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8006e40:	7bfb      	ldrb	r3, [r7, #15]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d103      	bne.n	8006e4e <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	2201      	movs	r2, #1
 8006e4a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  return status;
 8006e4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e50:	4618      	mov	r0, r3
 8006e52:	3710      	adds	r7, #16
 8006e54:	46bd      	mov	sp, r7
 8006e56:	bd80      	pop	{r7, pc}

08006e58 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006e58:	b590      	push	{r4, r7, lr}
 8006e5a:	b087      	sub	sp, #28
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	60f8      	str	r0, [r7, #12]
 8006e60:	60b9      	str	r1, [r7, #8]
 8006e62:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006e6a:	2b01      	cmp	r3, #1
 8006e6c:	d101      	bne.n	8006e72 <HAL_RTC_SetTime+0x1a>
 8006e6e:	2302      	movs	r3, #2
 8006e70:	e08b      	b.n	8006f8a <HAL_RTC_SetTime+0x132>
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	2201      	movs	r2, #1
 8006e76:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	2202      	movs	r2, #2
 8006e7e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	22ca      	movs	r2, #202	@ 0xca
 8006e88:	625a      	str	r2, [r3, #36]	@ 0x24
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	2253      	movs	r2, #83	@ 0x53
 8006e90:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006e92:	68f8      	ldr	r0, [r7, #12]
 8006e94:	f000 fb9a 	bl	80075cc <RTC_EnterInitMode>
 8006e98:	4603      	mov	r3, r0
 8006e9a:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8006e9c:	7cfb      	ldrb	r3, [r7, #19]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d163      	bne.n	8006f6a <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d126      	bne.n	8006ef6 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	689b      	ldr	r3, [r3, #8]
 8006eae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d102      	bne.n	8006ebc <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8006eb6:	68bb      	ldr	r3, [r7, #8]
 8006eb8:	2200      	movs	r2, #0
 8006eba:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006ebc:	68bb      	ldr	r3, [r7, #8]
 8006ebe:	781b      	ldrb	r3, [r3, #0]
 8006ec0:	4618      	mov	r0, r3
 8006ec2:	f000 fbf5 	bl	80076b0 <RTC_ByteToBcd2>
 8006ec6:	4603      	mov	r3, r0
 8006ec8:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	785b      	ldrb	r3, [r3, #1]
 8006ece:	4618      	mov	r0, r3
 8006ed0:	f000 fbee 	bl	80076b0 <RTC_ByteToBcd2>
 8006ed4:	4603      	mov	r3, r0
 8006ed6:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006ed8:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8006eda:	68bb      	ldr	r3, [r7, #8]
 8006edc:	789b      	ldrb	r3, [r3, #2]
 8006ede:	4618      	mov	r0, r3
 8006ee0:	f000 fbe6 	bl	80076b0 <RTC_ByteToBcd2>
 8006ee4:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006ee6:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006eea:	68bb      	ldr	r3, [r7, #8]
 8006eec:	78db      	ldrb	r3, [r3, #3]
 8006eee:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006ef0:	4313      	orrs	r3, r2
 8006ef2:	617b      	str	r3, [r7, #20]
 8006ef4:	e018      	b.n	8006f28 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	689b      	ldr	r3, [r3, #8]
 8006efc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d102      	bne.n	8006f0a <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8006f04:	68bb      	ldr	r3, [r7, #8]
 8006f06:	2200      	movs	r2, #0
 8006f08:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006f0a:	68bb      	ldr	r3, [r7, #8]
 8006f0c:	781b      	ldrb	r3, [r3, #0]
 8006f0e:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006f10:	68bb      	ldr	r3, [r7, #8]
 8006f12:	785b      	ldrb	r3, [r3, #1]
 8006f14:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006f16:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8006f18:	68ba      	ldr	r2, [r7, #8]
 8006f1a:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006f1c:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006f1e:	68bb      	ldr	r3, [r7, #8]
 8006f20:	78db      	ldrb	r3, [r3, #3]
 8006f22:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006f24:	4313      	orrs	r3, r2
 8006f26:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	681a      	ldr	r2, [r3, #0]
 8006f2c:	697b      	ldr	r3, [r7, #20]
 8006f2e:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8006f32:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8006f36:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	689a      	ldr	r2, [r3, #8]
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006f46:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	6899      	ldr	r1, [r3, #8]
 8006f4e:	68bb      	ldr	r3, [r7, #8]
 8006f50:	68da      	ldr	r2, [r3, #12]
 8006f52:	68bb      	ldr	r3, [r7, #8]
 8006f54:	691b      	ldr	r3, [r3, #16]
 8006f56:	431a      	orrs	r2, r3
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	430a      	orrs	r2, r1
 8006f5e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006f60:	68f8      	ldr	r0, [r7, #12]
 8006f62:	f000 fb67 	bl	8007634 <RTC_ExitInitMode>
 8006f66:	4603      	mov	r3, r0
 8006f68:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	22ff      	movs	r2, #255	@ 0xff
 8006f70:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8006f72:	7cfb      	ldrb	r3, [r7, #19]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d103      	bne.n	8006f80 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	2201      	movs	r2, #1
 8006f7c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	2200      	movs	r2, #0
 8006f84:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8006f88:	7cfb      	ldrb	r3, [r7, #19]
}
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	371c      	adds	r7, #28
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	bd90      	pop	{r4, r7, pc}

08006f92 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006f92:	b580      	push	{r7, lr}
 8006f94:	b086      	sub	sp, #24
 8006f96:	af00      	add	r7, sp, #0
 8006f98:	60f8      	str	r0, [r7, #12]
 8006f9a:	60b9      	str	r1, [r7, #8]
 8006f9c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006fa4:	68bb      	ldr	r3, [r7, #8]
 8006fa6:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	691b      	ldr	r3, [r3, #16]
 8006fae:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8006fb2:	68bb      	ldr	r3, [r7, #8]
 8006fb4:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8006fc0:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8006fc4:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8006fc6:	697b      	ldr	r3, [r7, #20]
 8006fc8:	0c1b      	lsrs	r3, r3, #16
 8006fca:	b2db      	uxtb	r3, r3
 8006fcc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006fd0:	b2da      	uxtb	r2, r3
 8006fd2:	68bb      	ldr	r3, [r7, #8]
 8006fd4:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8006fd6:	697b      	ldr	r3, [r7, #20]
 8006fd8:	0a1b      	lsrs	r3, r3, #8
 8006fda:	b2db      	uxtb	r3, r3
 8006fdc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006fe0:	b2da      	uxtb	r2, r3
 8006fe2:	68bb      	ldr	r3, [r7, #8]
 8006fe4:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8006fe6:	697b      	ldr	r3, [r7, #20]
 8006fe8:	b2db      	uxtb	r3, r3
 8006fea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006fee:	b2da      	uxtb	r2, r3
 8006ff0:	68bb      	ldr	r3, [r7, #8]
 8006ff2:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8006ff4:	697b      	ldr	r3, [r7, #20]
 8006ff6:	0d9b      	lsrs	r3, r3, #22
 8006ff8:	b2db      	uxtb	r3, r3
 8006ffa:	f003 0301 	and.w	r3, r3, #1
 8006ffe:	b2da      	uxtb	r2, r3
 8007000:	68bb      	ldr	r3, [r7, #8]
 8007002:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d11a      	bne.n	8007040 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800700a:	68bb      	ldr	r3, [r7, #8]
 800700c:	781b      	ldrb	r3, [r3, #0]
 800700e:	4618      	mov	r0, r3
 8007010:	f000 fb6e 	bl	80076f0 <RTC_Bcd2ToByte>
 8007014:	4603      	mov	r3, r0
 8007016:	461a      	mov	r2, r3
 8007018:	68bb      	ldr	r3, [r7, #8]
 800701a:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800701c:	68bb      	ldr	r3, [r7, #8]
 800701e:	785b      	ldrb	r3, [r3, #1]
 8007020:	4618      	mov	r0, r3
 8007022:	f000 fb65 	bl	80076f0 <RTC_Bcd2ToByte>
 8007026:	4603      	mov	r3, r0
 8007028:	461a      	mov	r2, r3
 800702a:	68bb      	ldr	r3, [r7, #8]
 800702c:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800702e:	68bb      	ldr	r3, [r7, #8]
 8007030:	789b      	ldrb	r3, [r3, #2]
 8007032:	4618      	mov	r0, r3
 8007034:	f000 fb5c 	bl	80076f0 <RTC_Bcd2ToByte>
 8007038:	4603      	mov	r3, r0
 800703a:	461a      	mov	r2, r3
 800703c:	68bb      	ldr	r3, [r7, #8]
 800703e:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8007040:	2300      	movs	r3, #0
}
 8007042:	4618      	mov	r0, r3
 8007044:	3718      	adds	r7, #24
 8007046:	46bd      	mov	sp, r7
 8007048:	bd80      	pop	{r7, pc}

0800704a <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800704a:	b590      	push	{r4, r7, lr}
 800704c:	b087      	sub	sp, #28
 800704e:	af00      	add	r7, sp, #0
 8007050:	60f8      	str	r0, [r7, #12]
 8007052:	60b9      	str	r1, [r7, #8]
 8007054:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	f893 3020 	ldrb.w	r3, [r3, #32]
 800705c:	2b01      	cmp	r3, #1
 800705e:	d101      	bne.n	8007064 <HAL_RTC_SetDate+0x1a>
 8007060:	2302      	movs	r3, #2
 8007062:	e075      	b.n	8007150 <HAL_RTC_SetDate+0x106>
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	2201      	movs	r2, #1
 8007068:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	2202      	movs	r2, #2
 8007070:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2b00      	cmp	r3, #0
 8007078:	d10e      	bne.n	8007098 <HAL_RTC_SetDate+0x4e>
 800707a:	68bb      	ldr	r3, [r7, #8]
 800707c:	785b      	ldrb	r3, [r3, #1]
 800707e:	f003 0310 	and.w	r3, r3, #16
 8007082:	2b00      	cmp	r3, #0
 8007084:	d008      	beq.n	8007098 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8007086:	68bb      	ldr	r3, [r7, #8]
 8007088:	785b      	ldrb	r3, [r3, #1]
 800708a:	f023 0310 	bic.w	r3, r3, #16
 800708e:	b2db      	uxtb	r3, r3
 8007090:	330a      	adds	r3, #10
 8007092:	b2da      	uxtb	r2, r3
 8007094:	68bb      	ldr	r3, [r7, #8]
 8007096:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2b00      	cmp	r3, #0
 800709c:	d11c      	bne.n	80070d8 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800709e:	68bb      	ldr	r3, [r7, #8]
 80070a0:	78db      	ldrb	r3, [r3, #3]
 80070a2:	4618      	mov	r0, r3
 80070a4:	f000 fb04 	bl	80076b0 <RTC_ByteToBcd2>
 80070a8:	4603      	mov	r3, r0
 80070aa:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80070ac:	68bb      	ldr	r3, [r7, #8]
 80070ae:	785b      	ldrb	r3, [r3, #1]
 80070b0:	4618      	mov	r0, r3
 80070b2:	f000 fafd 	bl	80076b0 <RTC_ByteToBcd2>
 80070b6:	4603      	mov	r3, r0
 80070b8:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80070ba:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 80070bc:	68bb      	ldr	r3, [r7, #8]
 80070be:	789b      	ldrb	r3, [r3, #2]
 80070c0:	4618      	mov	r0, r3
 80070c2:	f000 faf5 	bl	80076b0 <RTC_ByteToBcd2>
 80070c6:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80070c8:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 80070cc:	68bb      	ldr	r3, [r7, #8]
 80070ce:	781b      	ldrb	r3, [r3, #0]
 80070d0:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80070d2:	4313      	orrs	r3, r2
 80070d4:	617b      	str	r3, [r7, #20]
 80070d6:	e00e      	b.n	80070f6 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	78db      	ldrb	r3, [r3, #3]
 80070dc:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80070de:	68bb      	ldr	r3, [r7, #8]
 80070e0:	785b      	ldrb	r3, [r3, #1]
 80070e2:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80070e4:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 80070e6:	68ba      	ldr	r2, [r7, #8]
 80070e8:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80070ea:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80070ec:	68bb      	ldr	r3, [r7, #8]
 80070ee:	781b      	ldrb	r3, [r3, #0]
 80070f0:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80070f2:	4313      	orrs	r3, r2
 80070f4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	22ca      	movs	r2, #202	@ 0xca
 80070fc:	625a      	str	r2, [r3, #36]	@ 0x24
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	2253      	movs	r2, #83	@ 0x53
 8007104:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007106:	68f8      	ldr	r0, [r7, #12]
 8007108:	f000 fa60 	bl	80075cc <RTC_EnterInitMode>
 800710c:	4603      	mov	r3, r0
 800710e:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8007110:	7cfb      	ldrb	r3, [r7, #19]
 8007112:	2b00      	cmp	r3, #0
 8007114:	d10c      	bne.n	8007130 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	681a      	ldr	r2, [r3, #0]
 800711a:	697b      	ldr	r3, [r7, #20]
 800711c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007120:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007124:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007126:	68f8      	ldr	r0, [r7, #12]
 8007128:	f000 fa84 	bl	8007634 <RTC_ExitInitMode>
 800712c:	4603      	mov	r3, r0
 800712e:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	22ff      	movs	r2, #255	@ 0xff
 8007136:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8007138:	7cfb      	ldrb	r3, [r7, #19]
 800713a:	2b00      	cmp	r3, #0
 800713c:	d103      	bne.n	8007146 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	2201      	movs	r2, #1
 8007142:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	2200      	movs	r2, #0
 800714a:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800714e:	7cfb      	ldrb	r3, [r7, #19]
}
 8007150:	4618      	mov	r0, r3
 8007152:	371c      	adds	r7, #28
 8007154:	46bd      	mov	sp, r7
 8007156:	bd90      	pop	{r4, r7, pc}

08007158 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8007158:	b590      	push	{r4, r7, lr}
 800715a:	b089      	sub	sp, #36	@ 0x24
 800715c:	af00      	add	r7, sp, #0
 800715e:	60f8      	str	r0, [r7, #12]
 8007160:	60b9      	str	r1, [r7, #8]
 8007162:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	f893 3020 	ldrb.w	r3, [r3, #32]
 800716a:	2b01      	cmp	r3, #1
 800716c:	d101      	bne.n	8007172 <HAL_RTC_SetAlarm_IT+0x1a>
 800716e:	2302      	movs	r3, #2
 8007170:	e127      	b.n	80073c2 <HAL_RTC_SetAlarm_IT+0x26a>
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	2201      	movs	r2, #1
 8007176:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	2202      	movs	r2, #2
 800717e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if (Format == RTC_FORMAT_BIN)
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2b00      	cmp	r3, #0
 8007186:	d137      	bne.n	80071f8 <HAL_RTC_SetAlarm_IT+0xa0>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	689b      	ldr	r3, [r3, #8]
 800718e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007192:	2b00      	cmp	r3, #0
 8007194:	d102      	bne.n	800719c <HAL_RTC_SetAlarm_IT+0x44>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8007196:	68bb      	ldr	r3, [r7, #8]
 8007198:	2200      	movs	r2, #0
 800719a:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800719c:	68bb      	ldr	r3, [r7, #8]
 800719e:	781b      	ldrb	r3, [r3, #0]
 80071a0:	4618      	mov	r0, r3
 80071a2:	f000 fa85 	bl	80076b0 <RTC_ByteToBcd2>
 80071a6:	4603      	mov	r3, r0
 80071a8:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80071aa:	68bb      	ldr	r3, [r7, #8]
 80071ac:	785b      	ldrb	r3, [r3, #1]
 80071ae:	4618      	mov	r0, r3
 80071b0:	f000 fa7e 	bl	80076b0 <RTC_ByteToBcd2>
 80071b4:	4603      	mov	r3, r0
 80071b6:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80071b8:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80071ba:	68bb      	ldr	r3, [r7, #8]
 80071bc:	789b      	ldrb	r3, [r3, #2]
 80071be:	4618      	mov	r0, r3
 80071c0:	f000 fa76 	bl	80076b0 <RTC_ByteToBcd2>
 80071c4:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80071c6:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80071ca:	68bb      	ldr	r3, [r7, #8]
 80071cc:	78db      	ldrb	r3, [r3, #3]
 80071ce:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80071d0:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80071d4:	68bb      	ldr	r3, [r7, #8]
 80071d6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80071da:	4618      	mov	r0, r3
 80071dc:	f000 fa68 	bl	80076b0 <RTC_ByteToBcd2>
 80071e0:	4603      	mov	r3, r0
 80071e2:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80071e4:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80071e8:	68bb      	ldr	r3, [r7, #8]
 80071ea:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80071ec:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80071ee:	68bb      	ldr	r3, [r7, #8]
 80071f0:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80071f2:	4313      	orrs	r3, r2
 80071f4:	61fb      	str	r3, [r7, #28]
 80071f6:	e023      	b.n	8007240 <HAL_RTC_SetAlarm_IT+0xe8>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	689b      	ldr	r3, [r3, #8]
 80071fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007202:	2b00      	cmp	r3, #0
 8007204:	d102      	bne.n	800720c <HAL_RTC_SetAlarm_IT+0xb4>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8007206:	68bb      	ldr	r3, [r7, #8]
 8007208:	2200      	movs	r2, #0
 800720a:	70da      	strb	r2, [r3, #3]
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

#endif /* USE_FULL_ASSERT */
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800720c:	68bb      	ldr	r3, [r7, #8]
 800720e:	781b      	ldrb	r3, [r3, #0]
 8007210:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007212:	68bb      	ldr	r3, [r7, #8]
 8007214:	785b      	ldrb	r3, [r3, #1]
 8007216:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007218:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800721a:	68ba      	ldr	r2, [r7, #8]
 800721c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800721e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007220:	68bb      	ldr	r3, [r7, #8]
 8007222:	78db      	ldrb	r3, [r3, #3]
 8007224:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007226:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007228:	68bb      	ldr	r3, [r7, #8]
 800722a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800722e:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007230:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8007232:	68bb      	ldr	r3, [r7, #8]
 8007234:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007236:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8007238:	68bb      	ldr	r3, [r7, #8]
 800723a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800723c:	4313      	orrs	r3, r2
 800723e:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8007240:	68bb      	ldr	r3, [r7, #8]
 8007242:	685a      	ldr	r2, [r3, #4]
 8007244:	68bb      	ldr	r3, [r7, #8]
 8007246:	69db      	ldr	r3, [r3, #28]
 8007248:	4313      	orrs	r3, r2
 800724a:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	22ca      	movs	r2, #202	@ 0xca
 8007252:	625a      	str	r2, [r3, #36]	@ 0x24
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	2253      	movs	r2, #83	@ 0x53
 800725a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 800725c:	68bb      	ldr	r3, [r7, #8]
 800725e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007260:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007264:	d14a      	bne.n	80072fc <HAL_RTC_SetAlarm_IT+0x1a4>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	689a      	ldr	r2, [r3, #8]
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007274:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	68db      	ldr	r3, [r3, #12]
 800727c:	b2da      	uxtb	r2, r3
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8007286:	60da      	str	r2, [r3, #12]

#if defined (RTC_FLAG_ALRAWF)
    uint32_t tickstart = HAL_GetTick();
 8007288:	f7fb fd50 	bl	8002d2c <HAL_GetTick>
 800728c:	6138      	str	r0, [r7, #16]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800728e:	e015      	b.n	80072bc <HAL_RTC_SetAlarm_IT+0x164>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007290:	f7fb fd4c 	bl	8002d2c <HAL_GetTick>
 8007294:	4602      	mov	r2, r0
 8007296:	693b      	ldr	r3, [r7, #16]
 8007298:	1ad3      	subs	r3, r2, r3
 800729a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800729e:	d90d      	bls.n	80072bc <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	22ff      	movs	r2, #255	@ 0xff
 80072a6:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	2203      	movs	r2, #3
 80072ac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	2200      	movs	r2, #0
 80072b4:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 80072b8:	2303      	movs	r3, #3
 80072ba:	e082      	b.n	80073c2 <HAL_RTC_SetAlarm_IT+0x26a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	68db      	ldr	r3, [r3, #12]
 80072c2:	f003 0301 	and.w	r3, r3, #1
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d0e2      	beq.n	8007290 <HAL_RTC_SetAlarm_IT+0x138>
      }
    }
#endif

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	69fa      	ldr	r2, [r7, #28]
 80072d0:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	69ba      	ldr	r2, [r7, #24]
 80072d8:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	689a      	ldr	r2, [r3, #8]
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80072e8:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	689a      	ldr	r2, [r3, #8]
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80072f8:	609a      	str	r2, [r3, #8]
 80072fa:	e049      	b.n	8007390 <HAL_RTC_SetAlarm_IT+0x238>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	689a      	ldr	r2, [r3, #8]
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800730a:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	68db      	ldr	r3, [r3, #12]
 8007312:	b2da      	uxtb	r2, r3
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f462 7220 	orn	r2, r2, #640	@ 0x280
 800731c:	60da      	str	r2, [r3, #12]

#if defined (RTC_FLAG_ALRBWF)
    uint32_t tickstart = HAL_GetTick();
 800731e:	f7fb fd05 	bl	8002d2c <HAL_GetTick>
 8007322:	6178      	str	r0, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8007324:	e015      	b.n	8007352 <HAL_RTC_SetAlarm_IT+0x1fa>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007326:	f7fb fd01 	bl	8002d2c <HAL_GetTick>
 800732a:	4602      	mov	r2, r0
 800732c:	697b      	ldr	r3, [r7, #20]
 800732e:	1ad3      	subs	r3, r2, r3
 8007330:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007334:	d90d      	bls.n	8007352 <HAL_RTC_SetAlarm_IT+0x1fa>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	22ff      	movs	r2, #255	@ 0xff
 800733c:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	2203      	movs	r2, #3
 8007342:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	2200      	movs	r2, #0
 800734a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 800734e:	2303      	movs	r3, #3
 8007350:	e037      	b.n	80073c2 <HAL_RTC_SetAlarm_IT+0x26a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	68db      	ldr	r3, [r3, #12]
 8007358:	f003 0302 	and.w	r3, r3, #2
 800735c:	2b00      	cmp	r3, #0
 800735e:	d0e2      	beq.n	8007326 <HAL_RTC_SetAlarm_IT+0x1ce>
      }
    }
#endif

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	69fa      	ldr	r2, [r7, #28]
 8007366:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	69ba      	ldr	r2, [r7, #24]
 800736e:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	689a      	ldr	r2, [r3, #8]
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800737e:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	689a      	ldr	r2, [r3, #8]
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800738e:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8007390:	4b0e      	ldr	r3, [pc, #56]	@ (80073cc <HAL_RTC_SetAlarm_IT+0x274>)
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	4a0d      	ldr	r2, [pc, #52]	@ (80073cc <HAL_RTC_SetAlarm_IT+0x274>)
 8007396:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800739a:	6013      	str	r3, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 800739c:	4b0b      	ldr	r3, [pc, #44]	@ (80073cc <HAL_RTC_SetAlarm_IT+0x274>)
 800739e:	689b      	ldr	r3, [r3, #8]
 80073a0:	4a0a      	ldr	r2, [pc, #40]	@ (80073cc <HAL_RTC_SetAlarm_IT+0x274>)
 80073a2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80073a6:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	22ff      	movs	r2, #255	@ 0xff
 80073ae:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	2201      	movs	r2, #1
 80073b4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	2200      	movs	r2, #0
 80073bc:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80073c0:	2300      	movs	r3, #0
}
 80073c2:	4618      	mov	r0, r3
 80073c4:	3724      	adds	r7, #36	@ 0x24
 80073c6:	46bd      	mov	sp, r7
 80073c8:	bd90      	pop	{r4, r7, pc}
 80073ca:	bf00      	nop
 80073cc:	40010400 	.word	0x40010400

080073d0 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b084      	sub	sp, #16
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
 80073d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80073e0:	2b01      	cmp	r3, #1
 80073e2:	d101      	bne.n	80073e8 <HAL_RTC_DeactivateAlarm+0x18>
 80073e4:	2302      	movs	r3, #2
 80073e6:	e083      	b.n	80074f0 <HAL_RTC_DeactivateAlarm+0x120>
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2201      	movs	r2, #1
 80073ec:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2202      	movs	r2, #2
 80073f4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	22ca      	movs	r2, #202	@ 0xca
 80073fe:	625a      	str	r2, [r3, #36]	@ 0x24
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	2253      	movs	r2, #83	@ 0x53
 8007406:	625a      	str	r2, [r3, #36]	@ 0x24

  if (Alarm == RTC_ALARM_A)
 8007408:	683b      	ldr	r3, [r7, #0]
 800740a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800740e:	d131      	bne.n	8007474 <HAL_RTC_DeactivateAlarm+0xa4>
    /* AlarmA */
#if defined (RTC_ALRMASSR_SSCLR)
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
#endif

    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	689a      	ldr	r2, [r3, #8]
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800741e:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	689a      	ldr	r2, [r3, #8]
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800742e:	609a      	str	r2, [r3, #8]

#if defined (RTC_FLAG_ALRAWF)
    uint32_t tickstart = HAL_GetTick();
 8007430:	f7fb fc7c 	bl	8002d2c <HAL_GetTick>
 8007434:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8007436:	e015      	b.n	8007464 <HAL_RTC_DeactivateAlarm+0x94>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8007438:	f7fb fc78 	bl	8002d2c <HAL_GetTick>
 800743c:	4602      	mov	r2, r0
 800743e:	68bb      	ldr	r3, [r7, #8]
 8007440:	1ad3      	subs	r3, r2, r3
 8007442:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007446:	d90d      	bls.n	8007464 <HAL_RTC_DeactivateAlarm+0x94>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	22ff      	movs	r2, #255	@ 0xff
 800744e:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2203      	movs	r2, #3
 8007454:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	2200      	movs	r2, #0
 800745c:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8007460:	2303      	movs	r3, #3
 8007462:	e045      	b.n	80074f0 <HAL_RTC_DeactivateAlarm+0x120>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	68db      	ldr	r3, [r3, #12]
 800746a:	f003 0301 	and.w	r3, r3, #1
 800746e:	2b00      	cmp	r3, #0
 8007470:	d0e2      	beq.n	8007438 <HAL_RTC_DeactivateAlarm+0x68>
 8007472:	e030      	b.n	80074d6 <HAL_RTC_DeactivateAlarm+0x106>
    /* AlarmB */
#if defined (RTC_ALRMBSSR_SSCLR)
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMASSR_SSCLR);
#endif

    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	689a      	ldr	r2, [r3, #8]
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8007482:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	689a      	ldr	r2, [r3, #8]
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007492:	609a      	str	r2, [r3, #8]

#if defined (RTC_FLAG_ALRBWF)
    uint32_t tickstart = HAL_GetTick();
 8007494:	f7fb fc4a 	bl	8002d2c <HAL_GetTick>
 8007498:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800749a:	e015      	b.n	80074c8 <HAL_RTC_DeactivateAlarm+0xf8>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800749c:	f7fb fc46 	bl	8002d2c <HAL_GetTick>
 80074a0:	4602      	mov	r2, r0
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	1ad3      	subs	r3, r2, r3
 80074a6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80074aa:	d90d      	bls.n	80074c8 <HAL_RTC_DeactivateAlarm+0xf8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	22ff      	movs	r2, #255	@ 0xff
 80074b2:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2203      	movs	r2, #3
 80074b8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2200      	movs	r2, #0
 80074c0:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 80074c4:	2303      	movs	r3, #3
 80074c6:	e013      	b.n	80074f0 <HAL_RTC_DeactivateAlarm+0x120>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	68db      	ldr	r3, [r3, #12]
 80074ce:	f003 0302 	and.w	r3, r3, #2
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d0e2      	beq.n	800749c <HAL_RTC_DeactivateAlarm+0xcc>
      }
    }
#endif
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	22ff      	movs	r2, #255	@ 0xff
 80074dc:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	2201      	movs	r2, #1
 80074e2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	2200      	movs	r2, #0
 80074ea:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80074ee:	2300      	movs	r3, #0
}
 80074f0:	4618      	mov	r0, r3
 80074f2:	3710      	adds	r7, #16
 80074f4:	46bd      	mov	sp, r7
 80074f6:	bd80      	pop	{r7, pc}

080074f8 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b082      	sub	sp, #8
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8007500:	4b1f      	ldr	r3, [pc, #124]	@ (8007580 <HAL_RTC_AlarmIRQHandler+0x88>)
 8007502:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8007506:	615a      	str	r2, [r3, #20]
  }

#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	689b      	ldr	r3, [r3, #8]
 800750e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007512:	2b00      	cmp	r3, #0
 8007514:	d012      	beq.n	800753c <HAL_RTC_AlarmIRQHandler+0x44>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	68db      	ldr	r3, [r3, #12]
 800751c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007520:	2b00      	cmp	r3, #0
 8007522:	d00b      	beq.n	800753c <HAL_RTC_AlarmIRQHandler+0x44>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	68db      	ldr	r3, [r3, #12]
 800752a:	b2da      	uxtb	r2, r3
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8007534:	60da      	str	r2, [r3, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8007536:	6878      	ldr	r0, [r7, #4]
 8007538:	f7f9 fb62 	bl	8000c00 <HAL_RTC_AlarmAEventCallback>
#endif
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	689b      	ldr	r3, [r3, #8]
 8007542:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007546:	2b00      	cmp	r3, #0
 8007548:	d012      	beq.n	8007570 <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	68db      	ldr	r3, [r3, #12]
 8007550:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007554:	2b00      	cmp	r3, #0
 8007556:	d00b      	beq.n	8007570 <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	68db      	ldr	r3, [r3, #12]
 800755e:	b2da      	uxtb	r2, r3
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	f462 7220 	orn	r2, r2, #640	@ 0x280
 8007568:	60da      	str	r2, [r3, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 800756a:	6878      	ldr	r0, [r7, #4]
 800756c:	f000 f921 	bl	80077b2 <HAL_RTCEx_AlarmBEventCallback>
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2201      	movs	r2, #1
 8007574:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 8007578:	bf00      	nop
 800757a:	3708      	adds	r7, #8
 800757c:	46bd      	mov	sp, r7
 800757e:	bd80      	pop	{r7, pc}
 8007580:	40010400 	.word	0x40010400

08007584 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007584:	b580      	push	{r7, lr}
 8007586:	b084      	sub	sp, #16
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	4a0d      	ldr	r2, [pc, #52]	@ (80075c8 <HAL_RTC_WaitForSynchro+0x44>)
 8007592:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8007594:	f7fb fbca 	bl	8002d2c <HAL_GetTick>
 8007598:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800759a:	e009      	b.n	80075b0 <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800759c:	f7fb fbc6 	bl	8002d2c <HAL_GetTick>
 80075a0:	4602      	mov	r2, r0
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	1ad3      	subs	r3, r2, r3
 80075a6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80075aa:	d901      	bls.n	80075b0 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 80075ac:	2303      	movs	r3, #3
 80075ae:	e007      	b.n	80075c0 <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	68db      	ldr	r3, [r3, #12]
 80075b6:	f003 0320 	and.w	r3, r3, #32
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d0ee      	beq.n	800759c <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 80075be:	2300      	movs	r3, #0
}
 80075c0:	4618      	mov	r0, r3
 80075c2:	3710      	adds	r7, #16
 80075c4:	46bd      	mov	sp, r7
 80075c6:	bd80      	pop	{r7, pc}
 80075c8:	0003ff5f 	.word	0x0003ff5f

080075cc <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80075cc:	b580      	push	{r7, lr}
 80075ce:	b084      	sub	sp, #16
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80075d4:	2300      	movs	r3, #0
 80075d6:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	68db      	ldr	r3, [r3, #12]
 80075de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d120      	bne.n	8007628 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	f04f 32ff 	mov.w	r2, #4294967295
 80075ee:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80075f0:	f7fb fb9c 	bl	8002d2c <HAL_GetTick>
 80075f4:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80075f6:	e00d      	b.n	8007614 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80075f8:	f7fb fb98 	bl	8002d2c <HAL_GetTick>
 80075fc:	4602      	mov	r2, r0
 80075fe:	68bb      	ldr	r3, [r7, #8]
 8007600:	1ad3      	subs	r3, r2, r3
 8007602:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007606:	d905      	bls.n	8007614 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8007608:	2303      	movs	r3, #3
 800760a:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	2203      	movs	r2, #3
 8007610:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	68db      	ldr	r3, [r3, #12]
 800761a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800761e:	2b00      	cmp	r3, #0
 8007620:	d102      	bne.n	8007628 <RTC_EnterInitMode+0x5c>
 8007622:	7bfb      	ldrb	r3, [r7, #15]
 8007624:	2b03      	cmp	r3, #3
 8007626:	d1e7      	bne.n	80075f8 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8007628:	7bfb      	ldrb	r3, [r7, #15]
}
 800762a:	4618      	mov	r0, r3
 800762c:	3710      	adds	r7, #16
 800762e:	46bd      	mov	sp, r7
 8007630:	bd80      	pop	{r7, pc}
	...

08007634 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007634:	b580      	push	{r7, lr}
 8007636:	b084      	sub	sp, #16
 8007638:	af00      	add	r7, sp, #0
 800763a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800763c:	2300      	movs	r3, #0
 800763e:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8007640:	4b1a      	ldr	r3, [pc, #104]	@ (80076ac <RTC_ExitInitMode+0x78>)
 8007642:	68db      	ldr	r3, [r3, #12]
 8007644:	4a19      	ldr	r2, [pc, #100]	@ (80076ac <RTC_ExitInitMode+0x78>)
 8007646:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800764a:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800764c:	4b17      	ldr	r3, [pc, #92]	@ (80076ac <RTC_ExitInitMode+0x78>)
 800764e:	689b      	ldr	r3, [r3, #8]
 8007650:	f003 0320 	and.w	r3, r3, #32
 8007654:	2b00      	cmp	r3, #0
 8007656:	d10c      	bne.n	8007672 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007658:	6878      	ldr	r0, [r7, #4]
 800765a:	f7ff ff93 	bl	8007584 <HAL_RTC_WaitForSynchro>
 800765e:	4603      	mov	r3, r0
 8007660:	2b00      	cmp	r3, #0
 8007662:	d01e      	beq.n	80076a2 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2203      	movs	r2, #3
 8007668:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 800766c:	2303      	movs	r3, #3
 800766e:	73fb      	strb	r3, [r7, #15]
 8007670:	e017      	b.n	80076a2 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007672:	4b0e      	ldr	r3, [pc, #56]	@ (80076ac <RTC_ExitInitMode+0x78>)
 8007674:	689b      	ldr	r3, [r3, #8]
 8007676:	4a0d      	ldr	r2, [pc, #52]	@ (80076ac <RTC_ExitInitMode+0x78>)
 8007678:	f023 0320 	bic.w	r3, r3, #32
 800767c:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800767e:	6878      	ldr	r0, [r7, #4]
 8007680:	f7ff ff80 	bl	8007584 <HAL_RTC_WaitForSynchro>
 8007684:	4603      	mov	r3, r0
 8007686:	2b00      	cmp	r3, #0
 8007688:	d005      	beq.n	8007696 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2203      	movs	r2, #3
 800768e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8007692:	2303      	movs	r3, #3
 8007694:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007696:	4b05      	ldr	r3, [pc, #20]	@ (80076ac <RTC_ExitInitMode+0x78>)
 8007698:	689b      	ldr	r3, [r3, #8]
 800769a:	4a04      	ldr	r2, [pc, #16]	@ (80076ac <RTC_ExitInitMode+0x78>)
 800769c:	f043 0320 	orr.w	r3, r3, #32
 80076a0:	6093      	str	r3, [r2, #8]
  }

  return status;
 80076a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80076a4:	4618      	mov	r0, r3
 80076a6:	3710      	adds	r7, #16
 80076a8:	46bd      	mov	sp, r7
 80076aa:	bd80      	pop	{r7, pc}
 80076ac:	40002800 	.word	0x40002800

080076b0 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80076b0:	b480      	push	{r7}
 80076b2:	b085      	sub	sp, #20
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	4603      	mov	r3, r0
 80076b8:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80076ba:	2300      	movs	r3, #0
 80076bc:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 80076be:	79fb      	ldrb	r3, [r7, #7]
 80076c0:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 80076c2:	e005      	b.n	80076d0 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	3301      	adds	r3, #1
 80076c8:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 80076ca:	7afb      	ldrb	r3, [r7, #11]
 80076cc:	3b0a      	subs	r3, #10
 80076ce:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 80076d0:	7afb      	ldrb	r3, [r7, #11]
 80076d2:	2b09      	cmp	r3, #9
 80076d4:	d8f6      	bhi.n	80076c4 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	b2db      	uxtb	r3, r3
 80076da:	011b      	lsls	r3, r3, #4
 80076dc:	b2da      	uxtb	r2, r3
 80076de:	7afb      	ldrb	r3, [r7, #11]
 80076e0:	4313      	orrs	r3, r2
 80076e2:	b2db      	uxtb	r3, r3
}
 80076e4:	4618      	mov	r0, r3
 80076e6:	3714      	adds	r7, #20
 80076e8:	46bd      	mov	sp, r7
 80076ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ee:	4770      	bx	lr

080076f0 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80076f0:	b480      	push	{r7}
 80076f2:	b085      	sub	sp, #20
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	4603      	mov	r3, r0
 80076f8:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 80076fa:	79fb      	ldrb	r3, [r7, #7]
 80076fc:	091b      	lsrs	r3, r3, #4
 80076fe:	b2db      	uxtb	r3, r3
 8007700:	461a      	mov	r2, r3
 8007702:	0092      	lsls	r2, r2, #2
 8007704:	4413      	add	r3, r2
 8007706:	005b      	lsls	r3, r3, #1
 8007708:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 800770a:	79fb      	ldrb	r3, [r7, #7]
 800770c:	f003 030f 	and.w	r3, r3, #15
 8007710:	b2da      	uxtb	r2, r3
 8007712:	7bfb      	ldrb	r3, [r7, #15]
 8007714:	4413      	add	r3, r2
 8007716:	b2db      	uxtb	r3, r3
}
 8007718:	4618      	mov	r0, r3
 800771a:	3714      	adds	r7, #20
 800771c:	46bd      	mov	sp, r7
 800771e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007722:	4770      	bx	lr

08007724 <HAL_RTCEx_SetCalibrationOutPut>:
  *             @arg RTC_CALIBOUTPUT_512HZ: A signal has a regular waveform at 512Hz.
  *             @arg RTC_CALIBOUTPUT_1HZ: A signal has a regular waveform at 1Hz.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetCalibrationOutPut(RTC_HandleTypeDef *hrtc, uint32_t CalibOutput)
{
 8007724:	b480      	push	{r7}
 8007726:	b083      	sub	sp, #12
 8007728:	af00      	add	r7, sp, #0
 800772a:	6078      	str	r0, [r7, #4]
 800772c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_CALIB_OUTPUT(CalibOutput));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007734:	2b01      	cmp	r3, #1
 8007736:	d101      	bne.n	800773c <HAL_RTCEx_SetCalibrationOutPut+0x18>
 8007738:	2302      	movs	r3, #2
 800773a:	e034      	b.n	80077a6 <HAL_RTCEx_SetCalibrationOutPut+0x82>
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2201      	movs	r2, #1
 8007740:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2202      	movs	r2, #2
 8007748:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	22ca      	movs	r2, #202	@ 0xca
 8007752:	625a      	str	r2, [r3, #36]	@ 0x24
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	2253      	movs	r2, #83	@ 0x53
 800775a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Clear flags before config */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_COSEL;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	689a      	ldr	r2, [r3, #8]
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	f422 2200 	bic.w	r2, r2, #524288	@ 0x80000
 800776a:	609a      	str	r2, [r3, #8]

  /* Configure the RTC_CR register */
  hrtc->Instance->CR |= (uint32_t)CalibOutput;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	6899      	ldr	r1, [r3, #8]
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	683a      	ldr	r2, [r7, #0]
 8007778:	430a      	orrs	r2, r1
 800777a:	609a      	str	r2, [r3, #8]

  __HAL_RTC_CALIBRATION_OUTPUT_ENABLE(hrtc);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	689a      	ldr	r2, [r3, #8]
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800778a:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	22ff      	movs	r2, #255	@ 0xff
 8007792:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2201      	movs	r2, #1
 8007798:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	2200      	movs	r2, #0
 80077a0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80077a4:	2300      	movs	r3, #0
}
 80077a6:	4618      	mov	r0, r3
 80077a8:	370c      	adds	r7, #12
 80077aa:	46bd      	mov	sp, r7
 80077ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b0:	4770      	bx	lr

080077b2 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80077b2:	b480      	push	{r7}
 80077b4:	b083      	sub	sp, #12
 80077b6:	af00      	add	r7, sp, #0
 80077b8:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80077ba:	bf00      	nop
 80077bc:	370c      	adds	r7, #12
 80077be:	46bd      	mov	sp, r7
 80077c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c4:	4770      	bx	lr

080077c6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80077c6:	b580      	push	{r7, lr}
 80077c8:	b082      	sub	sp, #8
 80077ca:	af00      	add	r7, sp, #0
 80077cc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d101      	bne.n	80077d8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80077d4:	2301      	movs	r3, #1
 80077d6:	e049      	b.n	800786c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80077de:	b2db      	uxtb	r3, r3
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d106      	bne.n	80077f2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2200      	movs	r2, #0
 80077e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80077ec:	6878      	ldr	r0, [r7, #4]
 80077ee:	f7fb f895 	bl	800291c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	2202      	movs	r2, #2
 80077f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681a      	ldr	r2, [r3, #0]
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	3304      	adds	r3, #4
 8007802:	4619      	mov	r1, r3
 8007804:	4610      	mov	r0, r2
 8007806:	f000 fa03 	bl	8007c10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	2201      	movs	r2, #1
 800780e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	2201      	movs	r2, #1
 8007816:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	2201      	movs	r2, #1
 800781e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	2201      	movs	r2, #1
 8007826:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	2201      	movs	r2, #1
 800782e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	2201      	movs	r2, #1
 8007836:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	2201      	movs	r2, #1
 800783e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	2201      	movs	r2, #1
 8007846:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	2201      	movs	r2, #1
 800784e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	2201      	movs	r2, #1
 8007856:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	2201      	movs	r2, #1
 800785e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2201      	movs	r2, #1
 8007866:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800786a:	2300      	movs	r3, #0
}
 800786c:	4618      	mov	r0, r3
 800786e:	3708      	adds	r7, #8
 8007870:	46bd      	mov	sp, r7
 8007872:	bd80      	pop	{r7, pc}

08007874 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007874:	b480      	push	{r7}
 8007876:	b085      	sub	sp, #20
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007882:	b2db      	uxtb	r3, r3
 8007884:	2b01      	cmp	r3, #1
 8007886:	d001      	beq.n	800788c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007888:	2301      	movs	r3, #1
 800788a:	e04f      	b.n	800792c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2202      	movs	r2, #2
 8007890:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	68da      	ldr	r2, [r3, #12]
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	f042 0201 	orr.w	r2, r2, #1
 80078a2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	4a23      	ldr	r2, [pc, #140]	@ (8007938 <HAL_TIM_Base_Start_IT+0xc4>)
 80078aa:	4293      	cmp	r3, r2
 80078ac:	d01d      	beq.n	80078ea <HAL_TIM_Base_Start_IT+0x76>
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078b6:	d018      	beq.n	80078ea <HAL_TIM_Base_Start_IT+0x76>
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	4a1f      	ldr	r2, [pc, #124]	@ (800793c <HAL_TIM_Base_Start_IT+0xc8>)
 80078be:	4293      	cmp	r3, r2
 80078c0:	d013      	beq.n	80078ea <HAL_TIM_Base_Start_IT+0x76>
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	4a1e      	ldr	r2, [pc, #120]	@ (8007940 <HAL_TIM_Base_Start_IT+0xcc>)
 80078c8:	4293      	cmp	r3, r2
 80078ca:	d00e      	beq.n	80078ea <HAL_TIM_Base_Start_IT+0x76>
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	4a1c      	ldr	r2, [pc, #112]	@ (8007944 <HAL_TIM_Base_Start_IT+0xd0>)
 80078d2:	4293      	cmp	r3, r2
 80078d4:	d009      	beq.n	80078ea <HAL_TIM_Base_Start_IT+0x76>
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	4a1b      	ldr	r2, [pc, #108]	@ (8007948 <HAL_TIM_Base_Start_IT+0xd4>)
 80078dc:	4293      	cmp	r3, r2
 80078de:	d004      	beq.n	80078ea <HAL_TIM_Base_Start_IT+0x76>
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	4a19      	ldr	r2, [pc, #100]	@ (800794c <HAL_TIM_Base_Start_IT+0xd8>)
 80078e6:	4293      	cmp	r3, r2
 80078e8:	d115      	bne.n	8007916 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	689a      	ldr	r2, [r3, #8]
 80078f0:	4b17      	ldr	r3, [pc, #92]	@ (8007950 <HAL_TIM_Base_Start_IT+0xdc>)
 80078f2:	4013      	ands	r3, r2
 80078f4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	2b06      	cmp	r3, #6
 80078fa:	d015      	beq.n	8007928 <HAL_TIM_Base_Start_IT+0xb4>
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007902:	d011      	beq.n	8007928 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	681a      	ldr	r2, [r3, #0]
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	f042 0201 	orr.w	r2, r2, #1
 8007912:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007914:	e008      	b.n	8007928 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	681a      	ldr	r2, [r3, #0]
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	f042 0201 	orr.w	r2, r2, #1
 8007924:	601a      	str	r2, [r3, #0]
 8007926:	e000      	b.n	800792a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007928:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800792a:	2300      	movs	r3, #0
}
 800792c:	4618      	mov	r0, r3
 800792e:	3714      	adds	r7, #20
 8007930:	46bd      	mov	sp, r7
 8007932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007936:	4770      	bx	lr
 8007938:	40012c00 	.word	0x40012c00
 800793c:	40000400 	.word	0x40000400
 8007940:	40000800 	.word	0x40000800
 8007944:	40000c00 	.word	0x40000c00
 8007948:	40013400 	.word	0x40013400
 800794c:	40014000 	.word	0x40014000
 8007950:	00010007 	.word	0x00010007

08007954 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007954:	b480      	push	{r7}
 8007956:	b083      	sub	sp, #12
 8007958:	af00      	add	r7, sp, #0
 800795a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	68da      	ldr	r2, [r3, #12]
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	f022 0201 	bic.w	r2, r2, #1
 800796a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	6a1a      	ldr	r2, [r3, #32]
 8007972:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007976:	4013      	ands	r3, r2
 8007978:	2b00      	cmp	r3, #0
 800797a:	d10f      	bne.n	800799c <HAL_TIM_Base_Stop_IT+0x48>
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	6a1a      	ldr	r2, [r3, #32]
 8007982:	f240 4344 	movw	r3, #1092	@ 0x444
 8007986:	4013      	ands	r3, r2
 8007988:	2b00      	cmp	r3, #0
 800798a:	d107      	bne.n	800799c <HAL_TIM_Base_Stop_IT+0x48>
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	681a      	ldr	r2, [r3, #0]
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	f022 0201 	bic.w	r2, r2, #1
 800799a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2201      	movs	r2, #1
 80079a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80079a4:	2300      	movs	r3, #0
}
 80079a6:	4618      	mov	r0, r3
 80079a8:	370c      	adds	r7, #12
 80079aa:	46bd      	mov	sp, r7
 80079ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b0:	4770      	bx	lr

080079b2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80079b2:	b580      	push	{r7, lr}
 80079b4:	b084      	sub	sp, #16
 80079b6:	af00      	add	r7, sp, #0
 80079b8:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	68db      	ldr	r3, [r3, #12]
 80079c0:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	691b      	ldr	r3, [r3, #16]
 80079c8:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80079ca:	68bb      	ldr	r3, [r7, #8]
 80079cc:	f003 0302 	and.w	r3, r3, #2
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d020      	beq.n	8007a16 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	f003 0302 	and.w	r3, r3, #2
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d01b      	beq.n	8007a16 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	f06f 0202 	mvn.w	r2, #2
 80079e6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	2201      	movs	r2, #1
 80079ec:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	699b      	ldr	r3, [r3, #24]
 80079f4:	f003 0303 	and.w	r3, r3, #3
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d003      	beq.n	8007a04 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80079fc:	6878      	ldr	r0, [r7, #4]
 80079fe:	f000 f8e9 	bl	8007bd4 <HAL_TIM_IC_CaptureCallback>
 8007a02:	e005      	b.n	8007a10 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a04:	6878      	ldr	r0, [r7, #4]
 8007a06:	f000 f8db 	bl	8007bc0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a0a:	6878      	ldr	r0, [r7, #4]
 8007a0c:	f000 f8ec 	bl	8007be8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	2200      	movs	r2, #0
 8007a14:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007a16:	68bb      	ldr	r3, [r7, #8]
 8007a18:	f003 0304 	and.w	r3, r3, #4
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d020      	beq.n	8007a62 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	f003 0304 	and.w	r3, r3, #4
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d01b      	beq.n	8007a62 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	f06f 0204 	mvn.w	r2, #4
 8007a32:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2202      	movs	r2, #2
 8007a38:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	699b      	ldr	r3, [r3, #24]
 8007a40:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d003      	beq.n	8007a50 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007a48:	6878      	ldr	r0, [r7, #4]
 8007a4a:	f000 f8c3 	bl	8007bd4 <HAL_TIM_IC_CaptureCallback>
 8007a4e:	e005      	b.n	8007a5c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a50:	6878      	ldr	r0, [r7, #4]
 8007a52:	f000 f8b5 	bl	8007bc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a56:	6878      	ldr	r0, [r7, #4]
 8007a58:	f000 f8c6 	bl	8007be8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2200      	movs	r2, #0
 8007a60:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007a62:	68bb      	ldr	r3, [r7, #8]
 8007a64:	f003 0308 	and.w	r3, r3, #8
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d020      	beq.n	8007aae <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	f003 0308 	and.w	r3, r3, #8
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d01b      	beq.n	8007aae <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	f06f 0208 	mvn.w	r2, #8
 8007a7e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2204      	movs	r2, #4
 8007a84:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	69db      	ldr	r3, [r3, #28]
 8007a8c:	f003 0303 	and.w	r3, r3, #3
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d003      	beq.n	8007a9c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007a94:	6878      	ldr	r0, [r7, #4]
 8007a96:	f000 f89d 	bl	8007bd4 <HAL_TIM_IC_CaptureCallback>
 8007a9a:	e005      	b.n	8007aa8 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a9c:	6878      	ldr	r0, [r7, #4]
 8007a9e:	f000 f88f 	bl	8007bc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007aa2:	6878      	ldr	r0, [r7, #4]
 8007aa4:	f000 f8a0 	bl	8007be8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	2200      	movs	r2, #0
 8007aac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007aae:	68bb      	ldr	r3, [r7, #8]
 8007ab0:	f003 0310 	and.w	r3, r3, #16
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d020      	beq.n	8007afa <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	f003 0310 	and.w	r3, r3, #16
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d01b      	beq.n	8007afa <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	f06f 0210 	mvn.w	r2, #16
 8007aca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	2208      	movs	r2, #8
 8007ad0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	69db      	ldr	r3, [r3, #28]
 8007ad8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d003      	beq.n	8007ae8 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007ae0:	6878      	ldr	r0, [r7, #4]
 8007ae2:	f000 f877 	bl	8007bd4 <HAL_TIM_IC_CaptureCallback>
 8007ae6:	e005      	b.n	8007af4 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ae8:	6878      	ldr	r0, [r7, #4]
 8007aea:	f000 f869 	bl	8007bc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007aee:	6878      	ldr	r0, [r7, #4]
 8007af0:	f000 f87a 	bl	8007be8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2200      	movs	r2, #0
 8007af8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007afa:	68bb      	ldr	r3, [r7, #8]
 8007afc:	f003 0301 	and.w	r3, r3, #1
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d00c      	beq.n	8007b1e <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	f003 0301 	and.w	r3, r3, #1
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d007      	beq.n	8007b1e <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	f06f 0201 	mvn.w	r2, #1
 8007b16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007b18:	6878      	ldr	r0, [r7, #4]
 8007b1a:	f7f9 f81f 	bl	8000b5c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007b1e:	68bb      	ldr	r3, [r7, #8]
 8007b20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d104      	bne.n	8007b32 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007b28:	68bb      	ldr	r3, [r7, #8]
 8007b2a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d00c      	beq.n	8007b4c <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d007      	beq.n	8007b4c <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007b44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007b46:	6878      	ldr	r0, [r7, #4]
 8007b48:	f000 f99a 	bl	8007e80 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007b4c:	68bb      	ldr	r3, [r7, #8]
 8007b4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d00c      	beq.n	8007b70 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d007      	beq.n	8007b70 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007b68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007b6a:	6878      	ldr	r0, [r7, #4]
 8007b6c:	f000 f992 	bl	8007e94 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007b70:	68bb      	ldr	r3, [r7, #8]
 8007b72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d00c      	beq.n	8007b94 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d007      	beq.n	8007b94 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007b8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007b8e:	6878      	ldr	r0, [r7, #4]
 8007b90:	f000 f834 	bl	8007bfc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007b94:	68bb      	ldr	r3, [r7, #8]
 8007b96:	f003 0320 	and.w	r3, r3, #32
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d00c      	beq.n	8007bb8 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	f003 0320 	and.w	r3, r3, #32
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d007      	beq.n	8007bb8 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	f06f 0220 	mvn.w	r2, #32
 8007bb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007bb2:	6878      	ldr	r0, [r7, #4]
 8007bb4:	f000 f95a 	bl	8007e6c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007bb8:	bf00      	nop
 8007bba:	3710      	adds	r7, #16
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	bd80      	pop	{r7, pc}

08007bc0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007bc0:	b480      	push	{r7}
 8007bc2:	b083      	sub	sp, #12
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007bc8:	bf00      	nop
 8007bca:	370c      	adds	r7, #12
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd2:	4770      	bx	lr

08007bd4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007bd4:	b480      	push	{r7}
 8007bd6:	b083      	sub	sp, #12
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007bdc:	bf00      	nop
 8007bde:	370c      	adds	r7, #12
 8007be0:	46bd      	mov	sp, r7
 8007be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be6:	4770      	bx	lr

08007be8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007be8:	b480      	push	{r7}
 8007bea:	b083      	sub	sp, #12
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007bf0:	bf00      	nop
 8007bf2:	370c      	adds	r7, #12
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfa:	4770      	bx	lr

08007bfc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007bfc:	b480      	push	{r7}
 8007bfe:	b083      	sub	sp, #12
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007c04:	bf00      	nop
 8007c06:	370c      	adds	r7, #12
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0e:	4770      	bx	lr

08007c10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007c10:	b480      	push	{r7}
 8007c12:	b085      	sub	sp, #20
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	6078      	str	r0, [r7, #4]
 8007c18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	4a46      	ldr	r2, [pc, #280]	@ (8007d3c <TIM_Base_SetConfig+0x12c>)
 8007c24:	4293      	cmp	r3, r2
 8007c26:	d013      	beq.n	8007c50 <TIM_Base_SetConfig+0x40>
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007c2e:	d00f      	beq.n	8007c50 <TIM_Base_SetConfig+0x40>
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	4a43      	ldr	r2, [pc, #268]	@ (8007d40 <TIM_Base_SetConfig+0x130>)
 8007c34:	4293      	cmp	r3, r2
 8007c36:	d00b      	beq.n	8007c50 <TIM_Base_SetConfig+0x40>
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	4a42      	ldr	r2, [pc, #264]	@ (8007d44 <TIM_Base_SetConfig+0x134>)
 8007c3c:	4293      	cmp	r3, r2
 8007c3e:	d007      	beq.n	8007c50 <TIM_Base_SetConfig+0x40>
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	4a41      	ldr	r2, [pc, #260]	@ (8007d48 <TIM_Base_SetConfig+0x138>)
 8007c44:	4293      	cmp	r3, r2
 8007c46:	d003      	beq.n	8007c50 <TIM_Base_SetConfig+0x40>
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	4a40      	ldr	r2, [pc, #256]	@ (8007d4c <TIM_Base_SetConfig+0x13c>)
 8007c4c:	4293      	cmp	r3, r2
 8007c4e:	d108      	bne.n	8007c62 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c56:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007c58:	683b      	ldr	r3, [r7, #0]
 8007c5a:	685b      	ldr	r3, [r3, #4]
 8007c5c:	68fa      	ldr	r2, [r7, #12]
 8007c5e:	4313      	orrs	r3, r2
 8007c60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	4a35      	ldr	r2, [pc, #212]	@ (8007d3c <TIM_Base_SetConfig+0x12c>)
 8007c66:	4293      	cmp	r3, r2
 8007c68:	d01f      	beq.n	8007caa <TIM_Base_SetConfig+0x9a>
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007c70:	d01b      	beq.n	8007caa <TIM_Base_SetConfig+0x9a>
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	4a32      	ldr	r2, [pc, #200]	@ (8007d40 <TIM_Base_SetConfig+0x130>)
 8007c76:	4293      	cmp	r3, r2
 8007c78:	d017      	beq.n	8007caa <TIM_Base_SetConfig+0x9a>
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	4a31      	ldr	r2, [pc, #196]	@ (8007d44 <TIM_Base_SetConfig+0x134>)
 8007c7e:	4293      	cmp	r3, r2
 8007c80:	d013      	beq.n	8007caa <TIM_Base_SetConfig+0x9a>
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	4a30      	ldr	r2, [pc, #192]	@ (8007d48 <TIM_Base_SetConfig+0x138>)
 8007c86:	4293      	cmp	r3, r2
 8007c88:	d00f      	beq.n	8007caa <TIM_Base_SetConfig+0x9a>
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	4a2f      	ldr	r2, [pc, #188]	@ (8007d4c <TIM_Base_SetConfig+0x13c>)
 8007c8e:	4293      	cmp	r3, r2
 8007c90:	d00b      	beq.n	8007caa <TIM_Base_SetConfig+0x9a>
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	4a2e      	ldr	r2, [pc, #184]	@ (8007d50 <TIM_Base_SetConfig+0x140>)
 8007c96:	4293      	cmp	r3, r2
 8007c98:	d007      	beq.n	8007caa <TIM_Base_SetConfig+0x9a>
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	4a2d      	ldr	r2, [pc, #180]	@ (8007d54 <TIM_Base_SetConfig+0x144>)
 8007c9e:	4293      	cmp	r3, r2
 8007ca0:	d003      	beq.n	8007caa <TIM_Base_SetConfig+0x9a>
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	4a2c      	ldr	r2, [pc, #176]	@ (8007d58 <TIM_Base_SetConfig+0x148>)
 8007ca6:	4293      	cmp	r3, r2
 8007ca8:	d108      	bne.n	8007cbc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007cb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	68db      	ldr	r3, [r3, #12]
 8007cb6:	68fa      	ldr	r2, [r7, #12]
 8007cb8:	4313      	orrs	r3, r2
 8007cba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007cc2:	683b      	ldr	r3, [r7, #0]
 8007cc4:	695b      	ldr	r3, [r3, #20]
 8007cc6:	4313      	orrs	r3, r2
 8007cc8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	68fa      	ldr	r2, [r7, #12]
 8007cce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007cd0:	683b      	ldr	r3, [r7, #0]
 8007cd2:	689a      	ldr	r2, [r3, #8]
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007cd8:	683b      	ldr	r3, [r7, #0]
 8007cda:	681a      	ldr	r2, [r3, #0]
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	4a16      	ldr	r2, [pc, #88]	@ (8007d3c <TIM_Base_SetConfig+0x12c>)
 8007ce4:	4293      	cmp	r3, r2
 8007ce6:	d00f      	beq.n	8007d08 <TIM_Base_SetConfig+0xf8>
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	4a18      	ldr	r2, [pc, #96]	@ (8007d4c <TIM_Base_SetConfig+0x13c>)
 8007cec:	4293      	cmp	r3, r2
 8007cee:	d00b      	beq.n	8007d08 <TIM_Base_SetConfig+0xf8>
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	4a17      	ldr	r2, [pc, #92]	@ (8007d50 <TIM_Base_SetConfig+0x140>)
 8007cf4:	4293      	cmp	r3, r2
 8007cf6:	d007      	beq.n	8007d08 <TIM_Base_SetConfig+0xf8>
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	4a16      	ldr	r2, [pc, #88]	@ (8007d54 <TIM_Base_SetConfig+0x144>)
 8007cfc:	4293      	cmp	r3, r2
 8007cfe:	d003      	beq.n	8007d08 <TIM_Base_SetConfig+0xf8>
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	4a15      	ldr	r2, [pc, #84]	@ (8007d58 <TIM_Base_SetConfig+0x148>)
 8007d04:	4293      	cmp	r3, r2
 8007d06:	d103      	bne.n	8007d10 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007d08:	683b      	ldr	r3, [r7, #0]
 8007d0a:	691a      	ldr	r2, [r3, #16]
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2201      	movs	r2, #1
 8007d14:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	691b      	ldr	r3, [r3, #16]
 8007d1a:	f003 0301 	and.w	r3, r3, #1
 8007d1e:	2b01      	cmp	r3, #1
 8007d20:	d105      	bne.n	8007d2e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	691b      	ldr	r3, [r3, #16]
 8007d26:	f023 0201 	bic.w	r2, r3, #1
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	611a      	str	r2, [r3, #16]
  }
}
 8007d2e:	bf00      	nop
 8007d30:	3714      	adds	r7, #20
 8007d32:	46bd      	mov	sp, r7
 8007d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d38:	4770      	bx	lr
 8007d3a:	bf00      	nop
 8007d3c:	40012c00 	.word	0x40012c00
 8007d40:	40000400 	.word	0x40000400
 8007d44:	40000800 	.word	0x40000800
 8007d48:	40000c00 	.word	0x40000c00
 8007d4c:	40013400 	.word	0x40013400
 8007d50:	40014000 	.word	0x40014000
 8007d54:	40014400 	.word	0x40014400
 8007d58:	40014800 	.word	0x40014800

08007d5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007d5c:	b480      	push	{r7}
 8007d5e:	b085      	sub	sp, #20
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	6078      	str	r0, [r7, #4]
 8007d64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007d6c:	2b01      	cmp	r3, #1
 8007d6e:	d101      	bne.n	8007d74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007d70:	2302      	movs	r3, #2
 8007d72:	e068      	b.n	8007e46 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2201      	movs	r2, #1
 8007d78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2202      	movs	r2, #2
 8007d80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	685b      	ldr	r3, [r3, #4]
 8007d8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	689b      	ldr	r3, [r3, #8]
 8007d92:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	4a2e      	ldr	r2, [pc, #184]	@ (8007e54 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007d9a:	4293      	cmp	r3, r2
 8007d9c:	d004      	beq.n	8007da8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	4a2d      	ldr	r2, [pc, #180]	@ (8007e58 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007da4:	4293      	cmp	r3, r2
 8007da6:	d108      	bne.n	8007dba <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007dae:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007db0:	683b      	ldr	r3, [r7, #0]
 8007db2:	685b      	ldr	r3, [r3, #4]
 8007db4:	68fa      	ldr	r2, [r7, #12]
 8007db6:	4313      	orrs	r3, r2
 8007db8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007dc0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007dc2:	683b      	ldr	r3, [r7, #0]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	68fa      	ldr	r2, [r7, #12]
 8007dc8:	4313      	orrs	r3, r2
 8007dca:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	68fa      	ldr	r2, [r7, #12]
 8007dd2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	4a1e      	ldr	r2, [pc, #120]	@ (8007e54 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007dda:	4293      	cmp	r3, r2
 8007ddc:	d01d      	beq.n	8007e1a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007de6:	d018      	beq.n	8007e1a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	4a1b      	ldr	r2, [pc, #108]	@ (8007e5c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007dee:	4293      	cmp	r3, r2
 8007df0:	d013      	beq.n	8007e1a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	4a1a      	ldr	r2, [pc, #104]	@ (8007e60 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007df8:	4293      	cmp	r3, r2
 8007dfa:	d00e      	beq.n	8007e1a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	4a18      	ldr	r2, [pc, #96]	@ (8007e64 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007e02:	4293      	cmp	r3, r2
 8007e04:	d009      	beq.n	8007e1a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	4a13      	ldr	r2, [pc, #76]	@ (8007e58 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007e0c:	4293      	cmp	r3, r2
 8007e0e:	d004      	beq.n	8007e1a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	4a14      	ldr	r2, [pc, #80]	@ (8007e68 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007e16:	4293      	cmp	r3, r2
 8007e18:	d10c      	bne.n	8007e34 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007e1a:	68bb      	ldr	r3, [r7, #8]
 8007e1c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007e20:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007e22:	683b      	ldr	r3, [r7, #0]
 8007e24:	689b      	ldr	r3, [r3, #8]
 8007e26:	68ba      	ldr	r2, [r7, #8]
 8007e28:	4313      	orrs	r3, r2
 8007e2a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	68ba      	ldr	r2, [r7, #8]
 8007e32:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	2201      	movs	r2, #1
 8007e38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	2200      	movs	r2, #0
 8007e40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007e44:	2300      	movs	r3, #0
}
 8007e46:	4618      	mov	r0, r3
 8007e48:	3714      	adds	r7, #20
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e50:	4770      	bx	lr
 8007e52:	bf00      	nop
 8007e54:	40012c00 	.word	0x40012c00
 8007e58:	40013400 	.word	0x40013400
 8007e5c:	40000400 	.word	0x40000400
 8007e60:	40000800 	.word	0x40000800
 8007e64:	40000c00 	.word	0x40000c00
 8007e68:	40014000 	.word	0x40014000

08007e6c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007e6c:	b480      	push	{r7}
 8007e6e:	b083      	sub	sp, #12
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007e74:	bf00      	nop
 8007e76:	370c      	adds	r7, #12
 8007e78:	46bd      	mov	sp, r7
 8007e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7e:	4770      	bx	lr

08007e80 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007e80:	b480      	push	{r7}
 8007e82:	b083      	sub	sp, #12
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007e88:	bf00      	nop
 8007e8a:	370c      	adds	r7, #12
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e92:	4770      	bx	lr

08007e94 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007e94:	b480      	push	{r7}
 8007e96:	b083      	sub	sp, #12
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007e9c:	bf00      	nop
 8007e9e:	370c      	adds	r7, #12
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea6:	4770      	bx	lr

08007ea8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	b082      	sub	sp, #8
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d101      	bne.n	8007eba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007eb6:	2301      	movs	r3, #1
 8007eb8:	e042      	b.n	8007f40 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d106      	bne.n	8007ed2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	2200      	movs	r2, #0
 8007ec8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007ecc:	6878      	ldr	r0, [r7, #4]
 8007ece:	f7fa fd7b 	bl	80029c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	2224      	movs	r2, #36	@ 0x24
 8007ed6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	681a      	ldr	r2, [r3, #0]
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	f022 0201 	bic.w	r2, r2, #1
 8007ee8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d002      	beq.n	8007ef8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007ef2:	6878      	ldr	r0, [r7, #4]
 8007ef4:	f000 ff60 	bl	8008db8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007ef8:	6878      	ldr	r0, [r7, #4]
 8007efa:	f000 fc61 	bl	80087c0 <UART_SetConfig>
 8007efe:	4603      	mov	r3, r0
 8007f00:	2b01      	cmp	r3, #1
 8007f02:	d101      	bne.n	8007f08 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007f04:	2301      	movs	r3, #1
 8007f06:	e01b      	b.n	8007f40 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	685a      	ldr	r2, [r3, #4]
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007f16:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	689a      	ldr	r2, [r3, #8]
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007f26:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	681a      	ldr	r2, [r3, #0]
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	f042 0201 	orr.w	r2, r2, #1
 8007f36:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007f38:	6878      	ldr	r0, [r7, #4]
 8007f3a:	f000 ffdf 	bl	8008efc <UART_CheckIdleState>
 8007f3e:	4603      	mov	r3, r0
}
 8007f40:	4618      	mov	r0, r3
 8007f42:	3708      	adds	r7, #8
 8007f44:	46bd      	mov	sp, r7
 8007f46:	bd80      	pop	{r7, pc}

08007f48 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007f48:	b580      	push	{r7, lr}
 8007f4a:	b08a      	sub	sp, #40	@ 0x28
 8007f4c:	af02      	add	r7, sp, #8
 8007f4e:	60f8      	str	r0, [r7, #12]
 8007f50:	60b9      	str	r1, [r7, #8]
 8007f52:	603b      	str	r3, [r7, #0]
 8007f54:	4613      	mov	r3, r2
 8007f56:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f5e:	2b20      	cmp	r3, #32
 8007f60:	d17b      	bne.n	800805a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f62:	68bb      	ldr	r3, [r7, #8]
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d002      	beq.n	8007f6e <HAL_UART_Transmit+0x26>
 8007f68:	88fb      	ldrh	r3, [r7, #6]
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d101      	bne.n	8007f72 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007f6e:	2301      	movs	r3, #1
 8007f70:	e074      	b.n	800805c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	2200      	movs	r2, #0
 8007f76:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	2221      	movs	r2, #33	@ 0x21
 8007f7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007f82:	f7fa fed3 	bl	8002d2c <HAL_GetTick>
 8007f86:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	88fa      	ldrh	r2, [r7, #6]
 8007f8c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	88fa      	ldrh	r2, [r7, #6]
 8007f94:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	689b      	ldr	r3, [r3, #8]
 8007f9c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007fa0:	d108      	bne.n	8007fb4 <HAL_UART_Transmit+0x6c>
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	691b      	ldr	r3, [r3, #16]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d104      	bne.n	8007fb4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007faa:	2300      	movs	r3, #0
 8007fac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007fae:	68bb      	ldr	r3, [r7, #8]
 8007fb0:	61bb      	str	r3, [r7, #24]
 8007fb2:	e003      	b.n	8007fbc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007fb4:	68bb      	ldr	r3, [r7, #8]
 8007fb6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007fb8:	2300      	movs	r3, #0
 8007fba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007fbc:	e030      	b.n	8008020 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007fbe:	683b      	ldr	r3, [r7, #0]
 8007fc0:	9300      	str	r3, [sp, #0]
 8007fc2:	697b      	ldr	r3, [r7, #20]
 8007fc4:	2200      	movs	r2, #0
 8007fc6:	2180      	movs	r1, #128	@ 0x80
 8007fc8:	68f8      	ldr	r0, [r7, #12]
 8007fca:	f001 f841 	bl	8009050 <UART_WaitOnFlagUntilTimeout>
 8007fce:	4603      	mov	r3, r0
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d005      	beq.n	8007fe0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	2220      	movs	r2, #32
 8007fd8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8007fdc:	2303      	movs	r3, #3
 8007fde:	e03d      	b.n	800805c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8007fe0:	69fb      	ldr	r3, [r7, #28]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d10b      	bne.n	8007ffe <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007fe6:	69bb      	ldr	r3, [r7, #24]
 8007fe8:	881a      	ldrh	r2, [r3, #0]
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007ff2:	b292      	uxth	r2, r2
 8007ff4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007ff6:	69bb      	ldr	r3, [r7, #24]
 8007ff8:	3302      	adds	r3, #2
 8007ffa:	61bb      	str	r3, [r7, #24]
 8007ffc:	e007      	b.n	800800e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007ffe:	69fb      	ldr	r3, [r7, #28]
 8008000:	781a      	ldrb	r2, [r3, #0]
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008008:	69fb      	ldr	r3, [r7, #28]
 800800a:	3301      	adds	r3, #1
 800800c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008014:	b29b      	uxth	r3, r3
 8008016:	3b01      	subs	r3, #1
 8008018:	b29a      	uxth	r2, r3
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008026:	b29b      	uxth	r3, r3
 8008028:	2b00      	cmp	r3, #0
 800802a:	d1c8      	bne.n	8007fbe <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	9300      	str	r3, [sp, #0]
 8008030:	697b      	ldr	r3, [r7, #20]
 8008032:	2200      	movs	r2, #0
 8008034:	2140      	movs	r1, #64	@ 0x40
 8008036:	68f8      	ldr	r0, [r7, #12]
 8008038:	f001 f80a 	bl	8009050 <UART_WaitOnFlagUntilTimeout>
 800803c:	4603      	mov	r3, r0
 800803e:	2b00      	cmp	r3, #0
 8008040:	d005      	beq.n	800804e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	2220      	movs	r2, #32
 8008046:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800804a:	2303      	movs	r3, #3
 800804c:	e006      	b.n	800805c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	2220      	movs	r2, #32
 8008052:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008056:	2300      	movs	r3, #0
 8008058:	e000      	b.n	800805c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800805a:	2302      	movs	r3, #2
  }
}
 800805c:	4618      	mov	r0, r3
 800805e:	3720      	adds	r7, #32
 8008060:	46bd      	mov	sp, r7
 8008062:	bd80      	pop	{r7, pc}

08008064 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008064:	b580      	push	{r7, lr}
 8008066:	b08a      	sub	sp, #40	@ 0x28
 8008068:	af00      	add	r7, sp, #0
 800806a:	60f8      	str	r0, [r7, #12]
 800806c:	60b9      	str	r1, [r7, #8]
 800806e:	4613      	mov	r3, r2
 8008070:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008078:	2b20      	cmp	r3, #32
 800807a:	d137      	bne.n	80080ec <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800807c:	68bb      	ldr	r3, [r7, #8]
 800807e:	2b00      	cmp	r3, #0
 8008080:	d002      	beq.n	8008088 <HAL_UART_Receive_IT+0x24>
 8008082:	88fb      	ldrh	r3, [r7, #6]
 8008084:	2b00      	cmp	r3, #0
 8008086:	d101      	bne.n	800808c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8008088:	2301      	movs	r3, #1
 800808a:	e030      	b.n	80080ee <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	2200      	movs	r2, #0
 8008090:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	4a18      	ldr	r2, [pc, #96]	@ (80080f8 <HAL_UART_Receive_IT+0x94>)
 8008098:	4293      	cmp	r3, r2
 800809a:	d01f      	beq.n	80080dc <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	685b      	ldr	r3, [r3, #4]
 80080a2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d018      	beq.n	80080dc <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080b0:	697b      	ldr	r3, [r7, #20]
 80080b2:	e853 3f00 	ldrex	r3, [r3]
 80080b6:	613b      	str	r3, [r7, #16]
   return(result);
 80080b8:	693b      	ldr	r3, [r7, #16]
 80080ba:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80080be:	627b      	str	r3, [r7, #36]	@ 0x24
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	461a      	mov	r2, r3
 80080c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080c8:	623b      	str	r3, [r7, #32]
 80080ca:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080cc:	69f9      	ldr	r1, [r7, #28]
 80080ce:	6a3a      	ldr	r2, [r7, #32]
 80080d0:	e841 2300 	strex	r3, r2, [r1]
 80080d4:	61bb      	str	r3, [r7, #24]
   return(result);
 80080d6:	69bb      	ldr	r3, [r7, #24]
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d1e6      	bne.n	80080aa <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80080dc:	88fb      	ldrh	r3, [r7, #6]
 80080de:	461a      	mov	r2, r3
 80080e0:	68b9      	ldr	r1, [r7, #8]
 80080e2:	68f8      	ldr	r0, [r7, #12]
 80080e4:	f001 f822 	bl	800912c <UART_Start_Receive_IT>
 80080e8:	4603      	mov	r3, r0
 80080ea:	e000      	b.n	80080ee <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80080ec:	2302      	movs	r3, #2
  }
}
 80080ee:	4618      	mov	r0, r3
 80080f0:	3728      	adds	r7, #40	@ 0x28
 80080f2:	46bd      	mov	sp, r7
 80080f4:	bd80      	pop	{r7, pc}
 80080f6:	bf00      	nop
 80080f8:	40008000 	.word	0x40008000

080080fc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80080fc:	b580      	push	{r7, lr}
 80080fe:	b0ba      	sub	sp, #232	@ 0xe8
 8008100:	af00      	add	r7, sp, #0
 8008102:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	69db      	ldr	r3, [r3, #28]
 800810a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	689b      	ldr	r3, [r3, #8]
 800811e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008122:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008126:	f640 030f 	movw	r3, #2063	@ 0x80f
 800812a:	4013      	ands	r3, r2
 800812c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008130:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008134:	2b00      	cmp	r3, #0
 8008136:	d11b      	bne.n	8008170 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008138:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800813c:	f003 0320 	and.w	r3, r3, #32
 8008140:	2b00      	cmp	r3, #0
 8008142:	d015      	beq.n	8008170 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008144:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008148:	f003 0320 	and.w	r3, r3, #32
 800814c:	2b00      	cmp	r3, #0
 800814e:	d105      	bne.n	800815c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008150:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008154:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008158:	2b00      	cmp	r3, #0
 800815a:	d009      	beq.n	8008170 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008160:	2b00      	cmp	r3, #0
 8008162:	f000 8300 	beq.w	8008766 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800816a:	6878      	ldr	r0, [r7, #4]
 800816c:	4798      	blx	r3
      }
      return;
 800816e:	e2fa      	b.n	8008766 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 8008170:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008174:	2b00      	cmp	r3, #0
 8008176:	f000 8123 	beq.w	80083c0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800817a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800817e:	4b8d      	ldr	r3, [pc, #564]	@ (80083b4 <HAL_UART_IRQHandler+0x2b8>)
 8008180:	4013      	ands	r3, r2
 8008182:	2b00      	cmp	r3, #0
 8008184:	d106      	bne.n	8008194 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008186:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800818a:	4b8b      	ldr	r3, [pc, #556]	@ (80083b8 <HAL_UART_IRQHandler+0x2bc>)
 800818c:	4013      	ands	r3, r2
 800818e:	2b00      	cmp	r3, #0
 8008190:	f000 8116 	beq.w	80083c0 <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008194:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008198:	f003 0301 	and.w	r3, r3, #1
 800819c:	2b00      	cmp	r3, #0
 800819e:	d011      	beq.n	80081c4 <HAL_UART_IRQHandler+0xc8>
 80081a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80081a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d00b      	beq.n	80081c4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	2201      	movs	r2, #1
 80081b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081ba:	f043 0201 	orr.w	r2, r3, #1
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80081c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081c8:	f003 0302 	and.w	r3, r3, #2
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d011      	beq.n	80081f4 <HAL_UART_IRQHandler+0xf8>
 80081d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80081d4:	f003 0301 	and.w	r3, r3, #1
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d00b      	beq.n	80081f4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	2202      	movs	r2, #2
 80081e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081ea:	f043 0204 	orr.w	r2, r3, #4
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80081f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081f8:	f003 0304 	and.w	r3, r3, #4
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d011      	beq.n	8008224 <HAL_UART_IRQHandler+0x128>
 8008200:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008204:	f003 0301 	and.w	r3, r3, #1
 8008208:	2b00      	cmp	r3, #0
 800820a:	d00b      	beq.n	8008224 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	2204      	movs	r2, #4
 8008212:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800821a:	f043 0202 	orr.w	r2, r3, #2
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008224:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008228:	f003 0308 	and.w	r3, r3, #8
 800822c:	2b00      	cmp	r3, #0
 800822e:	d017      	beq.n	8008260 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008230:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008234:	f003 0320 	and.w	r3, r3, #32
 8008238:	2b00      	cmp	r3, #0
 800823a:	d105      	bne.n	8008248 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800823c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008240:	4b5c      	ldr	r3, [pc, #368]	@ (80083b4 <HAL_UART_IRQHandler+0x2b8>)
 8008242:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008244:	2b00      	cmp	r3, #0
 8008246:	d00b      	beq.n	8008260 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	2208      	movs	r2, #8
 800824e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008256:	f043 0208 	orr.w	r2, r3, #8
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008260:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008264:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008268:	2b00      	cmp	r3, #0
 800826a:	d012      	beq.n	8008292 <HAL_UART_IRQHandler+0x196>
 800826c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008270:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008274:	2b00      	cmp	r3, #0
 8008276:	d00c      	beq.n	8008292 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008280:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008288:	f043 0220 	orr.w	r2, r3, #32
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008298:	2b00      	cmp	r3, #0
 800829a:	f000 8266 	beq.w	800876a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800829e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082a2:	f003 0320 	and.w	r3, r3, #32
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d013      	beq.n	80082d2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80082aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80082ae:	f003 0320 	and.w	r3, r3, #32
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d105      	bne.n	80082c2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80082b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80082ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d007      	beq.n	80082d2 <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d003      	beq.n	80082d2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80082ce:	6878      	ldr	r0, [r7, #4]
 80082d0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082d8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	689b      	ldr	r3, [r3, #8]
 80082e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082e6:	2b40      	cmp	r3, #64	@ 0x40
 80082e8:	d005      	beq.n	80082f6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80082ea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80082ee:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d054      	beq.n	80083a0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80082f6:	6878      	ldr	r0, [r7, #4]
 80082f8:	f001 f83a 	bl	8009370 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	689b      	ldr	r3, [r3, #8]
 8008302:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008306:	2b40      	cmp	r3, #64	@ 0x40
 8008308:	d146      	bne.n	8008398 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	3308      	adds	r3, #8
 8008310:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008314:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008318:	e853 3f00 	ldrex	r3, [r3]
 800831c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008320:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008324:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008328:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	3308      	adds	r3, #8
 8008332:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008336:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800833a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800833e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008342:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008346:	e841 2300 	strex	r3, r2, [r1]
 800834a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800834e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008352:	2b00      	cmp	r3, #0
 8008354:	d1d9      	bne.n	800830a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800835c:	2b00      	cmp	r3, #0
 800835e:	d017      	beq.n	8008390 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008366:	4a15      	ldr	r2, [pc, #84]	@ (80083bc <HAL_UART_IRQHandler+0x2c0>)
 8008368:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008370:	4618      	mov	r0, r3
 8008372:	f7fb f8cb 	bl	800350c <HAL_DMA_Abort_IT>
 8008376:	4603      	mov	r3, r0
 8008378:	2b00      	cmp	r3, #0
 800837a:	d019      	beq.n	80083b0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008382:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008384:	687a      	ldr	r2, [r7, #4]
 8008386:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800838a:	4610      	mov	r0, r2
 800838c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800838e:	e00f      	b.n	80083b0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008390:	6878      	ldr	r0, [r7, #4]
 8008392:	f000 f9ff 	bl	8008794 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008396:	e00b      	b.n	80083b0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008398:	6878      	ldr	r0, [r7, #4]
 800839a:	f000 f9fb 	bl	8008794 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800839e:	e007      	b.n	80083b0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80083a0:	6878      	ldr	r0, [r7, #4]
 80083a2:	f000 f9f7 	bl	8008794 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	2200      	movs	r2, #0
 80083aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80083ae:	e1dc      	b.n	800876a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083b0:	bf00      	nop
    return;
 80083b2:	e1da      	b.n	800876a <HAL_UART_IRQHandler+0x66e>
 80083b4:	10000001 	.word	0x10000001
 80083b8:	04000120 	.word	0x04000120
 80083bc:	0800943d 	.word	0x0800943d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80083c4:	2b01      	cmp	r3, #1
 80083c6:	f040 8170 	bne.w	80086aa <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80083ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083ce:	f003 0310 	and.w	r3, r3, #16
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	f000 8169 	beq.w	80086aa <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80083d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80083dc:	f003 0310 	and.w	r3, r3, #16
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	f000 8162 	beq.w	80086aa <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	2210      	movs	r2, #16
 80083ec:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	689b      	ldr	r3, [r3, #8]
 80083f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083f8:	2b40      	cmp	r3, #64	@ 0x40
 80083fa:	f040 80d8 	bne.w	80085ae <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	685b      	ldr	r3, [r3, #4]
 8008408:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800840c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008410:	2b00      	cmp	r3, #0
 8008412:	f000 80af 	beq.w	8008574 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800841c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008420:	429a      	cmp	r2, r3
 8008422:	f080 80a7 	bcs.w	8008574 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800842c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	f003 0320 	and.w	r3, r3, #32
 800843e:	2b00      	cmp	r3, #0
 8008440:	f040 8087 	bne.w	8008552 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800844c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008450:	e853 3f00 	ldrex	r3, [r3]
 8008454:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008458:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800845c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008460:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	461a      	mov	r2, r3
 800846a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800846e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008472:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008476:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800847a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800847e:	e841 2300 	strex	r3, r2, [r1]
 8008482:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008486:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800848a:	2b00      	cmp	r3, #0
 800848c:	d1da      	bne.n	8008444 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	3308      	adds	r3, #8
 8008494:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008496:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008498:	e853 3f00 	ldrex	r3, [r3]
 800849c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800849e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80084a0:	f023 0301 	bic.w	r3, r3, #1
 80084a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	3308      	adds	r3, #8
 80084ae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80084b2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80084b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084b8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80084ba:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80084be:	e841 2300 	strex	r3, r2, [r1]
 80084c2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80084c4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d1e1      	bne.n	800848e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	3308      	adds	r3, #8
 80084d0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80084d4:	e853 3f00 	ldrex	r3, [r3]
 80084d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80084da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80084dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80084e0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	3308      	adds	r3, #8
 80084ea:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80084ee:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80084f0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084f2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80084f4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80084f6:	e841 2300 	strex	r3, r2, [r1]
 80084fa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80084fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d1e3      	bne.n	80084ca <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	2220      	movs	r2, #32
 8008506:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	2200      	movs	r2, #0
 800850e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008516:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008518:	e853 3f00 	ldrex	r3, [r3]
 800851c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800851e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008520:	f023 0310 	bic.w	r3, r3, #16
 8008524:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	461a      	mov	r2, r3
 800852e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008532:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008534:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008536:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008538:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800853a:	e841 2300 	strex	r3, r2, [r1]
 800853e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008540:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008542:	2b00      	cmp	r3, #0
 8008544:	d1e4      	bne.n	8008510 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800854c:	4618      	mov	r0, r3
 800854e:	f7fa ff81 	bl	8003454 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	2202      	movs	r2, #2
 8008556:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008564:	b29b      	uxth	r3, r3
 8008566:	1ad3      	subs	r3, r2, r3
 8008568:	b29b      	uxth	r3, r3
 800856a:	4619      	mov	r1, r3
 800856c:	6878      	ldr	r0, [r7, #4]
 800856e:	f000 f91b 	bl	80087a8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008572:	e0fc      	b.n	800876e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800857a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800857e:	429a      	cmp	r2, r3
 8008580:	f040 80f5 	bne.w	800876e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	f003 0320 	and.w	r3, r3, #32
 8008592:	2b20      	cmp	r3, #32
 8008594:	f040 80eb 	bne.w	800876e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	2202      	movs	r2, #2
 800859c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80085a4:	4619      	mov	r1, r3
 80085a6:	6878      	ldr	r0, [r7, #4]
 80085a8:	f000 f8fe 	bl	80087a8 <HAL_UARTEx_RxEventCallback>
      return;
 80085ac:	e0df      	b.n	800876e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80085ba:	b29b      	uxth	r3, r3
 80085bc:	1ad3      	subs	r3, r2, r3
 80085be:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80085c8:	b29b      	uxth	r3, r3
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	f000 80d1 	beq.w	8008772 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 80085d0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	f000 80cc 	beq.w	8008772 <HAL_UART_IRQHandler+0x676>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085e2:	e853 3f00 	ldrex	r3, [r3]
 80085e6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80085e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085ea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80085ee:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	461a      	mov	r2, r3
 80085f8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80085fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80085fe:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008600:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008602:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008604:	e841 2300 	strex	r3, r2, [r1]
 8008608:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800860a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800860c:	2b00      	cmp	r3, #0
 800860e:	d1e4      	bne.n	80085da <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	3308      	adds	r3, #8
 8008616:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800861a:	e853 3f00 	ldrex	r3, [r3]
 800861e:	623b      	str	r3, [r7, #32]
   return(result);
 8008620:	6a3b      	ldr	r3, [r7, #32]
 8008622:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008626:	f023 0301 	bic.w	r3, r3, #1
 800862a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	3308      	adds	r3, #8
 8008634:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008638:	633a      	str	r2, [r7, #48]	@ 0x30
 800863a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800863c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800863e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008640:	e841 2300 	strex	r3, r2, [r1]
 8008644:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008646:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008648:	2b00      	cmp	r3, #0
 800864a:	d1e1      	bne.n	8008610 <HAL_UART_IRQHandler+0x514>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	2220      	movs	r2, #32
 8008650:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2200      	movs	r2, #0
 8008658:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	2200      	movs	r2, #0
 800865e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008666:	693b      	ldr	r3, [r7, #16]
 8008668:	e853 3f00 	ldrex	r3, [r3]
 800866c:	60fb      	str	r3, [r7, #12]
   return(result);
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	f023 0310 	bic.w	r3, r3, #16
 8008674:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	461a      	mov	r2, r3
 800867e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008682:	61fb      	str	r3, [r7, #28]
 8008684:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008686:	69b9      	ldr	r1, [r7, #24]
 8008688:	69fa      	ldr	r2, [r7, #28]
 800868a:	e841 2300 	strex	r3, r2, [r1]
 800868e:	617b      	str	r3, [r7, #20]
   return(result);
 8008690:	697b      	ldr	r3, [r7, #20]
 8008692:	2b00      	cmp	r3, #0
 8008694:	d1e4      	bne.n	8008660 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	2202      	movs	r2, #2
 800869a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800869c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80086a0:	4619      	mov	r1, r3
 80086a2:	6878      	ldr	r0, [r7, #4]
 80086a4:	f000 f880 	bl	80087a8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80086a8:	e063      	b.n	8008772 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80086aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d00e      	beq.n	80086d4 <HAL_UART_IRQHandler+0x5d8>
 80086b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80086ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d008      	beq.n	80086d4 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80086ca:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80086cc:	6878      	ldr	r0, [r7, #4]
 80086ce:	f001 fc1f 	bl	8009f10 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80086d2:	e051      	b.n	8008778 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80086d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d014      	beq.n	800870a <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80086e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80086e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d105      	bne.n	80086f8 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80086ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80086f0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d008      	beq.n	800870a <HAL_UART_IRQHandler+0x60e>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d03a      	beq.n	8008776 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008704:	6878      	ldr	r0, [r7, #4]
 8008706:	4798      	blx	r3
    }
    return;
 8008708:	e035      	b.n	8008776 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800870a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800870e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008712:	2b00      	cmp	r3, #0
 8008714:	d009      	beq.n	800872a <HAL_UART_IRQHandler+0x62e>
 8008716:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800871a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800871e:	2b00      	cmp	r3, #0
 8008720:	d003      	beq.n	800872a <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8008722:	6878      	ldr	r0, [r7, #4]
 8008724:	f000 fea0 	bl	8009468 <UART_EndTransmit_IT>
    return;
 8008728:	e026      	b.n	8008778 <HAL_UART_IRQHandler+0x67c>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800872a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800872e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008732:	2b00      	cmp	r3, #0
 8008734:	d009      	beq.n	800874a <HAL_UART_IRQHandler+0x64e>
 8008736:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800873a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800873e:	2b00      	cmp	r3, #0
 8008740:	d003      	beq.n	800874a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008742:	6878      	ldr	r0, [r7, #4]
 8008744:	f001 fbf8 	bl	8009f38 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008748:	e016      	b.n	8008778 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800874a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800874e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008752:	2b00      	cmp	r3, #0
 8008754:	d010      	beq.n	8008778 <HAL_UART_IRQHandler+0x67c>
 8008756:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800875a:	2b00      	cmp	r3, #0
 800875c:	da0c      	bge.n	8008778 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800875e:	6878      	ldr	r0, [r7, #4]
 8008760:	f001 fbe0 	bl	8009f24 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008764:	e008      	b.n	8008778 <HAL_UART_IRQHandler+0x67c>
      return;
 8008766:	bf00      	nop
 8008768:	e006      	b.n	8008778 <HAL_UART_IRQHandler+0x67c>
    return;
 800876a:	bf00      	nop
 800876c:	e004      	b.n	8008778 <HAL_UART_IRQHandler+0x67c>
      return;
 800876e:	bf00      	nop
 8008770:	e002      	b.n	8008778 <HAL_UART_IRQHandler+0x67c>
      return;
 8008772:	bf00      	nop
 8008774:	e000      	b.n	8008778 <HAL_UART_IRQHandler+0x67c>
    return;
 8008776:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 8008778:	37e8      	adds	r7, #232	@ 0xe8
 800877a:	46bd      	mov	sp, r7
 800877c:	bd80      	pop	{r7, pc}
 800877e:	bf00      	nop

08008780 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008780:	b480      	push	{r7}
 8008782:	b083      	sub	sp, #12
 8008784:	af00      	add	r7, sp, #0
 8008786:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008788:	bf00      	nop
 800878a:	370c      	adds	r7, #12
 800878c:	46bd      	mov	sp, r7
 800878e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008792:	4770      	bx	lr

08008794 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008794:	b480      	push	{r7}
 8008796:	b083      	sub	sp, #12
 8008798:	af00      	add	r7, sp, #0
 800879a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800879c:	bf00      	nop
 800879e:	370c      	adds	r7, #12
 80087a0:	46bd      	mov	sp, r7
 80087a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a6:	4770      	bx	lr

080087a8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80087a8:	b480      	push	{r7}
 80087aa:	b083      	sub	sp, #12
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	6078      	str	r0, [r7, #4]
 80087b0:	460b      	mov	r3, r1
 80087b2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80087b4:	bf00      	nop
 80087b6:	370c      	adds	r7, #12
 80087b8:	46bd      	mov	sp, r7
 80087ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087be:	4770      	bx	lr

080087c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80087c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80087c4:	b08c      	sub	sp, #48	@ 0x30
 80087c6:	af00      	add	r7, sp, #0
 80087c8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80087ca:	2300      	movs	r3, #0
 80087cc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80087d0:	697b      	ldr	r3, [r7, #20]
 80087d2:	689a      	ldr	r2, [r3, #8]
 80087d4:	697b      	ldr	r3, [r7, #20]
 80087d6:	691b      	ldr	r3, [r3, #16]
 80087d8:	431a      	orrs	r2, r3
 80087da:	697b      	ldr	r3, [r7, #20]
 80087dc:	695b      	ldr	r3, [r3, #20]
 80087de:	431a      	orrs	r2, r3
 80087e0:	697b      	ldr	r3, [r7, #20]
 80087e2:	69db      	ldr	r3, [r3, #28]
 80087e4:	4313      	orrs	r3, r2
 80087e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80087e8:	697b      	ldr	r3, [r7, #20]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	681a      	ldr	r2, [r3, #0]
 80087ee:	4baa      	ldr	r3, [pc, #680]	@ (8008a98 <UART_SetConfig+0x2d8>)
 80087f0:	4013      	ands	r3, r2
 80087f2:	697a      	ldr	r2, [r7, #20]
 80087f4:	6812      	ldr	r2, [r2, #0]
 80087f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80087f8:	430b      	orrs	r3, r1
 80087fa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80087fc:	697b      	ldr	r3, [r7, #20]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	685b      	ldr	r3, [r3, #4]
 8008802:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008806:	697b      	ldr	r3, [r7, #20]
 8008808:	68da      	ldr	r2, [r3, #12]
 800880a:	697b      	ldr	r3, [r7, #20]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	430a      	orrs	r2, r1
 8008810:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008812:	697b      	ldr	r3, [r7, #20]
 8008814:	699b      	ldr	r3, [r3, #24]
 8008816:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008818:	697b      	ldr	r3, [r7, #20]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	4a9f      	ldr	r2, [pc, #636]	@ (8008a9c <UART_SetConfig+0x2dc>)
 800881e:	4293      	cmp	r3, r2
 8008820:	d004      	beq.n	800882c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008822:	697b      	ldr	r3, [r7, #20]
 8008824:	6a1b      	ldr	r3, [r3, #32]
 8008826:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008828:	4313      	orrs	r3, r2
 800882a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800882c:	697b      	ldr	r3, [r7, #20]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	689b      	ldr	r3, [r3, #8]
 8008832:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008836:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800883a:	697a      	ldr	r2, [r7, #20]
 800883c:	6812      	ldr	r2, [r2, #0]
 800883e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008840:	430b      	orrs	r3, r1
 8008842:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008844:	697b      	ldr	r3, [r7, #20]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800884a:	f023 010f 	bic.w	r1, r3, #15
 800884e:	697b      	ldr	r3, [r7, #20]
 8008850:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008852:	697b      	ldr	r3, [r7, #20]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	430a      	orrs	r2, r1
 8008858:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800885a:	697b      	ldr	r3, [r7, #20]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	4a90      	ldr	r2, [pc, #576]	@ (8008aa0 <UART_SetConfig+0x2e0>)
 8008860:	4293      	cmp	r3, r2
 8008862:	d125      	bne.n	80088b0 <UART_SetConfig+0xf0>
 8008864:	4b8f      	ldr	r3, [pc, #572]	@ (8008aa4 <UART_SetConfig+0x2e4>)
 8008866:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800886a:	f003 0303 	and.w	r3, r3, #3
 800886e:	2b03      	cmp	r3, #3
 8008870:	d81a      	bhi.n	80088a8 <UART_SetConfig+0xe8>
 8008872:	a201      	add	r2, pc, #4	@ (adr r2, 8008878 <UART_SetConfig+0xb8>)
 8008874:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008878:	08008889 	.word	0x08008889
 800887c:	08008899 	.word	0x08008899
 8008880:	08008891 	.word	0x08008891
 8008884:	080088a1 	.word	0x080088a1
 8008888:	2301      	movs	r3, #1
 800888a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800888e:	e116      	b.n	8008abe <UART_SetConfig+0x2fe>
 8008890:	2302      	movs	r3, #2
 8008892:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008896:	e112      	b.n	8008abe <UART_SetConfig+0x2fe>
 8008898:	2304      	movs	r3, #4
 800889a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800889e:	e10e      	b.n	8008abe <UART_SetConfig+0x2fe>
 80088a0:	2308      	movs	r3, #8
 80088a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80088a6:	e10a      	b.n	8008abe <UART_SetConfig+0x2fe>
 80088a8:	2310      	movs	r3, #16
 80088aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80088ae:	e106      	b.n	8008abe <UART_SetConfig+0x2fe>
 80088b0:	697b      	ldr	r3, [r7, #20]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	4a7c      	ldr	r2, [pc, #496]	@ (8008aa8 <UART_SetConfig+0x2e8>)
 80088b6:	4293      	cmp	r3, r2
 80088b8:	d138      	bne.n	800892c <UART_SetConfig+0x16c>
 80088ba:	4b7a      	ldr	r3, [pc, #488]	@ (8008aa4 <UART_SetConfig+0x2e4>)
 80088bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80088c0:	f003 030c 	and.w	r3, r3, #12
 80088c4:	2b0c      	cmp	r3, #12
 80088c6:	d82d      	bhi.n	8008924 <UART_SetConfig+0x164>
 80088c8:	a201      	add	r2, pc, #4	@ (adr r2, 80088d0 <UART_SetConfig+0x110>)
 80088ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088ce:	bf00      	nop
 80088d0:	08008905 	.word	0x08008905
 80088d4:	08008925 	.word	0x08008925
 80088d8:	08008925 	.word	0x08008925
 80088dc:	08008925 	.word	0x08008925
 80088e0:	08008915 	.word	0x08008915
 80088e4:	08008925 	.word	0x08008925
 80088e8:	08008925 	.word	0x08008925
 80088ec:	08008925 	.word	0x08008925
 80088f0:	0800890d 	.word	0x0800890d
 80088f4:	08008925 	.word	0x08008925
 80088f8:	08008925 	.word	0x08008925
 80088fc:	08008925 	.word	0x08008925
 8008900:	0800891d 	.word	0x0800891d
 8008904:	2300      	movs	r3, #0
 8008906:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800890a:	e0d8      	b.n	8008abe <UART_SetConfig+0x2fe>
 800890c:	2302      	movs	r3, #2
 800890e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008912:	e0d4      	b.n	8008abe <UART_SetConfig+0x2fe>
 8008914:	2304      	movs	r3, #4
 8008916:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800891a:	e0d0      	b.n	8008abe <UART_SetConfig+0x2fe>
 800891c:	2308      	movs	r3, #8
 800891e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008922:	e0cc      	b.n	8008abe <UART_SetConfig+0x2fe>
 8008924:	2310      	movs	r3, #16
 8008926:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800892a:	e0c8      	b.n	8008abe <UART_SetConfig+0x2fe>
 800892c:	697b      	ldr	r3, [r7, #20]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	4a5e      	ldr	r2, [pc, #376]	@ (8008aac <UART_SetConfig+0x2ec>)
 8008932:	4293      	cmp	r3, r2
 8008934:	d125      	bne.n	8008982 <UART_SetConfig+0x1c2>
 8008936:	4b5b      	ldr	r3, [pc, #364]	@ (8008aa4 <UART_SetConfig+0x2e4>)
 8008938:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800893c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008940:	2b30      	cmp	r3, #48	@ 0x30
 8008942:	d016      	beq.n	8008972 <UART_SetConfig+0x1b2>
 8008944:	2b30      	cmp	r3, #48	@ 0x30
 8008946:	d818      	bhi.n	800897a <UART_SetConfig+0x1ba>
 8008948:	2b20      	cmp	r3, #32
 800894a:	d00a      	beq.n	8008962 <UART_SetConfig+0x1a2>
 800894c:	2b20      	cmp	r3, #32
 800894e:	d814      	bhi.n	800897a <UART_SetConfig+0x1ba>
 8008950:	2b00      	cmp	r3, #0
 8008952:	d002      	beq.n	800895a <UART_SetConfig+0x19a>
 8008954:	2b10      	cmp	r3, #16
 8008956:	d008      	beq.n	800896a <UART_SetConfig+0x1aa>
 8008958:	e00f      	b.n	800897a <UART_SetConfig+0x1ba>
 800895a:	2300      	movs	r3, #0
 800895c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008960:	e0ad      	b.n	8008abe <UART_SetConfig+0x2fe>
 8008962:	2302      	movs	r3, #2
 8008964:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008968:	e0a9      	b.n	8008abe <UART_SetConfig+0x2fe>
 800896a:	2304      	movs	r3, #4
 800896c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008970:	e0a5      	b.n	8008abe <UART_SetConfig+0x2fe>
 8008972:	2308      	movs	r3, #8
 8008974:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008978:	e0a1      	b.n	8008abe <UART_SetConfig+0x2fe>
 800897a:	2310      	movs	r3, #16
 800897c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008980:	e09d      	b.n	8008abe <UART_SetConfig+0x2fe>
 8008982:	697b      	ldr	r3, [r7, #20]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	4a4a      	ldr	r2, [pc, #296]	@ (8008ab0 <UART_SetConfig+0x2f0>)
 8008988:	4293      	cmp	r3, r2
 800898a:	d125      	bne.n	80089d8 <UART_SetConfig+0x218>
 800898c:	4b45      	ldr	r3, [pc, #276]	@ (8008aa4 <UART_SetConfig+0x2e4>)
 800898e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008992:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008996:	2bc0      	cmp	r3, #192	@ 0xc0
 8008998:	d016      	beq.n	80089c8 <UART_SetConfig+0x208>
 800899a:	2bc0      	cmp	r3, #192	@ 0xc0
 800899c:	d818      	bhi.n	80089d0 <UART_SetConfig+0x210>
 800899e:	2b80      	cmp	r3, #128	@ 0x80
 80089a0:	d00a      	beq.n	80089b8 <UART_SetConfig+0x1f8>
 80089a2:	2b80      	cmp	r3, #128	@ 0x80
 80089a4:	d814      	bhi.n	80089d0 <UART_SetConfig+0x210>
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d002      	beq.n	80089b0 <UART_SetConfig+0x1f0>
 80089aa:	2b40      	cmp	r3, #64	@ 0x40
 80089ac:	d008      	beq.n	80089c0 <UART_SetConfig+0x200>
 80089ae:	e00f      	b.n	80089d0 <UART_SetConfig+0x210>
 80089b0:	2300      	movs	r3, #0
 80089b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80089b6:	e082      	b.n	8008abe <UART_SetConfig+0x2fe>
 80089b8:	2302      	movs	r3, #2
 80089ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80089be:	e07e      	b.n	8008abe <UART_SetConfig+0x2fe>
 80089c0:	2304      	movs	r3, #4
 80089c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80089c6:	e07a      	b.n	8008abe <UART_SetConfig+0x2fe>
 80089c8:	2308      	movs	r3, #8
 80089ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80089ce:	e076      	b.n	8008abe <UART_SetConfig+0x2fe>
 80089d0:	2310      	movs	r3, #16
 80089d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80089d6:	e072      	b.n	8008abe <UART_SetConfig+0x2fe>
 80089d8:	697b      	ldr	r3, [r7, #20]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	4a35      	ldr	r2, [pc, #212]	@ (8008ab4 <UART_SetConfig+0x2f4>)
 80089de:	4293      	cmp	r3, r2
 80089e0:	d12a      	bne.n	8008a38 <UART_SetConfig+0x278>
 80089e2:	4b30      	ldr	r3, [pc, #192]	@ (8008aa4 <UART_SetConfig+0x2e4>)
 80089e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80089e8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80089ec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80089f0:	d01a      	beq.n	8008a28 <UART_SetConfig+0x268>
 80089f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80089f6:	d81b      	bhi.n	8008a30 <UART_SetConfig+0x270>
 80089f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80089fc:	d00c      	beq.n	8008a18 <UART_SetConfig+0x258>
 80089fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008a02:	d815      	bhi.n	8008a30 <UART_SetConfig+0x270>
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d003      	beq.n	8008a10 <UART_SetConfig+0x250>
 8008a08:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a0c:	d008      	beq.n	8008a20 <UART_SetConfig+0x260>
 8008a0e:	e00f      	b.n	8008a30 <UART_SetConfig+0x270>
 8008a10:	2300      	movs	r3, #0
 8008a12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a16:	e052      	b.n	8008abe <UART_SetConfig+0x2fe>
 8008a18:	2302      	movs	r3, #2
 8008a1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a1e:	e04e      	b.n	8008abe <UART_SetConfig+0x2fe>
 8008a20:	2304      	movs	r3, #4
 8008a22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a26:	e04a      	b.n	8008abe <UART_SetConfig+0x2fe>
 8008a28:	2308      	movs	r3, #8
 8008a2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a2e:	e046      	b.n	8008abe <UART_SetConfig+0x2fe>
 8008a30:	2310      	movs	r3, #16
 8008a32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a36:	e042      	b.n	8008abe <UART_SetConfig+0x2fe>
 8008a38:	697b      	ldr	r3, [r7, #20]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	4a17      	ldr	r2, [pc, #92]	@ (8008a9c <UART_SetConfig+0x2dc>)
 8008a3e:	4293      	cmp	r3, r2
 8008a40:	d13a      	bne.n	8008ab8 <UART_SetConfig+0x2f8>
 8008a42:	4b18      	ldr	r3, [pc, #96]	@ (8008aa4 <UART_SetConfig+0x2e4>)
 8008a44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a48:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008a4c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008a50:	d01a      	beq.n	8008a88 <UART_SetConfig+0x2c8>
 8008a52:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008a56:	d81b      	bhi.n	8008a90 <UART_SetConfig+0x2d0>
 8008a58:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008a5c:	d00c      	beq.n	8008a78 <UART_SetConfig+0x2b8>
 8008a5e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008a62:	d815      	bhi.n	8008a90 <UART_SetConfig+0x2d0>
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d003      	beq.n	8008a70 <UART_SetConfig+0x2b0>
 8008a68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008a6c:	d008      	beq.n	8008a80 <UART_SetConfig+0x2c0>
 8008a6e:	e00f      	b.n	8008a90 <UART_SetConfig+0x2d0>
 8008a70:	2300      	movs	r3, #0
 8008a72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a76:	e022      	b.n	8008abe <UART_SetConfig+0x2fe>
 8008a78:	2302      	movs	r3, #2
 8008a7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a7e:	e01e      	b.n	8008abe <UART_SetConfig+0x2fe>
 8008a80:	2304      	movs	r3, #4
 8008a82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a86:	e01a      	b.n	8008abe <UART_SetConfig+0x2fe>
 8008a88:	2308      	movs	r3, #8
 8008a8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a8e:	e016      	b.n	8008abe <UART_SetConfig+0x2fe>
 8008a90:	2310      	movs	r3, #16
 8008a92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a96:	e012      	b.n	8008abe <UART_SetConfig+0x2fe>
 8008a98:	cfff69f3 	.word	0xcfff69f3
 8008a9c:	40008000 	.word	0x40008000
 8008aa0:	40013800 	.word	0x40013800
 8008aa4:	40021000 	.word	0x40021000
 8008aa8:	40004400 	.word	0x40004400
 8008aac:	40004800 	.word	0x40004800
 8008ab0:	40004c00 	.word	0x40004c00
 8008ab4:	40005000 	.word	0x40005000
 8008ab8:	2310      	movs	r3, #16
 8008aba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008abe:	697b      	ldr	r3, [r7, #20]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	4aae      	ldr	r2, [pc, #696]	@ (8008d7c <UART_SetConfig+0x5bc>)
 8008ac4:	4293      	cmp	r3, r2
 8008ac6:	f040 8097 	bne.w	8008bf8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008aca:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008ace:	2b08      	cmp	r3, #8
 8008ad0:	d823      	bhi.n	8008b1a <UART_SetConfig+0x35a>
 8008ad2:	a201      	add	r2, pc, #4	@ (adr r2, 8008ad8 <UART_SetConfig+0x318>)
 8008ad4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ad8:	08008afd 	.word	0x08008afd
 8008adc:	08008b1b 	.word	0x08008b1b
 8008ae0:	08008b05 	.word	0x08008b05
 8008ae4:	08008b1b 	.word	0x08008b1b
 8008ae8:	08008b0b 	.word	0x08008b0b
 8008aec:	08008b1b 	.word	0x08008b1b
 8008af0:	08008b1b 	.word	0x08008b1b
 8008af4:	08008b1b 	.word	0x08008b1b
 8008af8:	08008b13 	.word	0x08008b13
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008afc:	f7fd fb20 	bl	8006140 <HAL_RCC_GetPCLK1Freq>
 8008b00:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008b02:	e010      	b.n	8008b26 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008b04:	4b9e      	ldr	r3, [pc, #632]	@ (8008d80 <UART_SetConfig+0x5c0>)
 8008b06:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008b08:	e00d      	b.n	8008b26 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008b0a:	f7fd fa81 	bl	8006010 <HAL_RCC_GetSysClockFreq>
 8008b0e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008b10:	e009      	b.n	8008b26 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008b12:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008b16:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008b18:	e005      	b.n	8008b26 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008b1e:	2301      	movs	r3, #1
 8008b20:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008b24:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	f000 8130 	beq.w	8008d8e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008b2e:	697b      	ldr	r3, [r7, #20]
 8008b30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b32:	4a94      	ldr	r2, [pc, #592]	@ (8008d84 <UART_SetConfig+0x5c4>)
 8008b34:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008b38:	461a      	mov	r2, r3
 8008b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b3c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008b40:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008b42:	697b      	ldr	r3, [r7, #20]
 8008b44:	685a      	ldr	r2, [r3, #4]
 8008b46:	4613      	mov	r3, r2
 8008b48:	005b      	lsls	r3, r3, #1
 8008b4a:	4413      	add	r3, r2
 8008b4c:	69ba      	ldr	r2, [r7, #24]
 8008b4e:	429a      	cmp	r2, r3
 8008b50:	d305      	bcc.n	8008b5e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008b52:	697b      	ldr	r3, [r7, #20]
 8008b54:	685b      	ldr	r3, [r3, #4]
 8008b56:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008b58:	69ba      	ldr	r2, [r7, #24]
 8008b5a:	429a      	cmp	r2, r3
 8008b5c:	d903      	bls.n	8008b66 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8008b5e:	2301      	movs	r3, #1
 8008b60:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008b64:	e113      	b.n	8008d8e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b68:	2200      	movs	r2, #0
 8008b6a:	60bb      	str	r3, [r7, #8]
 8008b6c:	60fa      	str	r2, [r7, #12]
 8008b6e:	697b      	ldr	r3, [r7, #20]
 8008b70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b72:	4a84      	ldr	r2, [pc, #528]	@ (8008d84 <UART_SetConfig+0x5c4>)
 8008b74:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008b78:	b29b      	uxth	r3, r3
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	603b      	str	r3, [r7, #0]
 8008b7e:	607a      	str	r2, [r7, #4]
 8008b80:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008b84:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008b88:	f7f7 fb92 	bl	80002b0 <__aeabi_uldivmod>
 8008b8c:	4602      	mov	r2, r0
 8008b8e:	460b      	mov	r3, r1
 8008b90:	4610      	mov	r0, r2
 8008b92:	4619      	mov	r1, r3
 8008b94:	f04f 0200 	mov.w	r2, #0
 8008b98:	f04f 0300 	mov.w	r3, #0
 8008b9c:	020b      	lsls	r3, r1, #8
 8008b9e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008ba2:	0202      	lsls	r2, r0, #8
 8008ba4:	6979      	ldr	r1, [r7, #20]
 8008ba6:	6849      	ldr	r1, [r1, #4]
 8008ba8:	0849      	lsrs	r1, r1, #1
 8008baa:	2000      	movs	r0, #0
 8008bac:	460c      	mov	r4, r1
 8008bae:	4605      	mov	r5, r0
 8008bb0:	eb12 0804 	adds.w	r8, r2, r4
 8008bb4:	eb43 0905 	adc.w	r9, r3, r5
 8008bb8:	697b      	ldr	r3, [r7, #20]
 8008bba:	685b      	ldr	r3, [r3, #4]
 8008bbc:	2200      	movs	r2, #0
 8008bbe:	469a      	mov	sl, r3
 8008bc0:	4693      	mov	fp, r2
 8008bc2:	4652      	mov	r2, sl
 8008bc4:	465b      	mov	r3, fp
 8008bc6:	4640      	mov	r0, r8
 8008bc8:	4649      	mov	r1, r9
 8008bca:	f7f7 fb71 	bl	80002b0 <__aeabi_uldivmod>
 8008bce:	4602      	mov	r2, r0
 8008bd0:	460b      	mov	r3, r1
 8008bd2:	4613      	mov	r3, r2
 8008bd4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008bd6:	6a3b      	ldr	r3, [r7, #32]
 8008bd8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008bdc:	d308      	bcc.n	8008bf0 <UART_SetConfig+0x430>
 8008bde:	6a3b      	ldr	r3, [r7, #32]
 8008be0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008be4:	d204      	bcs.n	8008bf0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8008be6:	697b      	ldr	r3, [r7, #20]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	6a3a      	ldr	r2, [r7, #32]
 8008bec:	60da      	str	r2, [r3, #12]
 8008bee:	e0ce      	b.n	8008d8e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8008bf0:	2301      	movs	r3, #1
 8008bf2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008bf6:	e0ca      	b.n	8008d8e <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008bf8:	697b      	ldr	r3, [r7, #20]
 8008bfa:	69db      	ldr	r3, [r3, #28]
 8008bfc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008c00:	d166      	bne.n	8008cd0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8008c02:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008c06:	2b08      	cmp	r3, #8
 8008c08:	d827      	bhi.n	8008c5a <UART_SetConfig+0x49a>
 8008c0a:	a201      	add	r2, pc, #4	@ (adr r2, 8008c10 <UART_SetConfig+0x450>)
 8008c0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c10:	08008c35 	.word	0x08008c35
 8008c14:	08008c3d 	.word	0x08008c3d
 8008c18:	08008c45 	.word	0x08008c45
 8008c1c:	08008c5b 	.word	0x08008c5b
 8008c20:	08008c4b 	.word	0x08008c4b
 8008c24:	08008c5b 	.word	0x08008c5b
 8008c28:	08008c5b 	.word	0x08008c5b
 8008c2c:	08008c5b 	.word	0x08008c5b
 8008c30:	08008c53 	.word	0x08008c53
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008c34:	f7fd fa84 	bl	8006140 <HAL_RCC_GetPCLK1Freq>
 8008c38:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008c3a:	e014      	b.n	8008c66 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008c3c:	f7fd fa96 	bl	800616c <HAL_RCC_GetPCLK2Freq>
 8008c40:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008c42:	e010      	b.n	8008c66 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008c44:	4b4e      	ldr	r3, [pc, #312]	@ (8008d80 <UART_SetConfig+0x5c0>)
 8008c46:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008c48:	e00d      	b.n	8008c66 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008c4a:	f7fd f9e1 	bl	8006010 <HAL_RCC_GetSysClockFreq>
 8008c4e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008c50:	e009      	b.n	8008c66 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008c52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008c56:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008c58:	e005      	b.n	8008c66 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8008c5a:	2300      	movs	r3, #0
 8008c5c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008c5e:	2301      	movs	r3, #1
 8008c60:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008c64:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	f000 8090 	beq.w	8008d8e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008c6e:	697b      	ldr	r3, [r7, #20]
 8008c70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c72:	4a44      	ldr	r2, [pc, #272]	@ (8008d84 <UART_SetConfig+0x5c4>)
 8008c74:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008c78:	461a      	mov	r2, r3
 8008c7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c7c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008c80:	005a      	lsls	r2, r3, #1
 8008c82:	697b      	ldr	r3, [r7, #20]
 8008c84:	685b      	ldr	r3, [r3, #4]
 8008c86:	085b      	lsrs	r3, r3, #1
 8008c88:	441a      	add	r2, r3
 8008c8a:	697b      	ldr	r3, [r7, #20]
 8008c8c:	685b      	ldr	r3, [r3, #4]
 8008c8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c92:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008c94:	6a3b      	ldr	r3, [r7, #32]
 8008c96:	2b0f      	cmp	r3, #15
 8008c98:	d916      	bls.n	8008cc8 <UART_SetConfig+0x508>
 8008c9a:	6a3b      	ldr	r3, [r7, #32]
 8008c9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008ca0:	d212      	bcs.n	8008cc8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008ca2:	6a3b      	ldr	r3, [r7, #32]
 8008ca4:	b29b      	uxth	r3, r3
 8008ca6:	f023 030f 	bic.w	r3, r3, #15
 8008caa:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008cac:	6a3b      	ldr	r3, [r7, #32]
 8008cae:	085b      	lsrs	r3, r3, #1
 8008cb0:	b29b      	uxth	r3, r3
 8008cb2:	f003 0307 	and.w	r3, r3, #7
 8008cb6:	b29a      	uxth	r2, r3
 8008cb8:	8bfb      	ldrh	r3, [r7, #30]
 8008cba:	4313      	orrs	r3, r2
 8008cbc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008cbe:	697b      	ldr	r3, [r7, #20]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	8bfa      	ldrh	r2, [r7, #30]
 8008cc4:	60da      	str	r2, [r3, #12]
 8008cc6:	e062      	b.n	8008d8e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8008cc8:	2301      	movs	r3, #1
 8008cca:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008cce:	e05e      	b.n	8008d8e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008cd0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008cd4:	2b08      	cmp	r3, #8
 8008cd6:	d828      	bhi.n	8008d2a <UART_SetConfig+0x56a>
 8008cd8:	a201      	add	r2, pc, #4	@ (adr r2, 8008ce0 <UART_SetConfig+0x520>)
 8008cda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008cde:	bf00      	nop
 8008ce0:	08008d05 	.word	0x08008d05
 8008ce4:	08008d0d 	.word	0x08008d0d
 8008ce8:	08008d15 	.word	0x08008d15
 8008cec:	08008d2b 	.word	0x08008d2b
 8008cf0:	08008d1b 	.word	0x08008d1b
 8008cf4:	08008d2b 	.word	0x08008d2b
 8008cf8:	08008d2b 	.word	0x08008d2b
 8008cfc:	08008d2b 	.word	0x08008d2b
 8008d00:	08008d23 	.word	0x08008d23
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008d04:	f7fd fa1c 	bl	8006140 <HAL_RCC_GetPCLK1Freq>
 8008d08:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008d0a:	e014      	b.n	8008d36 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008d0c:	f7fd fa2e 	bl	800616c <HAL_RCC_GetPCLK2Freq>
 8008d10:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008d12:	e010      	b.n	8008d36 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008d14:	4b1a      	ldr	r3, [pc, #104]	@ (8008d80 <UART_SetConfig+0x5c0>)
 8008d16:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008d18:	e00d      	b.n	8008d36 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008d1a:	f7fd f979 	bl	8006010 <HAL_RCC_GetSysClockFreq>
 8008d1e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008d20:	e009      	b.n	8008d36 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008d22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008d26:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008d28:	e005      	b.n	8008d36 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8008d2a:	2300      	movs	r3, #0
 8008d2c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008d2e:	2301      	movs	r3, #1
 8008d30:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008d34:	bf00      	nop
    }

    if (pclk != 0U)
 8008d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d028      	beq.n	8008d8e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008d3c:	697b      	ldr	r3, [r7, #20]
 8008d3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d40:	4a10      	ldr	r2, [pc, #64]	@ (8008d84 <UART_SetConfig+0x5c4>)
 8008d42:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008d46:	461a      	mov	r2, r3
 8008d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d4a:	fbb3 f2f2 	udiv	r2, r3, r2
 8008d4e:	697b      	ldr	r3, [r7, #20]
 8008d50:	685b      	ldr	r3, [r3, #4]
 8008d52:	085b      	lsrs	r3, r3, #1
 8008d54:	441a      	add	r2, r3
 8008d56:	697b      	ldr	r3, [r7, #20]
 8008d58:	685b      	ldr	r3, [r3, #4]
 8008d5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d5e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008d60:	6a3b      	ldr	r3, [r7, #32]
 8008d62:	2b0f      	cmp	r3, #15
 8008d64:	d910      	bls.n	8008d88 <UART_SetConfig+0x5c8>
 8008d66:	6a3b      	ldr	r3, [r7, #32]
 8008d68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008d6c:	d20c      	bcs.n	8008d88 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008d6e:	6a3b      	ldr	r3, [r7, #32]
 8008d70:	b29a      	uxth	r2, r3
 8008d72:	697b      	ldr	r3, [r7, #20]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	60da      	str	r2, [r3, #12]
 8008d78:	e009      	b.n	8008d8e <UART_SetConfig+0x5ce>
 8008d7a:	bf00      	nop
 8008d7c:	40008000 	.word	0x40008000
 8008d80:	00f42400 	.word	0x00f42400
 8008d84:	08025a78 	.word	0x08025a78
      }
      else
      {
        ret = HAL_ERROR;
 8008d88:	2301      	movs	r3, #1
 8008d8a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008d8e:	697b      	ldr	r3, [r7, #20]
 8008d90:	2201      	movs	r2, #1
 8008d92:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008d96:	697b      	ldr	r3, [r7, #20]
 8008d98:	2201      	movs	r2, #1
 8008d9a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008d9e:	697b      	ldr	r3, [r7, #20]
 8008da0:	2200      	movs	r2, #0
 8008da2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008da4:	697b      	ldr	r3, [r7, #20]
 8008da6:	2200      	movs	r2, #0
 8008da8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008daa:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8008dae:	4618      	mov	r0, r3
 8008db0:	3730      	adds	r7, #48	@ 0x30
 8008db2:	46bd      	mov	sp, r7
 8008db4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08008db8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008db8:	b480      	push	{r7}
 8008dba:	b083      	sub	sp, #12
 8008dbc:	af00      	add	r7, sp, #0
 8008dbe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008dc4:	f003 0308 	and.w	r3, r3, #8
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d00a      	beq.n	8008de2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	685b      	ldr	r3, [r3, #4]
 8008dd2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	430a      	orrs	r2, r1
 8008de0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008de6:	f003 0301 	and.w	r3, r3, #1
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d00a      	beq.n	8008e04 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	685b      	ldr	r3, [r3, #4]
 8008df4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	430a      	orrs	r2, r1
 8008e02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e08:	f003 0302 	and.w	r3, r3, #2
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d00a      	beq.n	8008e26 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	685b      	ldr	r3, [r3, #4]
 8008e16:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	430a      	orrs	r2, r1
 8008e24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e2a:	f003 0304 	and.w	r3, r3, #4
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d00a      	beq.n	8008e48 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	685b      	ldr	r3, [r3, #4]
 8008e38:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	430a      	orrs	r2, r1
 8008e46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e4c:	f003 0310 	and.w	r3, r3, #16
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d00a      	beq.n	8008e6a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	689b      	ldr	r3, [r3, #8]
 8008e5a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	430a      	orrs	r2, r1
 8008e68:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e6e:	f003 0320 	and.w	r3, r3, #32
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d00a      	beq.n	8008e8c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	689b      	ldr	r3, [r3, #8]
 8008e7c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	430a      	orrs	r2, r1
 8008e8a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d01a      	beq.n	8008ece <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	685b      	ldr	r3, [r3, #4]
 8008e9e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	430a      	orrs	r2, r1
 8008eac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008eb2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008eb6:	d10a      	bne.n	8008ece <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	685b      	ldr	r3, [r3, #4]
 8008ebe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	430a      	orrs	r2, r1
 8008ecc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ed2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d00a      	beq.n	8008ef0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	685b      	ldr	r3, [r3, #4]
 8008ee0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	430a      	orrs	r2, r1
 8008eee:	605a      	str	r2, [r3, #4]
  }
}
 8008ef0:	bf00      	nop
 8008ef2:	370c      	adds	r7, #12
 8008ef4:	46bd      	mov	sp, r7
 8008ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efa:	4770      	bx	lr

08008efc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008efc:	b580      	push	{r7, lr}
 8008efe:	b098      	sub	sp, #96	@ 0x60
 8008f00:	af02      	add	r7, sp, #8
 8008f02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	2200      	movs	r2, #0
 8008f08:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008f0c:	f7f9 ff0e 	bl	8002d2c <HAL_GetTick>
 8008f10:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	f003 0308 	and.w	r3, r3, #8
 8008f1c:	2b08      	cmp	r3, #8
 8008f1e:	d12f      	bne.n	8008f80 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008f20:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008f24:	9300      	str	r3, [sp, #0]
 8008f26:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008f28:	2200      	movs	r2, #0
 8008f2a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008f2e:	6878      	ldr	r0, [r7, #4]
 8008f30:	f000 f88e 	bl	8009050 <UART_WaitOnFlagUntilTimeout>
 8008f34:	4603      	mov	r3, r0
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d022      	beq.n	8008f80 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f42:	e853 3f00 	ldrex	r3, [r3]
 8008f46:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008f48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f4a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008f4e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	461a      	mov	r2, r3
 8008f56:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008f58:	647b      	str	r3, [r7, #68]	@ 0x44
 8008f5a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f5c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008f5e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008f60:	e841 2300 	strex	r3, r2, [r1]
 8008f64:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008f66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d1e6      	bne.n	8008f3a <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	2220      	movs	r2, #32
 8008f70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	2200      	movs	r2, #0
 8008f78:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008f7c:	2303      	movs	r3, #3
 8008f7e:	e063      	b.n	8009048 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	f003 0304 	and.w	r3, r3, #4
 8008f8a:	2b04      	cmp	r3, #4
 8008f8c:	d149      	bne.n	8009022 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008f8e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008f92:	9300      	str	r3, [sp, #0]
 8008f94:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008f96:	2200      	movs	r2, #0
 8008f98:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008f9c:	6878      	ldr	r0, [r7, #4]
 8008f9e:	f000 f857 	bl	8009050 <UART_WaitOnFlagUntilTimeout>
 8008fa2:	4603      	mov	r3, r0
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d03c      	beq.n	8009022 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fb0:	e853 3f00 	ldrex	r3, [r3]
 8008fb4:	623b      	str	r3, [r7, #32]
   return(result);
 8008fb6:	6a3b      	ldr	r3, [r7, #32]
 8008fb8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008fbc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	461a      	mov	r2, r3
 8008fc4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008fc6:	633b      	str	r3, [r7, #48]	@ 0x30
 8008fc8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008fcc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008fce:	e841 2300 	strex	r3, r2, [r1]
 8008fd2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008fd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d1e6      	bne.n	8008fa8 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	3308      	adds	r3, #8
 8008fe0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fe2:	693b      	ldr	r3, [r7, #16]
 8008fe4:	e853 3f00 	ldrex	r3, [r3]
 8008fe8:	60fb      	str	r3, [r7, #12]
   return(result);
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	f023 0301 	bic.w	r3, r3, #1
 8008ff0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	3308      	adds	r3, #8
 8008ff8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008ffa:	61fa      	str	r2, [r7, #28]
 8008ffc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ffe:	69b9      	ldr	r1, [r7, #24]
 8009000:	69fa      	ldr	r2, [r7, #28]
 8009002:	e841 2300 	strex	r3, r2, [r1]
 8009006:	617b      	str	r3, [r7, #20]
   return(result);
 8009008:	697b      	ldr	r3, [r7, #20]
 800900a:	2b00      	cmp	r3, #0
 800900c:	d1e5      	bne.n	8008fda <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	2220      	movs	r2, #32
 8009012:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	2200      	movs	r2, #0
 800901a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800901e:	2303      	movs	r3, #3
 8009020:	e012      	b.n	8009048 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	2220      	movs	r2, #32
 8009026:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	2220      	movs	r2, #32
 800902e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	2200      	movs	r2, #0
 8009036:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	2200      	movs	r2, #0
 800903c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	2200      	movs	r2, #0
 8009042:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009046:	2300      	movs	r3, #0
}
 8009048:	4618      	mov	r0, r3
 800904a:	3758      	adds	r7, #88	@ 0x58
 800904c:	46bd      	mov	sp, r7
 800904e:	bd80      	pop	{r7, pc}

08009050 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009050:	b580      	push	{r7, lr}
 8009052:	b084      	sub	sp, #16
 8009054:	af00      	add	r7, sp, #0
 8009056:	60f8      	str	r0, [r7, #12]
 8009058:	60b9      	str	r1, [r7, #8]
 800905a:	603b      	str	r3, [r7, #0]
 800905c:	4613      	mov	r3, r2
 800905e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009060:	e04f      	b.n	8009102 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009062:	69bb      	ldr	r3, [r7, #24]
 8009064:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009068:	d04b      	beq.n	8009102 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800906a:	f7f9 fe5f 	bl	8002d2c <HAL_GetTick>
 800906e:	4602      	mov	r2, r0
 8009070:	683b      	ldr	r3, [r7, #0]
 8009072:	1ad3      	subs	r3, r2, r3
 8009074:	69ba      	ldr	r2, [r7, #24]
 8009076:	429a      	cmp	r2, r3
 8009078:	d302      	bcc.n	8009080 <UART_WaitOnFlagUntilTimeout+0x30>
 800907a:	69bb      	ldr	r3, [r7, #24]
 800907c:	2b00      	cmp	r3, #0
 800907e:	d101      	bne.n	8009084 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009080:	2303      	movs	r3, #3
 8009082:	e04e      	b.n	8009122 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	f003 0304 	and.w	r3, r3, #4
 800908e:	2b00      	cmp	r3, #0
 8009090:	d037      	beq.n	8009102 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009092:	68bb      	ldr	r3, [r7, #8]
 8009094:	2b80      	cmp	r3, #128	@ 0x80
 8009096:	d034      	beq.n	8009102 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009098:	68bb      	ldr	r3, [r7, #8]
 800909a:	2b40      	cmp	r3, #64	@ 0x40
 800909c:	d031      	beq.n	8009102 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	69db      	ldr	r3, [r3, #28]
 80090a4:	f003 0308 	and.w	r3, r3, #8
 80090a8:	2b08      	cmp	r3, #8
 80090aa:	d110      	bne.n	80090ce <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	2208      	movs	r2, #8
 80090b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80090b4:	68f8      	ldr	r0, [r7, #12]
 80090b6:	f000 f95b 	bl	8009370 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	2208      	movs	r2, #8
 80090be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	2200      	movs	r2, #0
 80090c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80090ca:	2301      	movs	r3, #1
 80090cc:	e029      	b.n	8009122 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	69db      	ldr	r3, [r3, #28]
 80090d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80090d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80090dc:	d111      	bne.n	8009102 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80090e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80090e8:	68f8      	ldr	r0, [r7, #12]
 80090ea:	f000 f941 	bl	8009370 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	2220      	movs	r2, #32
 80090f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	2200      	movs	r2, #0
 80090fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80090fe:	2303      	movs	r3, #3
 8009100:	e00f      	b.n	8009122 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	69da      	ldr	r2, [r3, #28]
 8009108:	68bb      	ldr	r3, [r7, #8]
 800910a:	4013      	ands	r3, r2
 800910c:	68ba      	ldr	r2, [r7, #8]
 800910e:	429a      	cmp	r2, r3
 8009110:	bf0c      	ite	eq
 8009112:	2301      	moveq	r3, #1
 8009114:	2300      	movne	r3, #0
 8009116:	b2db      	uxtb	r3, r3
 8009118:	461a      	mov	r2, r3
 800911a:	79fb      	ldrb	r3, [r7, #7]
 800911c:	429a      	cmp	r2, r3
 800911e:	d0a0      	beq.n	8009062 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009120:	2300      	movs	r3, #0
}
 8009122:	4618      	mov	r0, r3
 8009124:	3710      	adds	r7, #16
 8009126:	46bd      	mov	sp, r7
 8009128:	bd80      	pop	{r7, pc}
	...

0800912c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800912c:	b480      	push	{r7}
 800912e:	b0a3      	sub	sp, #140	@ 0x8c
 8009130:	af00      	add	r7, sp, #0
 8009132:	60f8      	str	r0, [r7, #12]
 8009134:	60b9      	str	r1, [r7, #8]
 8009136:	4613      	mov	r3, r2
 8009138:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	68ba      	ldr	r2, [r7, #8]
 800913e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	88fa      	ldrh	r2, [r7, #6]
 8009144:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	88fa      	ldrh	r2, [r7, #6]
 800914c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	2200      	movs	r2, #0
 8009154:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	689b      	ldr	r3, [r3, #8]
 800915a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800915e:	d10e      	bne.n	800917e <UART_Start_Receive_IT+0x52>
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	691b      	ldr	r3, [r3, #16]
 8009164:	2b00      	cmp	r3, #0
 8009166:	d105      	bne.n	8009174 <UART_Start_Receive_IT+0x48>
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800916e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009172:	e02d      	b.n	80091d0 <UART_Start_Receive_IT+0xa4>
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	22ff      	movs	r2, #255	@ 0xff
 8009178:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800917c:	e028      	b.n	80091d0 <UART_Start_Receive_IT+0xa4>
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	689b      	ldr	r3, [r3, #8]
 8009182:	2b00      	cmp	r3, #0
 8009184:	d10d      	bne.n	80091a2 <UART_Start_Receive_IT+0x76>
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	691b      	ldr	r3, [r3, #16]
 800918a:	2b00      	cmp	r3, #0
 800918c:	d104      	bne.n	8009198 <UART_Start_Receive_IT+0x6c>
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	22ff      	movs	r2, #255	@ 0xff
 8009192:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009196:	e01b      	b.n	80091d0 <UART_Start_Receive_IT+0xa4>
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	227f      	movs	r2, #127	@ 0x7f
 800919c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80091a0:	e016      	b.n	80091d0 <UART_Start_Receive_IT+0xa4>
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	689b      	ldr	r3, [r3, #8]
 80091a6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80091aa:	d10d      	bne.n	80091c8 <UART_Start_Receive_IT+0x9c>
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	691b      	ldr	r3, [r3, #16]
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d104      	bne.n	80091be <UART_Start_Receive_IT+0x92>
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	227f      	movs	r2, #127	@ 0x7f
 80091b8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80091bc:	e008      	b.n	80091d0 <UART_Start_Receive_IT+0xa4>
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	223f      	movs	r2, #63	@ 0x3f
 80091c2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80091c6:	e003      	b.n	80091d0 <UART_Start_Receive_IT+0xa4>
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	2200      	movs	r2, #0
 80091cc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	2200      	movs	r2, #0
 80091d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	2222      	movs	r2, #34	@ 0x22
 80091dc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	3308      	adds	r3, #8
 80091e6:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80091ea:	e853 3f00 	ldrex	r3, [r3]
 80091ee:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80091f0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80091f2:	f043 0301 	orr.w	r3, r3, #1
 80091f6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	3308      	adds	r3, #8
 8009200:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009204:	673a      	str	r2, [r7, #112]	@ 0x70
 8009206:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009208:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800920a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800920c:	e841 2300 	strex	r3, r2, [r1]
 8009210:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8009212:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009214:	2b00      	cmp	r3, #0
 8009216:	d1e3      	bne.n	80091e0 <UART_Start_Receive_IT+0xb4>

#if defined(USART_CR1_FIFOEN)
  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800921c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009220:	d14f      	bne.n	80092c2 <UART_Start_Receive_IT+0x196>
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009228:	88fa      	ldrh	r2, [r7, #6]
 800922a:	429a      	cmp	r2, r3
 800922c:	d349      	bcc.n	80092c2 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	689b      	ldr	r3, [r3, #8]
 8009232:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009236:	d107      	bne.n	8009248 <UART_Start_Receive_IT+0x11c>
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	691b      	ldr	r3, [r3, #16]
 800923c:	2b00      	cmp	r3, #0
 800923e:	d103      	bne.n	8009248 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	4a47      	ldr	r2, [pc, #284]	@ (8009360 <UART_Start_Receive_IT+0x234>)
 8009244:	675a      	str	r2, [r3, #116]	@ 0x74
 8009246:	e002      	b.n	800924e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	4a46      	ldr	r2, [pc, #280]	@ (8009364 <UART_Start_Receive_IT+0x238>)
 800924c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	691b      	ldr	r3, [r3, #16]
 8009252:	2b00      	cmp	r3, #0
 8009254:	d01a      	beq.n	800928c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800925c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800925e:	e853 3f00 	ldrex	r3, [r3]
 8009262:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009264:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009266:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800926a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	461a      	mov	r2, r3
 8009274:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009278:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800927a:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800927c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800927e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009280:	e841 2300 	strex	r3, r2, [r1]
 8009284:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8009286:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009288:	2b00      	cmp	r3, #0
 800928a:	d1e4      	bne.n	8009256 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	3308      	adds	r3, #8
 8009292:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009294:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009296:	e853 3f00 	ldrex	r3, [r3]
 800929a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800929c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800929e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80092a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	3308      	adds	r3, #8
 80092aa:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80092ac:	64ba      	str	r2, [r7, #72]	@ 0x48
 80092ae:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092b0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80092b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80092b4:	e841 2300 	strex	r3, r2, [r1]
 80092b8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80092ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d1e5      	bne.n	800928c <UART_Start_Receive_IT+0x160>
 80092c0:	e046      	b.n	8009350 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	689b      	ldr	r3, [r3, #8]
 80092c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80092ca:	d107      	bne.n	80092dc <UART_Start_Receive_IT+0x1b0>
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	691b      	ldr	r3, [r3, #16]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d103      	bne.n	80092dc <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	4a24      	ldr	r2, [pc, #144]	@ (8009368 <UART_Start_Receive_IT+0x23c>)
 80092d8:	675a      	str	r2, [r3, #116]	@ 0x74
 80092da:	e002      	b.n	80092e2 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	4a23      	ldr	r2, [pc, #140]	@ (800936c <UART_Start_Receive_IT+0x240>)
 80092e0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	691b      	ldr	r3, [r3, #16]
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d019      	beq.n	800931e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092f2:	e853 3f00 	ldrex	r3, [r3]
 80092f6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80092f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092fa:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80092fe:	677b      	str	r3, [r7, #116]	@ 0x74
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	461a      	mov	r2, r3
 8009306:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009308:	637b      	str	r3, [r7, #52]	@ 0x34
 800930a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800930c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800930e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009310:	e841 2300 	strex	r3, r2, [r1]
 8009314:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009316:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009318:	2b00      	cmp	r3, #0
 800931a:	d1e6      	bne.n	80092ea <UART_Start_Receive_IT+0x1be>
 800931c:	e018      	b.n	8009350 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009324:	697b      	ldr	r3, [r7, #20]
 8009326:	e853 3f00 	ldrex	r3, [r3]
 800932a:	613b      	str	r3, [r7, #16]
   return(result);
 800932c:	693b      	ldr	r3, [r7, #16]
 800932e:	f043 0320 	orr.w	r3, r3, #32
 8009332:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	461a      	mov	r2, r3
 800933a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800933c:	623b      	str	r3, [r7, #32]
 800933e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009340:	69f9      	ldr	r1, [r7, #28]
 8009342:	6a3a      	ldr	r2, [r7, #32]
 8009344:	e841 2300 	strex	r3, r2, [r1]
 8009348:	61bb      	str	r3, [r7, #24]
   return(result);
 800934a:	69bb      	ldr	r3, [r7, #24]
 800934c:	2b00      	cmp	r3, #0
 800934e:	d1e6      	bne.n	800931e <UART_Start_Receive_IT+0x1f2>
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8009350:	2300      	movs	r3, #0
}
 8009352:	4618      	mov	r0, r3
 8009354:	378c      	adds	r7, #140	@ 0x8c
 8009356:	46bd      	mov	sp, r7
 8009358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800935c:	4770      	bx	lr
 800935e:	bf00      	nop
 8009360:	08009ba1 	.word	0x08009ba1
 8009364:	08009839 	.word	0x08009839
 8009368:	0800967d 	.word	0x0800967d
 800936c:	080094c1 	.word	0x080094c1

08009370 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009370:	b480      	push	{r7}
 8009372:	b095      	sub	sp, #84	@ 0x54
 8009374:	af00      	add	r7, sp, #0
 8009376:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800937e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009380:	e853 3f00 	ldrex	r3, [r3]
 8009384:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009388:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800938c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	461a      	mov	r2, r3
 8009394:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009396:	643b      	str	r3, [r7, #64]	@ 0x40
 8009398:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800939a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800939c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800939e:	e841 2300 	strex	r3, r2, [r1]
 80093a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80093a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d1e6      	bne.n	8009378 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	3308      	adds	r3, #8
 80093b0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093b2:	6a3b      	ldr	r3, [r7, #32]
 80093b4:	e853 3f00 	ldrex	r3, [r3]
 80093b8:	61fb      	str	r3, [r7, #28]
   return(result);
 80093ba:	69fb      	ldr	r3, [r7, #28]
 80093bc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80093c0:	f023 0301 	bic.w	r3, r3, #1
 80093c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	3308      	adds	r3, #8
 80093cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80093ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80093d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093d2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80093d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80093d6:	e841 2300 	strex	r3, r2, [r1]
 80093da:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80093dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d1e3      	bne.n	80093aa <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80093e6:	2b01      	cmp	r3, #1
 80093e8:	d118      	bne.n	800941c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	e853 3f00 	ldrex	r3, [r3]
 80093f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80093f8:	68bb      	ldr	r3, [r7, #8]
 80093fa:	f023 0310 	bic.w	r3, r3, #16
 80093fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	461a      	mov	r2, r3
 8009406:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009408:	61bb      	str	r3, [r7, #24]
 800940a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800940c:	6979      	ldr	r1, [r7, #20]
 800940e:	69ba      	ldr	r2, [r7, #24]
 8009410:	e841 2300 	strex	r3, r2, [r1]
 8009414:	613b      	str	r3, [r7, #16]
   return(result);
 8009416:	693b      	ldr	r3, [r7, #16]
 8009418:	2b00      	cmp	r3, #0
 800941a:	d1e6      	bne.n	80093ea <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	2220      	movs	r2, #32
 8009420:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	2200      	movs	r2, #0
 8009428:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	2200      	movs	r2, #0
 800942e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009430:	bf00      	nop
 8009432:	3754      	adds	r7, #84	@ 0x54
 8009434:	46bd      	mov	sp, r7
 8009436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800943a:	4770      	bx	lr

0800943c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800943c:	b580      	push	{r7, lr}
 800943e:	b084      	sub	sp, #16
 8009440:	af00      	add	r7, sp, #0
 8009442:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009448:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	2200      	movs	r2, #0
 800944e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	2200      	movs	r2, #0
 8009456:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800945a:	68f8      	ldr	r0, [r7, #12]
 800945c:	f7ff f99a 	bl	8008794 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009460:	bf00      	nop
 8009462:	3710      	adds	r7, #16
 8009464:	46bd      	mov	sp, r7
 8009466:	bd80      	pop	{r7, pc}

08009468 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009468:	b580      	push	{r7, lr}
 800946a:	b088      	sub	sp, #32
 800946c:	af00      	add	r7, sp, #0
 800946e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	e853 3f00 	ldrex	r3, [r3]
 800947c:	60bb      	str	r3, [r7, #8]
   return(result);
 800947e:	68bb      	ldr	r3, [r7, #8]
 8009480:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009484:	61fb      	str	r3, [r7, #28]
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	461a      	mov	r2, r3
 800948c:	69fb      	ldr	r3, [r7, #28]
 800948e:	61bb      	str	r3, [r7, #24]
 8009490:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009492:	6979      	ldr	r1, [r7, #20]
 8009494:	69ba      	ldr	r2, [r7, #24]
 8009496:	e841 2300 	strex	r3, r2, [r1]
 800949a:	613b      	str	r3, [r7, #16]
   return(result);
 800949c:	693b      	ldr	r3, [r7, #16]
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d1e6      	bne.n	8009470 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	2220      	movs	r2, #32
 80094a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	2200      	movs	r2, #0
 80094ae:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80094b0:	6878      	ldr	r0, [r7, #4]
 80094b2:	f7ff f965 	bl	8008780 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80094b6:	bf00      	nop
 80094b8:	3720      	adds	r7, #32
 80094ba:	46bd      	mov	sp, r7
 80094bc:	bd80      	pop	{r7, pc}
	...

080094c0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80094c0:	b580      	push	{r7, lr}
 80094c2:	b09c      	sub	sp, #112	@ 0x70
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80094ce:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80094d8:	2b22      	cmp	r3, #34	@ 0x22
 80094da:	f040 80be 	bne.w	800965a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80094e4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80094e8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80094ec:	b2d9      	uxtb	r1, r3
 80094ee:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80094f2:	b2da      	uxtb	r2, r3
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80094f8:	400a      	ands	r2, r1
 80094fa:	b2d2      	uxtb	r2, r2
 80094fc:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009502:	1c5a      	adds	r2, r3, #1
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800950e:	b29b      	uxth	r3, r3
 8009510:	3b01      	subs	r3, #1
 8009512:	b29a      	uxth	r2, r3
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009520:	b29b      	uxth	r3, r3
 8009522:	2b00      	cmp	r3, #0
 8009524:	f040 80a3 	bne.w	800966e <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800952e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009530:	e853 3f00 	ldrex	r3, [r3]
 8009534:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009536:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009538:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800953c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	461a      	mov	r2, r3
 8009544:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009546:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009548:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800954a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800954c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800954e:	e841 2300 	strex	r3, r2, [r1]
 8009552:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009554:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009556:	2b00      	cmp	r3, #0
 8009558:	d1e6      	bne.n	8009528 <UART_RxISR_8BIT+0x68>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	3308      	adds	r3, #8
 8009560:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009562:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009564:	e853 3f00 	ldrex	r3, [r3]
 8009568:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800956a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800956c:	f023 0301 	bic.w	r3, r3, #1
 8009570:	667b      	str	r3, [r7, #100]	@ 0x64
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	3308      	adds	r3, #8
 8009578:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800957a:	647a      	str	r2, [r7, #68]	@ 0x44
 800957c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800957e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009580:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009582:	e841 2300 	strex	r3, r2, [r1]
 8009586:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009588:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800958a:	2b00      	cmp	r3, #0
 800958c:	d1e5      	bne.n	800955a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	2220      	movs	r2, #32
 8009592:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	2200      	movs	r2, #0
 800959a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	2200      	movs	r2, #0
 80095a0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	4a34      	ldr	r2, [pc, #208]	@ (8009678 <UART_RxISR_8BIT+0x1b8>)
 80095a8:	4293      	cmp	r3, r2
 80095aa:	d01f      	beq.n	80095ec <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	685b      	ldr	r3, [r3, #4]
 80095b2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d018      	beq.n	80095ec <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095c2:	e853 3f00 	ldrex	r3, [r3]
 80095c6:	623b      	str	r3, [r7, #32]
   return(result);
 80095c8:	6a3b      	ldr	r3, [r7, #32]
 80095ca:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80095ce:	663b      	str	r3, [r7, #96]	@ 0x60
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	461a      	mov	r2, r3
 80095d6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80095d8:	633b      	str	r3, [r7, #48]	@ 0x30
 80095da:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095dc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80095de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095e0:	e841 2300 	strex	r3, r2, [r1]
 80095e4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80095e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d1e6      	bne.n	80095ba <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80095f0:	2b01      	cmp	r3, #1
 80095f2:	d12e      	bne.n	8009652 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	2200      	movs	r2, #0
 80095f8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009600:	693b      	ldr	r3, [r7, #16]
 8009602:	e853 3f00 	ldrex	r3, [r3]
 8009606:	60fb      	str	r3, [r7, #12]
   return(result);
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	f023 0310 	bic.w	r3, r3, #16
 800960e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	461a      	mov	r2, r3
 8009616:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009618:	61fb      	str	r3, [r7, #28]
 800961a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800961c:	69b9      	ldr	r1, [r7, #24]
 800961e:	69fa      	ldr	r2, [r7, #28]
 8009620:	e841 2300 	strex	r3, r2, [r1]
 8009624:	617b      	str	r3, [r7, #20]
   return(result);
 8009626:	697b      	ldr	r3, [r7, #20]
 8009628:	2b00      	cmp	r3, #0
 800962a:	d1e6      	bne.n	80095fa <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	69db      	ldr	r3, [r3, #28]
 8009632:	f003 0310 	and.w	r3, r3, #16
 8009636:	2b10      	cmp	r3, #16
 8009638:	d103      	bne.n	8009642 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	2210      	movs	r2, #16
 8009640:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009648:	4619      	mov	r1, r3
 800964a:	6878      	ldr	r0, [r7, #4]
 800964c:	f7ff f8ac 	bl	80087a8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009650:	e00d      	b.n	800966e <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8009652:	6878      	ldr	r0, [r7, #4]
 8009654:	f7f8 f912 	bl	800187c <HAL_UART_RxCpltCallback>
}
 8009658:	e009      	b.n	800966e <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	8b1b      	ldrh	r3, [r3, #24]
 8009660:	b29a      	uxth	r2, r3
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	f042 0208 	orr.w	r2, r2, #8
 800966a:	b292      	uxth	r2, r2
 800966c:	831a      	strh	r2, [r3, #24]
}
 800966e:	bf00      	nop
 8009670:	3770      	adds	r7, #112	@ 0x70
 8009672:	46bd      	mov	sp, r7
 8009674:	bd80      	pop	{r7, pc}
 8009676:	bf00      	nop
 8009678:	40008000 	.word	0x40008000

0800967c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800967c:	b580      	push	{r7, lr}
 800967e:	b09c      	sub	sp, #112	@ 0x70
 8009680:	af00      	add	r7, sp, #0
 8009682:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800968a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009694:	2b22      	cmp	r3, #34	@ 0x22
 8009696:	f040 80be 	bne.w	8009816 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80096a0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80096a8:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80096aa:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80096ae:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80096b2:	4013      	ands	r3, r2
 80096b4:	b29a      	uxth	r2, r3
 80096b6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80096b8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80096be:	1c9a      	adds	r2, r3, #2
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80096ca:	b29b      	uxth	r3, r3
 80096cc:	3b01      	subs	r3, #1
 80096ce:	b29a      	uxth	r2, r3
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80096dc:	b29b      	uxth	r3, r3
 80096de:	2b00      	cmp	r3, #0
 80096e0:	f040 80a3 	bne.w	800982a <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80096ec:	e853 3f00 	ldrex	r3, [r3]
 80096f0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80096f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80096f4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80096f8:	667b      	str	r3, [r7, #100]	@ 0x64
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	461a      	mov	r2, r3
 8009700:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009702:	657b      	str	r3, [r7, #84]	@ 0x54
 8009704:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009706:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009708:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800970a:	e841 2300 	strex	r3, r2, [r1]
 800970e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009710:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009712:	2b00      	cmp	r3, #0
 8009714:	d1e6      	bne.n	80096e4 <UART_RxISR_16BIT+0x68>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	3308      	adds	r3, #8
 800971c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800971e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009720:	e853 3f00 	ldrex	r3, [r3]
 8009724:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009728:	f023 0301 	bic.w	r3, r3, #1
 800972c:	663b      	str	r3, [r7, #96]	@ 0x60
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	3308      	adds	r3, #8
 8009734:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009736:	643a      	str	r2, [r7, #64]	@ 0x40
 8009738:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800973a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800973c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800973e:	e841 2300 	strex	r3, r2, [r1]
 8009742:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009744:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009746:	2b00      	cmp	r3, #0
 8009748:	d1e5      	bne.n	8009716 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	2220      	movs	r2, #32
 800974e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	2200      	movs	r2, #0
 8009756:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	2200      	movs	r2, #0
 800975c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	4a34      	ldr	r2, [pc, #208]	@ (8009834 <UART_RxISR_16BIT+0x1b8>)
 8009764:	4293      	cmp	r3, r2
 8009766:	d01f      	beq.n	80097a8 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	685b      	ldr	r3, [r3, #4]
 800976e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009772:	2b00      	cmp	r3, #0
 8009774:	d018      	beq.n	80097a8 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800977c:	6a3b      	ldr	r3, [r7, #32]
 800977e:	e853 3f00 	ldrex	r3, [r3]
 8009782:	61fb      	str	r3, [r7, #28]
   return(result);
 8009784:	69fb      	ldr	r3, [r7, #28]
 8009786:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800978a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	461a      	mov	r2, r3
 8009792:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009794:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009796:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009798:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800979a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800979c:	e841 2300 	strex	r3, r2, [r1]
 80097a0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80097a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d1e6      	bne.n	8009776 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80097ac:	2b01      	cmp	r3, #1
 80097ae:	d12e      	bne.n	800980e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	2200      	movs	r2, #0
 80097b4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	e853 3f00 	ldrex	r3, [r3]
 80097c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80097c4:	68bb      	ldr	r3, [r7, #8]
 80097c6:	f023 0310 	bic.w	r3, r3, #16
 80097ca:	65bb      	str	r3, [r7, #88]	@ 0x58
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	461a      	mov	r2, r3
 80097d2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80097d4:	61bb      	str	r3, [r7, #24]
 80097d6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097d8:	6979      	ldr	r1, [r7, #20]
 80097da:	69ba      	ldr	r2, [r7, #24]
 80097dc:	e841 2300 	strex	r3, r2, [r1]
 80097e0:	613b      	str	r3, [r7, #16]
   return(result);
 80097e2:	693b      	ldr	r3, [r7, #16]
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d1e6      	bne.n	80097b6 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	69db      	ldr	r3, [r3, #28]
 80097ee:	f003 0310 	and.w	r3, r3, #16
 80097f2:	2b10      	cmp	r3, #16
 80097f4:	d103      	bne.n	80097fe <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	2210      	movs	r2, #16
 80097fc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009804:	4619      	mov	r1, r3
 8009806:	6878      	ldr	r0, [r7, #4]
 8009808:	f7fe ffce 	bl	80087a8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800980c:	e00d      	b.n	800982a <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800980e:	6878      	ldr	r0, [r7, #4]
 8009810:	f7f8 f834 	bl	800187c <HAL_UART_RxCpltCallback>
}
 8009814:	e009      	b.n	800982a <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	8b1b      	ldrh	r3, [r3, #24]
 800981c:	b29a      	uxth	r2, r3
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	f042 0208 	orr.w	r2, r2, #8
 8009826:	b292      	uxth	r2, r2
 8009828:	831a      	strh	r2, [r3, #24]
}
 800982a:	bf00      	nop
 800982c:	3770      	adds	r7, #112	@ 0x70
 800982e:	46bd      	mov	sp, r7
 8009830:	bd80      	pop	{r7, pc}
 8009832:	bf00      	nop
 8009834:	40008000 	.word	0x40008000

08009838 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009838:	b580      	push	{r7, lr}
 800983a:	b0ac      	sub	sp, #176	@ 0xb0
 800983c:	af00      	add	r7, sp, #0
 800983e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009846:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	69db      	ldr	r3, [r3, #28]
 8009850:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	689b      	ldr	r3, [r3, #8]
 8009864:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800986e:	2b22      	cmp	r3, #34	@ 0x22
 8009870:	f040 8183 	bne.w	8009b7a <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800987a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800987e:	e126      	b.n	8009ace <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8009886:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800988a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800988e:	b2d9      	uxtb	r1, r3
 8009890:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8009894:	b2da      	uxtb	r2, r3
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800989a:	400a      	ands	r2, r1
 800989c:	b2d2      	uxtb	r2, r2
 800989e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80098a4:	1c5a      	adds	r2, r3, #1
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80098b0:	b29b      	uxth	r3, r3
 80098b2:	3b01      	subs	r3, #1
 80098b4:	b29a      	uxth	r2, r3
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	69db      	ldr	r3, [r3, #28]
 80098c2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80098c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80098ca:	f003 0307 	and.w	r3, r3, #7
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d053      	beq.n	800997a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80098d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80098d6:	f003 0301 	and.w	r3, r3, #1
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d011      	beq.n	8009902 <UART_RxISR_8BIT_FIFOEN+0xca>
 80098de:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80098e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d00b      	beq.n	8009902 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	2201      	movs	r2, #1
 80098f0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80098f8:	f043 0201 	orr.w	r2, r3, #1
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009902:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009906:	f003 0302 	and.w	r3, r3, #2
 800990a:	2b00      	cmp	r3, #0
 800990c:	d011      	beq.n	8009932 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800990e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009912:	f003 0301 	and.w	r3, r3, #1
 8009916:	2b00      	cmp	r3, #0
 8009918:	d00b      	beq.n	8009932 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	2202      	movs	r2, #2
 8009920:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009928:	f043 0204 	orr.w	r2, r3, #4
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009932:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009936:	f003 0304 	and.w	r3, r3, #4
 800993a:	2b00      	cmp	r3, #0
 800993c:	d011      	beq.n	8009962 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800993e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009942:	f003 0301 	and.w	r3, r3, #1
 8009946:	2b00      	cmp	r3, #0
 8009948:	d00b      	beq.n	8009962 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	2204      	movs	r2, #4
 8009950:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009958:	f043 0202 	orr.w	r2, r3, #2
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009968:	2b00      	cmp	r3, #0
 800996a:	d006      	beq.n	800997a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800996c:	6878      	ldr	r0, [r7, #4]
 800996e:	f7fe ff11 	bl	8008794 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	2200      	movs	r2, #0
 8009976:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009980:	b29b      	uxth	r3, r3
 8009982:	2b00      	cmp	r3, #0
 8009984:	f040 80a3 	bne.w	8009ace <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800998e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009990:	e853 3f00 	ldrex	r3, [r3]
 8009994:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8009996:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009998:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800999c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	461a      	mov	r2, r3
 80099a6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80099aa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80099ac:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099ae:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80099b0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80099b2:	e841 2300 	strex	r3, r2, [r1]
 80099b6:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 80099b8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d1e4      	bne.n	8009988 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	3308      	adds	r3, #8
 80099c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80099c8:	e853 3f00 	ldrex	r3, [r3]
 80099cc:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80099ce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80099d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80099d4:	f023 0301 	bic.w	r3, r3, #1
 80099d8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	3308      	adds	r3, #8
 80099e2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80099e6:	66ba      	str	r2, [r7, #104]	@ 0x68
 80099e8:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099ea:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80099ec:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80099ee:	e841 2300 	strex	r3, r2, [r1]
 80099f2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80099f4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d1e1      	bne.n	80099be <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	2220      	movs	r2, #32
 80099fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	2200      	movs	r2, #0
 8009a06:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	2200      	movs	r2, #0
 8009a0c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	4a61      	ldr	r2, [pc, #388]	@ (8009b98 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8009a14:	4293      	cmp	r3, r2
 8009a16:	d021      	beq.n	8009a5c <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	685b      	ldr	r3, [r3, #4]
 8009a1e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d01a      	beq.n	8009a5c <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a2c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009a2e:	e853 3f00 	ldrex	r3, [r3]
 8009a32:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009a34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009a36:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009a3a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	461a      	mov	r2, r3
 8009a44:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009a48:	657b      	str	r3, [r7, #84]	@ 0x54
 8009a4a:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a4c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009a4e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009a50:	e841 2300 	strex	r3, r2, [r1]
 8009a54:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009a56:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d1e4      	bne.n	8009a26 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009a60:	2b01      	cmp	r3, #1
 8009a62:	d130      	bne.n	8009ac6 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	2200      	movs	r2, #0
 8009a68:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a72:	e853 3f00 	ldrex	r3, [r3]
 8009a76:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009a78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a7a:	f023 0310 	bic.w	r3, r3, #16
 8009a7e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	461a      	mov	r2, r3
 8009a88:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009a8c:	643b      	str	r3, [r7, #64]	@ 0x40
 8009a8e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a90:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009a92:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009a94:	e841 2300 	strex	r3, r2, [r1]
 8009a98:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009a9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d1e4      	bne.n	8009a6a <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	69db      	ldr	r3, [r3, #28]
 8009aa6:	f003 0310 	and.w	r3, r3, #16
 8009aaa:	2b10      	cmp	r3, #16
 8009aac:	d103      	bne.n	8009ab6 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	2210      	movs	r2, #16
 8009ab4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009abc:	4619      	mov	r1, r3
 8009abe:	6878      	ldr	r0, [r7, #4]
 8009ac0:	f7fe fe72 	bl	80087a8 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8009ac4:	e00e      	b.n	8009ae4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 8009ac6:	6878      	ldr	r0, [r7, #4]
 8009ac8:	f7f7 fed8 	bl	800187c <HAL_UART_RxCpltCallback>
        break;
 8009acc:	e00a      	b.n	8009ae4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009ace:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d006      	beq.n	8009ae4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 8009ad6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009ada:	f003 0320 	and.w	r3, r3, #32
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	f47f aece 	bne.w	8009880 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009aea:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009aee:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d04b      	beq.n	8009b8e <UART_RxISR_8BIT_FIFOEN+0x356>
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009afc:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8009b00:	429a      	cmp	r2, r3
 8009b02:	d244      	bcs.n	8009b8e <UART_RxISR_8BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	3308      	adds	r3, #8
 8009b0a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b0c:	6a3b      	ldr	r3, [r7, #32]
 8009b0e:	e853 3f00 	ldrex	r3, [r3]
 8009b12:	61fb      	str	r3, [r7, #28]
   return(result);
 8009b14:	69fb      	ldr	r3, [r7, #28]
 8009b16:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009b1a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	3308      	adds	r3, #8
 8009b24:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009b28:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009b2a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b2c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009b2e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009b30:	e841 2300 	strex	r3, r2, [r1]
 8009b34:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d1e3      	bne.n	8009b04 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	4a17      	ldr	r2, [pc, #92]	@ (8009b9c <UART_RxISR_8BIT_FIFOEN+0x364>)
 8009b40:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	e853 3f00 	ldrex	r3, [r3]
 8009b4e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009b50:	68bb      	ldr	r3, [r7, #8]
 8009b52:	f043 0320 	orr.w	r3, r3, #32
 8009b56:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	461a      	mov	r2, r3
 8009b60:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009b64:	61bb      	str	r3, [r7, #24]
 8009b66:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b68:	6979      	ldr	r1, [r7, #20]
 8009b6a:	69ba      	ldr	r2, [r7, #24]
 8009b6c:	e841 2300 	strex	r3, r2, [r1]
 8009b70:	613b      	str	r3, [r7, #16]
   return(result);
 8009b72:	693b      	ldr	r3, [r7, #16]
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d1e4      	bne.n	8009b42 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009b78:	e009      	b.n	8009b8e <UART_RxISR_8BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	8b1b      	ldrh	r3, [r3, #24]
 8009b80:	b29a      	uxth	r2, r3
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	f042 0208 	orr.w	r2, r2, #8
 8009b8a:	b292      	uxth	r2, r2
 8009b8c:	831a      	strh	r2, [r3, #24]
}
 8009b8e:	bf00      	nop
 8009b90:	37b0      	adds	r7, #176	@ 0xb0
 8009b92:	46bd      	mov	sp, r7
 8009b94:	bd80      	pop	{r7, pc}
 8009b96:	bf00      	nop
 8009b98:	40008000 	.word	0x40008000
 8009b9c:	080094c1 	.word	0x080094c1

08009ba0 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009ba0:	b580      	push	{r7, lr}
 8009ba2:	b0ae      	sub	sp, #184	@ 0xb8
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009bae:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	69db      	ldr	r3, [r3, #28]
 8009bb8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	689b      	ldr	r3, [r3, #8]
 8009bcc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009bd6:	2b22      	cmp	r3, #34	@ 0x22
 8009bd8:	f040 8187 	bne.w	8009eea <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009be2:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009be6:	e12a      	b.n	8009e3e <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8009bee:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009bf6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8009bfa:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8009bfe:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8009c02:	4013      	ands	r3, r2
 8009c04:	b29a      	uxth	r2, r3
 8009c06:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009c0a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009c10:	1c9a      	adds	r2, r3, #2
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009c1c:	b29b      	uxth	r3, r3
 8009c1e:	3b01      	subs	r3, #1
 8009c20:	b29a      	uxth	r2, r3
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	69db      	ldr	r3, [r3, #28]
 8009c2e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009c32:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009c36:	f003 0307 	and.w	r3, r3, #7
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d053      	beq.n	8009ce6 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009c3e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009c42:	f003 0301 	and.w	r3, r3, #1
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d011      	beq.n	8009c6e <UART_RxISR_16BIT_FIFOEN+0xce>
 8009c4a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009c4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d00b      	beq.n	8009c6e <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	2201      	movs	r2, #1
 8009c5c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c64:	f043 0201 	orr.w	r2, r3, #1
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009c6e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009c72:	f003 0302 	and.w	r3, r3, #2
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d011      	beq.n	8009c9e <UART_RxISR_16BIT_FIFOEN+0xfe>
 8009c7a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009c7e:	f003 0301 	and.w	r3, r3, #1
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d00b      	beq.n	8009c9e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	2202      	movs	r2, #2
 8009c8c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c94:	f043 0204 	orr.w	r2, r3, #4
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009c9e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009ca2:	f003 0304 	and.w	r3, r3, #4
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d011      	beq.n	8009cce <UART_RxISR_16BIT_FIFOEN+0x12e>
 8009caa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009cae:	f003 0301 	and.w	r3, r3, #1
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d00b      	beq.n	8009cce <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	2204      	movs	r2, #4
 8009cbc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009cc4:	f043 0202 	orr.w	r2, r3, #2
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d006      	beq.n	8009ce6 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009cd8:	6878      	ldr	r0, [r7, #4]
 8009cda:	f7fe fd5b 	bl	8008794 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	2200      	movs	r2, #0
 8009ce2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009cec:	b29b      	uxth	r3, r3
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	f040 80a5 	bne.w	8009e3e <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cfa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009cfc:	e853 3f00 	ldrex	r3, [r3]
 8009d00:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009d02:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009d04:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009d08:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	461a      	mov	r2, r3
 8009d12:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009d16:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009d1a:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d1c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009d1e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009d22:	e841 2300 	strex	r3, r2, [r1]
 8009d26:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009d28:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d1e2      	bne.n	8009cf4 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	3308      	adds	r3, #8
 8009d34:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d36:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009d38:	e853 3f00 	ldrex	r3, [r3]
 8009d3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009d3e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009d40:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009d44:	f023 0301 	bic.w	r3, r3, #1
 8009d48:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	3308      	adds	r3, #8
 8009d52:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8009d56:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009d58:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d5a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009d5c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009d5e:	e841 2300 	strex	r3, r2, [r1]
 8009d62:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009d64:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d1e1      	bne.n	8009d2e <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	2220      	movs	r2, #32
 8009d6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	2200      	movs	r2, #0
 8009d76:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	2200      	movs	r2, #0
 8009d7c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	4a61      	ldr	r2, [pc, #388]	@ (8009f08 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8009d84:	4293      	cmp	r3, r2
 8009d86:	d021      	beq.n	8009dcc <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	685b      	ldr	r3, [r3, #4]
 8009d8e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d01a      	beq.n	8009dcc <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d9e:	e853 3f00 	ldrex	r3, [r3]
 8009da2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009da4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009da6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009daa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	461a      	mov	r2, r3
 8009db4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009db8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009dba:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dbc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009dbe:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009dc0:	e841 2300 	strex	r3, r2, [r1]
 8009dc4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009dc6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d1e4      	bne.n	8009d96 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009dd0:	2b01      	cmp	r3, #1
 8009dd2:	d130      	bne.n	8009e36 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	2200      	movs	r2, #0
 8009dd8:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009de0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009de2:	e853 3f00 	ldrex	r3, [r3]
 8009de6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009de8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009dea:	f023 0310 	bic.w	r3, r3, #16
 8009dee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	461a      	mov	r2, r3
 8009df8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009dfc:	647b      	str	r3, [r7, #68]	@ 0x44
 8009dfe:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e00:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009e02:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009e04:	e841 2300 	strex	r3, r2, [r1]
 8009e08:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009e0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d1e4      	bne.n	8009dda <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	69db      	ldr	r3, [r3, #28]
 8009e16:	f003 0310 	and.w	r3, r3, #16
 8009e1a:	2b10      	cmp	r3, #16
 8009e1c:	d103      	bne.n	8009e26 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	2210      	movs	r2, #16
 8009e24:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009e2c:	4619      	mov	r1, r3
 8009e2e:	6878      	ldr	r0, [r7, #4]
 8009e30:	f7fe fcba 	bl	80087a8 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8009e34:	e00e      	b.n	8009e54 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 8009e36:	6878      	ldr	r0, [r7, #4]
 8009e38:	f7f7 fd20 	bl	800187c <HAL_UART_RxCpltCallback>
        break;
 8009e3c:	e00a      	b.n	8009e54 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009e3e:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d006      	beq.n	8009e54 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 8009e46:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009e4a:	f003 0320 	and.w	r3, r3, #32
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	f47f aeca 	bne.w	8009be8 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009e5a:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009e5e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d04b      	beq.n	8009efe <UART_RxISR_16BIT_FIFOEN+0x35e>
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009e6c:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8009e70:	429a      	cmp	r2, r3
 8009e72:	d244      	bcs.n	8009efe <UART_RxISR_16BIT_FIFOEN+0x35e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	3308      	adds	r3, #8
 8009e7a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e7e:	e853 3f00 	ldrex	r3, [r3]
 8009e82:	623b      	str	r3, [r7, #32]
   return(result);
 8009e84:	6a3b      	ldr	r3, [r7, #32]
 8009e86:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009e8a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	3308      	adds	r3, #8
 8009e94:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8009e98:	633a      	str	r2, [r7, #48]	@ 0x30
 8009e9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e9c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009e9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009ea0:	e841 2300 	strex	r3, r2, [r1]
 8009ea4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009ea6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d1e3      	bne.n	8009e74 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	4a17      	ldr	r2, [pc, #92]	@ (8009f0c <UART_RxISR_16BIT_FIFOEN+0x36c>)
 8009eb0:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eb8:	693b      	ldr	r3, [r7, #16]
 8009eba:	e853 3f00 	ldrex	r3, [r3]
 8009ebe:	60fb      	str	r3, [r7, #12]
   return(result);
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	f043 0320 	orr.w	r3, r3, #32
 8009ec6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	461a      	mov	r2, r3
 8009ed0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009ed4:	61fb      	str	r3, [r7, #28]
 8009ed6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ed8:	69b9      	ldr	r1, [r7, #24]
 8009eda:	69fa      	ldr	r2, [r7, #28]
 8009edc:	e841 2300 	strex	r3, r2, [r1]
 8009ee0:	617b      	str	r3, [r7, #20]
   return(result);
 8009ee2:	697b      	ldr	r3, [r7, #20]
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d1e4      	bne.n	8009eb2 <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009ee8:	e009      	b.n	8009efe <UART_RxISR_16BIT_FIFOEN+0x35e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	8b1b      	ldrh	r3, [r3, #24]
 8009ef0:	b29a      	uxth	r2, r3
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	f042 0208 	orr.w	r2, r2, #8
 8009efa:	b292      	uxth	r2, r2
 8009efc:	831a      	strh	r2, [r3, #24]
}
 8009efe:	bf00      	nop
 8009f00:	37b8      	adds	r7, #184	@ 0xb8
 8009f02:	46bd      	mov	sp, r7
 8009f04:	bd80      	pop	{r7, pc}
 8009f06:	bf00      	nop
 8009f08:	40008000 	.word	0x40008000
 8009f0c:	0800967d 	.word	0x0800967d

08009f10 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009f10:	b480      	push	{r7}
 8009f12:	b083      	sub	sp, #12
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009f18:	bf00      	nop
 8009f1a:	370c      	adds	r7, #12
 8009f1c:	46bd      	mov	sp, r7
 8009f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f22:	4770      	bx	lr

08009f24 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009f24:	b480      	push	{r7}
 8009f26:	b083      	sub	sp, #12
 8009f28:	af00      	add	r7, sp, #0
 8009f2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009f2c:	bf00      	nop
 8009f2e:	370c      	adds	r7, #12
 8009f30:	46bd      	mov	sp, r7
 8009f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f36:	4770      	bx	lr

08009f38 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009f38:	b480      	push	{r7}
 8009f3a:	b083      	sub	sp, #12
 8009f3c:	af00      	add	r7, sp, #0
 8009f3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009f40:	bf00      	nop
 8009f42:	370c      	adds	r7, #12
 8009f44:	46bd      	mov	sp, r7
 8009f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f4a:	4770      	bx	lr

08009f4c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009f4c:	b480      	push	{r7}
 8009f4e:	b085      	sub	sp, #20
 8009f50:	af00      	add	r7, sp, #0
 8009f52:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009f5a:	2b01      	cmp	r3, #1
 8009f5c:	d101      	bne.n	8009f62 <HAL_UARTEx_DisableFifoMode+0x16>
 8009f5e:	2302      	movs	r3, #2
 8009f60:	e027      	b.n	8009fb2 <HAL_UARTEx_DisableFifoMode+0x66>
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	2201      	movs	r2, #1
 8009f66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	2224      	movs	r2, #36	@ 0x24
 8009f6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	681a      	ldr	r2, [r3, #0]
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	f022 0201 	bic.w	r2, r2, #1
 8009f88:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009f90:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	2200      	movs	r2, #0
 8009f96:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	68fa      	ldr	r2, [r7, #12]
 8009f9e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	2220      	movs	r2, #32
 8009fa4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	2200      	movs	r2, #0
 8009fac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009fb0:	2300      	movs	r3, #0
}
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	3714      	adds	r7, #20
 8009fb6:	46bd      	mov	sp, r7
 8009fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fbc:	4770      	bx	lr

08009fbe <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009fbe:	b580      	push	{r7, lr}
 8009fc0:	b084      	sub	sp, #16
 8009fc2:	af00      	add	r7, sp, #0
 8009fc4:	6078      	str	r0, [r7, #4]
 8009fc6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009fce:	2b01      	cmp	r3, #1
 8009fd0:	d101      	bne.n	8009fd6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009fd2:	2302      	movs	r3, #2
 8009fd4:	e02d      	b.n	800a032 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	2201      	movs	r2, #1
 8009fda:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	2224      	movs	r2, #36	@ 0x24
 8009fe2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	681a      	ldr	r2, [r3, #0]
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	f022 0201 	bic.w	r2, r2, #1
 8009ffc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	689b      	ldr	r3, [r3, #8]
 800a004:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	683a      	ldr	r2, [r7, #0]
 800a00e:	430a      	orrs	r2, r1
 800a010:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a012:	6878      	ldr	r0, [r7, #4]
 800a014:	f000 f850 	bl	800a0b8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	68fa      	ldr	r2, [r7, #12]
 800a01e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	2220      	movs	r2, #32
 800a024:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	2200      	movs	r2, #0
 800a02c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a030:	2300      	movs	r3, #0
}
 800a032:	4618      	mov	r0, r3
 800a034:	3710      	adds	r7, #16
 800a036:	46bd      	mov	sp, r7
 800a038:	bd80      	pop	{r7, pc}

0800a03a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a03a:	b580      	push	{r7, lr}
 800a03c:	b084      	sub	sp, #16
 800a03e:	af00      	add	r7, sp, #0
 800a040:	6078      	str	r0, [r7, #4]
 800a042:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a04a:	2b01      	cmp	r3, #1
 800a04c:	d101      	bne.n	800a052 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a04e:	2302      	movs	r3, #2
 800a050:	e02d      	b.n	800a0ae <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	2201      	movs	r2, #1
 800a056:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	2224      	movs	r2, #36	@ 0x24
 800a05e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	681a      	ldr	r2, [r3, #0]
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	f022 0201 	bic.w	r2, r2, #1
 800a078:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	689b      	ldr	r3, [r3, #8]
 800a080:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	683a      	ldr	r2, [r7, #0]
 800a08a:	430a      	orrs	r2, r1
 800a08c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a08e:	6878      	ldr	r0, [r7, #4]
 800a090:	f000 f812 	bl	800a0b8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	68fa      	ldr	r2, [r7, #12]
 800a09a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	2220      	movs	r2, #32
 800a0a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	2200      	movs	r2, #0
 800a0a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a0ac:	2300      	movs	r3, #0
}
 800a0ae:	4618      	mov	r0, r3
 800a0b0:	3710      	adds	r7, #16
 800a0b2:	46bd      	mov	sp, r7
 800a0b4:	bd80      	pop	{r7, pc}
	...

0800a0b8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a0b8:	b480      	push	{r7}
 800a0ba:	b085      	sub	sp, #20
 800a0bc:	af00      	add	r7, sp, #0
 800a0be:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d108      	bne.n	800a0da <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	2201      	movs	r2, #1
 800a0cc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	2201      	movs	r2, #1
 800a0d4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a0d8:	e031      	b.n	800a13e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a0da:	2308      	movs	r3, #8
 800a0dc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a0de:	2308      	movs	r3, #8
 800a0e0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	689b      	ldr	r3, [r3, #8]
 800a0e8:	0e5b      	lsrs	r3, r3, #25
 800a0ea:	b2db      	uxtb	r3, r3
 800a0ec:	f003 0307 	and.w	r3, r3, #7
 800a0f0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	689b      	ldr	r3, [r3, #8]
 800a0f8:	0f5b      	lsrs	r3, r3, #29
 800a0fa:	b2db      	uxtb	r3, r3
 800a0fc:	f003 0307 	and.w	r3, r3, #7
 800a100:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a102:	7bbb      	ldrb	r3, [r7, #14]
 800a104:	7b3a      	ldrb	r2, [r7, #12]
 800a106:	4911      	ldr	r1, [pc, #68]	@ (800a14c <UARTEx_SetNbDataToProcess+0x94>)
 800a108:	5c8a      	ldrb	r2, [r1, r2]
 800a10a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a10e:	7b3a      	ldrb	r2, [r7, #12]
 800a110:	490f      	ldr	r1, [pc, #60]	@ (800a150 <UARTEx_SetNbDataToProcess+0x98>)
 800a112:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a114:	fb93 f3f2 	sdiv	r3, r3, r2
 800a118:	b29a      	uxth	r2, r3
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a120:	7bfb      	ldrb	r3, [r7, #15]
 800a122:	7b7a      	ldrb	r2, [r7, #13]
 800a124:	4909      	ldr	r1, [pc, #36]	@ (800a14c <UARTEx_SetNbDataToProcess+0x94>)
 800a126:	5c8a      	ldrb	r2, [r1, r2]
 800a128:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a12c:	7b7a      	ldrb	r2, [r7, #13]
 800a12e:	4908      	ldr	r1, [pc, #32]	@ (800a150 <UARTEx_SetNbDataToProcess+0x98>)
 800a130:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a132:	fb93 f3f2 	sdiv	r3, r3, r2
 800a136:	b29a      	uxth	r2, r3
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a13e:	bf00      	nop
 800a140:	3714      	adds	r7, #20
 800a142:	46bd      	mov	sp, r7
 800a144:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a148:	4770      	bx	lr
 800a14a:	bf00      	nop
 800a14c:	08025a90 	.word	0x08025a90
 800a150:	08025a98 	.word	0x08025a98

0800a154 <_strtol_l.isra.0>:
 800a154:	2b24      	cmp	r3, #36	@ 0x24
 800a156:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a15a:	4686      	mov	lr, r0
 800a15c:	4690      	mov	r8, r2
 800a15e:	d801      	bhi.n	800a164 <_strtol_l.isra.0+0x10>
 800a160:	2b01      	cmp	r3, #1
 800a162:	d106      	bne.n	800a172 <_strtol_l.isra.0+0x1e>
 800a164:	f000 f8ee 	bl	800a344 <__errno>
 800a168:	2316      	movs	r3, #22
 800a16a:	6003      	str	r3, [r0, #0]
 800a16c:	2000      	movs	r0, #0
 800a16e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a172:	4834      	ldr	r0, [pc, #208]	@ (800a244 <_strtol_l.isra.0+0xf0>)
 800a174:	460d      	mov	r5, r1
 800a176:	462a      	mov	r2, r5
 800a178:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a17c:	5d06      	ldrb	r6, [r0, r4]
 800a17e:	f016 0608 	ands.w	r6, r6, #8
 800a182:	d1f8      	bne.n	800a176 <_strtol_l.isra.0+0x22>
 800a184:	2c2d      	cmp	r4, #45	@ 0x2d
 800a186:	d110      	bne.n	800a1aa <_strtol_l.isra.0+0x56>
 800a188:	782c      	ldrb	r4, [r5, #0]
 800a18a:	2601      	movs	r6, #1
 800a18c:	1c95      	adds	r5, r2, #2
 800a18e:	f033 0210 	bics.w	r2, r3, #16
 800a192:	d115      	bne.n	800a1c0 <_strtol_l.isra.0+0x6c>
 800a194:	2c30      	cmp	r4, #48	@ 0x30
 800a196:	d10d      	bne.n	800a1b4 <_strtol_l.isra.0+0x60>
 800a198:	782a      	ldrb	r2, [r5, #0]
 800a19a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a19e:	2a58      	cmp	r2, #88	@ 0x58
 800a1a0:	d108      	bne.n	800a1b4 <_strtol_l.isra.0+0x60>
 800a1a2:	786c      	ldrb	r4, [r5, #1]
 800a1a4:	3502      	adds	r5, #2
 800a1a6:	2310      	movs	r3, #16
 800a1a8:	e00a      	b.n	800a1c0 <_strtol_l.isra.0+0x6c>
 800a1aa:	2c2b      	cmp	r4, #43	@ 0x2b
 800a1ac:	bf04      	itt	eq
 800a1ae:	782c      	ldrbeq	r4, [r5, #0]
 800a1b0:	1c95      	addeq	r5, r2, #2
 800a1b2:	e7ec      	b.n	800a18e <_strtol_l.isra.0+0x3a>
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d1f6      	bne.n	800a1a6 <_strtol_l.isra.0+0x52>
 800a1b8:	2c30      	cmp	r4, #48	@ 0x30
 800a1ba:	bf14      	ite	ne
 800a1bc:	230a      	movne	r3, #10
 800a1be:	2308      	moveq	r3, #8
 800a1c0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a1c4:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a1c8:	2200      	movs	r2, #0
 800a1ca:	fbbc f9f3 	udiv	r9, ip, r3
 800a1ce:	4610      	mov	r0, r2
 800a1d0:	fb03 ca19 	mls	sl, r3, r9, ip
 800a1d4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a1d8:	2f09      	cmp	r7, #9
 800a1da:	d80f      	bhi.n	800a1fc <_strtol_l.isra.0+0xa8>
 800a1dc:	463c      	mov	r4, r7
 800a1de:	42a3      	cmp	r3, r4
 800a1e0:	dd1b      	ble.n	800a21a <_strtol_l.isra.0+0xc6>
 800a1e2:	1c57      	adds	r7, r2, #1
 800a1e4:	d007      	beq.n	800a1f6 <_strtol_l.isra.0+0xa2>
 800a1e6:	4581      	cmp	r9, r0
 800a1e8:	d314      	bcc.n	800a214 <_strtol_l.isra.0+0xc0>
 800a1ea:	d101      	bne.n	800a1f0 <_strtol_l.isra.0+0x9c>
 800a1ec:	45a2      	cmp	sl, r4
 800a1ee:	db11      	blt.n	800a214 <_strtol_l.isra.0+0xc0>
 800a1f0:	fb00 4003 	mla	r0, r0, r3, r4
 800a1f4:	2201      	movs	r2, #1
 800a1f6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a1fa:	e7eb      	b.n	800a1d4 <_strtol_l.isra.0+0x80>
 800a1fc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a200:	2f19      	cmp	r7, #25
 800a202:	d801      	bhi.n	800a208 <_strtol_l.isra.0+0xb4>
 800a204:	3c37      	subs	r4, #55	@ 0x37
 800a206:	e7ea      	b.n	800a1de <_strtol_l.isra.0+0x8a>
 800a208:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a20c:	2f19      	cmp	r7, #25
 800a20e:	d804      	bhi.n	800a21a <_strtol_l.isra.0+0xc6>
 800a210:	3c57      	subs	r4, #87	@ 0x57
 800a212:	e7e4      	b.n	800a1de <_strtol_l.isra.0+0x8a>
 800a214:	f04f 32ff 	mov.w	r2, #4294967295
 800a218:	e7ed      	b.n	800a1f6 <_strtol_l.isra.0+0xa2>
 800a21a:	1c53      	adds	r3, r2, #1
 800a21c:	d108      	bne.n	800a230 <_strtol_l.isra.0+0xdc>
 800a21e:	2322      	movs	r3, #34	@ 0x22
 800a220:	f8ce 3000 	str.w	r3, [lr]
 800a224:	4660      	mov	r0, ip
 800a226:	f1b8 0f00 	cmp.w	r8, #0
 800a22a:	d0a0      	beq.n	800a16e <_strtol_l.isra.0+0x1a>
 800a22c:	1e69      	subs	r1, r5, #1
 800a22e:	e006      	b.n	800a23e <_strtol_l.isra.0+0xea>
 800a230:	b106      	cbz	r6, 800a234 <_strtol_l.isra.0+0xe0>
 800a232:	4240      	negs	r0, r0
 800a234:	f1b8 0f00 	cmp.w	r8, #0
 800a238:	d099      	beq.n	800a16e <_strtol_l.isra.0+0x1a>
 800a23a:	2a00      	cmp	r2, #0
 800a23c:	d1f6      	bne.n	800a22c <_strtol_l.isra.0+0xd8>
 800a23e:	f8c8 1000 	str.w	r1, [r8]
 800a242:	e794      	b.n	800a16e <_strtol_l.isra.0+0x1a>
 800a244:	08025aa1 	.word	0x08025aa1

0800a248 <strtol>:
 800a248:	4613      	mov	r3, r2
 800a24a:	460a      	mov	r2, r1
 800a24c:	4601      	mov	r1, r0
 800a24e:	4802      	ldr	r0, [pc, #8]	@ (800a258 <strtol+0x10>)
 800a250:	6800      	ldr	r0, [r0, #0]
 800a252:	f7ff bf7f 	b.w	800a154 <_strtol_l.isra.0>
 800a256:	bf00      	nop
 800a258:	20000030 	.word	0x20000030

0800a25c <sniprintf>:
 800a25c:	b40c      	push	{r2, r3}
 800a25e:	b530      	push	{r4, r5, lr}
 800a260:	4b18      	ldr	r3, [pc, #96]	@ (800a2c4 <sniprintf+0x68>)
 800a262:	1e0c      	subs	r4, r1, #0
 800a264:	681d      	ldr	r5, [r3, #0]
 800a266:	b09d      	sub	sp, #116	@ 0x74
 800a268:	da08      	bge.n	800a27c <sniprintf+0x20>
 800a26a:	238b      	movs	r3, #139	@ 0x8b
 800a26c:	602b      	str	r3, [r5, #0]
 800a26e:	f04f 30ff 	mov.w	r0, #4294967295
 800a272:	b01d      	add	sp, #116	@ 0x74
 800a274:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a278:	b002      	add	sp, #8
 800a27a:	4770      	bx	lr
 800a27c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a280:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a284:	f04f 0300 	mov.w	r3, #0
 800a288:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a28a:	bf14      	ite	ne
 800a28c:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a290:	4623      	moveq	r3, r4
 800a292:	9304      	str	r3, [sp, #16]
 800a294:	9307      	str	r3, [sp, #28]
 800a296:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a29a:	9002      	str	r0, [sp, #8]
 800a29c:	9006      	str	r0, [sp, #24]
 800a29e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a2a2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a2a4:	ab21      	add	r3, sp, #132	@ 0x84
 800a2a6:	a902      	add	r1, sp, #8
 800a2a8:	4628      	mov	r0, r5
 800a2aa:	9301      	str	r3, [sp, #4]
 800a2ac:	f000 f9d8 	bl	800a660 <_svfiprintf_r>
 800a2b0:	1c43      	adds	r3, r0, #1
 800a2b2:	bfbc      	itt	lt
 800a2b4:	238b      	movlt	r3, #139	@ 0x8b
 800a2b6:	602b      	strlt	r3, [r5, #0]
 800a2b8:	2c00      	cmp	r4, #0
 800a2ba:	d0da      	beq.n	800a272 <sniprintf+0x16>
 800a2bc:	9b02      	ldr	r3, [sp, #8]
 800a2be:	2200      	movs	r2, #0
 800a2c0:	701a      	strb	r2, [r3, #0]
 800a2c2:	e7d6      	b.n	800a272 <sniprintf+0x16>
 800a2c4:	20000030 	.word	0x20000030

0800a2c8 <siprintf>:
 800a2c8:	b40e      	push	{r1, r2, r3}
 800a2ca:	b510      	push	{r4, lr}
 800a2cc:	b09d      	sub	sp, #116	@ 0x74
 800a2ce:	ab1f      	add	r3, sp, #124	@ 0x7c
 800a2d0:	9002      	str	r0, [sp, #8]
 800a2d2:	9006      	str	r0, [sp, #24]
 800a2d4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a2d8:	480a      	ldr	r0, [pc, #40]	@ (800a304 <siprintf+0x3c>)
 800a2da:	9107      	str	r1, [sp, #28]
 800a2dc:	9104      	str	r1, [sp, #16]
 800a2de:	490a      	ldr	r1, [pc, #40]	@ (800a308 <siprintf+0x40>)
 800a2e0:	f853 2b04 	ldr.w	r2, [r3], #4
 800a2e4:	9105      	str	r1, [sp, #20]
 800a2e6:	2400      	movs	r4, #0
 800a2e8:	a902      	add	r1, sp, #8
 800a2ea:	6800      	ldr	r0, [r0, #0]
 800a2ec:	9301      	str	r3, [sp, #4]
 800a2ee:	941b      	str	r4, [sp, #108]	@ 0x6c
 800a2f0:	f000 f9b6 	bl	800a660 <_svfiprintf_r>
 800a2f4:	9b02      	ldr	r3, [sp, #8]
 800a2f6:	701c      	strb	r4, [r3, #0]
 800a2f8:	b01d      	add	sp, #116	@ 0x74
 800a2fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a2fe:	b003      	add	sp, #12
 800a300:	4770      	bx	lr
 800a302:	bf00      	nop
 800a304:	20000030 	.word	0x20000030
 800a308:	ffff0208 	.word	0xffff0208

0800a30c <memset>:
 800a30c:	4402      	add	r2, r0
 800a30e:	4603      	mov	r3, r0
 800a310:	4293      	cmp	r3, r2
 800a312:	d100      	bne.n	800a316 <memset+0xa>
 800a314:	4770      	bx	lr
 800a316:	f803 1b01 	strb.w	r1, [r3], #1
 800a31a:	e7f9      	b.n	800a310 <memset+0x4>

0800a31c <strncpy>:
 800a31c:	b510      	push	{r4, lr}
 800a31e:	3901      	subs	r1, #1
 800a320:	4603      	mov	r3, r0
 800a322:	b132      	cbz	r2, 800a332 <strncpy+0x16>
 800a324:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a328:	f803 4b01 	strb.w	r4, [r3], #1
 800a32c:	3a01      	subs	r2, #1
 800a32e:	2c00      	cmp	r4, #0
 800a330:	d1f7      	bne.n	800a322 <strncpy+0x6>
 800a332:	441a      	add	r2, r3
 800a334:	2100      	movs	r1, #0
 800a336:	4293      	cmp	r3, r2
 800a338:	d100      	bne.n	800a33c <strncpy+0x20>
 800a33a:	bd10      	pop	{r4, pc}
 800a33c:	f803 1b01 	strb.w	r1, [r3], #1
 800a340:	e7f9      	b.n	800a336 <strncpy+0x1a>
	...

0800a344 <__errno>:
 800a344:	4b01      	ldr	r3, [pc, #4]	@ (800a34c <__errno+0x8>)
 800a346:	6818      	ldr	r0, [r3, #0]
 800a348:	4770      	bx	lr
 800a34a:	bf00      	nop
 800a34c:	20000030 	.word	0x20000030

0800a350 <__libc_init_array>:
 800a350:	b570      	push	{r4, r5, r6, lr}
 800a352:	4d0d      	ldr	r5, [pc, #52]	@ (800a388 <__libc_init_array+0x38>)
 800a354:	4c0d      	ldr	r4, [pc, #52]	@ (800a38c <__libc_init_array+0x3c>)
 800a356:	1b64      	subs	r4, r4, r5
 800a358:	10a4      	asrs	r4, r4, #2
 800a35a:	2600      	movs	r6, #0
 800a35c:	42a6      	cmp	r6, r4
 800a35e:	d109      	bne.n	800a374 <__libc_init_array+0x24>
 800a360:	4d0b      	ldr	r5, [pc, #44]	@ (800a390 <__libc_init_array+0x40>)
 800a362:	4c0c      	ldr	r4, [pc, #48]	@ (800a394 <__libc_init_array+0x44>)
 800a364:	f000 fc64 	bl	800ac30 <_init>
 800a368:	1b64      	subs	r4, r4, r5
 800a36a:	10a4      	asrs	r4, r4, #2
 800a36c:	2600      	movs	r6, #0
 800a36e:	42a6      	cmp	r6, r4
 800a370:	d105      	bne.n	800a37e <__libc_init_array+0x2e>
 800a372:	bd70      	pop	{r4, r5, r6, pc}
 800a374:	f855 3b04 	ldr.w	r3, [r5], #4
 800a378:	4798      	blx	r3
 800a37a:	3601      	adds	r6, #1
 800a37c:	e7ee      	b.n	800a35c <__libc_init_array+0xc>
 800a37e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a382:	4798      	blx	r3
 800a384:	3601      	adds	r6, #1
 800a386:	e7f2      	b.n	800a36e <__libc_init_array+0x1e>
 800a388:	08025bdc 	.word	0x08025bdc
 800a38c:	08025bdc 	.word	0x08025bdc
 800a390:	08025bdc 	.word	0x08025bdc
 800a394:	08025be0 	.word	0x08025be0

0800a398 <__retarget_lock_acquire_recursive>:
 800a398:	4770      	bx	lr

0800a39a <__retarget_lock_release_recursive>:
 800a39a:	4770      	bx	lr

0800a39c <memcpy>:
 800a39c:	440a      	add	r2, r1
 800a39e:	4291      	cmp	r1, r2
 800a3a0:	f100 33ff 	add.w	r3, r0, #4294967295
 800a3a4:	d100      	bne.n	800a3a8 <memcpy+0xc>
 800a3a6:	4770      	bx	lr
 800a3a8:	b510      	push	{r4, lr}
 800a3aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a3ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a3b2:	4291      	cmp	r1, r2
 800a3b4:	d1f9      	bne.n	800a3aa <memcpy+0xe>
 800a3b6:	bd10      	pop	{r4, pc}

0800a3b8 <_free_r>:
 800a3b8:	b538      	push	{r3, r4, r5, lr}
 800a3ba:	4605      	mov	r5, r0
 800a3bc:	2900      	cmp	r1, #0
 800a3be:	d041      	beq.n	800a444 <_free_r+0x8c>
 800a3c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a3c4:	1f0c      	subs	r4, r1, #4
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	bfb8      	it	lt
 800a3ca:	18e4      	addlt	r4, r4, r3
 800a3cc:	f000 f8e0 	bl	800a590 <__malloc_lock>
 800a3d0:	4a1d      	ldr	r2, [pc, #116]	@ (800a448 <_free_r+0x90>)
 800a3d2:	6813      	ldr	r3, [r2, #0]
 800a3d4:	b933      	cbnz	r3, 800a3e4 <_free_r+0x2c>
 800a3d6:	6063      	str	r3, [r4, #4]
 800a3d8:	6014      	str	r4, [r2, #0]
 800a3da:	4628      	mov	r0, r5
 800a3dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a3e0:	f000 b8dc 	b.w	800a59c <__malloc_unlock>
 800a3e4:	42a3      	cmp	r3, r4
 800a3e6:	d908      	bls.n	800a3fa <_free_r+0x42>
 800a3e8:	6820      	ldr	r0, [r4, #0]
 800a3ea:	1821      	adds	r1, r4, r0
 800a3ec:	428b      	cmp	r3, r1
 800a3ee:	bf01      	itttt	eq
 800a3f0:	6819      	ldreq	r1, [r3, #0]
 800a3f2:	685b      	ldreq	r3, [r3, #4]
 800a3f4:	1809      	addeq	r1, r1, r0
 800a3f6:	6021      	streq	r1, [r4, #0]
 800a3f8:	e7ed      	b.n	800a3d6 <_free_r+0x1e>
 800a3fa:	461a      	mov	r2, r3
 800a3fc:	685b      	ldr	r3, [r3, #4]
 800a3fe:	b10b      	cbz	r3, 800a404 <_free_r+0x4c>
 800a400:	42a3      	cmp	r3, r4
 800a402:	d9fa      	bls.n	800a3fa <_free_r+0x42>
 800a404:	6811      	ldr	r1, [r2, #0]
 800a406:	1850      	adds	r0, r2, r1
 800a408:	42a0      	cmp	r0, r4
 800a40a:	d10b      	bne.n	800a424 <_free_r+0x6c>
 800a40c:	6820      	ldr	r0, [r4, #0]
 800a40e:	4401      	add	r1, r0
 800a410:	1850      	adds	r0, r2, r1
 800a412:	4283      	cmp	r3, r0
 800a414:	6011      	str	r1, [r2, #0]
 800a416:	d1e0      	bne.n	800a3da <_free_r+0x22>
 800a418:	6818      	ldr	r0, [r3, #0]
 800a41a:	685b      	ldr	r3, [r3, #4]
 800a41c:	6053      	str	r3, [r2, #4]
 800a41e:	4408      	add	r0, r1
 800a420:	6010      	str	r0, [r2, #0]
 800a422:	e7da      	b.n	800a3da <_free_r+0x22>
 800a424:	d902      	bls.n	800a42c <_free_r+0x74>
 800a426:	230c      	movs	r3, #12
 800a428:	602b      	str	r3, [r5, #0]
 800a42a:	e7d6      	b.n	800a3da <_free_r+0x22>
 800a42c:	6820      	ldr	r0, [r4, #0]
 800a42e:	1821      	adds	r1, r4, r0
 800a430:	428b      	cmp	r3, r1
 800a432:	bf04      	itt	eq
 800a434:	6819      	ldreq	r1, [r3, #0]
 800a436:	685b      	ldreq	r3, [r3, #4]
 800a438:	6063      	str	r3, [r4, #4]
 800a43a:	bf04      	itt	eq
 800a43c:	1809      	addeq	r1, r1, r0
 800a43e:	6021      	streq	r1, [r4, #0]
 800a440:	6054      	str	r4, [r2, #4]
 800a442:	e7ca      	b.n	800a3da <_free_r+0x22>
 800a444:	bd38      	pop	{r3, r4, r5, pc}
 800a446:	bf00      	nop
 800a448:	20000ebc 	.word	0x20000ebc

0800a44c <sbrk_aligned>:
 800a44c:	b570      	push	{r4, r5, r6, lr}
 800a44e:	4e0f      	ldr	r6, [pc, #60]	@ (800a48c <sbrk_aligned+0x40>)
 800a450:	460c      	mov	r4, r1
 800a452:	6831      	ldr	r1, [r6, #0]
 800a454:	4605      	mov	r5, r0
 800a456:	b911      	cbnz	r1, 800a45e <sbrk_aligned+0x12>
 800a458:	f000 fba4 	bl	800aba4 <_sbrk_r>
 800a45c:	6030      	str	r0, [r6, #0]
 800a45e:	4621      	mov	r1, r4
 800a460:	4628      	mov	r0, r5
 800a462:	f000 fb9f 	bl	800aba4 <_sbrk_r>
 800a466:	1c43      	adds	r3, r0, #1
 800a468:	d103      	bne.n	800a472 <sbrk_aligned+0x26>
 800a46a:	f04f 34ff 	mov.w	r4, #4294967295
 800a46e:	4620      	mov	r0, r4
 800a470:	bd70      	pop	{r4, r5, r6, pc}
 800a472:	1cc4      	adds	r4, r0, #3
 800a474:	f024 0403 	bic.w	r4, r4, #3
 800a478:	42a0      	cmp	r0, r4
 800a47a:	d0f8      	beq.n	800a46e <sbrk_aligned+0x22>
 800a47c:	1a21      	subs	r1, r4, r0
 800a47e:	4628      	mov	r0, r5
 800a480:	f000 fb90 	bl	800aba4 <_sbrk_r>
 800a484:	3001      	adds	r0, #1
 800a486:	d1f2      	bne.n	800a46e <sbrk_aligned+0x22>
 800a488:	e7ef      	b.n	800a46a <sbrk_aligned+0x1e>
 800a48a:	bf00      	nop
 800a48c:	20000eb8 	.word	0x20000eb8

0800a490 <_malloc_r>:
 800a490:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a494:	1ccd      	adds	r5, r1, #3
 800a496:	f025 0503 	bic.w	r5, r5, #3
 800a49a:	3508      	adds	r5, #8
 800a49c:	2d0c      	cmp	r5, #12
 800a49e:	bf38      	it	cc
 800a4a0:	250c      	movcc	r5, #12
 800a4a2:	2d00      	cmp	r5, #0
 800a4a4:	4606      	mov	r6, r0
 800a4a6:	db01      	blt.n	800a4ac <_malloc_r+0x1c>
 800a4a8:	42a9      	cmp	r1, r5
 800a4aa:	d904      	bls.n	800a4b6 <_malloc_r+0x26>
 800a4ac:	230c      	movs	r3, #12
 800a4ae:	6033      	str	r3, [r6, #0]
 800a4b0:	2000      	movs	r0, #0
 800a4b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a4b6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a58c <_malloc_r+0xfc>
 800a4ba:	f000 f869 	bl	800a590 <__malloc_lock>
 800a4be:	f8d8 3000 	ldr.w	r3, [r8]
 800a4c2:	461c      	mov	r4, r3
 800a4c4:	bb44      	cbnz	r4, 800a518 <_malloc_r+0x88>
 800a4c6:	4629      	mov	r1, r5
 800a4c8:	4630      	mov	r0, r6
 800a4ca:	f7ff ffbf 	bl	800a44c <sbrk_aligned>
 800a4ce:	1c43      	adds	r3, r0, #1
 800a4d0:	4604      	mov	r4, r0
 800a4d2:	d158      	bne.n	800a586 <_malloc_r+0xf6>
 800a4d4:	f8d8 4000 	ldr.w	r4, [r8]
 800a4d8:	4627      	mov	r7, r4
 800a4da:	2f00      	cmp	r7, #0
 800a4dc:	d143      	bne.n	800a566 <_malloc_r+0xd6>
 800a4de:	2c00      	cmp	r4, #0
 800a4e0:	d04b      	beq.n	800a57a <_malloc_r+0xea>
 800a4e2:	6823      	ldr	r3, [r4, #0]
 800a4e4:	4639      	mov	r1, r7
 800a4e6:	4630      	mov	r0, r6
 800a4e8:	eb04 0903 	add.w	r9, r4, r3
 800a4ec:	f000 fb5a 	bl	800aba4 <_sbrk_r>
 800a4f0:	4581      	cmp	r9, r0
 800a4f2:	d142      	bne.n	800a57a <_malloc_r+0xea>
 800a4f4:	6821      	ldr	r1, [r4, #0]
 800a4f6:	1a6d      	subs	r5, r5, r1
 800a4f8:	4629      	mov	r1, r5
 800a4fa:	4630      	mov	r0, r6
 800a4fc:	f7ff ffa6 	bl	800a44c <sbrk_aligned>
 800a500:	3001      	adds	r0, #1
 800a502:	d03a      	beq.n	800a57a <_malloc_r+0xea>
 800a504:	6823      	ldr	r3, [r4, #0]
 800a506:	442b      	add	r3, r5
 800a508:	6023      	str	r3, [r4, #0]
 800a50a:	f8d8 3000 	ldr.w	r3, [r8]
 800a50e:	685a      	ldr	r2, [r3, #4]
 800a510:	bb62      	cbnz	r2, 800a56c <_malloc_r+0xdc>
 800a512:	f8c8 7000 	str.w	r7, [r8]
 800a516:	e00f      	b.n	800a538 <_malloc_r+0xa8>
 800a518:	6822      	ldr	r2, [r4, #0]
 800a51a:	1b52      	subs	r2, r2, r5
 800a51c:	d420      	bmi.n	800a560 <_malloc_r+0xd0>
 800a51e:	2a0b      	cmp	r2, #11
 800a520:	d917      	bls.n	800a552 <_malloc_r+0xc2>
 800a522:	1961      	adds	r1, r4, r5
 800a524:	42a3      	cmp	r3, r4
 800a526:	6025      	str	r5, [r4, #0]
 800a528:	bf18      	it	ne
 800a52a:	6059      	strne	r1, [r3, #4]
 800a52c:	6863      	ldr	r3, [r4, #4]
 800a52e:	bf08      	it	eq
 800a530:	f8c8 1000 	streq.w	r1, [r8]
 800a534:	5162      	str	r2, [r4, r5]
 800a536:	604b      	str	r3, [r1, #4]
 800a538:	4630      	mov	r0, r6
 800a53a:	f000 f82f 	bl	800a59c <__malloc_unlock>
 800a53e:	f104 000b 	add.w	r0, r4, #11
 800a542:	1d23      	adds	r3, r4, #4
 800a544:	f020 0007 	bic.w	r0, r0, #7
 800a548:	1ac2      	subs	r2, r0, r3
 800a54a:	bf1c      	itt	ne
 800a54c:	1a1b      	subne	r3, r3, r0
 800a54e:	50a3      	strne	r3, [r4, r2]
 800a550:	e7af      	b.n	800a4b2 <_malloc_r+0x22>
 800a552:	6862      	ldr	r2, [r4, #4]
 800a554:	42a3      	cmp	r3, r4
 800a556:	bf0c      	ite	eq
 800a558:	f8c8 2000 	streq.w	r2, [r8]
 800a55c:	605a      	strne	r2, [r3, #4]
 800a55e:	e7eb      	b.n	800a538 <_malloc_r+0xa8>
 800a560:	4623      	mov	r3, r4
 800a562:	6864      	ldr	r4, [r4, #4]
 800a564:	e7ae      	b.n	800a4c4 <_malloc_r+0x34>
 800a566:	463c      	mov	r4, r7
 800a568:	687f      	ldr	r7, [r7, #4]
 800a56a:	e7b6      	b.n	800a4da <_malloc_r+0x4a>
 800a56c:	461a      	mov	r2, r3
 800a56e:	685b      	ldr	r3, [r3, #4]
 800a570:	42a3      	cmp	r3, r4
 800a572:	d1fb      	bne.n	800a56c <_malloc_r+0xdc>
 800a574:	2300      	movs	r3, #0
 800a576:	6053      	str	r3, [r2, #4]
 800a578:	e7de      	b.n	800a538 <_malloc_r+0xa8>
 800a57a:	230c      	movs	r3, #12
 800a57c:	6033      	str	r3, [r6, #0]
 800a57e:	4630      	mov	r0, r6
 800a580:	f000 f80c 	bl	800a59c <__malloc_unlock>
 800a584:	e794      	b.n	800a4b0 <_malloc_r+0x20>
 800a586:	6005      	str	r5, [r0, #0]
 800a588:	e7d6      	b.n	800a538 <_malloc_r+0xa8>
 800a58a:	bf00      	nop
 800a58c:	20000ebc 	.word	0x20000ebc

0800a590 <__malloc_lock>:
 800a590:	4801      	ldr	r0, [pc, #4]	@ (800a598 <__malloc_lock+0x8>)
 800a592:	f7ff bf01 	b.w	800a398 <__retarget_lock_acquire_recursive>
 800a596:	bf00      	nop
 800a598:	20000eb4 	.word	0x20000eb4

0800a59c <__malloc_unlock>:
 800a59c:	4801      	ldr	r0, [pc, #4]	@ (800a5a4 <__malloc_unlock+0x8>)
 800a59e:	f7ff befc 	b.w	800a39a <__retarget_lock_release_recursive>
 800a5a2:	bf00      	nop
 800a5a4:	20000eb4 	.word	0x20000eb4

0800a5a8 <__ssputs_r>:
 800a5a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a5ac:	688e      	ldr	r6, [r1, #8]
 800a5ae:	461f      	mov	r7, r3
 800a5b0:	42be      	cmp	r6, r7
 800a5b2:	680b      	ldr	r3, [r1, #0]
 800a5b4:	4682      	mov	sl, r0
 800a5b6:	460c      	mov	r4, r1
 800a5b8:	4690      	mov	r8, r2
 800a5ba:	d82d      	bhi.n	800a618 <__ssputs_r+0x70>
 800a5bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a5c0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a5c4:	d026      	beq.n	800a614 <__ssputs_r+0x6c>
 800a5c6:	6965      	ldr	r5, [r4, #20]
 800a5c8:	6909      	ldr	r1, [r1, #16]
 800a5ca:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a5ce:	eba3 0901 	sub.w	r9, r3, r1
 800a5d2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a5d6:	1c7b      	adds	r3, r7, #1
 800a5d8:	444b      	add	r3, r9
 800a5da:	106d      	asrs	r5, r5, #1
 800a5dc:	429d      	cmp	r5, r3
 800a5de:	bf38      	it	cc
 800a5e0:	461d      	movcc	r5, r3
 800a5e2:	0553      	lsls	r3, r2, #21
 800a5e4:	d527      	bpl.n	800a636 <__ssputs_r+0x8e>
 800a5e6:	4629      	mov	r1, r5
 800a5e8:	f7ff ff52 	bl	800a490 <_malloc_r>
 800a5ec:	4606      	mov	r6, r0
 800a5ee:	b360      	cbz	r0, 800a64a <__ssputs_r+0xa2>
 800a5f0:	6921      	ldr	r1, [r4, #16]
 800a5f2:	464a      	mov	r2, r9
 800a5f4:	f7ff fed2 	bl	800a39c <memcpy>
 800a5f8:	89a3      	ldrh	r3, [r4, #12]
 800a5fa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a5fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a602:	81a3      	strh	r3, [r4, #12]
 800a604:	6126      	str	r6, [r4, #16]
 800a606:	6165      	str	r5, [r4, #20]
 800a608:	444e      	add	r6, r9
 800a60a:	eba5 0509 	sub.w	r5, r5, r9
 800a60e:	6026      	str	r6, [r4, #0]
 800a610:	60a5      	str	r5, [r4, #8]
 800a612:	463e      	mov	r6, r7
 800a614:	42be      	cmp	r6, r7
 800a616:	d900      	bls.n	800a61a <__ssputs_r+0x72>
 800a618:	463e      	mov	r6, r7
 800a61a:	6820      	ldr	r0, [r4, #0]
 800a61c:	4632      	mov	r2, r6
 800a61e:	4641      	mov	r1, r8
 800a620:	f000 faa6 	bl	800ab70 <memmove>
 800a624:	68a3      	ldr	r3, [r4, #8]
 800a626:	1b9b      	subs	r3, r3, r6
 800a628:	60a3      	str	r3, [r4, #8]
 800a62a:	6823      	ldr	r3, [r4, #0]
 800a62c:	4433      	add	r3, r6
 800a62e:	6023      	str	r3, [r4, #0]
 800a630:	2000      	movs	r0, #0
 800a632:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a636:	462a      	mov	r2, r5
 800a638:	f000 fac4 	bl	800abc4 <_realloc_r>
 800a63c:	4606      	mov	r6, r0
 800a63e:	2800      	cmp	r0, #0
 800a640:	d1e0      	bne.n	800a604 <__ssputs_r+0x5c>
 800a642:	6921      	ldr	r1, [r4, #16]
 800a644:	4650      	mov	r0, sl
 800a646:	f7ff feb7 	bl	800a3b8 <_free_r>
 800a64a:	230c      	movs	r3, #12
 800a64c:	f8ca 3000 	str.w	r3, [sl]
 800a650:	89a3      	ldrh	r3, [r4, #12]
 800a652:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a656:	81a3      	strh	r3, [r4, #12]
 800a658:	f04f 30ff 	mov.w	r0, #4294967295
 800a65c:	e7e9      	b.n	800a632 <__ssputs_r+0x8a>
	...

0800a660 <_svfiprintf_r>:
 800a660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a664:	4698      	mov	r8, r3
 800a666:	898b      	ldrh	r3, [r1, #12]
 800a668:	061b      	lsls	r3, r3, #24
 800a66a:	b09d      	sub	sp, #116	@ 0x74
 800a66c:	4607      	mov	r7, r0
 800a66e:	460d      	mov	r5, r1
 800a670:	4614      	mov	r4, r2
 800a672:	d510      	bpl.n	800a696 <_svfiprintf_r+0x36>
 800a674:	690b      	ldr	r3, [r1, #16]
 800a676:	b973      	cbnz	r3, 800a696 <_svfiprintf_r+0x36>
 800a678:	2140      	movs	r1, #64	@ 0x40
 800a67a:	f7ff ff09 	bl	800a490 <_malloc_r>
 800a67e:	6028      	str	r0, [r5, #0]
 800a680:	6128      	str	r0, [r5, #16]
 800a682:	b930      	cbnz	r0, 800a692 <_svfiprintf_r+0x32>
 800a684:	230c      	movs	r3, #12
 800a686:	603b      	str	r3, [r7, #0]
 800a688:	f04f 30ff 	mov.w	r0, #4294967295
 800a68c:	b01d      	add	sp, #116	@ 0x74
 800a68e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a692:	2340      	movs	r3, #64	@ 0x40
 800a694:	616b      	str	r3, [r5, #20]
 800a696:	2300      	movs	r3, #0
 800a698:	9309      	str	r3, [sp, #36]	@ 0x24
 800a69a:	2320      	movs	r3, #32
 800a69c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a6a0:	f8cd 800c 	str.w	r8, [sp, #12]
 800a6a4:	2330      	movs	r3, #48	@ 0x30
 800a6a6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a844 <_svfiprintf_r+0x1e4>
 800a6aa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a6ae:	f04f 0901 	mov.w	r9, #1
 800a6b2:	4623      	mov	r3, r4
 800a6b4:	469a      	mov	sl, r3
 800a6b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a6ba:	b10a      	cbz	r2, 800a6c0 <_svfiprintf_r+0x60>
 800a6bc:	2a25      	cmp	r2, #37	@ 0x25
 800a6be:	d1f9      	bne.n	800a6b4 <_svfiprintf_r+0x54>
 800a6c0:	ebba 0b04 	subs.w	fp, sl, r4
 800a6c4:	d00b      	beq.n	800a6de <_svfiprintf_r+0x7e>
 800a6c6:	465b      	mov	r3, fp
 800a6c8:	4622      	mov	r2, r4
 800a6ca:	4629      	mov	r1, r5
 800a6cc:	4638      	mov	r0, r7
 800a6ce:	f7ff ff6b 	bl	800a5a8 <__ssputs_r>
 800a6d2:	3001      	adds	r0, #1
 800a6d4:	f000 80a7 	beq.w	800a826 <_svfiprintf_r+0x1c6>
 800a6d8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a6da:	445a      	add	r2, fp
 800a6dc:	9209      	str	r2, [sp, #36]	@ 0x24
 800a6de:	f89a 3000 	ldrb.w	r3, [sl]
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	f000 809f 	beq.w	800a826 <_svfiprintf_r+0x1c6>
 800a6e8:	2300      	movs	r3, #0
 800a6ea:	f04f 32ff 	mov.w	r2, #4294967295
 800a6ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a6f2:	f10a 0a01 	add.w	sl, sl, #1
 800a6f6:	9304      	str	r3, [sp, #16]
 800a6f8:	9307      	str	r3, [sp, #28]
 800a6fa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a6fe:	931a      	str	r3, [sp, #104]	@ 0x68
 800a700:	4654      	mov	r4, sl
 800a702:	2205      	movs	r2, #5
 800a704:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a708:	484e      	ldr	r0, [pc, #312]	@ (800a844 <_svfiprintf_r+0x1e4>)
 800a70a:	f7f5 fd81 	bl	8000210 <memchr>
 800a70e:	9a04      	ldr	r2, [sp, #16]
 800a710:	b9d8      	cbnz	r0, 800a74a <_svfiprintf_r+0xea>
 800a712:	06d0      	lsls	r0, r2, #27
 800a714:	bf44      	itt	mi
 800a716:	2320      	movmi	r3, #32
 800a718:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a71c:	0711      	lsls	r1, r2, #28
 800a71e:	bf44      	itt	mi
 800a720:	232b      	movmi	r3, #43	@ 0x2b
 800a722:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a726:	f89a 3000 	ldrb.w	r3, [sl]
 800a72a:	2b2a      	cmp	r3, #42	@ 0x2a
 800a72c:	d015      	beq.n	800a75a <_svfiprintf_r+0xfa>
 800a72e:	9a07      	ldr	r2, [sp, #28]
 800a730:	4654      	mov	r4, sl
 800a732:	2000      	movs	r0, #0
 800a734:	f04f 0c0a 	mov.w	ip, #10
 800a738:	4621      	mov	r1, r4
 800a73a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a73e:	3b30      	subs	r3, #48	@ 0x30
 800a740:	2b09      	cmp	r3, #9
 800a742:	d94b      	bls.n	800a7dc <_svfiprintf_r+0x17c>
 800a744:	b1b0      	cbz	r0, 800a774 <_svfiprintf_r+0x114>
 800a746:	9207      	str	r2, [sp, #28]
 800a748:	e014      	b.n	800a774 <_svfiprintf_r+0x114>
 800a74a:	eba0 0308 	sub.w	r3, r0, r8
 800a74e:	fa09 f303 	lsl.w	r3, r9, r3
 800a752:	4313      	orrs	r3, r2
 800a754:	9304      	str	r3, [sp, #16]
 800a756:	46a2      	mov	sl, r4
 800a758:	e7d2      	b.n	800a700 <_svfiprintf_r+0xa0>
 800a75a:	9b03      	ldr	r3, [sp, #12]
 800a75c:	1d19      	adds	r1, r3, #4
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	9103      	str	r1, [sp, #12]
 800a762:	2b00      	cmp	r3, #0
 800a764:	bfbb      	ittet	lt
 800a766:	425b      	neglt	r3, r3
 800a768:	f042 0202 	orrlt.w	r2, r2, #2
 800a76c:	9307      	strge	r3, [sp, #28]
 800a76e:	9307      	strlt	r3, [sp, #28]
 800a770:	bfb8      	it	lt
 800a772:	9204      	strlt	r2, [sp, #16]
 800a774:	7823      	ldrb	r3, [r4, #0]
 800a776:	2b2e      	cmp	r3, #46	@ 0x2e
 800a778:	d10a      	bne.n	800a790 <_svfiprintf_r+0x130>
 800a77a:	7863      	ldrb	r3, [r4, #1]
 800a77c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a77e:	d132      	bne.n	800a7e6 <_svfiprintf_r+0x186>
 800a780:	9b03      	ldr	r3, [sp, #12]
 800a782:	1d1a      	adds	r2, r3, #4
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	9203      	str	r2, [sp, #12]
 800a788:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a78c:	3402      	adds	r4, #2
 800a78e:	9305      	str	r3, [sp, #20]
 800a790:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a854 <_svfiprintf_r+0x1f4>
 800a794:	7821      	ldrb	r1, [r4, #0]
 800a796:	2203      	movs	r2, #3
 800a798:	4650      	mov	r0, sl
 800a79a:	f7f5 fd39 	bl	8000210 <memchr>
 800a79e:	b138      	cbz	r0, 800a7b0 <_svfiprintf_r+0x150>
 800a7a0:	9b04      	ldr	r3, [sp, #16]
 800a7a2:	eba0 000a 	sub.w	r0, r0, sl
 800a7a6:	2240      	movs	r2, #64	@ 0x40
 800a7a8:	4082      	lsls	r2, r0
 800a7aa:	4313      	orrs	r3, r2
 800a7ac:	3401      	adds	r4, #1
 800a7ae:	9304      	str	r3, [sp, #16]
 800a7b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a7b4:	4824      	ldr	r0, [pc, #144]	@ (800a848 <_svfiprintf_r+0x1e8>)
 800a7b6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a7ba:	2206      	movs	r2, #6
 800a7bc:	f7f5 fd28 	bl	8000210 <memchr>
 800a7c0:	2800      	cmp	r0, #0
 800a7c2:	d036      	beq.n	800a832 <_svfiprintf_r+0x1d2>
 800a7c4:	4b21      	ldr	r3, [pc, #132]	@ (800a84c <_svfiprintf_r+0x1ec>)
 800a7c6:	bb1b      	cbnz	r3, 800a810 <_svfiprintf_r+0x1b0>
 800a7c8:	9b03      	ldr	r3, [sp, #12]
 800a7ca:	3307      	adds	r3, #7
 800a7cc:	f023 0307 	bic.w	r3, r3, #7
 800a7d0:	3308      	adds	r3, #8
 800a7d2:	9303      	str	r3, [sp, #12]
 800a7d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a7d6:	4433      	add	r3, r6
 800a7d8:	9309      	str	r3, [sp, #36]	@ 0x24
 800a7da:	e76a      	b.n	800a6b2 <_svfiprintf_r+0x52>
 800a7dc:	fb0c 3202 	mla	r2, ip, r2, r3
 800a7e0:	460c      	mov	r4, r1
 800a7e2:	2001      	movs	r0, #1
 800a7e4:	e7a8      	b.n	800a738 <_svfiprintf_r+0xd8>
 800a7e6:	2300      	movs	r3, #0
 800a7e8:	3401      	adds	r4, #1
 800a7ea:	9305      	str	r3, [sp, #20]
 800a7ec:	4619      	mov	r1, r3
 800a7ee:	f04f 0c0a 	mov.w	ip, #10
 800a7f2:	4620      	mov	r0, r4
 800a7f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a7f8:	3a30      	subs	r2, #48	@ 0x30
 800a7fa:	2a09      	cmp	r2, #9
 800a7fc:	d903      	bls.n	800a806 <_svfiprintf_r+0x1a6>
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d0c6      	beq.n	800a790 <_svfiprintf_r+0x130>
 800a802:	9105      	str	r1, [sp, #20]
 800a804:	e7c4      	b.n	800a790 <_svfiprintf_r+0x130>
 800a806:	fb0c 2101 	mla	r1, ip, r1, r2
 800a80a:	4604      	mov	r4, r0
 800a80c:	2301      	movs	r3, #1
 800a80e:	e7f0      	b.n	800a7f2 <_svfiprintf_r+0x192>
 800a810:	ab03      	add	r3, sp, #12
 800a812:	9300      	str	r3, [sp, #0]
 800a814:	462a      	mov	r2, r5
 800a816:	4b0e      	ldr	r3, [pc, #56]	@ (800a850 <_svfiprintf_r+0x1f0>)
 800a818:	a904      	add	r1, sp, #16
 800a81a:	4638      	mov	r0, r7
 800a81c:	f3af 8000 	nop.w
 800a820:	1c42      	adds	r2, r0, #1
 800a822:	4606      	mov	r6, r0
 800a824:	d1d6      	bne.n	800a7d4 <_svfiprintf_r+0x174>
 800a826:	89ab      	ldrh	r3, [r5, #12]
 800a828:	065b      	lsls	r3, r3, #25
 800a82a:	f53f af2d 	bmi.w	800a688 <_svfiprintf_r+0x28>
 800a82e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a830:	e72c      	b.n	800a68c <_svfiprintf_r+0x2c>
 800a832:	ab03      	add	r3, sp, #12
 800a834:	9300      	str	r3, [sp, #0]
 800a836:	462a      	mov	r2, r5
 800a838:	4b05      	ldr	r3, [pc, #20]	@ (800a850 <_svfiprintf_r+0x1f0>)
 800a83a:	a904      	add	r1, sp, #16
 800a83c:	4638      	mov	r0, r7
 800a83e:	f000 f879 	bl	800a934 <_printf_i>
 800a842:	e7ed      	b.n	800a820 <_svfiprintf_r+0x1c0>
 800a844:	08025ba1 	.word	0x08025ba1
 800a848:	08025bab 	.word	0x08025bab
 800a84c:	00000000 	.word	0x00000000
 800a850:	0800a5a9 	.word	0x0800a5a9
 800a854:	08025ba7 	.word	0x08025ba7

0800a858 <_printf_common>:
 800a858:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a85c:	4616      	mov	r6, r2
 800a85e:	4698      	mov	r8, r3
 800a860:	688a      	ldr	r2, [r1, #8]
 800a862:	690b      	ldr	r3, [r1, #16]
 800a864:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a868:	4293      	cmp	r3, r2
 800a86a:	bfb8      	it	lt
 800a86c:	4613      	movlt	r3, r2
 800a86e:	6033      	str	r3, [r6, #0]
 800a870:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a874:	4607      	mov	r7, r0
 800a876:	460c      	mov	r4, r1
 800a878:	b10a      	cbz	r2, 800a87e <_printf_common+0x26>
 800a87a:	3301      	adds	r3, #1
 800a87c:	6033      	str	r3, [r6, #0]
 800a87e:	6823      	ldr	r3, [r4, #0]
 800a880:	0699      	lsls	r1, r3, #26
 800a882:	bf42      	ittt	mi
 800a884:	6833      	ldrmi	r3, [r6, #0]
 800a886:	3302      	addmi	r3, #2
 800a888:	6033      	strmi	r3, [r6, #0]
 800a88a:	6825      	ldr	r5, [r4, #0]
 800a88c:	f015 0506 	ands.w	r5, r5, #6
 800a890:	d106      	bne.n	800a8a0 <_printf_common+0x48>
 800a892:	f104 0a19 	add.w	sl, r4, #25
 800a896:	68e3      	ldr	r3, [r4, #12]
 800a898:	6832      	ldr	r2, [r6, #0]
 800a89a:	1a9b      	subs	r3, r3, r2
 800a89c:	42ab      	cmp	r3, r5
 800a89e:	dc26      	bgt.n	800a8ee <_printf_common+0x96>
 800a8a0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a8a4:	6822      	ldr	r2, [r4, #0]
 800a8a6:	3b00      	subs	r3, #0
 800a8a8:	bf18      	it	ne
 800a8aa:	2301      	movne	r3, #1
 800a8ac:	0692      	lsls	r2, r2, #26
 800a8ae:	d42b      	bmi.n	800a908 <_printf_common+0xb0>
 800a8b0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a8b4:	4641      	mov	r1, r8
 800a8b6:	4638      	mov	r0, r7
 800a8b8:	47c8      	blx	r9
 800a8ba:	3001      	adds	r0, #1
 800a8bc:	d01e      	beq.n	800a8fc <_printf_common+0xa4>
 800a8be:	6823      	ldr	r3, [r4, #0]
 800a8c0:	6922      	ldr	r2, [r4, #16]
 800a8c2:	f003 0306 	and.w	r3, r3, #6
 800a8c6:	2b04      	cmp	r3, #4
 800a8c8:	bf02      	ittt	eq
 800a8ca:	68e5      	ldreq	r5, [r4, #12]
 800a8cc:	6833      	ldreq	r3, [r6, #0]
 800a8ce:	1aed      	subeq	r5, r5, r3
 800a8d0:	68a3      	ldr	r3, [r4, #8]
 800a8d2:	bf0c      	ite	eq
 800a8d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a8d8:	2500      	movne	r5, #0
 800a8da:	4293      	cmp	r3, r2
 800a8dc:	bfc4      	itt	gt
 800a8de:	1a9b      	subgt	r3, r3, r2
 800a8e0:	18ed      	addgt	r5, r5, r3
 800a8e2:	2600      	movs	r6, #0
 800a8e4:	341a      	adds	r4, #26
 800a8e6:	42b5      	cmp	r5, r6
 800a8e8:	d11a      	bne.n	800a920 <_printf_common+0xc8>
 800a8ea:	2000      	movs	r0, #0
 800a8ec:	e008      	b.n	800a900 <_printf_common+0xa8>
 800a8ee:	2301      	movs	r3, #1
 800a8f0:	4652      	mov	r2, sl
 800a8f2:	4641      	mov	r1, r8
 800a8f4:	4638      	mov	r0, r7
 800a8f6:	47c8      	blx	r9
 800a8f8:	3001      	adds	r0, #1
 800a8fa:	d103      	bne.n	800a904 <_printf_common+0xac>
 800a8fc:	f04f 30ff 	mov.w	r0, #4294967295
 800a900:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a904:	3501      	adds	r5, #1
 800a906:	e7c6      	b.n	800a896 <_printf_common+0x3e>
 800a908:	18e1      	adds	r1, r4, r3
 800a90a:	1c5a      	adds	r2, r3, #1
 800a90c:	2030      	movs	r0, #48	@ 0x30
 800a90e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a912:	4422      	add	r2, r4
 800a914:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a918:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a91c:	3302      	adds	r3, #2
 800a91e:	e7c7      	b.n	800a8b0 <_printf_common+0x58>
 800a920:	2301      	movs	r3, #1
 800a922:	4622      	mov	r2, r4
 800a924:	4641      	mov	r1, r8
 800a926:	4638      	mov	r0, r7
 800a928:	47c8      	blx	r9
 800a92a:	3001      	adds	r0, #1
 800a92c:	d0e6      	beq.n	800a8fc <_printf_common+0xa4>
 800a92e:	3601      	adds	r6, #1
 800a930:	e7d9      	b.n	800a8e6 <_printf_common+0x8e>
	...

0800a934 <_printf_i>:
 800a934:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a938:	7e0f      	ldrb	r7, [r1, #24]
 800a93a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a93c:	2f78      	cmp	r7, #120	@ 0x78
 800a93e:	4691      	mov	r9, r2
 800a940:	4680      	mov	r8, r0
 800a942:	460c      	mov	r4, r1
 800a944:	469a      	mov	sl, r3
 800a946:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a94a:	d807      	bhi.n	800a95c <_printf_i+0x28>
 800a94c:	2f62      	cmp	r7, #98	@ 0x62
 800a94e:	d80a      	bhi.n	800a966 <_printf_i+0x32>
 800a950:	2f00      	cmp	r7, #0
 800a952:	f000 80d1 	beq.w	800aaf8 <_printf_i+0x1c4>
 800a956:	2f58      	cmp	r7, #88	@ 0x58
 800a958:	f000 80b8 	beq.w	800aacc <_printf_i+0x198>
 800a95c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a960:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a964:	e03a      	b.n	800a9dc <_printf_i+0xa8>
 800a966:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a96a:	2b15      	cmp	r3, #21
 800a96c:	d8f6      	bhi.n	800a95c <_printf_i+0x28>
 800a96e:	a101      	add	r1, pc, #4	@ (adr r1, 800a974 <_printf_i+0x40>)
 800a970:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a974:	0800a9cd 	.word	0x0800a9cd
 800a978:	0800a9e1 	.word	0x0800a9e1
 800a97c:	0800a95d 	.word	0x0800a95d
 800a980:	0800a95d 	.word	0x0800a95d
 800a984:	0800a95d 	.word	0x0800a95d
 800a988:	0800a95d 	.word	0x0800a95d
 800a98c:	0800a9e1 	.word	0x0800a9e1
 800a990:	0800a95d 	.word	0x0800a95d
 800a994:	0800a95d 	.word	0x0800a95d
 800a998:	0800a95d 	.word	0x0800a95d
 800a99c:	0800a95d 	.word	0x0800a95d
 800a9a0:	0800aadf 	.word	0x0800aadf
 800a9a4:	0800aa0b 	.word	0x0800aa0b
 800a9a8:	0800aa99 	.word	0x0800aa99
 800a9ac:	0800a95d 	.word	0x0800a95d
 800a9b0:	0800a95d 	.word	0x0800a95d
 800a9b4:	0800ab01 	.word	0x0800ab01
 800a9b8:	0800a95d 	.word	0x0800a95d
 800a9bc:	0800aa0b 	.word	0x0800aa0b
 800a9c0:	0800a95d 	.word	0x0800a95d
 800a9c4:	0800a95d 	.word	0x0800a95d
 800a9c8:	0800aaa1 	.word	0x0800aaa1
 800a9cc:	6833      	ldr	r3, [r6, #0]
 800a9ce:	1d1a      	adds	r2, r3, #4
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	6032      	str	r2, [r6, #0]
 800a9d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a9d8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a9dc:	2301      	movs	r3, #1
 800a9de:	e09c      	b.n	800ab1a <_printf_i+0x1e6>
 800a9e0:	6833      	ldr	r3, [r6, #0]
 800a9e2:	6820      	ldr	r0, [r4, #0]
 800a9e4:	1d19      	adds	r1, r3, #4
 800a9e6:	6031      	str	r1, [r6, #0]
 800a9e8:	0606      	lsls	r6, r0, #24
 800a9ea:	d501      	bpl.n	800a9f0 <_printf_i+0xbc>
 800a9ec:	681d      	ldr	r5, [r3, #0]
 800a9ee:	e003      	b.n	800a9f8 <_printf_i+0xc4>
 800a9f0:	0645      	lsls	r5, r0, #25
 800a9f2:	d5fb      	bpl.n	800a9ec <_printf_i+0xb8>
 800a9f4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a9f8:	2d00      	cmp	r5, #0
 800a9fa:	da03      	bge.n	800aa04 <_printf_i+0xd0>
 800a9fc:	232d      	movs	r3, #45	@ 0x2d
 800a9fe:	426d      	negs	r5, r5
 800aa00:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aa04:	4858      	ldr	r0, [pc, #352]	@ (800ab68 <_printf_i+0x234>)
 800aa06:	230a      	movs	r3, #10
 800aa08:	e011      	b.n	800aa2e <_printf_i+0xfa>
 800aa0a:	6821      	ldr	r1, [r4, #0]
 800aa0c:	6833      	ldr	r3, [r6, #0]
 800aa0e:	0608      	lsls	r0, r1, #24
 800aa10:	f853 5b04 	ldr.w	r5, [r3], #4
 800aa14:	d402      	bmi.n	800aa1c <_printf_i+0xe8>
 800aa16:	0649      	lsls	r1, r1, #25
 800aa18:	bf48      	it	mi
 800aa1a:	b2ad      	uxthmi	r5, r5
 800aa1c:	2f6f      	cmp	r7, #111	@ 0x6f
 800aa1e:	4852      	ldr	r0, [pc, #328]	@ (800ab68 <_printf_i+0x234>)
 800aa20:	6033      	str	r3, [r6, #0]
 800aa22:	bf14      	ite	ne
 800aa24:	230a      	movne	r3, #10
 800aa26:	2308      	moveq	r3, #8
 800aa28:	2100      	movs	r1, #0
 800aa2a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800aa2e:	6866      	ldr	r6, [r4, #4]
 800aa30:	60a6      	str	r6, [r4, #8]
 800aa32:	2e00      	cmp	r6, #0
 800aa34:	db05      	blt.n	800aa42 <_printf_i+0x10e>
 800aa36:	6821      	ldr	r1, [r4, #0]
 800aa38:	432e      	orrs	r6, r5
 800aa3a:	f021 0104 	bic.w	r1, r1, #4
 800aa3e:	6021      	str	r1, [r4, #0]
 800aa40:	d04b      	beq.n	800aada <_printf_i+0x1a6>
 800aa42:	4616      	mov	r6, r2
 800aa44:	fbb5 f1f3 	udiv	r1, r5, r3
 800aa48:	fb03 5711 	mls	r7, r3, r1, r5
 800aa4c:	5dc7      	ldrb	r7, [r0, r7]
 800aa4e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800aa52:	462f      	mov	r7, r5
 800aa54:	42bb      	cmp	r3, r7
 800aa56:	460d      	mov	r5, r1
 800aa58:	d9f4      	bls.n	800aa44 <_printf_i+0x110>
 800aa5a:	2b08      	cmp	r3, #8
 800aa5c:	d10b      	bne.n	800aa76 <_printf_i+0x142>
 800aa5e:	6823      	ldr	r3, [r4, #0]
 800aa60:	07df      	lsls	r7, r3, #31
 800aa62:	d508      	bpl.n	800aa76 <_printf_i+0x142>
 800aa64:	6923      	ldr	r3, [r4, #16]
 800aa66:	6861      	ldr	r1, [r4, #4]
 800aa68:	4299      	cmp	r1, r3
 800aa6a:	bfde      	ittt	le
 800aa6c:	2330      	movle	r3, #48	@ 0x30
 800aa6e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800aa72:	f106 36ff 	addle.w	r6, r6, #4294967295
 800aa76:	1b92      	subs	r2, r2, r6
 800aa78:	6122      	str	r2, [r4, #16]
 800aa7a:	f8cd a000 	str.w	sl, [sp]
 800aa7e:	464b      	mov	r3, r9
 800aa80:	aa03      	add	r2, sp, #12
 800aa82:	4621      	mov	r1, r4
 800aa84:	4640      	mov	r0, r8
 800aa86:	f7ff fee7 	bl	800a858 <_printf_common>
 800aa8a:	3001      	adds	r0, #1
 800aa8c:	d14a      	bne.n	800ab24 <_printf_i+0x1f0>
 800aa8e:	f04f 30ff 	mov.w	r0, #4294967295
 800aa92:	b004      	add	sp, #16
 800aa94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa98:	6823      	ldr	r3, [r4, #0]
 800aa9a:	f043 0320 	orr.w	r3, r3, #32
 800aa9e:	6023      	str	r3, [r4, #0]
 800aaa0:	4832      	ldr	r0, [pc, #200]	@ (800ab6c <_printf_i+0x238>)
 800aaa2:	2778      	movs	r7, #120	@ 0x78
 800aaa4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800aaa8:	6823      	ldr	r3, [r4, #0]
 800aaaa:	6831      	ldr	r1, [r6, #0]
 800aaac:	061f      	lsls	r7, r3, #24
 800aaae:	f851 5b04 	ldr.w	r5, [r1], #4
 800aab2:	d402      	bmi.n	800aaba <_printf_i+0x186>
 800aab4:	065f      	lsls	r7, r3, #25
 800aab6:	bf48      	it	mi
 800aab8:	b2ad      	uxthmi	r5, r5
 800aaba:	6031      	str	r1, [r6, #0]
 800aabc:	07d9      	lsls	r1, r3, #31
 800aabe:	bf44      	itt	mi
 800aac0:	f043 0320 	orrmi.w	r3, r3, #32
 800aac4:	6023      	strmi	r3, [r4, #0]
 800aac6:	b11d      	cbz	r5, 800aad0 <_printf_i+0x19c>
 800aac8:	2310      	movs	r3, #16
 800aaca:	e7ad      	b.n	800aa28 <_printf_i+0xf4>
 800aacc:	4826      	ldr	r0, [pc, #152]	@ (800ab68 <_printf_i+0x234>)
 800aace:	e7e9      	b.n	800aaa4 <_printf_i+0x170>
 800aad0:	6823      	ldr	r3, [r4, #0]
 800aad2:	f023 0320 	bic.w	r3, r3, #32
 800aad6:	6023      	str	r3, [r4, #0]
 800aad8:	e7f6      	b.n	800aac8 <_printf_i+0x194>
 800aada:	4616      	mov	r6, r2
 800aadc:	e7bd      	b.n	800aa5a <_printf_i+0x126>
 800aade:	6833      	ldr	r3, [r6, #0]
 800aae0:	6825      	ldr	r5, [r4, #0]
 800aae2:	6961      	ldr	r1, [r4, #20]
 800aae4:	1d18      	adds	r0, r3, #4
 800aae6:	6030      	str	r0, [r6, #0]
 800aae8:	062e      	lsls	r6, r5, #24
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	d501      	bpl.n	800aaf2 <_printf_i+0x1be>
 800aaee:	6019      	str	r1, [r3, #0]
 800aaf0:	e002      	b.n	800aaf8 <_printf_i+0x1c4>
 800aaf2:	0668      	lsls	r0, r5, #25
 800aaf4:	d5fb      	bpl.n	800aaee <_printf_i+0x1ba>
 800aaf6:	8019      	strh	r1, [r3, #0]
 800aaf8:	2300      	movs	r3, #0
 800aafa:	6123      	str	r3, [r4, #16]
 800aafc:	4616      	mov	r6, r2
 800aafe:	e7bc      	b.n	800aa7a <_printf_i+0x146>
 800ab00:	6833      	ldr	r3, [r6, #0]
 800ab02:	1d1a      	adds	r2, r3, #4
 800ab04:	6032      	str	r2, [r6, #0]
 800ab06:	681e      	ldr	r6, [r3, #0]
 800ab08:	6862      	ldr	r2, [r4, #4]
 800ab0a:	2100      	movs	r1, #0
 800ab0c:	4630      	mov	r0, r6
 800ab0e:	f7f5 fb7f 	bl	8000210 <memchr>
 800ab12:	b108      	cbz	r0, 800ab18 <_printf_i+0x1e4>
 800ab14:	1b80      	subs	r0, r0, r6
 800ab16:	6060      	str	r0, [r4, #4]
 800ab18:	6863      	ldr	r3, [r4, #4]
 800ab1a:	6123      	str	r3, [r4, #16]
 800ab1c:	2300      	movs	r3, #0
 800ab1e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ab22:	e7aa      	b.n	800aa7a <_printf_i+0x146>
 800ab24:	6923      	ldr	r3, [r4, #16]
 800ab26:	4632      	mov	r2, r6
 800ab28:	4649      	mov	r1, r9
 800ab2a:	4640      	mov	r0, r8
 800ab2c:	47d0      	blx	sl
 800ab2e:	3001      	adds	r0, #1
 800ab30:	d0ad      	beq.n	800aa8e <_printf_i+0x15a>
 800ab32:	6823      	ldr	r3, [r4, #0]
 800ab34:	079b      	lsls	r3, r3, #30
 800ab36:	d413      	bmi.n	800ab60 <_printf_i+0x22c>
 800ab38:	68e0      	ldr	r0, [r4, #12]
 800ab3a:	9b03      	ldr	r3, [sp, #12]
 800ab3c:	4298      	cmp	r0, r3
 800ab3e:	bfb8      	it	lt
 800ab40:	4618      	movlt	r0, r3
 800ab42:	e7a6      	b.n	800aa92 <_printf_i+0x15e>
 800ab44:	2301      	movs	r3, #1
 800ab46:	4632      	mov	r2, r6
 800ab48:	4649      	mov	r1, r9
 800ab4a:	4640      	mov	r0, r8
 800ab4c:	47d0      	blx	sl
 800ab4e:	3001      	adds	r0, #1
 800ab50:	d09d      	beq.n	800aa8e <_printf_i+0x15a>
 800ab52:	3501      	adds	r5, #1
 800ab54:	68e3      	ldr	r3, [r4, #12]
 800ab56:	9903      	ldr	r1, [sp, #12]
 800ab58:	1a5b      	subs	r3, r3, r1
 800ab5a:	42ab      	cmp	r3, r5
 800ab5c:	dcf2      	bgt.n	800ab44 <_printf_i+0x210>
 800ab5e:	e7eb      	b.n	800ab38 <_printf_i+0x204>
 800ab60:	2500      	movs	r5, #0
 800ab62:	f104 0619 	add.w	r6, r4, #25
 800ab66:	e7f5      	b.n	800ab54 <_printf_i+0x220>
 800ab68:	08025bb2 	.word	0x08025bb2
 800ab6c:	08025bc3 	.word	0x08025bc3

0800ab70 <memmove>:
 800ab70:	4288      	cmp	r0, r1
 800ab72:	b510      	push	{r4, lr}
 800ab74:	eb01 0402 	add.w	r4, r1, r2
 800ab78:	d902      	bls.n	800ab80 <memmove+0x10>
 800ab7a:	4284      	cmp	r4, r0
 800ab7c:	4623      	mov	r3, r4
 800ab7e:	d807      	bhi.n	800ab90 <memmove+0x20>
 800ab80:	1e43      	subs	r3, r0, #1
 800ab82:	42a1      	cmp	r1, r4
 800ab84:	d008      	beq.n	800ab98 <memmove+0x28>
 800ab86:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ab8a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ab8e:	e7f8      	b.n	800ab82 <memmove+0x12>
 800ab90:	4402      	add	r2, r0
 800ab92:	4601      	mov	r1, r0
 800ab94:	428a      	cmp	r2, r1
 800ab96:	d100      	bne.n	800ab9a <memmove+0x2a>
 800ab98:	bd10      	pop	{r4, pc}
 800ab9a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ab9e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800aba2:	e7f7      	b.n	800ab94 <memmove+0x24>

0800aba4 <_sbrk_r>:
 800aba4:	b538      	push	{r3, r4, r5, lr}
 800aba6:	4d06      	ldr	r5, [pc, #24]	@ (800abc0 <_sbrk_r+0x1c>)
 800aba8:	2300      	movs	r3, #0
 800abaa:	4604      	mov	r4, r0
 800abac:	4608      	mov	r0, r1
 800abae:	602b      	str	r3, [r5, #0]
 800abb0:	f7f7 ffe2 	bl	8002b78 <_sbrk>
 800abb4:	1c43      	adds	r3, r0, #1
 800abb6:	d102      	bne.n	800abbe <_sbrk_r+0x1a>
 800abb8:	682b      	ldr	r3, [r5, #0]
 800abba:	b103      	cbz	r3, 800abbe <_sbrk_r+0x1a>
 800abbc:	6023      	str	r3, [r4, #0]
 800abbe:	bd38      	pop	{r3, r4, r5, pc}
 800abc0:	20000eb0 	.word	0x20000eb0

0800abc4 <_realloc_r>:
 800abc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800abc8:	4607      	mov	r7, r0
 800abca:	4614      	mov	r4, r2
 800abcc:	460d      	mov	r5, r1
 800abce:	b921      	cbnz	r1, 800abda <_realloc_r+0x16>
 800abd0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800abd4:	4611      	mov	r1, r2
 800abd6:	f7ff bc5b 	b.w	800a490 <_malloc_r>
 800abda:	b92a      	cbnz	r2, 800abe8 <_realloc_r+0x24>
 800abdc:	f7ff fbec 	bl	800a3b8 <_free_r>
 800abe0:	4625      	mov	r5, r4
 800abe2:	4628      	mov	r0, r5
 800abe4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800abe8:	f000 f81a 	bl	800ac20 <_malloc_usable_size_r>
 800abec:	4284      	cmp	r4, r0
 800abee:	4606      	mov	r6, r0
 800abf0:	d802      	bhi.n	800abf8 <_realloc_r+0x34>
 800abf2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800abf6:	d8f4      	bhi.n	800abe2 <_realloc_r+0x1e>
 800abf8:	4621      	mov	r1, r4
 800abfa:	4638      	mov	r0, r7
 800abfc:	f7ff fc48 	bl	800a490 <_malloc_r>
 800ac00:	4680      	mov	r8, r0
 800ac02:	b908      	cbnz	r0, 800ac08 <_realloc_r+0x44>
 800ac04:	4645      	mov	r5, r8
 800ac06:	e7ec      	b.n	800abe2 <_realloc_r+0x1e>
 800ac08:	42b4      	cmp	r4, r6
 800ac0a:	4622      	mov	r2, r4
 800ac0c:	4629      	mov	r1, r5
 800ac0e:	bf28      	it	cs
 800ac10:	4632      	movcs	r2, r6
 800ac12:	f7ff fbc3 	bl	800a39c <memcpy>
 800ac16:	4629      	mov	r1, r5
 800ac18:	4638      	mov	r0, r7
 800ac1a:	f7ff fbcd 	bl	800a3b8 <_free_r>
 800ac1e:	e7f1      	b.n	800ac04 <_realloc_r+0x40>

0800ac20 <_malloc_usable_size_r>:
 800ac20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ac24:	1f18      	subs	r0, r3, #4
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	bfbc      	itt	lt
 800ac2a:	580b      	ldrlt	r3, [r1, r0]
 800ac2c:	18c0      	addlt	r0, r0, r3
 800ac2e:	4770      	bx	lr

0800ac30 <_init>:
 800ac30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac32:	bf00      	nop
 800ac34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac36:	bc08      	pop	{r3}
 800ac38:	469e      	mov	lr, r3
 800ac3a:	4770      	bx	lr

0800ac3c <_fini>:
 800ac3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac3e:	bf00      	nop
 800ac40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac42:	bc08      	pop	{r3}
 800ac44:	469e      	mov	lr, r3
 800ac46:	4770      	bx	lr
