$date
	Thu Sep 13 11:07:11 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0043 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0043 $end
$var wire 1 " p1 $end
$upscope $end
$scope module Exemplo0043 $end
$var wire 1 # p2 $end
$upscope $end
$scope module Exemplo0043 $end
$var wire 1 $ p3 $end
$upscope $end
$scope module Exemplo0043 $end
$var wire 1 % p4 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
x"
0!
$end
#12
1"
1#
1!
#16
0"
#20
1"
#22
0#
#24
1$
1%
0"
0!
#28
0$
1"
#32
1$
0"
#36
1#
1"
0%
1!
#40
0"
#44
1"
#46
0#
#48
0"
1%
0!
#52
0$
1"
#56
1$
0"
#60
1#
1"
0%
1!
#64
0"
#68
1"
#70
0#
#72
1%
0"
0!
#76
0$
1"
#80
1$
0"
#84
1#
1"
0%
1!
#88
0"
#92
1"
#94
0#
#96
0"
1%
0!
#100
0$
1"
#104
1$
0"
#108
1#
1"
0%
1!
#112
0"
#116
1"
#118
0#
#120
1%
0"
0!
