<?xml version="1.0" ?>
<device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD.xsd">
	<vendor>ONSemiconductor</vendor>
	<vendorID>ONSemiconductor:141</vendorID>
	<name>Montana</name>
	<version>1.0</version>
	<series>Montana Series</series>
	<addressUnitBits>8</addressUnitBits>
	<width>32</width>
	<size>32</size>
	<description>onsemi Montana</description>
	<licenseText>
    ----------------------------------------------------------------------------
    Copyright (c) 2021 Semiconductor Components Industries, LLC (d/b/a
    onsemi), All Rights Reserved

    This code is the property of onsemi and may not be redistributed
    in any form without prior written permission from onsemi.
    The terms of use and warranty for this code are covered by contractual
    agreements between onsemi and the licensee.

    This is Reusable Code.
    ----------------------------------------------------------------------------
</licenseText>
	<cpu>
		<name>CM33</name>
		<revision>r0p4</revision>
		<endian>little</endian>
		<mpuPresent>True</mpuPresent>
		<fpuPresent>True</fpuPresent>
		<fpuDP>False</fpuDP>
		<nvicPrioBits>3</nvicPrioBits>
		<vendorSystickConfig>False</vendorSystickConfig>
	</cpu>
	<peripherals>
		<peripheral>
			<name>AHBREGS</name>
			<baseAddress>0x1FFFFFFC</baseAddress>
			<description>AHB registers</description>
			<addressBlock>
				<offset>0</offset>
				<size>0x00</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>AHBREGS_CHIP_ID_NUM</name>
					<description>Chip ID number</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0xB010100</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CHIP_FAMILY</name>
							<bitRange>[31:24]</bitRange>
							<description>Chip Family number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHIP_FAMILY_NUMBER</name>
									<value>11</value>
									<description>BLE family</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CHIP_VERSION</name>
							<bitRange>[23:16]</bitRange>
							<description>Chip Version number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHIP_VERSION_NUMBER</name>
									<value>1</value>
									<description>Value for SV3 FPGA/SLR</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CHIP_MAJOR_REVISION</name>
							<bitRange>[15:8]</bitRange>
							<description>Chip Major Revision number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHIP_MAJOR_REVISION_NUMBER</name>
									<value>1</value>
									<description>Value for SV3 FPGA/SLR</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CHIP_MINOR_REVISION</name>
							<bitRange>[7:0]</bitRange>
							<description>Chip Minor Revision number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHIP_MINOR_REVISION_NUMBER</name>
									<value>0</value>
									<description>Value for SV3 FPGA/SLR</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>SYSCTRL</name>
			<baseAddress>0x40000000</baseAddress>
			<description>System Control</description>
			<addressBlock>
				<offset>0</offset>
				<size>0x20090</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>SYSCTRL_CM33_LOOP_CACHE_CFG</name>
					<description>CM33 Loop Cache Configuration</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x01</resetMask>
					<fields>
						<field>
							<name>CM33_LOOP_CACHE_ENABLE</name>
							<bitRange>[0:0]</bitRange>
							<description>CM33 loop cache enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CM33_LOOP_CACHE_DISABLE</name>
									<value>0</value>
									<description>CM33 loop cache disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CM33_LOOP_CACHE_ENABLE</name>
									<value>1</value>
									<description>CM33 loop cache enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SYSCTRL_ACCESS_ERROR</name>
					<description>Memory and Peripheral Access Error Flags</description>
					<addressOffset>0x04</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1707</resetMask>
					<fields>
						<field>
							<name>ACCESS_ERROR_CLEAR</name>
							<bitRange>[16:16]</bitRange>
							<description>Write a 1 to clear the access error flags</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SYSCTRL_ACCESS_ERROR_CLEAR</name>
									<value>1</value>
									<description>Clear the access error flags</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC312_MEM_ERROR</name>
							<bitRange>[12:12]</bitRange>
							<description>CC312 memory error flag</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC312_MEM_NO_ERROR_DETECTED</name>
									<value>0</value>
									<description>No CC312 memory error detected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC312_MEM_ERROR_DETECTED</name>
									<value>1</value>
									<description>CC312 has accessed an isolated memory</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DMA_PERIPH_ERROR</name>
							<bitRange>[10:10]</bitRange>
							<description>DMA peripheral access error flag</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_PERIPH_NO_ERROR_DETECTED</name>
									<value>0</value>
									<description>No DMA peripheral access error detected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_PERIPH_ERROR_DETECTED</name>
									<value>1</value>
									<description>DMA received a peripheral access error</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DMA_MEM_ERROR</name>
							<bitRange>[9:9]</bitRange>
							<description>DMA memory error flag</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_MEM_NO_ERROR_DETECTED</name>
									<value>0</value>
									<description>No DMA memory error detected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_MEM_ERROR_DETECTED</name>
									<value>1</value>
									<description>DMA has accessed an isolated memory</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BB_MEM_ERROR</name>
							<bitRange>[8:8]</bitRange>
							<description>Baseband memory error flag</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BB_MEM_NO_ERROR_DETECTED</name>
									<value>0</value>
									<description>No baseband memory error detected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_MEM_ERROR_DETECTED</name>
									<value>1</value>
									<description>Baseband has accessed an isolated memory</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FLASH_COPIER_MEM_ERROR</name>
							<bitRange>[2:1]</bitRange>
							<description>FLASH[1:0] copier memory error flag</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH0_COPIER_MEM_NO_ERROR_DETECTED</name>
									<value>0</value>
									<description>No FLASH copier memory error detected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH1_COPIER_MEM_NO_ERROR_DETECTED</name>
									<value>0</value>
									<description>No FLASH copier memory error detected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH0_COPIER_MEM_ERROR_DETECTED</name>
									<value>1</value>
									<description>FLASH0 or FLASH1 copier have accessed an isolated memory</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH1_COPIER_MEM_ERROR_DETECTED</name>
									<value>2</value>
									<description>FLASH0 or FLASH1 copier have accessed an isolated memory</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NFC_MEM_ERROR</name>
							<bitRange>[0:0]</bitRange>
							<description>NFC controller memory error flag</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NFC_MEM_NO_ERROR_DETECTED</name>
									<value>0</value>
									<description>No NFC controller memory error detected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NFC_MEM_ERROR_DETECTED</name>
									<value>1</value>
									<description>NFC controller memory error detected</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SYSCTRL_MEM_POWER_CFG</name>
					<description>Memory Power Configuration</description>
					<addressOffset>0x08</addressOffset>
					<size>32</size>
					<resetValue>0x7FF01</resetValue>
					<resetMask>0x7FF07</resetMask>
					<fields>
						<field>
							<name>NFC_DRAM0_POWER</name>
							<bitRange>[18:18]</bitRange>
							<description>NFC DRAM0 power configuration</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NFC_DRAM0_POWER_DISABLE</name>
									<value>0</value>
									<description>NFC DRAM0 power disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NFC_DRAM0_POWER_ENABLE</name>
									<value>1</value>
									<description>NFC DRAM0 power enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BB_DRAM_POWER</name>
							<bitRange>[17:16]</bitRange>
							<description>Baseband DRAM[1:0] power configuration (one bit per RAM instance)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BB_DRAM0_POWER_DISABLE</name>
									<value>0</value>
									<description>Baseband DRAM0 power disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_DRAM1_POWER_DISABLE</name>
									<value>0</value>
									<description>Baseband DRAM1 power disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_DRAM0_POWER_ENABLE</name>
									<value>1</value>
									<description>Baseband DRAM0 power enabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_DRAM1_POWER_ENABLE</name>
									<value>2</value>
									<description>Baseband DRAM1 power enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DRAM_POWER</name>
							<bitRange>[15:8]</bitRange>
							<description>DRAM[7:0] power configuration (one bit per RAM instance)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DRAM0_POWER_DISABLE</name>
									<value>0</value>
									<description>DRAM0 power disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM1_POWER_DISABLE</name>
									<value>0</value>
									<description>DRAM1 power disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM2_POWER_DISABLE</name>
									<value>0</value>
									<description>DRAM2 power disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM3_POWER_DISABLE</name>
									<value>0</value>
									<description>DRAM3 power disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM4_POWER_DISABLE</name>
									<value>0</value>
									<description>DRAM4 power disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM5_POWER_DISABLE</name>
									<value>0</value>
									<description>DRAM5 power disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM6_POWER_DISABLE</name>
									<value>0</value>
									<description>DRAM6 power disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM7_POWER_DISABLE</name>
									<value>0</value>
									<description>DRAM7 power disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM0_POWER_ENABLE</name>
									<value>1</value>
									<description>DRAM0 power enabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM1_POWER_ENABLE</name>
									<value>2</value>
									<description>DRAM1 power enabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM2_POWER_ENABLE</name>
									<value>4</value>
									<description>DRAM2 power enabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM3_POWER_ENABLE</name>
									<value>8</value>
									<description>DRAM3 power enabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM4_POWER_ENABLE</name>
									<value>16</value>
									<description>DRAM4 power enabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM5_POWER_ENABLE</name>
									<value>32</value>
									<description>DRAM5 power enabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM6_POWER_ENABLE</name>
									<value>64</value>
									<description>DRAM6 power enabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM7_POWER_ENABLE</name>
									<value>128</value>
									<description>DRAM7 power enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FLASH_POWER</name>
							<bitRange>[2:1]</bitRange>
							<description>Flash[1:0] power configuration (one bit per FLASH instance)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH0_POWER_DISABLE</name>
									<value>0</value>
									<description>FLASH0 power disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH1_POWER_DISABLE</name>
									<value>0</value>
									<description>FLASH1 power disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH0_POWER_ENABLE</name>
									<value>1</value>
									<description>FLASH0 power enabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH1_POWER_ENABLE</name>
									<value>2</value>
									<description>FLASH1 power enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PROM_POWER</name>
							<bitRange>[0:0]</bitRange>
							<description>PROM power configuration</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PROM_POWER_DISABLE</name>
									<value>0</value>
									<description>PROM power disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PROM_POWER_ENABLE</name>
									<value>1</value>
									<description>PROM power enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SYSCTRL_MEM_ACCESS_CFG</name>
					<description>Memory Access Configuration and Wakeup Restore Address in packed 4-bit format</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<resetValue>0x101</resetValue>
					<resetMask>0x3F07FF07</resetMask>
					<fields>
						<field>
							<name>WAKEUP_ADDR_PACKED</name>
							<bitRange>[29:24]</bitRange>
							<description>Wakeup restore address in packed 6-bit format. When written, SYSCTRL_WAKEUP_ADDR is updated. This field reads back as zero when SYSCTRL_WAKEUP_ADDR does not point to an enabled RAM instance.</description>
							<access>read-write</access>
						</field>
						<field>
							<name>NFC_DRAM0_ACCESS</name>
							<bitRange>[18:18]</bitRange>
							<description>NFC DRAM0 access configuration</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NFC_DRAM0_ACCESS_DISABLE</name>
									<value>0</value>
									<description>NFC DRAM0 access disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NFC_DRAM0_ACCESS_ENABLE</name>
									<value>1</value>
									<description>NFC RAM0 access enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BB_DRAM_ACCESS</name>
							<bitRange>[17:16]</bitRange>
							<description>Baseband DRAM[1:0] access configuration</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BB_DRAM0_ACCESS_DISABLE</name>
									<value>0</value>
									<description>Baseband DRAM0 access disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_DRAM1_ACCESS_DISABLE</name>
									<value>0</value>
									<description>Baseband DRAM1 access disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_DRAM0_ACCESS_ENABLE</name>
									<value>1</value>
									<description>Baseband DRAM0 access enabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_DRAM1_ACCESS_ENABLE</name>
									<value>2</value>
									<description>Baseband DRAM1 access enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DRAM_ACCESS</name>
							<bitRange>[15:8]</bitRange>
							<description>DRAM[7:0] access configuration</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DRAM0_ACCESS_DISABLE</name>
									<value>0</value>
									<description>DRAM0 access disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM1_ACCESS_DISABLE</name>
									<value>0</value>
									<description>DRAM1 access disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM2_ACCESS_DISABLE</name>
									<value>0</value>
									<description>DRAM2 access disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM3_ACCESS_DISABLE</name>
									<value>0</value>
									<description>DRAM3 access disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM4_ACCESS_DISABLE</name>
									<value>0</value>
									<description>DRAM4 access disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM5_ACCESS_DISABLE</name>
									<value>0</value>
									<description>DRAM5 access disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM6_ACCESS_DISABLE</name>
									<value>0</value>
									<description>DRAM6 access disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM7_ACCESS_DISABLE</name>
									<value>0</value>
									<description>DRAM7 access disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM0_ACCESS_ENABLE</name>
									<value>1</value>
									<description>DRAM0 access enabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM1_ACCESS_ENABLE</name>
									<value>2</value>
									<description>DRAM1 access enabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM2_ACCESS_ENABLE</name>
									<value>4</value>
									<description>DRAM2 access enabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM3_ACCESS_ENABLE</name>
									<value>8</value>
									<description>DRAM3 access enabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM4_ACCESS_ENABLE</name>
									<value>16</value>
									<description>DRAM4 access enabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM5_ACCESS_ENABLE</name>
									<value>32</value>
									<description>DRAM5 access enabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM6_ACCESS_ENABLE</name>
									<value>64</value>
									<description>DRAM6 access enabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM7_ACCESS_ENABLE</name>
									<value>128</value>
									<description>DRAM7 access enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FLASH_ACCESS</name>
							<bitRange>[2:1]</bitRange>
							<description>FLASH[1:0] access configuration</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH0_ACCESS_DISABLE</name>
									<value>0</value>
									<description>FLASH0 access disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH1_ACCESS_DISABLE</name>
									<value>0</value>
									<description>FLASH1 access disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH0_ACCESS_ENABLE</name>
									<value>1</value>
									<description>FLASH0 access enabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH1_ACCESS_ENABLE</name>
									<value>2</value>
									<description>FLASH1 access enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PROM_ACCESS</name>
							<bitRange>[0:0]</bitRange>
							<description>PROM access configuration</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PROM_ACCESS_DISABLE</name>
									<value>0</value>
									<description>PROM access disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PROM_ACCESS_ENABLE</name>
									<value>1</value>
									<description>PROM access enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SYSCTRL_WAKEUP_ADDR</name>
					<description>Wakeup Restore Address in Unpacked 32-bit Format</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>WAKEUP_ADDR</name>
							<bitRange>[31:0]</bitRange>
							<description>Wakeup restore address in unpacked 32-bit format.</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SYSCTRL_MEM_RETENTION_CFG</name>
					<description>Memory Retention Configuration</description>
					<addressOffset>0x1C</addressOffset>
					<size>32</size>
					<resetValue>0x7FE00</resetValue>
					<resetMask>0x7FF00</resetMask>
					<fields>
						<field>
							<name>NFC_DRAM0_RETENTION</name>
							<bitRange>[18:18]</bitRange>
							<description>NFC DRAM0 retention configuration</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NFC_DRAM0_NORMAL_MODE</name>
									<value>0</value>
									<description>NFC DRAM0 normal mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NFC_DRAM0_RETENTION_MODE</name>
									<value>1</value>
									<description>NFC DRAM0 retention mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BB_DRAM_RETENTION</name>
							<bitRange>[17:16]</bitRange>
							<description>Baseband DRAM[1:0] retention configuration</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BB_DRAM0_NORMAL_MODE</name>
									<value>0</value>
									<description>Baseband DRAM0 normal mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_DRAM1_NORMAL_MODE</name>
									<value>0</value>
									<description>Baseband DRAM1 normal mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_DRAM0_RETENTION_MODE</name>
									<value>1</value>
									<description>Baseband DRAM0 retention mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_DRAM1_RETENTION_MODE</name>
									<value>2</value>
									<description>Baseband DRAM1 retention mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DRAM_RETENTION</name>
							<bitRange>[15:8]</bitRange>
							<description>DRAM[7:0] retention configuration</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DRAM0_NORMAL_MODE</name>
									<value>0</value>
									<description>DRAM0 normal mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM1_NORMAL_MODE</name>
									<value>0</value>
									<description>DRAM1 normal mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM2_NORMAL_MODE</name>
									<value>0</value>
									<description>DRAM2 normal mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM3_NORMAL_MODE</name>
									<value>0</value>
									<description>DRAM3 normal mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM4_NORMAL_MODE</name>
									<value>0</value>
									<description>DRAM4 normal mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM5_NORMAL_MODE</name>
									<value>0</value>
									<description>DRAM5 normal mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM6_NORMAL_MODE</name>
									<value>0</value>
									<description>DRAM6 normal mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM7_NORMAL_MODE</name>
									<value>0</value>
									<description>DRAM7 normal mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM0_RETENTION_MODE</name>
									<value>1</value>
									<description>DRAM0 retention mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM1_RETENTION_MODE</name>
									<value>2</value>
									<description>DRAM1 retention mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM2_RETENTION_MODE</name>
									<value>4</value>
									<description>DRAM2 retention mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM3_RETENTION_MODE</name>
									<value>8</value>
									<description>DRAM3 retention mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM4_RETENTION_MODE</name>
									<value>16</value>
									<description>DRAM4 retention mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM5_RETENTION_MODE</name>
									<value>32</value>
									<description>DRAM5 retention mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM6_RETENTION_MODE</name>
									<value>64</value>
									<description>DRAM6 retention mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DRAM7_RETENTION_MODE</name>
									<value>128</value>
									<description>DRAM7 retention mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SYSCTRL_MEM_TIMING_CFG</name>
					<description>Memory Timing Configuration</description>
					<addressOffset>0x24</addressOffset>
					<size>32</size>
					<resetValue>0x20202021</resetValue>
					<resetMask>0x73737371</resetMask>
					<fields>
						<field>
							<name>RAM_NFC_EMA</name>
							<bitRange>[30:28]</bitRange>
							<description>RAM extra margin configuration for NFC RAM</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RAM_NFC_EMA_MIN</name>
									<value>0</value>
									<description>RAM minimum extra margin</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RAM_NFC_EMA_DEFAULT</name>
									<value>2</value>
									<description>RAM default extra margin</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RAM_NFC_EMA_MAX</name>
									<value>7</value>
									<description>RAM maximum extra margin</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RAM_NFC_EMAW</name>
							<bitRange>[25:24]</bitRange>
							<description>RAM write extra margin configuration for NFC RAM</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RAM_NFC_EMAW_DEFAULT</name>
									<value>0</value>
									<description>RAM default/minimum extra write margin</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RAM_NFC_EMAW_MAX</name>
									<value>3</value>
									<description>RAM maximum extra write margin</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RAM_PKA_EMA</name>
							<bitRange>[22:20]</bitRange>
							<description>RAM extra margin configuration for PKA RAM</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RAM_PKA_EMA_MIN</name>
									<value>0</value>
									<description>RAM minimum extra margin</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RAM_PKA_EMA_DEFAULT</name>
									<value>2</value>
									<description>RAM default extra margin</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RAM_PKA_EMA_MAX</name>
									<value>7</value>
									<description>RAM maximum extra margin</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RAM_PKA_EMAW</name>
							<bitRange>[17:16]</bitRange>
							<description>RAM write extra margin configuration for PKA RAM</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RAM_PKA_EMAW_DEFAULT</name>
									<value>0</value>
									<description>RAM default/minimum extra write margin</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RAM_PKA_EMAW_MAX</name>
									<value>3</value>
									<description>RAM maximum extra write margin</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RAM_TRNG_EMA</name>
							<bitRange>[14:12]</bitRange>
							<description>RAM extra margin configuration for TRNG RAM</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RAM_TRNG_EMA_MIN</name>
									<value>0</value>
									<description>RAM minimum extra margin</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RAM_TRNG_EMA_DEFAULT</name>
									<value>2</value>
									<description>RAM default extra margin</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RAM_TRNG_EMA_MAX</name>
									<value>7</value>
									<description>RAM maximum extra margin</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RAM_TRNG_EMAW</name>
							<bitRange>[9:8]</bitRange>
							<description>RAM write extra margin configuration for TRNG RAM</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RAM_TRNG_EMAW_DEFAULT</name>
									<value>0</value>
									<description>RAM default/minimum extra write margin</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RAM_TRNG_EMAW_MAX</name>
									<value>3</value>
									<description>RAM maximum extra write margin</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PROM_EMA</name>
							<bitRange>[6:4]</bitRange>
							<description>PROM extra margin configuration</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PROM_EMA_MIN</name>
									<value>0</value>
									<description>PROM minimum extra margin</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PROM_EMA_DEFAULT</name>
									<value>2</value>
									<description>PROM default extra margin</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PROM_EMA_MAX</name>
									<value>7</value>
									<description>PROM maximum extra margin</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PROM_KEN</name>
							<bitRange>[0:0]</bitRange>
							<description>PROM bit lines keeper configuration</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PROM_KEN_ENABLED</name>
									<value>0</value>
									<description>PROM bit lines keeper enabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PROM_KEN_DISABLED</name>
									<value>1</value>
									<description>PROM bit lines keeper disabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SYSCTRL_RF_POWER_CFG</name>
					<description>RF Power Configuration</description>
					<addressOffset>0x28</addressOffset>
					<size>32</size>
					<resetValue>0x202</resetValue>
					<resetMask>0x303</resetMask>
					<fields>
						<field>
							<name>BB_POWER</name>
							<bitRange>[8:8]</bitRange>
							<description>Base Band power configuration</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BB_POWER_DISABLE</name>
									<value>0</value>
									<description>Base Band power disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_POWER_ENABLE</name>
									<value>1</value>
									<description>Base Band power enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_POWER</name>
							<bitRange>[0:0]</bitRange>
							<description>RF power configuration</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RF_POWER_DISABLE</name>
									<value>0</value>
									<description>RF power disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_POWER_ENABLE</name>
									<value>1</value>
									<description>RF power enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SYSCTRL_RF_ACCESS_CFG</name>
					<description>RF Access Configuration</description>
					<addressOffset>0x2C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x103</resetMask>
					<fields>
						<field>
							<name>BB_ACCESS</name>
							<bitRange>[8:8]</bitRange>
							<description>Base Band access</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BB_ACCESS_DISABLE</name>
									<value>0</value>
									<description>BB access disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_ACCESS_ENABLE</name>
									<value>1</value>
									<description>BB access enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_IRQ_ACCESS</name>
							<bitRange>[1:1]</bitRange>
							<description>RF IRQ access configuration</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RF_IRQ_ACCESS_DISABLE</name>
									<value>0</value>
									<description>RF IRQ access disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_IRQ_ACCESS_ENABLE</name>
									<value>1</value>
									<description>RF IRQ access enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_ACCESS</name>
							<bitRange>[0:0]</bitRange>
							<description>RF access configuration</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RF_ACCESS_DISABLE</name>
									<value>0</value>
									<description>RF access disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_ACCESS_ENABLE</name>
									<value>1</value>
									<description>RF access enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SYSCTRL_WAKEUP_PAD</name>
					<description>WAKEUP Pad Value</description>
					<addressOffset>0x34</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x01</resetMask>
					<fields>
						<field>
							<name>WAKEUP_PAD_VALUE</name>
							<bitRange>[0:0]</bitRange>
							<description>WAKEUP pad value</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WAKEUP_PAD_LOW</name>
									<value>0</value>
									<description>WAKEUP pad value equal to '0'</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_PAD_HIGH</name>
									<value>1</value>
									<description>WAKEUP pad value equal to '1'</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>SYSCTRL_FPU_PWR_CFG</name>
					<description>FPU Power Configuration</description>
					<addressOffset>0x3C</addressOffset>
					<size>32</size>
					<resetValue>0x601</resetValue>
					<resetMask>0x170F</resetMask>
					<fields>
						<field>
							<name>FPU_PWR_KEY</name>
							<bitRange>[31:16]</bitRange>
							<description>Key to enable write to this register</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FPU_WRITE_KEY</name>
									<value>17988</value>
									<description>Key to enable write to this register</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PWRUP_FPU_TRICKLE</name>
							<bitRange>[10:10]</bitRange>
							<description>Power control for FPU primary current in-rush limited supply</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FPU_PWR_TRICKLE_DISABLE</name>
									<value>0</value>
									<description>FPU power trickle disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FPU_PWR_TRICKLE_ENABLE</name>
									<value>1</value>
									<description>FPU power trickle enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PWRUP_FPU_HAMMER</name>
							<bitRange>[9:9]</bitRange>
							<description>Power control for FPU primary low impedance supply</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FPU_PWR_HAMMER_DISABLE</name>
									<value>0</value>
									<description>FPU power hammer disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FPU_PWR_HAMMER_ENABLE</name>
									<value>1</value>
									<description>FPU power hammer enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ISOLATE_FPU</name>
							<bitRange>[8:8]</bitRange>
							<description>Isolation control for FPU</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FPU_NOT_ISOLATE</name>
									<value>0</value>
									<description>FPU accessible</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FPU_ISOLATE</name>
									<value>1</value>
									<description>FPU isolated</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FPU_Q_REQ</name>
							<bitRange>[3:3]</bitRange>
							<description>FPU domain quiescence request signal</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FPU_Q_NOT_REQUEST</name>
									<value>0</value>
									<description>FPU quiescence not requested</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FPU_Q_REQUEST</name>
									<value>1</value>
									<description>FPU quiescence requested</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FPU_Q_ACCEPT</name>
							<bitRange>[2:2]</bitRange>
							<description>FPU domain quiescence request accepted</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FPU_Q_NOT_ACCEPTED</name>
									<value>0</value>
									<description>FPU quiescence not accepted</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FPU_Q_ACCEPTED</name>
									<value>1</value>
									<description>FPU quiescence accepted</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FPU_Q_DENY</name>
							<bitRange>[1:1]</bitRange>
							<description>FPU domain quiescence request denied</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FPU_Q_NOT_DENIED</name>
									<value>0</value>
									<description>FPU quiescence not denied</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FPU_Q_DENIED</name>
									<value>1</value>
									<description>FPU quiescence denied</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FPU_Q_ACTIVE</name>
							<bitRange>[0:0]</bitRange>
							<description>FPU logic active or activation request</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FPU_Q_INACTIVE</name>
									<value>0</value>
									<description>FPU inactive</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FPU_Q_ACTIVE</name>
									<value>1</value>
									<description>FPU active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SYSCTRL_DBG_PWR_CFG</name>
					<description>DEBUG Power Configuration</description>
					<addressOffset>0x40</addressOffset>
					<size>32</size>
					<resetValue>0x600</resetValue>
					<resetMask>0x170F</resetMask>
					<fields>
						<field>
							<name>DBG_PWR_KEY</name>
							<bitRange>[31:16]</bitRange>
							<description>Key to enable write to this register</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DBG_WRITE_KEY</name>
									<value>22357</value>
									<description>Key to enable write to this register</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PWRUP_DBG_TRICKLE</name>
							<bitRange>[10:10]</bitRange>
							<description>Power control for Debug primary current in-rush limited supply</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DBG_PWR_TRICKLE_DISABLE</name>
									<value>0</value>
									<description>DBG power trickle disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DBG_PWR_TRICKLE_ENABLE</name>
									<value>1</value>
									<description>DBG power trickle enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PWRUP_DBG_HAMMER</name>
							<bitRange>[9:9]</bitRange>
							<description>Power control for Debug primary low impedance supply</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DBG_PWR_HAMMER_DISABLE</name>
									<value>0</value>
									<description>DBG power hammer disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DBG_PWR_HAMMER_ENABLE</name>
									<value>1</value>
									<description>DBG power hammer enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ISOLATE_DBG</name>
							<bitRange>[8:8]</bitRange>
							<description>Isolation control for Debug</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DBG_NOT_ISOLATE</name>
									<value>0</value>
									<description>DBG accessible</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DBG_ISOLATE</name>
									<value>1</value>
									<description>DBG isolated</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DBG_Q_REQ</name>
							<bitRange>[3:3]</bitRange>
							<description>Debug domain quiescence request signal</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DBG_Q_NOT_REQUEST</name>
									<value>0</value>
									<description>DBG quiescence not requested</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DBG_Q_REQUEST</name>
									<value>1</value>
									<description>DBG quiescence requested</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DBG_Q_ACCEPT</name>
							<bitRange>[2:2]</bitRange>
							<description>Debug domain quiescence request accepted</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DBG_Q_NOT_ACCEPTED</name>
									<value>0</value>
									<description>DBG quiescence not accepted</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DBG_Q_ACCEPTED</name>
									<value>1</value>
									<description>DBG quiescence accepted</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DBG_Q_DENY</name>
							<bitRange>[1:1]</bitRange>
							<description>Debug domain quiescence request denied</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DBG_Q_NOT_DENIED</name>
									<value>0</value>
									<description>DBG quiescence not denied</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DBG_Q_DENIED</name>
									<value>1</value>
									<description>DBG quiescence denied</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DBG_Q_ACTIVE</name>
							<bitRange>[0:0]</bitRange>
							<description>Debug logic active or activation request</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DBG_Q_INACTIVE</name>
									<value>0</value>
									<description>DBG inactive</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DBG_Q_ACTIVE</name>
									<value>1</value>
									<description>DBG active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SYSCTRL_CRYPTOCELL_PWR_CFG</name>
					<description>CryptoCell Power Configuration</description>
					<addressOffset>0x44</addressOffset>
					<size>32</size>
					<resetValue>0x08</resetValue>
					<resetMask>0x1F</resetMask>
					<fields>
						<field>
							<name>PWR_KEY</name>
							<bitRange>[31:16]</bitRange>
							<description>Key to enable write to this register</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_WRITE_KEY</name>
									<value>17251</value>
									<description>Key to enable write to this register</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_CG_STATE</name>
							<bitRange>[4:4]</bitRange>
							<description>CryptoCell central clock gating state</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_CG_IS_IDLE</name>
									<value>0</value>
									<description>The CryptoCell is not receiving any clock</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_CG_IS_ACTIVE</name>
									<value>1</value>
									<description>The CryptoCell is receiving clock</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_PWRUP</name>
							<bitRange>[2:2]</bitRange>
							<description>Power control for CryptoCell</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_POWER_DISABLE</name>
									<value>0</value>
									<description>CryptoCell shut-down</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_POWER_ENABLE</name>
									<value>1</value>
									<description>CryptoCell powered</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_ISOLATE_N</name>
							<bitRange>[1:1]</bitRange>
							<description>CryptoCell isolate control signal</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_ISOLATE</name>
									<value>0</value>
									<description>CryptoCell isolated</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_NOT_ISOLATE</name>
									<value>1</value>
									<description>CryptoCell accessible</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_POWERDOWN_RDY</name>
							<bitRange>[0:0]</bitRange>
							<description>Indicates that CryptoCell can be powered down</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_PWR_DOWN_NOT_RDY</name>
									<value>0</value>
									<description>CryptoCell could not be shut-down</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_PWR_DOWN_RDY</name>
									<value>1</value>
									<description>CryptoCell can be shut-down</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SYSCTRL_NFC_CFG</name>
					<description>NFC Configuration</description>
					<addressOffset>0x48</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x03</resetMask>
					<fields>
						<field>
							<name>NFC_RESET</name>
							<bitRange>[2:2]</bitRange>
							<description>Reset the NFC IP</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NFC_RESET_DIS</name>
									<value>0</value>
									<description>NFC reset is disable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NFC_RESET_EN</name>
									<value>1</value>
									<description>NFC reset is enable</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NFC_ENABLE</name>
							<bitRange>[1:1]</bitRange>
							<description>Enable the NFC IP</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NFC_DIS</name>
									<value>0</value>
									<description>NFC is disable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NFC_EN</name>
									<value>1</value>
									<description>NFC is enable</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RAM_ACCESS_DISABLE</name>
							<bitRange>[0:0]</bitRange>
							<description>Disable the access of the NFC to the NFC_DRAM. Overdrive the arbiter</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NFC_CAN_ACCESS_DRAM</name>
									<value>0</value>
									<description>NFC can access DRAM</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NFC_CANNOT_ACCESS_DRAM</name>
									<value>1</value>
									<description>NFC cannot access DRAM</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SYSCTRL_NS_ACCESS_PERIPH_CFG0</name>
					<description>Non-Secure code access peripherals configuration</description>
					<addressOffset>0x4C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFF7FF</resetMask>
					<fields>
						<field>
							<name>TOF_ACCESS</name>
							<bitRange>[23:23]</bitRange>
							<description>Allow Non-Secure code to access the TOF</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_TOF</name>
									<value>0</value>
									<description>Non-Secure code cannot access the TOF</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_TOF</name>
									<value>1</value>
									<description>Non-Secure code can access the TOF</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART_ACCESS</name>
							<bitRange>[22:22]</bitRange>
							<description>Allow Non-Secure code to access the UART[0:0]</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_UART0</name>
									<value>0</value>
									<description>Non-Secure code cannot access the UART0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_UART0</name>
									<value>1</value>
									<description>Non-Secure code can access the UART0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>I2C_ACCESS</name>
							<bitRange>[21:21]</bitRange>
							<description>Allow Non-Secure code to access the I2C[0:0]</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_I2C0</name>
									<value>0</value>
									<description>Non-Secure code cannot access the I2C0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_I2C0</name>
									<value>1</value>
									<description>Non-Secure code can access the I2C0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SPI_ACCESS</name>
							<bitRange>[20:20]</bitRange>
							<description>Allow Non-Secure code to access the SPI[0:0]</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_SPI0</name>
									<value>0</value>
									<description>Non-Secure code cannot access the SPI0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_SPI0</name>
									<value>1</value>
									<description>Non-Secure code can access the SPI0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO_SRC_ACCESS</name>
							<bitRange>[19:19]</bitRange>
							<description>Allow Non-Secure code to access the GPIO_SRC</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_GPIO_SRC</name>
									<value>0</value>
									<description>Non-Secure code cannot access the GPIO_SRC</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_GPIO_SRC</name>
									<value>1</value>
									<description>Non-Secure code can access the GPIO_SRC</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO_ACCESS</name>
							<bitRange>[18:18]</bitRange>
							<description>Allow Non-Secure code to access the GPIO</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_GPIO</name>
									<value>0</value>
									<description>Non-Secure code cannot access the GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_GPIO</name>
									<value>1</value>
									<description>Non-Secure code can access the GPIO</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC312_ACCESS</name>
							<bitRange>[17:17]</bitRange>
							<description>Allow Non-Secure code to access the CC312</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_CC312</name>
									<value>0</value>
									<description>Non-Secure code cannot access the CC312</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_CC312</name>
									<value>1</value>
									<description>Non-Secure code can access the CC312</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ASCC_ACCESS</name>
							<bitRange>[16:16]</bitRange>
							<description>Allow Non-Secure code to access the ASCC</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_ASCC</name>
									<value>0</value>
									<description>Non-Secure code cannot access the ASCC</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_ASCC</name>
									<value>1</value>
									<description>Non-Secure code can access the ASCC</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMER_ACCESS</name>
							<bitRange>[15:12]</bitRange>
							<description>Allow Non-Secure code to access the Timer[3:0]</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_TIMER0</name>
									<value>0</value>
									<description>Non-Secure code cannot access the Timer0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_TIMER1</name>
									<value>0</value>
									<description>Non-Secure code cannot access the Timer1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_TIMER2</name>
									<value>0</value>
									<description>Non-Secure code cannot access the Timer2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_TIMER3</name>
									<value>0</value>
									<description>Non-Secure code cannot access the Timer3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_TIMER0</name>
									<value>1</value>
									<description>Non-Secure code can access the Timer0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_TIMER1</name>
									<value>2</value>
									<description>Non-Secure code can access the Timer1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_TIMER2</name>
									<value>4</value>
									<description>Non-Secure code can access the Timer2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_TIMER3</name>
									<value>8</value>
									<description>Non-Secure code can access the Timer3</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CRC_ACCESS</name>
							<bitRange>[10:10]</bitRange>
							<description>Allow Non-Secure code to access the CRC</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_CRC</name>
									<value>0</value>
									<description>Non-Secure code cannot access the CRC</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_CRC</name>
									<value>1</value>
									<description>Non-Secure code can access the CRC</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP_PAD_ACCESS</name>
							<bitRange>[9:9]</bitRange>
							<description>Allow Non-Secure code to access the WAKEUP_PAD</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_WAKEUP_PAD</name>
									<value>0</value>
									<description>Non-Secure code cannot access the WAKEUP_PAD</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_WAKEUP_PAD</name>
									<value>1</value>
									<description>Non-Secure code can access the WAKEUP_PAD</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NMI_ACCESS</name>
							<bitRange>[8:8]</bitRange>
							<description>Allow Non-Secure code to access the NMI</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_NMI</name>
									<value>0</value>
									<description>Non-Secure code cannot access the NMI</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_NMI</name>
									<value>1</value>
									<description>Non-Secure code can access the NMI</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WATCHGOD_ACCESS</name>
							<bitRange>[7:7]</bitRange>
							<description>Allow Non-Secure code to access the Watchdog</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_WATCHDOG</name>
									<value>0</value>
									<description>Non-Secure code cannot access the Watchdog</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_WATCHDOG</name>
									<value>1</value>
									<description>Non-Secure code can access the Watchdog</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SYSCTRL_ACCESS</name>
							<bitRange>[6:6]</bitRange>
							<description>Allow Non-Secure code to access the SYSCTRL</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_SYSCTRL</name>
									<value>0</value>
									<description>Non-Secure code cannot access the SYSCTRL</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_SYSCTRL</name>
									<value>1</value>
									<description>Non-Secure code can access the SYSCTRL</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SENSOR_ACCESS</name>
							<bitRange>[5:5]</bitRange>
							<description>Allow Non-Secure code to access the Sensor</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_SENSOR</name>
									<value>0</value>
									<description>Non-Secure code cannot access the Sensor</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_SENSOR</name>
									<value>1</value>
									<description>Non-Secure code can access the Sensor</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACS_ACCESS</name>
							<bitRange>[4:4]</bitRange>
							<description>Allow Non-Secure code to access the ACS</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_ACS</name>
									<value>0</value>
									<description>Non-Secure code cannot access the ACS</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_ACS</name>
									<value>1</value>
									<description>Non-Secure code can access the ACS</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LSAD_ACCESS</name>
							<bitRange>[3:3]</bitRange>
							<description>Allow Non-Secure code to access the LSAD config</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_LSAD</name>
									<value>0</value>
									<description>Non-Secure code cannot access the LSAD</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_LSAD</name>
									<value>1</value>
									<description>Non-Secure code can access the LSAD</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TEST_CTRL_ACCESS</name>
							<bitRange>[2:2]</bitRange>
							<description>Allow Non-Secure code to access the TEST_CTRL config</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_TEST_CTRL</name>
									<value>0</value>
									<description>Non-Secure code cannot access the TEST_CTRL</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_TEST_CTRL</name>
									<value>1</value>
									<description>Non-Secure code can access the TEST_CTRL</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_ACCESS</name>
							<bitRange>[1:1]</bitRange>
							<description>Allow Non-Secure code to access the CLK config</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_CLK</name>
									<value>0</value>
									<description>Non-Secure code cannot access the CLK config</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_CLK</name>
									<value>1</value>
									<description>Non-Secure code can access the CLK config</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESET_ACCESS</name>
							<bitRange>[0:0]</bitRange>
							<description>Allow Non-Secure code to access the Reset</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_RESET</name>
									<value>0</value>
									<description>Non-Secure code cannot access the Reset</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_RESET</name>
									<value>1</value>
									<description>Non-Secure code can access the Reset</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SYSCTRL_NS_ACCESS_PERIPH_CFG1</name>
					<description>Non-Secure code access peripherals configuration</description>
					<addressOffset>0x50</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x370F</resetMask>
					<fields>
						<field>
							<name>FLASH_IF_ACCESS</name>
							<bitRange>[13:12]</bitRange>
							<description>Allow Non-Secure code to access the FLASH_IF[1:0]</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_FLASH_IF0</name>
									<value>0</value>
									<description>Non-Secure code cannot access the FLASH_IF0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_FLASH_IF1</name>
									<value>0</value>
									<description>Non-Secure code cannot access the FLASH_IF1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_FLASH_IF0</name>
									<value>1</value>
									<description>Non-Secure code can access the FLASH_IF0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_FLASH_IF1</name>
									<value>2</value>
									<description>Non-Secure code can access the FLASH_IF1</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_ACCESS</name>
							<bitRange>[10:10]</bitRange>
							<description>Allow Non-Secure code to access the RF</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_RF</name>
									<value>0</value>
									<description>Non-Secure code cannot access the RF</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_RF</name>
									<value>1</value>
									<description>Non-Secure code can access the RF</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NFC_ACCESS</name>
							<bitRange>[9:9]</bitRange>
							<description>Allow Non-Secure code to access the NFC</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_NFC</name>
									<value>0</value>
									<description>Non-Secure code cannot access the NFC</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_NFC</name>
									<value>1</value>
									<description>Non-Secure code can access the NFC</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BB_ACCESS</name>
							<bitRange>[8:8]</bitRange>
							<description>Allow Non-Secure code to access the BB</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_BB</name>
									<value>0</value>
									<description>Non-Secure code cannot access the BB</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_BB</name>
									<value>1</value>
									<description>Non-Secure code can access the BB</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DMA_ACCESS</name>
							<bitRange>[3:0]</bitRange>
							<description>Allow Non-Secure code to access the DMA[3:0]</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_DMA0</name>
									<value>0</value>
									<description>Non-Secure code cannot access the DMA0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_DMA1</name>
									<value>0</value>
									<description>Non-Secure code cannot access the DMA1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_DMA2</name>
									<value>0</value>
									<description>Non-Secure code cannot access the DMA2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_DMA3</name>
									<value>0</value>
									<description>Non-Secure code cannot access the DMA3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_DMA0</name>
									<value>1</value>
									<description>Non-Secure code can access the DMA0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_DMA1</name>
									<value>2</value>
									<description>Non-Secure code can access the DMA1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_DMA2</name>
									<value>4</value>
									<description>Non-Secure code can access the DMA2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_DMA3</name>
									<value>8</value>
									<description>Non-Secure code can access the DMA3</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SYSCTRL_NS_ACCESS_RAM_CFG0</name>
					<description>Non-Secure code access RAM configuration</description>
					<addressOffset>0x54</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>DRAM_ACCESS</name>
							<bitRange>[7:0]</bitRange>
							<description>Allow Non-Secure to access DRAM[7:0]</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_DRAM0</name>
									<value>0</value>
									<description>Non-Secure code cannot access the DRAM0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_DRAM1</name>
									<value>0</value>
									<description>Non-Secure code cannot access the DRAM1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_DRAM2</name>
									<value>0</value>
									<description>Non-Secure code cannot access the DRAM2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_DRAM3</name>
									<value>0</value>
									<description>Non-Secure code cannot access the DRAM3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_DRAM4</name>
									<value>0</value>
									<description>Non-Secure code cannot access the DRAM4</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_DRAM5</name>
									<value>0</value>
									<description>Non-Secure code cannot access the DRAM5</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_DRAM6</name>
									<value>0</value>
									<description>Non-Secure code cannot access the DRAM6</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_DRAM7</name>
									<value>0</value>
									<description>Non-Secure code cannot access the DRAM7</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_DRAM0</name>
									<value>1</value>
									<description>Non-Secure code can access the DRAM0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_DRAM1</name>
									<value>2</value>
									<description>Non-Secure code can access the DRAM1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_DRAM2</name>
									<value>4</value>
									<description>Non-Secure code can access the DRAM2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_DRAM3</name>
									<value>8</value>
									<description>Non-Secure code can access the DRAM3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_DRAM4</name>
									<value>16</value>
									<description>Non-Secure code can access the DRAM4</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_DRAM5</name>
									<value>32</value>
									<description>Non-Secure code can access the DRAM5</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_DRAM6</name>
									<value>64</value>
									<description>Non-Secure code can access the DRAM6</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_DRAM7</name>
									<value>128</value>
									<description>Non-Secure code can access the DRAM7</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SYSCTRL_NS_ACCESS_RAM_CFG1</name>
					<description>Non-Secure code access RAM configuration</description>
					<addressOffset>0x58</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x103</resetMask>
					<fields>
						<field>
							<name>NFC_DRAM_ACCESS</name>
							<bitRange>[8:8]</bitRange>
							<description>Allow Non-Secure code to access NFC_DRAM</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_NFC_DRAM</name>
									<value>0</value>
									<description>Non-Secure code cannot access the NFC_DRAM</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_NFC_DRAM</name>
									<value>1</value>
									<description>Non-Secure code can access the NFC_DRAM</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BB_DRAM_ACCESS</name>
							<bitRange>[1:0]</bitRange>
							<description>Allow Non-Secure code to access BB_DRAM[1:0]</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_BB_DRAM0</name>
									<value>0</value>
									<description>Non-Secure code cannot access the BB_DRAM0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_BB_DRAM1</name>
									<value>0</value>
									<description>Non-Secure code cannot access the BB_DRAM1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_BB_DRAM0</name>
									<value>1</value>
									<description>Non-Secure code can access the BB_DRAM0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_BB_DRAM1</name>
									<value>2</value>
									<description>Non-Secure code can access the BB_DRAM1</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SYSCTRL_DEU_STATUS</name>
					<description>Data Exchange Unit Status</description>
					<addressOffset>0x5C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1111</resetMask>
					<fields>
						<field>
							<name>OVERFLOW_CLEAR</name>
							<bitRange>[17:17]</bitRange>
							<description>Clear OVERFLOW flag</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEU_OVERFLOW_CLEAR</name>
									<value>1</value>
									<description>Clear the flag OVERFLOW</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIRST_DAP_W_FLAG_CLEAR</name>
							<bitRange>[16:16]</bitRange>
							<description>Clear the FIRST_DAP_W_FLAG</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEU_FIRST_DAP_W_FLAG_CLEAR</name>
									<value>1</value>
									<description>Clear the flag FIRST_DAP_W_FLAG</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIRST_DAP_W_FLAG</name>
							<bitRange>[12:12]</bitRange>
							<description>First Debug access port write flag</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIRST_DAP_W_FLAG_LOW</name>
									<value>0</value>
									<description>First DAP write flag low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIRST_DAP_W_FLAG_HIGH</name>
									<value>1</value>
									<description>First DAP write flag high</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>OVERFLOW</name>
							<bitRange>[8:8]</bitRange>
							<description>High when DEU_DATA register is written before been read by any bus. Clear via CLR_OVERFLOW action bit.</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NO_OVERFLOW</name>
									<value>0</value>
									<description>No overflow on DEU_DATA register</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>OVERFLOW</name>
									<value>1</value>
									<description>Overflow on DEU_DATA register</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SBUS_W</name>
							<bitRange>[4:4]</bitRange>
							<description>Set when SBus writes the DEU_DATA, clear when the debug access port read the DEU_DATA register</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DAP_R_DATA</name>
									<value>0</value>
									<description>Debug access port has read the DEU_DATA register.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SBUS_W_DATA</name>
									<value>1</value>
									<description>SBus has written DEU_DATA register.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DAP_W</name>
							<bitRange>[0:0]</bitRange>
							<description>Set when the debug access port writes the DEU_DATA, clear when the SBus reads the DEU_DATA register.</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SBUS_R_DATA</name>
									<value>0</value>
									<description>SBus has read the DEU_DATA register.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DAP_W_DATA</name>
									<value>1</value>
									<description>Debug access port has written DEU_DATA register.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SYSCTRL_DEU_DATA</name>
					<description>Data Exchange Unit Data</description>
					<addressOffset>0x60</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DEU_DATA</name>
							<bitRange>[31:0]</bitRange>
							<description>Data exchange unit data</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SYSCTRL_PROD_STATUS</name>
					<description>Production Test Status</description>
					<addressOffset>0x64</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields>
						<field>
							<name>PROD_STATUS</name>
							<bitRange>[31:0]</bitRange>
							<description>Production Status</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PROD_DONE</name>
									<value>1349665903</value>
									<description>Indicate the production test is done.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SYSCTRL_CNT_CTRL</name>
					<description>Activity Counters Control</description>
					<addressOffset>0x7C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x08</resetMask>
					<fields>
						<field>
							<name>CNT_STATUS</name>
							<bitRange>[3:3]</bitRange>
							<description>Activity counters status bit</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CNT_STOPPED</name>
									<value>0</value>
									<description>Activity counters stopped</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CNT_RUNNING</name>
									<value>1</value>
									<description>Activity counters running</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CNT_CLEAR</name>
							<bitRange>[2:2]</bitRange>
							<description>Clear activity counters</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CNT_CLEAR</name>
									<value>1</value>
									<description>Clear activity counters</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CNT_STOP</name>
							<bitRange>[1:1]</bitRange>
							<description>Stop activity counters</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CNT_STOP</name>
									<value>1</value>
									<description>Stop activity counters</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CNT_START</name>
							<bitRange>[0:0]</bitRange>
							<description>Start activity counters</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CNT_START</name>
									<value>1</value>
									<description>Start activity counters</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SYSCTRL_SYSCLK_CNT</name>
					<description>System Clock Counter Value</description>
					<addressOffset>0x80</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SYSCLK_CNT</name>
							<bitRange>[31:0]</bitRange>
							<description>System clock counter value</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SYSCTRL_CM33_CNT</name>
					<description>CM33 Activity Counter Value</description>
					<addressOffset>0x84</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CM33_CNT</name>
							<bitRange>[31:0]</bitRange>
							<description>CM33 activity counter value</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SYSCTRL_CBUS_CNT</name>
					<description>CBus Activity Counter Value</description>
					<addressOffset>0x88</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CBUS_CNT</name>
							<bitRange>[31:0]</bitRange>
							<description>CBus-instruction activity counter value</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SYSCTRL_FLASH_READ_CNT</name>
					<description>Flash Read Access Counter Value</description>
					<addressOffset>0x8C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>FLASH_READ_CNT</name>
							<bitRange>[31:0]</bitRange>
							<description>Flash read access counter value</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SYSCTRL_CC_DCU_EN0</name>
					<description>CryptoCell Always On block ICV owned DCU_EN [31:0] state</description>
					<addressOffset>0x94</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CC_DCU_EN_ICV_GP</name>
							<bitRange>[31:31]</bitRange>
							<description>Always On ICV governed dcu_en0 general purpose bits</description>
							<access>read-only</access>
						</field>
						<field>
							<name>CC_DCU_EN_ICV_EH</name>
							<bitRange>[30:28]</bitRange>
							<description>Always On ICV governed energy harversting signature. Majority of the bis must be set to confirm the state.</description>
							<access>read-only</access>
						</field>
						<field>
							<name>CC_DCU_EN_ICV_PRDSTATE</name>
							<bitRange>[27:25]</bitRange>
							<description>Always On ICV governed production state identifier</description>
							<access>read-only</access>
						</field>
						<field>
							<name>CC_DCU_EN_ICV_TCTRL_ACC</name>
							<bitRange>[24:22]</bitRange>
							<description>Always On ICV governed test control configuration access control. Majority of the bits must be set to enable the feature</description>
							<access>read-only</access>
						</field>
						<field>
							<name>CC_DCU_EN_ICV_TRIM_ACC</name>
							<bitRange>[21:19]</bitRange>
							<description>Always On ICV governed MNVR and chip trim access control. Majority of the bits must be set to enable the feature</description>
							<access>read-only</access>
						</field>
						<field>
							<name>CC_DCU_EN_ICV_NVM_ACC</name>
							<bitRange>[18:16]</bitRange>
							<description>Always On ICV governed NVM access control. Majority of the bits must be set to enable the feature</description>
							<access>read-only</access>
						</field>
						<field>
							<name>CC_DCU_EN_ICV_SEC_RST</name>
							<bitRange>[15:13]</bitRange>
							<description>Always On ICV governed secure reset enable. If any of these bits are set and the part is in SE state, the cc312_top is reset</description>
							<access>read-only</access>
						</field>
						<field>
							<name>CC_DCU_EN_ICV_SPINDEN</name>
							<bitRange>[12:10]</bitRange>
							<description>Always On ICV governed CM33 secure non-intrusive debug enable control. Majority of the bits must be set to enable the feature</description>
							<access>read-only</access>
						</field>
						<field>
							<name>CC_DCU_EN_ICV_SPIDEN</name>
							<bitRange>[9:7]</bitRange>
							<description>Always On ICV governed CM33 secure intrusive debug enable control. Majority of the bits must be set to enable the feature</description>
							<access>read-only</access>
						</field>
						<field>
							<name>CC_DCU_EN_ICV_NIDEN</name>
							<bitRange>[6:4]</bitRange>
							<description>Always On ICV governed CM33 non-intrusive debug enable control. Majority of the bits must be set to enable the feature</description>
							<access>read-only</access>
						</field>
						<field>
							<name>CC_DCU_EN_ICV_DBGEN</name>
							<bitRange>[3:1]</bitRange>
							<description>Always On ICV governed CM33 debug enable control. Majority of the bits must be set to enable the feature</description>
							<access>read-only</access>
						</field>
						<field>
							<name>CC_DCU_EN_ICV_SEC_RST_MASK</name>
							<bitRange>[0:0]</bitRange>
							<description>Always On ICV governed secure reset mask used in FW</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_SECURE_RST_FW_EN</name>
									<value>0</value>
									<description>The FW does not mask the secure debug reset bits</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_SECURE_RST_FW_DIS</name>
									<value>1</value>
									<description>The FW masks the secure debug reset bits, no reset can be issued</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>SYSCTRL_CC_DCU_EN1</name>
					<description>CryptoCell Always On block OEM owned DCU_EN [63:32] state</description>
					<addressOffset>0x98</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CC_DCU_EN_OEM_GP</name>
							<bitRange>[31:16]</bitRange>
							<description>Always On OEM governed dcu_en1 general purpose bits</description>
							<access>read-only</access>
						</field>
						<field>
							<name>CC_DCU_EN_OEM_SEC_RST</name>
							<bitRange>[15:13]</bitRange>
							<description>Always On OEM governed secure reset enable. If any of these bits are set and the part is in SE state, the cc312_top is reset</description>
							<access>read-only</access>
						</field>
						<field>
							<name>CC_DCU_EN_OEM_SPINDEN</name>
							<bitRange>[12:10]</bitRange>
							<description>Always On OEM governed CM33 secure non-intrusive debug enable control. Majority of the bits must be set to enable the feature</description>
							<access>read-only</access>
						</field>
						<field>
							<name>CC_DCU_EN_OEM_SPIDEN</name>
							<bitRange>[9:7]</bitRange>
							<description>Always On OEM governed CM33 secure intrusive debug enable control. Majority of the bits must be set to enable the feature</description>
							<access>read-only</access>
						</field>
						<field>
							<name>CC_DCU_EN_OEM_NIDEN</name>
							<bitRange>[6:4]</bitRange>
							<description>Always On OEM governed CM33 non-intrusive debug enable control. Majority of the bits must be set to enable the feature</description>
							<access>read-only</access>
						</field>
						<field>
							<name>CC_DCU_EN_OEM_DBGEN</name>
							<bitRange>[3:1]</bitRange>
							<description>Always On OEM governed CM33 debug enable control. Majority of the bits must be set to enable the feature</description>
							<access>read-only</access>
						</field>
						<field>
							<name>CC_DCU_EN_OEM_RESERVED</name>
							<bitRange>[0:0]</bitRange>
							<description>Always On OEM allocated reserved bit (unused)</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>SYSCTRL_CC_DCU_EN2</name>
					<description>CryptoCell Always On block ICV owned DCU_EN [95:64] state</description>
					<addressOffset>0x9C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CC_DCU_EN2</name>
							<bitRange>[31:0]</bitRange>
							<description>Always On block DCU_EN2 state</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>SYSCTRL_CC_DCU_EN3</name>
					<description>CryptoCell Always On block OEM owned  DCU_EN [127:96] state</description>
					<addressOffset>0xA0</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CC_DCU_EN3</name>
							<bitRange>[31:0]</bitRange>
							<description>Always On block DCU_EN3 state</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>SYSCTRL_CC_DCU_LOCK0</name>
					<description>CryptoCell Always On block ICV owned DCU_LOCK [31:0] state</description>
					<addressOffset>0xA4</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CC_DCU_LOCK_ICV_GP</name>
							<bitRange>[31:31]</bitRange>
							<description>Always On dcu_en0 general purpose bits lock. All bits must be locked to assure that the state is locked</description>
							<access>read-only</access>
						</field>
						<field>
							<name>CC_DCU_LOCK_ICV_EH</name>
							<bitRange>[30:28]</bitRange>
							<description>Always On energy harvesting signature lock. All bits must be locked to assure that the state is locked</description>
							<access>read-only</access>
						</field>
						<field>
							<name>CC_DCU_LOCK_ICV_PRDSTATE</name>
							<bitRange>[27:25]</bitRange>
							<description>Always On production state identifier lock. All bits must be locked to assure that the state is locked</description>
							<access>read-only</access>
						</field>
						<field>
							<name>CC_DCU_LOCK_ICV_TCTRL_ACC</name>
							<bitRange>[24:22]</bitRange>
							<description>Always On test control configuration access control lock. All bits must be locked to assure that the state is locked</description>
							<access>read-only</access>
						</field>
						<field>
							<name>CC_DCU_LOCK_ICV_TRIM_ACC</name>
							<bitRange>[21:19]</bitRange>
							<description>Always On MNVR and chip trim access control lock. All bits must be locked to assure that the state is locked</description>
							<access>read-only</access>
						</field>
						<field>
							<name>CC_DCU_LOCK_ICV_NVM_ACC</name>
							<bitRange>[18:16]</bitRange>
							<description>Always On NVM access control lock. All bits must be locked to assure that the state is locked</description>
							<access>read-only</access>
						</field>
						<field>
							<name>CC_DCU_LOCK_ICV_SEC_RST</name>
							<bitRange>[15:13]</bitRange>
							<description>Always On ICV secure reset enable lock. All bits must be locked to assure that the state is locked</description>
							<access>read-only</access>
						</field>
						<field>
							<name>CC_DCU_LOCK_ICV_SPINDEN</name>
							<bitRange>[12:10]</bitRange>
							<description>Always On ICV CM33 secure non-intrusive debug enable control lock. All bits must be locked to assure that the state is locked</description>
							<access>read-only</access>
						</field>
						<field>
							<name>CC_DCU_LOCK_ICV_SPIDEN</name>
							<bitRange>[9:7]</bitRange>
							<description>Always On ICV CM33 secure intrusive debug enable control lock. All bits must be locked to assure that the state is locked</description>
							<access>read-only</access>
						</field>
						<field>
							<name>CC_DCU_LOCK_ICV_NIDEN</name>
							<bitRange>[6:4]</bitRange>
							<description>Always On ICV CM33 non-intrusive debug enable control lock. All bits must be locked to assure that the state is locked</description>
							<access>read-only</access>
						</field>
						<field>
							<name>CC_DCU_LOCK_ICV_DBGEN</name>
							<bitRange>[3:1]</bitRange>
							<description>Always On ICV CM33 debug enable control lock. All bits must be locked to assure that the state is locked</description>
							<access>read-only</access>
						</field>
						<field>
							<name>CC_DCU_LOCK_ICV_SEC_RST_MASK</name>
							<bitRange>[0:0]</bitRange>
							<description>Always On ICV secure reset mask lock</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_SECURE_RST_MASK_UNLOCKED</name>
									<value>0</value>
									<description>The FW does not lock the secure debug reset mask bit</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_SECURE_RST_MASK_LOCKED</name>
									<value>1</value>
									<description>The FW locks the secure debug reset mask bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>SYSCTRL_CC_DCU_LOCK1</name>
					<description>CryptoCell Always On block OEM owned DCU_LOCK [63:32] state</description>
					<addressOffset>0xA8</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CC_DCU_LOCK_OEM_GP</name>
							<bitRange>[31:16]</bitRange>
							<description>Always On OEM governed dcu_en1 general purpose bits lock</description>
							<access>read-only</access>
						</field>
						<field>
							<name>CC_DCU_LOCK_OEM_SEC_RST</name>
							<bitRange>[15:13]</bitRange>
							<description>Always On OEM governed secure reset lock. All bits must be locked to assure that the state is locked</description>
							<access>read-only</access>
						</field>
						<field>
							<name>CC_DCU_LOCK_OEM_SPINDEN</name>
							<bitRange>[12:10]</bitRange>
							<description>Always On OEM governed CM33 secure non-intrusive debug enable control lock.  All bits must be locked to assure that the state is locked</description>
							<access>read-only</access>
						</field>
						<field>
							<name>CC_DCU_LOCK_OEM_SPIDEN</name>
							<bitRange>[9:7]</bitRange>
							<description>Always On OEM governed CM33 secure intrusive debug enable control lock. All bits must be locked to assure that the state is locked</description>
							<access>read-only</access>
						</field>
						<field>
							<name>CC_DCU_LOCK_OEM_NIDEN</name>
							<bitRange>[6:4]</bitRange>
							<description>Always On OEM governed CM33 non-intrusive debug enable control lock. All bits must be locked to assure that the state is locked</description>
							<access>read-only</access>
						</field>
						<field>
							<name>CC_DCU_LOCK_OEM_DBGEN</name>
							<bitRange>[3:1]</bitRange>
							<description>Always On OEM governed CM33 debug enable control lock. All bits must be locked to assure that the state is locked</description>
							<access>read-only</access>
						</field>
						<field>
							<name>CC_DCU_LOCK_OEM_RESERVED</name>
							<bitRange>[0:0]</bitRange>
							<description>Always On OEM allocated reserved bit (unused)</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>SYSCTRL_CC_DCU_LOCK2</name>
					<description>CryptoCell Always On block ICV owned DCU_LOCK [95:64] state</description>
					<addressOffset>0xAC</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CC_DCU_LOCK2</name>
							<bitRange>[31:0]</bitRange>
							<description>Always On block DCU_LOCK2 state</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>SYSCTRL_CC_DCU_LOCK3</name>
					<description>CryptoCell Always On block OEM owned DCU_LOCK [127:96] state</description>
					<addressOffset>0xB0</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CC_DCU_LOCK3</name>
							<bitRange>[31:0]</bitRange>
							<description>Always On block DCU_LOCK3 state</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>SYSCTRL_CC_STATUS</name>
					<description>CryptoCell Always On block various status fields</description>
					<addressOffset>0xB4</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FFFFFF</resetMask>
					<fields>
						<field>
							<name>CC_SEC_DEBUG_RESET</name>
							<bitRange>[25:25]</bitRange>
							<description>Always On block secure debug reset status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_SEC_DBG_RST_IDLE</name>
									<value>0</value>
									<description>The CC312 does not have the secure debug reset activated</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_SEV_DBG_RST_ACTIVATED</name>
									<value>1</value>
									<description>The CC312 has secure debug reset fired, can't fire again</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_HOST_DFA_ENABLE_LOCK</name>
							<bitRange>[24:24]</bitRange>
							<description>Always On block host AES DFA lock status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_DFA_CFG_UNLOCKED</name>
									<value>0</value>
									<description>The CC312 AES DFA configuration register is unlocked</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_DFA_CFG_LOCKED</name>
									<value>1</value>
									<description>The CC312 AES DFA configuration register is locked</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_HOST_FORCE_DFA_ENABLE</name>
							<bitRange>[23:23]</bitRange>
							<description>Always On block host AES DFA status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_DFA_DIS</name>
									<value>0</value>
									<description>The CC312 AES DFA counter measures are not enabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_DFA_EN</name>
									<value>1</value>
									<description>The CC312 AES DFA counter measures are enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_RESET_UPON_DEBUG_DISABLE</name>
							<bitRange>[22:22]</bitRange>
							<description>Always On block HUK reset mechanism configuration status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_RESET_UPON_DEBUG_EN</name>
									<value>0</value>
									<description>The CC312 HUK reset mechanism is enabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_RESET_UPON_DEBUG_DIS</name>
									<value>1</value>
									<description>The CC312 HUK reset mechanism is disabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_HOST_ICV_RMA_LOCK</name>
							<bitRange>[21:21]</bitRange>
							<description>Always On block host icv rma bit in NVM lock status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_ICV_RMA_UNLOCKED</name>
									<value>0</value>
									<description>The CC312 icv_rma flag in NVM can be written</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_ICV_RMA_LOCKED</name>
									<value>1</value>
									<description>The CC312 icv_rma flag in NVM is locked, can't be written</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_HOST_KCE_LOCK</name>
							<bitRange>[20:20]</bitRange>
							<description>Always On block host OEM code encryption key lock status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_KCE_UNLOCKED</name>
									<value>0</value>
									<description>The CC312 KCE is unlocked</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_KCE_LOCKED</name>
									<value>1</value>
									<description>The CC312 KCE is masked, locked by the SW</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_HOST_KCP_LOCK</name>
							<bitRange>[19:19]</bitRange>
							<description>Always On block host OEM provisioning key lock status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_KCP_UNLOCKED</name>
									<value>0</value>
									<description>The CC312 KCP is unlocked</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_KCP_LOCKED</name>
									<value>1</value>
									<description>The CC312 KCP is masked, locked by the SW</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_HOST_KCEICV_LOCK</name>
							<bitRange>[18:18]</bitRange>
							<description>Always On block host ICV code encryption key lock status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_KCEICV_UNLOCKED</name>
									<value>0</value>
									<description>The CC312 KCEICV is unlocked</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_KCEICV_LOCKED</name>
									<value>1</value>
									<description>The CC312 KCEICV is masked, locked by the SW</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_HOST_KPICV_LOCK</name>
							<bitRange>[17:17]</bitRange>
							<description>Always On block host ICV provisioning key lock status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_KPICV_UNLOCKED</name>
									<value>0</value>
									<description>The CC312 KPICV is unlocked</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_KPICV_LOCKED</name>
									<value>1</value>
									<description>The CC312 KPICV is masked, locked by the SW</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_HOST_FATAL_ERR</name>
							<bitRange>[16:16]</bitRange>
							<description>Always On block host fatal error flag</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_HOST_NO_FATAL_ERROR</name>
									<value>0</value>
									<description>The CC312 does not have any fatal error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_HOST_FATAL_ERROR</name>
									<value>1</value>
									<description>The CC312 reports a fatal error</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_APB_ONLY_PRIV_ACCESS_LOCK</name>
							<bitRange>[15:15]</bitRange>
							<description>Always On block APB filtering privileged access configuration lock</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_APB_PRIV_CFG_UNLOCK</name>
									<value>0</value>
									<description>The CC312 privileged access configuration field unlocked</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_APB_PRIV_CFG_LOCK</name>
									<value>1</value>
									<description>The CC312 privileged access configuration field locked</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_APB_ONLY_PRIV_ACCESS</name>
							<bitRange>[14:14]</bitRange>
							<description>Always On block APB filtering privileged access configuration</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_APB_NORMAL_ACCESS</name>
									<value>0</value>
									<description>The CC312 serve both privileged and normal access</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_APB_PRIV_ACCESS</name>
									<value>1</value>
									<description>The CC312 serve only privileged access</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_APB_ONLY_SEC_ACCESS_LOCK</name>
							<bitRange>[13:13]</bitRange>
							<description>Always On block APB filtering secure access configuration lock</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_APB_SEC_CFG_UNLOCK</name>
									<value>0</value>
									<description>The CC312 secure access configuration field is unlocked</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_APB_SEC_CFG_LOCKED</name>
									<value>1</value>
									<description>The CC312 secure access configuration field is locked</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_APB_ONLY_SEC_ACCESS</name>
							<bitRange>[12:12]</bitRange>
							<description>Always On block APB filtering secure access configuration</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_APB_NON_SEC_ACCESS</name>
									<value>0</value>
									<description>The CC312 allow both secure and non-secure access</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_APB_ONLY_SEC_ACCESS</name>
									<value>1</value>
									<description>The CC312 allow only secure access</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_GPPC</name>
							<bitRange>[11:4]</bitRange>
							<description>Always On block GPPC register</description>
							<access>read-only</access>
						</field>
						<field>
							<name>CC_LCS_VALID</name>
							<bitRange>[3:3]</bitRange>
							<description>Always On block life cycle state valid</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_LCS_IS_INVALID</name>
									<value>0</value>
									<description>The CC312 does not have LCS defined after reset</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_LCS_IS_VALID</name>
									<value>1</value>
									<description>The CC312 has LCS defined after reset</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_LCS</name>
							<bitRange>[2:0]</bitRange>
							<description>Always On block life cycle state</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_LCS_CM</name>
									<value>0</value>
									<description>The CC312 is in CM lifecycle state</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_LCS_DM</name>
									<value>1</value>
									<description>The CC312 is in DM lifecycle state</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_LCS_SECURE</name>
									<value>5</value>
									<description>The CC312 is in Secure lifecycle state</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_LCS_RMA</name>
									<value>7</value>
									<description>The CC312 is in RMA lifecycle state</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>SYSCTRL_CC_FEATURES_CTRL</name>
					<description>CryptoCell always on block debug features control</description>
					<addressOffset>0xB8</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x7FFF3FFF</resetMask>
					<fields>
						<field>
							<name>CC_OEM_SEC_RST_ALL</name>
							<bitRange>[30:30]</bitRange>
							<description>Always On block OEM governed DCU_EN bits fault status allocated for enabling SEC_RST operation</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_OEM_SEC_RST_DCUEN_MATCH</name>
									<value>0</value>
									<description>The DCU_EN bits allocated for the feature are all equal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_OEM_SEC_RST_DCUEN_MISMATCH</name>
									<value>1</value>
									<description>The DCU_EN bits allocated for the feature have mismatch</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_OEM_SPINDEN_ALL</name>
							<bitRange>[29:29]</bitRange>
							<description>Always On block OEM governed DCU_EN bits fault status allocated for enabling SPINDEN operation</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_OEM_SPINDEN_DCUEN_MATCH</name>
									<value>0</value>
									<description>The DCU_EN bits allocated for the feature are all equal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_OEM_SPINDEN_DCUEN_MISMATCH</name>
									<value>1</value>
									<description>The DCU_EN bits allocated for the feature have mismatch</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_OEM_SPIDEN_ALL</name>
							<bitRange>[28:28]</bitRange>
							<description>Always On block OEM governed DCU_EN bits fault status allocated for enabling SPIDEN operation</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_OEM_SPIDEN_DCUEN_MATCH</name>
									<value>0</value>
									<description>The DCU_EN bits allocated for the feature are all equal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_OEM_SPIDEN_DCUEN_MISMATCH</name>
									<value>1</value>
									<description>The DCU_EN bits allocated for the feature have mismatch</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_OEM_NIDEN_ALL</name>
							<bitRange>[27:27]</bitRange>
							<description>Always On block OEM governed DCU_EN bits fault status allocated for enabling NIDEN operation</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_OEM_NIDEN_DCUEN_MATCH</name>
									<value>0</value>
									<description>The DCU_EN bits allocated for the feature are all equal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_OEM_NIDEN_DCUEN_MISMATCH</name>
									<value>1</value>
									<description>The DCU_EN bits allocated for the feature have mismatch</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_OEM_DBGEN_ALL</name>
							<bitRange>[26:26]</bitRange>
							<description>Always On block OEM governed DCU_EN bits fault status allocated for enabling DBGEN operation</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_OEM_DBGEN_DCUEN_MATCH</name>
									<value>0</value>
									<description>The DCU_EN bits allocated for the feature are all equal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_OEM_DBGEN_DCUEN_MISMATCH</name>
									<value>1</value>
									<description>The DCU_EN bits allocated for the feature have mismatch</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_ENERGY_HARVESTING_ALL</name>
							<bitRange>[25:25]</bitRange>
							<description>Always On block DCU_EN bits fault status allocated for enabling ENERGY_HARVESTING operation</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_ENERGY_HARVESTING_DCUEN_MATCH</name>
									<value>0</value>
									<description>The DCU_EN bits allocated for the feature are all equal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_ENERGY_HARVESTING_DCUEN_MISMATCH</name>
									<value>1</value>
									<description>The DCU_EN bits allocated for the feature have mismatch</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_PROD_STATUS_ALL</name>
							<bitRange>[24:24]</bitRange>
							<description>Always On block DCU_EN bits fault status allocated for enabling PROD_STATUS operation</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_PROD_STATUS_DCUEN_MATCH</name>
									<value>0</value>
									<description>The DCU_EN bits allocated for the feature are all equal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_PROD_STATUS_DCUEN_MISMATCH</name>
									<value>1</value>
									<description>The DCU_EN bits allocated for the feature have mismatch</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_TCTRL_ACC_ALL</name>
							<bitRange>[23:23]</bitRange>
							<description>Always On block DCU_EN bits fault status allocated for enabling TCTRL_ACC operation</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_TCTRL_ACC_DCUEN_MATCH</name>
									<value>0</value>
									<description>The DCU_EN bits allocated for the feature are all equal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_TCTRL_ACC_DCUEN_MISMATCH</name>
									<value>1</value>
									<description>The DCU_EN bits allocated for the feature have mismatch</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_TRIM_ACC_ALL</name>
							<bitRange>[22:22]</bitRange>
							<description>Always On block DCU_EN bits fault status allocated for enabling TRIM_ACC operation</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_TRIM_ACC_DCUEN_MATCH</name>
									<value>0</value>
									<description>The DCU_EN bits allocated for the feature are all equal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_TRIM_ACC_DCUEN_MISMATCH</name>
									<value>1</value>
									<description>The DCU_EN bits allocated for the feature have mismatch</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_NVM_ACC_ALL</name>
							<bitRange>[21:21]</bitRange>
							<description>Always On block DCU_EN bits fault status allocated for enabling NVM_ACC operation</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_NVM_ACC_DCUEN_MATCH</name>
									<value>0</value>
									<description>The DCU_EN bits allocated for the feature are all equal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_NVM_ACC_DCUEN_MISMATCH</name>
									<value>1</value>
									<description>The DCU_EN bits allocated for the feature have mismatch</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_ICV_SEC_RST_ALL</name>
							<bitRange>[20:20]</bitRange>
							<description>Always On block ICV governed DCU_EN bits fault status allocated for enabling SEC_RST operation</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_ICV_SEC_RST_DCUEN_MATCH</name>
									<value>0</value>
									<description>The DCU_EN bits allocated for the feature are all equal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_ICV_SEC_RST_DCUEN_MISMATCH</name>
									<value>1</value>
									<description>The DCU_EN bits allocated for the feature have mismatch</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_ICV_SPINDEN_ALL</name>
							<bitRange>[19:19]</bitRange>
							<description>Always On block ICV governed DCU_EN bits fault status allocated for enabling SPINDEN operation</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_ICV_SPINDEN_DCUEN_MATCH</name>
									<value>0</value>
									<description>The DCU_EN bits allocated for the feature are all equal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_ICV_SPINDEN_DCUEN_MISMATCH</name>
									<value>1</value>
									<description>The DCU_EN bits allocated for the feature have mismatch</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_ICV_SPIDEN_ALL</name>
							<bitRange>[18:18]</bitRange>
							<description>Always On block ICV governed DCU_EN bits fault status allocated for enabling SPIDEN operation</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_ICV_SPIDEN_DCUEN_MATCH</name>
									<value>0</value>
									<description>The DCU_EN bits allocated for the feature are all equal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_ICV_SPIDEN_DCUEN_MISMATCH</name>
									<value>1</value>
									<description>The DCU_EN bits allocated for the feature have mismatch</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_ICV_NIDEN_ALL</name>
							<bitRange>[17:17]</bitRange>
							<description>Always On block ICV governed DCU_EN bits fault status allocated for enabling NIDEN operation</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_ICV_NIDEN_DCUEN_MATCH</name>
									<value>0</value>
									<description>The DCU_EN bits allocated for the feature are all equal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_ICV_NIDEN_DCUEN_MISMATCH</name>
									<value>1</value>
									<description>The DCU_EN bits allocated for the feature have mismatch</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_ICV_DBGEN_ALL</name>
							<bitRange>[16:16]</bitRange>
							<description>Always On block ICV governed DCU_EN bits fault status allocated for enabling DBGEN operation</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_ICV_DBGEN_DCUEN_MATCH</name>
									<value>0</value>
									<description>The DCU_EN bits allocated for the feature are all equal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_ICV_DBGEN_DCUEN_MISMATCH</name>
									<value>1</value>
									<description>The DCU_EN bits allocated for the feature have mismatch</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_OEM_SPINDEN</name>
							<bitRange>[13:13]</bitRange>
							<description>Always On block OEM SPINDEN status as the result of the equality check and production state confirmation</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_OEM_SPINDEN_INACTIVE</name>
									<value>0</value>
									<description>Secure non-invasive CM33 debug disabled by OEM</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_OEM_SPINDEN_ACTIVE</name>
									<value>1</value>
									<description>Secure non-invasive CM33 debug enabled by OEM, all bits set</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_OEM_SPIDEN</name>
							<bitRange>[12:12]</bitRange>
							<description>Always On block OEM SPIDEN status as the result of the equality check and production state confirmation</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_OEM_SPIDEN_INACTIVE</name>
									<value>0</value>
									<description>Secure invasive CM33 debug disabled by OEM</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_OEM_SPIDEN_ACTIVE</name>
									<value>1</value>
									<description>Secure invasive CM33 debug enabled by OEM, all bits set</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_OEM_NIDEN</name>
							<bitRange>[11:11]</bitRange>
							<description>Always On block OEM NIDEN status as the result of the equality check and production state confirmation</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_OEM_NIDEN_INACTIVE</name>
									<value>0</value>
									<description>Non-invasive CM33 debug disabled by OEM</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_OEM_NIDEN_ACTIVE</name>
									<value>1</value>
									<description>Non-invasive CM33 debug enabled by OEM, all bits set</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_OEM_DBGEN</name>
							<bitRange>[10:10]</bitRange>
							<description>Always On block OEM DBGEN status as the result of the equality check and production state confirmation</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_OEM_DBGEN_INACTIVE</name>
									<value>0</value>
									<description>CM33 debug disabled by OEM</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_OEM_DBGEN_ACTIVE</name>
									<value>1</value>
									<description>CM33 debug enabled by OEM, all bits set</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_ENERGY_HARVESTING</name>
							<bitRange>[9:9]</bitRange>
							<description>Always On block Energy Harvesting status as the result of equality check</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_ENERGY_HARVESTING_INACTIVE</name>
									<value>0</value>
									<description>Energy harvesting is inactive.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_ENERGY_HARVESTING_ACTIVE</name>
									<value>1</value>
									<description>Energy harvesting is active, all bits set</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_PROD_STATUS</name>
							<bitRange>[8:8]</bitRange>
							<description>Always On block Production Status as the result of equality check</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_PROD_NOT_DONE</name>
									<value>0</value>
									<description>Production is not done.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_PROD_DONE</name>
									<value>1</value>
									<description>Production screening done, all bits set</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_TCTRL_ACC</name>
							<bitRange>[7:7]</bitRange>
							<description>Always On block TCTRL_ACC status as the result of the equality check and production state confirmation</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_TCTRL_ACC_INACTIVE</name>
									<value>0</value>
									<description>Test_ctrl register access disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_TCTRL_ACC_ACTIVE</name>
									<value>1</value>
									<description>Test_ctrl register access enabled, all bits set</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_TRIM_ACC</name>
							<bitRange>[6:6]</bitRange>
							<description>Always On block TRIM_ACC status as the result of the equality check and production state confirmation</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_TRIM_ACC_INACTIVE</name>
									<value>0</value>
									<description>MNVR and chip trim access disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_TRIM_ACC_ACTIVE</name>
									<value>1</value>
									<description>MNVR and chip trim access enabled, all bits set</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_NVM_ACC</name>
							<bitRange>[5:5]</bitRange>
							<description>Always On block NVM_ACC status as the result of the equality check and production state confirmation</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_NVM_ACC_INACTIVE</name>
									<value>0</value>
									<description>NVM access limited</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_NVM_ACC_ACTIVE</name>
									<value>1</value>
									<description>NVM access available for ERASE and WRITE command, all bits set</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_SEC_RST</name>
							<bitRange>[4:4]</bitRange>
							<description>Always On block ICV or OEM SEC_RST status as the result of any bit being set.</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_SEC_RST_INACTIVE</name>
									<value>0</value>
									<description>None of the bits are set, the feature is deactivated by ICV or OEM</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_SEC_RST_ACTIVE</name>
									<value>1</value>
									<description>Some of the bits are set by ICV or OEM to activate the feature</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_ICV_SPINDEN</name>
							<bitRange>[3:3]</bitRange>
							<description>Always On block ICV SPINDEN status as the result of the equality check and production state confirmation</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_ICV_SPINDEN_INACTIVE</name>
									<value>0</value>
									<description>Secure non-invasive CM33 debug disabled by ICV</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_ICV_SPINDEN_ACTIVE</name>
									<value>1</value>
									<description>Secure non-invasive CM33 debug enabled by ICV, all bits set</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_ICV_SPIDEN</name>
							<bitRange>[2:2]</bitRange>
							<description>Always On block ICV SPIDEN status as the result of the equality check and production state confirmation</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_ICV_SPIDEN_INACTIVE</name>
									<value>0</value>
									<description>Secure invasive CM33 debug disabled by ICV</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_ICV_SPIDEN_ACTIVE</name>
									<value>1</value>
									<description>Secure invasive CM33 debug enabled by ICV, all bits set</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_ICV_NIDEN</name>
							<bitRange>[1:1]</bitRange>
							<description>Always On block ICV NIDEN status as the result of the equality check and production state confirmation</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_ICV_NIDEN_INACTIVE</name>
									<value>0</value>
									<description>Non-invasive CM33 debug disabled by ICV</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_ICV_NIDEN_ACTIVE</name>
									<value>1</value>
									<description>Non-invasive CM33 debug enabled by ICV, all bits set</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC_ICV_DBGEN</name>
							<bitRange>[0:0]</bitRange>
							<description>Always On block ICV DBGEN status as the result of the equality check and production state confirmation</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CC_ICV_DBGEN_INACTIVE</name>
									<value>0</value>
									<description>CM33 debug disabled by ICV</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CC_ICV_DBGEN_ACTIVE</name>
									<value>1</value>
									<description>CM33 debug enabled by ICV, all bits set</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>SYSCTRL_VDDPA_CFG0</name>
					<description>VDDPA Dynamic Control Configuration 0</description>
					<addressOffset>0xD0</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFF01</resetMask>
					<fields>
						<field>
							<name>DISABLE_DELAY</name>
							<bitRange>[31:24]</bitRange>
							<description>VDDPA disable delay after ramp down (in system clock cycles)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DISABLE_DELAY_1</name>
									<value>0</value>
									<description>1 system clock cycle delay</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DISABLE_DELAY_256</name>
									<value>255</value>
									<description>256 system clock cycles delay</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RAMPUP_DELAY</name>
							<bitRange>[23:16]</bitRange>
							<description>VDDPA ramp up delay after regulator enabling (in system clock cycles)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RAMPUP_DELAY_1</name>
									<value>0</value>
									<description>1 system clock cycle delay</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RAMPUP_DELAY_256</name>
									<value>255</value>
									<description>256 system clock cycles delay</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SW_CTRL_DELAY</name>
							<bitRange>[15:8]</bitRange>
							<description>VDDPA SW_CTRL delay after regulator enabling (in system clock cycles)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SW_CTRL_DELAY_1</name>
									<value>0</value>
									<description>1 system clock cycle delay</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SW_CTRL_DELAY_256</name>
									<value>255</value>
									<description>256 system clock cycles delay</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DYNAMIC_CTRL</name>
							<bitRange>[0:0]</bitRange>
							<description>Dynamic VDDPA control (VDDPA is enabled when RF is in TX mode, disabled otherwise)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DYNAMIC_CTRL_DISABLE</name>
									<value>0</value>
									<description>Disable dynamic VDDPA control</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DYNAMIC_CTRL_ENABLE</name>
									<value>1</value>
									<description>Enable dynamic VDDPA control</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SYSCTRL_VDDPA_CFG1</name>
					<description>VDDPA Dynamic Control Configuration 1</description>
					<addressOffset>0xD4</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFF77</resetMask>
					<fields>
						<field>
							<name>ACTUAL_SW_CTRL</name>
							<bitRange>[31:31]</bitRange>
							<description>VDDPA actual SW_CTRL status</description>
							<access>read-only</access>
						</field>
						<field>
							<name>ACTUAL_ENABLE</name>
							<bitRange>[30:30]</bitRange>
							<description>VDDPA actual enable status</description>
							<access>read-only</access>
						</field>
						<field>
							<name>ACTUAL_VTRIM</name>
							<bitRange>[29:24]</bitRange>
							<description>VDDPA actual voltage trimming status</description>
							<access>read-only</access>
						</field>
						<field>
							<name>RAMPDOWN_STEP_TIME</name>
							<bitRange>[23:16]</bitRange>
							<description>VDDPA ramp down step duration (in system clock cycles)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RAMPDOWN_STEP_TIME_1</name>
									<value>0</value>
									<description>1 system clock cycle duration</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RAMPDOWN_STEP_TIME_256</name>
									<value>255</value>
									<description>256 system clock cycles duration</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RAMPUP_STEP_TIME</name>
							<bitRange>[15:8]</bitRange>
							<description>VDDPA ramp up step duration (in system clock cycles)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RAMPUP_STEP_TIME_1</name>
									<value>0</value>
									<description>1 system clock cycle duration</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RAMPUP_STEP_TIME_256</name>
									<value>255</value>
									<description>256 system clock cycles duration</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RAMPDOWN_STEP</name>
							<bitRange>[6:4]</bitRange>
							<description>Amount of VDDPA ramp down step(s)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RAMPDOWN_1_STEP</name>
									<value>0</value>
									<description>1 ramp up voltage step</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RAMPDOWN_2_STEP</name>
									<value>1</value>
									<description>2 ramp up voltage steps</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RAMPDOWN_4_STEP</name>
									<value>2</value>
									<description>4 ramp up voltage steps</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RAMPDOWN_8_STEP</name>
									<value>3</value>
									<description>8 ramp up voltage steps</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RAMPDOWN_16_STEP</name>
									<value>4</value>
									<description>16 ramp up voltage steps</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RAMPDOWN_32_STEP</name>
									<value>5</value>
									<description>32 ramp up voltage steps</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RAMPDOWN_64_STEP</name>
									<value>6</value>
									<description>64 ramp up voltage steps</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RAMPUP_STEP</name>
							<bitRange>[2:0]</bitRange>
							<description>Amount of VDDPA ramp up step(s)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RAMPUP_1_STEP</name>
									<value>0</value>
									<description>1 ramp down voltage step</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RAMPUP_2_STEP</name>
									<value>1</value>
									<description>2 ramp down voltage steps</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RAMPUP_4_STEP</name>
									<value>2</value>
									<description>4 ramp down voltage steps</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RAMPUP_8_STEP</name>
									<value>3</value>
									<description>8 ramp down voltage steps</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RAMPUP_16_STEP</name>
									<value>4</value>
									<description>16 ramp down voltage steps</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RAMPUP_32_STEP</name>
									<value>5</value>
									<description>32 ramp down voltage steps</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RAMPUP_64_STEP</name>
									<value>7</value>
									<description>64 ramp down voltage steps</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SYSCTRL_WAKEUP_PAD_NS</name>
					<description>WAKEUP Pad Value</description>
					<addressOffset>0x20034</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields/>
				</register>
				<register>
					<name>SYSCTRL_CNT_CTRL_NS</name>
					<description>Activity Counters Control</description>
					<addressOffset>0x2007C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields/>
				</register>
				<register>
					<name>SYSCTRL_SYSCLK_CNT_NS</name>
					<description>System Clock Counter Value</description>
					<addressOffset>0x20080</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields/>
				</register>
				<register>
					<name>SYSCTRL_CM33_CNT_NS</name>
					<description>CM33 Activity Counter Value</description>
					<addressOffset>0x20084</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields/>
				</register>
				<register>
					<name>SYSCTRL_CBUS_CNT_NS</name>
					<description>CBus Activity Counter Value</description>
					<addressOffset>0x20088</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields/>
				</register>
				<register>
					<name>SYSCTRL_FLASH_READ_CNT_NS</name>
					<description>Flash Read Access Counter Value</description>
					<addressOffset>0x2008C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields/>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>CLK</name>
			<baseAddress>0x40000100</baseAddress>
			<description>Clock Generation</description>
			<addressBlock>
				<offset>0</offset>
				<size>0x0C</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>CLK_SYS_CFG</name>
					<description>System Clock Configuration Register</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xF03</resetMask>
					<fields>
						<field>
							<name>SWCLK_PRESCALE</name>
							<bitRange>[11:8]</bitRange>
							<description>Prescale value for the input clock from pad SWCLK (1 to 16 in steps of 1)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SWCLK_PRESCALE_1</name>
									<value>0</value>
									<description>Divide by 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SWCLK_PRESCALE_2</name>
									<value>1</value>
									<description>Divide by 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SWCLK_PRESCALE_4</name>
									<value>3</value>
									<description>Divide by 4</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SWCLK_PRESCALE_8</name>
									<value>7</value>
									<description>Divide by 8</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SWCLK_PRESCALE_15</name>
									<value>14</value>
									<description>Divide by 15</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SWCLK_PRESCALE_16</name>
									<value>15</value>
									<description>Divide by 16</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SYSCLK_SRC_SEL</name>
							<bitRange>[1:0]</bitRange>
							<description>Controls the source of the system clock : SWCLK, RFCLK, RCCLK, or STANDBYCLK</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SYSCLK_CLKSRC_RCCLK</name>
									<value>0</value>
									<description>Select the RCCLK clock as SYSCLK clock source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SYSCLK_CLKSRC_STANDBYCLK</name>
									<value>1</value>
									<description>Select the STANDBYCLK clock as SYSCLK clock source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SYSCLK_CLKSRC_RFCLK</name>
									<value>2</value>
									<description>Select the RFCLK clock as SYSCLK clock source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SYSCLK_CLKSRC_SWCLK</name>
									<value>3</value>
									<description>Select the SWCLK clock as SYSCLK clock source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>CLK_DIV_CFG0</name>
					<description>Prescale register for SLOWCLK, BBCLK and UARTCLK clocks</description>
					<addressOffset>0x04</addressOffset>
					<size>32</size>
					<resetValue>0x02</resetValue>
					<resetMask>0x1F073F</resetMask>
					<fields>
						<field>
							<name>UARTCLK_PRESCALE</name>
							<bitRange>[20:16]</bitRange>
							<description>Prescale value for the UART peripheral clock (1 to 32 in steps of 1)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>UARTCLK_PRESCALE_1</name>
									<value>0</value>
									<description>Divide by 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>UARTCLK_PRESCALE_2</name>
									<value>1</value>
									<description>Divide by 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>UARTCLK_PRESCALE_31</name>
									<value>30</value>
									<description>Divide by 31</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>UARTCLK_PRESCALE_32</name>
									<value>31</value>
									<description>Divide by 32</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BBCLK_PRESCALE</name>
							<bitRange>[10:8]</bitRange>
							<description>Prescale value for the Baseband peripheral clock (1 to 8 in steps of 1)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BBCLK_PRESCALE_1</name>
									<value>0</value>
									<description>Divide by 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BBCLK_PRESCALE_2</name>
									<value>1</value>
									<description>Divide by 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BBCLK_PRESCALE_3</name>
									<value>2</value>
									<description>Divide by 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BBCLK_PRESCALE_4</name>
									<value>3</value>
									<description>Divide by 4</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BBCLK_PRESCALE_5</name>
									<value>4</value>
									<description>Divide by 5</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BBCLK_PRESCALE_6</name>
									<value>5</value>
									<description>Divide by 6</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BBCLK_PRESCALE_7</name>
									<value>6</value>
									<description>Divide by 7</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BBCLK_PRESCALE_8</name>
									<value>7</value>
									<description>Divide by 8</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SLOWCLK_PRESCALE</name>
							<bitRange>[5:0]</bitRange>
							<description>Prescale value for the SLOWCLK clock (1 to 64 in steps of 1)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SLOWCLK_PRESCALE_1</name>
									<value>0</value>
									<description>Divide by 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SLOWCLK_PRESCALE_2</name>
									<value>1</value>
									<description>Divide by 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SLOWCLK_PRESCALE_3</name>
									<value>2</value>
									<description>Divide by 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SLOWCLK_PRESCALE_4</name>
									<value>3</value>
									<description>Divide by 4</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SLOWCLK_PRESCALE_6</name>
									<value>5</value>
									<description>Divide by 6</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SLOWCLK_PRESCALE_8</name>
									<value>7</value>
									<description>Divide by 8</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SLOWCLK_PRESCALE_10</name>
									<value>9</value>
									<description>Divide by 10</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SLOWCLK_PRESCALE_12</name>
									<value>11</value>
									<description>Divide by 12</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SLOWCLK_PRESCALE_16</name>
									<value>15</value>
									<description>Divide by 16</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SLOWCLK_PRESCALE_24</name>
									<value>23</value>
									<description>Divide by 24</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SLOWCLK_PRESCALE_48</name>
									<value>47</value>
									<description>Divide by 48</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SLOWCLK_PRESCALE_63</name>
									<value>62</value>
									<description>Divide by 63</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SLOWCLK_PRESCALE_64</name>
									<value>63</value>
									<description>Divide by 64</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>CLK_DIV_CFG1</name>
					<description>Prescale register for charge pump clock and sensor clock</description>
					<addressOffset>0x08</addressOffset>
					<size>32</size>
					<resetValue>0xD0700</resetValue>
					<resetMask>0xFBFBF</resetMask>
					<fields>
						<field>
							<name>SENSOR_CLK_DISABLE</name>
							<bitRange>[19:19]</bitRange>
							<description>Sensor clock disable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SENSOR_CLK_ENABLE</name>
									<value>0</value>
									<description>Sensor clock enabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_CLK_DISABLE</name>
									<value>1</value>
									<description>Sensor clock disabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SENSOR_CLK_PRESCALE</name>
							<bitRange>[18:16]</bitRange>
							<description>Prescale value for the sensor clock</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SENSOR_SLOWCLK_DIV1</name>
									<value>0</value>
									<description>Sensor clock = SLOWCLK</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_SLOWCLK_DIV2</name>
									<value>1</value>
									<description>Sensor clock = SLOWCLK / 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_SLOWCLK_DIV4</name>
									<value>2</value>
									<description>Sensor clock = SLOWCLK / 4</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_SLOWCLK_DIV8</name>
									<value>3</value>
									<description>Sensor clock = SLOWCLK / 8</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_SLOWCLK_DIV16</name>
									<value>4</value>
									<description>Sensor clock = SLOWCLK / 16</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_SLOWCLK_DIV32</name>
									<value>5</value>
									<description>Sensor clock = SLOWCLK / 32</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_SLOWCLK_DIV64</name>
									<value>6</value>
									<description>Sensor clock = SLOWCLK / 64</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_SLOWCLK_DIV128</name>
									<value>7</value>
									<description>Sensor clock = SLOWCLK / 128</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPCLK_DISABLE</name>
							<bitRange>[15:15]</bitRange>
							<description>Charge pump clock disable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CPCLK_ENABLE</name>
									<value>0</value>
									<description>Charge pump clock enabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CPCLK_DISABLE</name>
									<value>1</value>
									<description>Charge pump clock disabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPCLK_PRESCALE</name>
							<bitRange>[13:8]</bitRange>
							<description>Prescale value for the charge pump clock from the SLOWCLK clock (1 to 64 in steps of 1)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CPCLK_PRESCALE_1</name>
									<value>0</value>
									<description>Divide by 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CPCLK_PRESCALE_2</name>
									<value>1</value>
									<description>Divide by 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CPCLK_PRESCALE_3</name>
									<value>2</value>
									<description>Divide by 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CPCLK_PRESCALE_4</name>
									<value>3</value>
									<description>Divide by 4</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CPCLK_PRESCALE_5</name>
									<value>4</value>
									<description>Divide by 5</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CPCLK_PRESCALE_6</name>
									<value>5</value>
									<description>Divide by 6</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CPCLK_PRESCALE_7</name>
									<value>6</value>
									<description>Divide by 7</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CPCLK_PRESCALE_8</name>
									<value>7</value>
									<description>Divide by 8</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CPCLK_PRESCALE_9</name>
									<value>8</value>
									<description>Divide by 9</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CPCLK_PRESCALE_10</name>
									<value>9</value>
									<description>Divide by 10</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CPCLK_PRESCALE_63</name>
									<value>62</value>
									<description>Divide by 63</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CPCLK_PRESCALE_64</name>
									<value>63</value>
									<description>Divide by 64</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DCCLK_DISABLE</name>
							<bitRange>[7:7]</bitRange>
							<description>DC-DC converter clock disable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DCCLK_ENABLE</name>
									<value>0</value>
									<description>DC-DC converter clock enabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DCCLK_DISABLE</name>
									<value>1</value>
									<description>DC-DC converter clock disabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DCCLK_PRESCALE</name>
							<bitRange>[5:0]</bitRange>
							<description>Prescale value for the DC-DC converter clock (1 to 64 in steps of 1)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DCCLK_PRESCALE_1</name>
									<value>0</value>
									<description>Divide by 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DCCLK_PRESCALE_2</name>
									<value>1</value>
									<description>Divide by 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DCCLK_PRESCALE_3</name>
									<value>2</value>
									<description>Divide by 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DCCLK_PRESCALE_4</name>
									<value>3</value>
									<description>Divide by 4</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DCCLK_PRESCALE_5</name>
									<value>4</value>
									<description>Divide by 5</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DCCLK_PRESCALE_6</name>
									<value>5</value>
									<description>Divide by 6</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DCCLK_PRESCALE_7</name>
									<value>6</value>
									<description>Divide by 7</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DCCLK_PRESCALE_8</name>
									<value>7</value>
									<description>Divide by 8</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DCCLK_PRESCALE_9</name>
									<value>8</value>
									<description>Divide by 9</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DCCLK_PRESCALE_10</name>
									<value>9</value>
									<description>Divide by 10</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DCCLK_PRESCALE_12</name>
									<value>11</value>
									<description>Divide by 12</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DCCLK_PRESCALE_63</name>
									<value>62</value>
									<description>Divide by 63</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DCCLK_PRESCALE_64</name>
									<value>63</value>
									<description>Divide by 64</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>CLK_DIV_CFG2</name>
					<description>Prescale register for User clock</description>
					<addressOffset>0x0C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x10FFF</resetMask>
					<fields>
						<field>
							<name>USRCLK_SRC_SEL</name>
							<bitRange>[16:16]</bitRange>
							<description>USR clock source selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>USRCLK_SRC_SYSCLK</name>
									<value>0</value>
									<description>User clock based on system clock</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>USRCLK_SRC_RFCLK</name>
									<value>1</value>
									<description>User clock based on RF clock</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>USRCLK_PRESCALE</name>
							<bitRange>[11:0]</bitRange>
							<description>Prescale value for the USR clock (1 to 4096 in steps of 1)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>USRCLK_PRESCALE_1</name>
									<value>0</value>
									<description>Divide by 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>USRCLK_PRESCALE_2</name>
									<value>1</value>
									<description>Divide by 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>USRCLK_PRESCALE_3</name>
									<value>2</value>
									<description>Divide by 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>USRCLK_PRESCALE_4095</name>
									<value>4094</value>
									<description>Divide by 4095</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>USRCLK_PRESCALE_4096</name>
									<value>4095</value>
									<description>Divide by 4096</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>RESET</name>
			<baseAddress>0x40000200</baseAddress>
			<description>Reset</description>
			<addressBlock>
				<offset>0</offset>
				<size>0x00</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>RESET_DIG_STATUS</name>
					<description>Reset status register</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0x01</resetValue>
					<resetMask>0x1F</resetMask>
					<fields>
						<field>
							<name>DEU_RESET_FLAG_CLEAR</name>
							<bitRange>[12:12]</bitRange>
							<description>Reset the sticky DEU reset flag</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEU_RESET_FLAG_CLEAR</name>
									<value>1</value>
									<description>Reset the sticky DEU reset flag</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LOCKUP_RESET_FLAG_CLEAR</name>
							<bitRange>[11:11]</bitRange>
							<description>Reset the sticky LOCKUP flag</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LOCKUP_FLAG_CLEAR</name>
									<value>1</value>
									<description>Reset the sticky LOCKUP flag</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WATCHDOG_RESET_FLAG_CLEAR</name>
							<bitRange>[10:10]</bitRange>
							<description>Reset the sticky Watchdog time-out reset flag</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WATCHDOG_RESET_FLAG_CLEAR</name>
									<value>1</value>
									<description>Reset the sticky Watchdog time-out reset flag</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CM33_SW_RESET_FLAG_CLEAR</name>
							<bitRange>[9:9]</bitRange>
							<description>Reset the sticky CM33 software reset flag</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CM33_SW_RESET_FLAG_CLEAR</name>
									<value>1</value>
									<description>Reset the sticky CM33 software reset flag</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACS_RESET_FLAG_CLEAR</name>
							<bitRange>[8:8]</bitRange>
							<description>Reset the sticky ACS reset flag</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACS_RESET_FLAG_CLEAR</name>
									<value>1</value>
									<description>Reset the sticky ACS reset flag</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEU_RESET_FLAG</name>
							<bitRange>[4:4]</bitRange>
							<description>Sticky flag that detect that a DEU reset occured</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEU_RESET_NOT_SET</name>
									<value>0</value>
									<description>The DEU reset has not triggered at least once.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEU_RESET_SET</name>
									<value>1</value>
									<description>The DEU reset was triggered at least once since this status bit was last cleared</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LOCKUP_FLAG</name>
							<bitRange>[3:3]</bitRange>
							<description>Sticky flag that detects that a LOCKUP occurred</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LOCKUP_NOT_SET</name>
									<value>0</value>
									<description>The LOCKUP has not triggered at least once</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LOCKUP_SET</name>
									<value>1</value>
									<description>The LOCKUP was triggered at least once</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WATCHDOG_RESET_FLAG</name>
							<bitRange>[2:2]</bitRange>
							<description>Sticky flag that detects that a Watchdog time-out reset occurred</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WATCHDOG_RESET_NOT_SET</name>
									<value>0</value>
									<description>The Watchdog time-out reset has not triggered at least once</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WATCHDOG_RESET_SET</name>
									<value>1</value>
									<description>The Watchdog time-out reset was triggered at least once since this status bit was last cleared</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CM33_SW_RESET_FLAG</name>
							<bitRange>[1:1]</bitRange>
							<description>Sticky flag that detects that a CM33 software reset occurred</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CM33_SW_RESET_NOT_SET</name>
									<value>0</value>
									<description>The CM33 software system reset has not triggered at least once</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CM33_SW_RESET_SET</name>
									<value>1</value>
									<description>The CM33 software system reset was triggered at least once since this status bit was last cleared</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACS_RESET_FLAG</name>
							<bitRange>[0:0]</bitRange>
							<description>Sticky flag that detects that a ACS reset occurred</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACS_RESET_NOT_SET</name>
									<value>0</value>
									<description>The ACS reset has not triggered at least once</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACS_RESET_SET</name>
									<value>1</value>
									<description>The ACS reset was triggered at least once since this status bit was last cleared</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>WATCHDOG</name>
			<baseAddress>0x40000300</baseAddress>
			<description>Watchdog Timer</description>
			<addressBlock>
				<offset>0</offset>
				<size>0xFC</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>WATCHDOG_CFG</name>
					<description>Watchdog timer Configuration Register</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0x0B</resetValue>
					<resetMask>0x0F</resetMask>
					<fields>
						<field>
							<name>TIMEOUT_VALUE</name>
							<bitRange>[3:0]</bitRange>
							<description>Watchdog timeout period. Values 0xC to 0xF result in the same timeout period as the value 0xB.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WATCHDOG_TIMEOUT_2M048</name>
									<value>0</value>
									<description>2.048 ms</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WATCHDOG_TIMEOUT_4M096</name>
									<value>1</value>
									<description>4.096 ms</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WATCHDOG_TIMEOUT_8M2</name>
									<value>2</value>
									<description>8.192 ms</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WATCHDOG_TIMEOUT_16M4</name>
									<value>3</value>
									<description>16.384 ms</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WATCHDOG_TIMEOUT_32M8</name>
									<value>4</value>
									<description>32.768 ms</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WATCHDOG_TIMEOUT_65M5</name>
									<value>5</value>
									<description>65.536 ms</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WATCHDOG_TIMEOUT_131M1</name>
									<value>6</value>
									<description>131.072 ms</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WATCHDOG_TIMEOUT_262M1</name>
									<value>7</value>
									<description>262.144 ms</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WATCHDOG_TIMEOUT_524M3</name>
									<value>8</value>
									<description>524.3 ms</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WATCHDOG_TIMEOUT_1048M6</name>
									<value>9</value>
									<description>1.048 sec</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WATCHDOG_TIMEOUT_2097M1</name>
									<value>10</value>
									<description>2.097 sec</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WATCHDOG_TIMEOUT_4194M3</name>
									<value>11</value>
									<description>4.194 sec</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>WATCHDOG_CTRL</name>
					<description>Watchdog Refresh Control Register</description>
					<addressOffset>0x04</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields>
						<field>
							<name>WATCHDOG_REFRESH</name>
							<bitRange>[31:0]</bitRange>
							<description>Write a key to reset the watchdog</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WATCHDOG_REFRESH</name>
									<value>45212177</value>
									<description>Write 32-bit key to reset the watchdog (others values have no effect)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>WATCHDOG_ID_NUM</name>
					<description>WATCHDOG ID number</description>
					<addressOffset>0xFC</addressOffset>
					<size>32</size>
					<resetValue>0x100</resetValue>
					<resetMask>0xFFFF</resetMask>
					<fields>
						<field>
							<name>WATCHDOG_MAJOR_REVISION</name>
							<bitRange>[15:8]</bitRange>
							<description>WATCHDOG Major Revision number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WATCHDOG_MAJOR_REVISION</name>
									<value>1</value>
									<description>Watchdog revision 1.0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WATCHDOG_MINOR_REVISION</name>
							<bitRange>[7:0]</bitRange>
							<description>WATCHDOG Minor Revision number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WATCHDOG_MINOR_REVISION</name>
									<value>0</value>
									<description>Watchdog revision 1.0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>TIMER0</name>
			<baseAddress>0x40000400</baseAddress>
			<description>General-Purpose Timers</description>
			<addressBlock>
				<offset>0</offset>
				<size>0xFC</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>TIMER_CFG0</name>
					<description>Timer Configuration 0 Register</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x7FFFFFF</resetMask>
					<fields>
						<field>
							<name>PRESCALE</name>
							<bitRange>[26:24]</bitRange>
							<description>Prescale value of the timer</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_PRESCALE_1</name>
									<value>0</value>
									<description>Divide the input clock frequency by 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_PRESCALE_2</name>
									<value>1</value>
									<description>Divide the input clock frequency by 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_PRESCALE_4</name>
									<value>2</value>
									<description>Divide the input clock frequency by 4</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_PRESCALE_8</name>
									<value>3</value>
									<description>Divide the input clock frequency by 8</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_PRESCALE_16</name>
									<value>4</value>
									<description>Divide the input clock frequency by 16</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_PRESCALE_32</name>
									<value>5</value>
									<description>Divide the input clock frequency by 32</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_PRESCALE_64</name>
									<value>6</value>
									<description>Divide the input clock frequency by 64</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_PRESCALE_128</name>
									<value>7</value>
									<description>Divide the input clock frequency by 128</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMEOUT_VALUE</name>
							<bitRange>[23:0]</bitRange>
							<description>Number of Timer clock cycles to time-out</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>TIMER_CFG1</name>
					<description>Timer Configuration 1 Register</description>
					<addressOffset>0x04</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1777</resetMask>
					<fields>
						<field>
							<name>CLK_SRC</name>
							<bitRange>[12:12]</bitRange>
							<description>Clock source</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_SLOWCLK_DIV32</name>
									<value>0</value>
									<description>Timer clock source is SLOWCLK divided by 32</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_SLOWCLK_DIV2</name>
									<value>1</value>
									<description>Timer clock source is SLOWCLK divided by 2</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MULTI_COUNT</name>
							<bitRange>[10:8]</bitRange>
							<description>Multi-count value</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_MULTI_COUNT_1</name>
									<value>0</value>
									<description>Stop on 1st Time-out occurrence and issue an interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_MULTI_COUNT_2</name>
									<value>1</value>
									<description>Stop on 2nd Time-out occurrence and issue an interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_MULTI_COUNT_3</name>
									<value>2</value>
									<description>Stop on 3rd Time-out occurrence and issue an interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_MULTI_COUNT_4</name>
									<value>3</value>
									<description>Stop on 4th Time-out occurrence and issue an interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_MULTI_COUNT_5</name>
									<value>4</value>
									<description>Stop on 5th Time-out occurrence and issue an interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_MULTI_COUNT_6</name>
									<value>5</value>
									<description>Stop on 6th Time-out occurrence and issue an interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_MULTI_COUNT_7</name>
									<value>6</value>
									<description>Stop on 7th Time-out occurrence and issue an interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_MULTI_COUNT_8</name>
									<value>7</value>
									<description>Stop on 8th Time-out occurrence and issue an interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO_INT_SRC</name>
							<bitRange>[6:4]</bitRange>
							<description>GPIO interrupt source selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_SRC_GPIO_INT0</name>
									<value>0</value>
									<description>Select GPIO interrupt defined in GPIO_INT_CFG0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_SRC_GPIO_INT1</name>
									<value>1</value>
									<description>Select GPIO interrupt defined in GPIO_INT_CFG1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_SRC_GPIO_INT2</name>
									<value>2</value>
									<description>Select GPIO interrupt defined in GPIO_INT_CFG2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_SRC_GPIO_INT3</name>
									<value>3</value>
									<description>Select GPIO interrupt defined in GPIO_INT_CFG3</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO_INT_MODE</name>
							<bitRange>[2:2]</bitRange>
							<description>GPIO interrupt capture mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_GPIO_INT_SINGLE</name>
									<value>0</value>
									<description>GPIO interrupt single capture mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_GPIO_INT_CONTINUOUS</name>
									<value>1</value>
									<description>GPIO interrupt continuous capture mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO_INT_ENABLE</name>
							<bitRange>[1:1]</bitRange>
							<description>GPIO interrupt capture enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_GPIO_INT_DISABLE</name>
									<value>0</value>
									<description>Disable GPIO interrupt capture</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_GPIO_INT_ENABLE</name>
									<value>1</value>
									<description>Enable GPIO interrupt capture</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE</name>
							<bitRange>[0:0]</bitRange>
							<description>Timer mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_SHOT_MODE</name>
									<value>0</value>
									<description>One shot / multi shot mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_FREE_RUN</name>
									<value>1</value>
									<description>Free-run mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>TIMER_CTRL</name>
					<description>General-Purpose timer Control / Status Register</description>
					<addressOffset>0x08</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x100</resetMask>
					<fields>
						<field>
							<name>BUSY</name>
							<bitRange>[8:8]</bitRange>
							<description>Indicate if the timer is active or not</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_INACTIVE</name>
									<value>0</value>
									<description>The timer is inactive</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_ACTIVE</name>
									<value>1</value>
									<description>The timer is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>START</name>
							<bitRange>[1:1]</bitRange>
							<description>Start or restart the timer</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_START</name>
									<value>1</value>
									<description>Writing a 1 starts or restarts the timer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STOP</name>
							<bitRange>[0:0]</bitRange>
							<description>Stop the timer</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_STOP</name>
									<value>1</value>
									<description>Writing a 1 stops the timer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>TIMER_VAL</name>
					<description>Timer Current Value Register</description>
					<addressOffset>0x0C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x7FFFFFF</resetMask>
					<fields>
						<field>
							<name>MULTI_COUNT_VAL</name>
							<bitRange>[26:24]</bitRange>
							<description>Current multi counter value</description>
							<access>read-only</access>
						</field>
						<field>
							<name>TIMER_VALUE</name>
							<bitRange>[23:0]</bitRange>
							<description>Current timer value</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>TIMER_VAL_CAPTURE</name>
					<description>Timer GPIO Interrupt Captured Value Register</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x7FFFFFF</resetMask>
					<fields>
						<field>
							<name>MULTI_COUNT_VAL_GPIO</name>
							<bitRange>[26:24]</bitRange>
							<description>Current multi counter value captured by the GPIO interrupt defined in GPIO_INT_SRC</description>
							<access>read-write</access>
						</field>
						<field>
							<name>TIMER_VALUE_GPIO</name>
							<bitRange>[23:0]</bitRange>
							<description>Timer value captured by the GPIO interrupt defined in GPIO_INT_SRC</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>TIMER_ID_NUM</name>
					<description>Timer ID number</description>
					<addressOffset>0xFC</addressOffset>
					<size>32</size>
					<resetValue>0x100</resetValue>
					<resetMask>0x1FFFFF</resetMask>
					<fields>
						<field>
							<name>TIMER_GPIO_CAP</name>
							<bitRange>[20:20]</bitRange>
							<description>Implementation of the GPIO triggered capture</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_GPIO_CAP_DISABLED</name>
									<value>0</value>
									<description>GPIO capture is not implemented</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_GPIO_CAP_ENABLED</name>
									<value>1</value>
									<description>GPIO capture is implemented</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMER_ID_NUM</name>
							<bitRange>[19:16]</bitRange>
							<description>TIMER instance number</description>
							<access>read-only</access>
						</field>
						<field>
							<name>TIMER_MAJOR_REVISION</name>
							<bitRange>[15:8]</bitRange>
							<description>TIMER Major Revision number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_MAJOR_REVISION</name>
									<value>1</value>
									<description>Timer revision 1.0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMER_MINOR_REVISION</name>
							<bitRange>[7:0]</bitRange>
							<description>TIMER Minor Revision number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_MINOR_REVISION</name>
									<value>0</value>
									<description>Timer revision 1.0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>TIMER1</name>
			<baseAddress>0x40000500</baseAddress>
			<description>General-Purpose Timers</description>
			<addressBlock>
				<offset>0</offset>
				<size>0xFC</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>TIMER_CFG0</name>
					<description>Timer Configuration 0 Register</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x7FFFFFF</resetMask>
					<fields>
						<field>
							<name>PRESCALE</name>
							<bitRange>[26:24]</bitRange>
							<description>Prescale value of the timer</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_PRESCALE_1</name>
									<value>0</value>
									<description>Divide the input clock frequency by 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_PRESCALE_2</name>
									<value>1</value>
									<description>Divide the input clock frequency by 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_PRESCALE_4</name>
									<value>2</value>
									<description>Divide the input clock frequency by 4</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_PRESCALE_8</name>
									<value>3</value>
									<description>Divide the input clock frequency by 8</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_PRESCALE_16</name>
									<value>4</value>
									<description>Divide the input clock frequency by 16</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_PRESCALE_32</name>
									<value>5</value>
									<description>Divide the input clock frequency by 32</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_PRESCALE_64</name>
									<value>6</value>
									<description>Divide the input clock frequency by 64</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_PRESCALE_128</name>
									<value>7</value>
									<description>Divide the input clock frequency by 128</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMEOUT_VALUE</name>
							<bitRange>[23:0]</bitRange>
							<description>Number of Timer clock cycles to time-out</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>TIMER_CFG1</name>
					<description>Timer Configuration 1 Register</description>
					<addressOffset>0x04</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1777</resetMask>
					<fields>
						<field>
							<name>CLK_SRC</name>
							<bitRange>[12:12]</bitRange>
							<description>Clock source</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_SLOWCLK_DIV32</name>
									<value>0</value>
									<description>Timer clock source is SLOWCLK divided by 32</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_SLOWCLK_DIV2</name>
									<value>1</value>
									<description>Timer clock source is SLOWCLK divided by 2</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MULTI_COUNT</name>
							<bitRange>[10:8]</bitRange>
							<description>Multi-count value</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_MULTI_COUNT_1</name>
									<value>0</value>
									<description>Stop on 1st Time-out occurrence and issue an interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_MULTI_COUNT_2</name>
									<value>1</value>
									<description>Stop on 2nd Time-out occurrence and issue an interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_MULTI_COUNT_3</name>
									<value>2</value>
									<description>Stop on 3rd Time-out occurrence and issue an interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_MULTI_COUNT_4</name>
									<value>3</value>
									<description>Stop on 4th Time-out occurrence and issue an interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_MULTI_COUNT_5</name>
									<value>4</value>
									<description>Stop on 5th Time-out occurrence and issue an interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_MULTI_COUNT_6</name>
									<value>5</value>
									<description>Stop on 6th Time-out occurrence and issue an interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_MULTI_COUNT_7</name>
									<value>6</value>
									<description>Stop on 7th Time-out occurrence and issue an interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_MULTI_COUNT_8</name>
									<value>7</value>
									<description>Stop on 8th Time-out occurrence and issue an interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO_INT_SRC</name>
							<bitRange>[6:4]</bitRange>
							<description>GPIO interrupt source selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_SRC_GPIO_INT0</name>
									<value>0</value>
									<description>Select GPIO interrupt defined in GPIO_INT_CFG0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_SRC_GPIO_INT1</name>
									<value>1</value>
									<description>Select GPIO interrupt defined in GPIO_INT_CFG1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_SRC_GPIO_INT2</name>
									<value>2</value>
									<description>Select GPIO interrupt defined in GPIO_INT_CFG2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_SRC_GPIO_INT3</name>
									<value>3</value>
									<description>Select GPIO interrupt defined in GPIO_INT_CFG3</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO_INT_MODE</name>
							<bitRange>[2:2]</bitRange>
							<description>GPIO interrupt capture mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_GPIO_INT_SINGLE</name>
									<value>0</value>
									<description>GPIO interrupt single capture mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_GPIO_INT_CONTINUOUS</name>
									<value>1</value>
									<description>GPIO interrupt continuous capture mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO_INT_ENABLE</name>
							<bitRange>[1:1]</bitRange>
							<description>GPIO interrupt capture enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_GPIO_INT_DISABLE</name>
									<value>0</value>
									<description>Disable GPIO interrupt capture</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_GPIO_INT_ENABLE</name>
									<value>1</value>
									<description>Enable GPIO interrupt capture</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE</name>
							<bitRange>[0:0]</bitRange>
							<description>Timer mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_SHOT_MODE</name>
									<value>0</value>
									<description>One shot / multi shot mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_FREE_RUN</name>
									<value>1</value>
									<description>Free-run mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>TIMER_CTRL</name>
					<description>General-Purpose timer Control / Status Register</description>
					<addressOffset>0x08</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x100</resetMask>
					<fields>
						<field>
							<name>BUSY</name>
							<bitRange>[8:8]</bitRange>
							<description>Indicate if the timer is active or not</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_INACTIVE</name>
									<value>0</value>
									<description>The timer is inactive</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_ACTIVE</name>
									<value>1</value>
									<description>The timer is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>START</name>
							<bitRange>[1:1]</bitRange>
							<description>Start or restart the timer</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_START</name>
									<value>1</value>
									<description>Writing a 1 starts or restarts the timer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STOP</name>
							<bitRange>[0:0]</bitRange>
							<description>Stop the timer</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_STOP</name>
									<value>1</value>
									<description>Writing a 1 stops the timer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>TIMER_VAL</name>
					<description>Timer Current Value Register</description>
					<addressOffset>0x0C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x7FFFFFF</resetMask>
					<fields>
						<field>
							<name>MULTI_COUNT_VAL</name>
							<bitRange>[26:24]</bitRange>
							<description>Current multi counter value</description>
							<access>read-only</access>
						</field>
						<field>
							<name>TIMER_VALUE</name>
							<bitRange>[23:0]</bitRange>
							<description>Current timer value</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>TIMER_VAL_CAPTURE</name>
					<description>Timer GPIO Interrupt Captured Value Register</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x7FFFFFF</resetMask>
					<fields>
						<field>
							<name>MULTI_COUNT_VAL_GPIO</name>
							<bitRange>[26:24]</bitRange>
							<description>Current multi counter value captured by the GPIO interrupt defined in GPIO_INT_SRC</description>
							<access>read-write</access>
						</field>
						<field>
							<name>TIMER_VALUE_GPIO</name>
							<bitRange>[23:0]</bitRange>
							<description>Timer value captured by the GPIO interrupt defined in GPIO_INT_SRC</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>TIMER_ID_NUM</name>
					<description>Timer ID number</description>
					<addressOffset>0xFC</addressOffset>
					<size>32</size>
					<resetValue>0x100</resetValue>
					<resetMask>0x1FFFFF</resetMask>
					<fields>
						<field>
							<name>TIMER_GPIO_CAP</name>
							<bitRange>[20:20]</bitRange>
							<description>Implementation of the GPIO triggered capture</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_GPIO_CAP_DISABLED</name>
									<value>0</value>
									<description>GPIO capture is not implemented</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_GPIO_CAP_ENABLED</name>
									<value>1</value>
									<description>GPIO capture is implemented</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMER_ID_NUM</name>
							<bitRange>[19:16]</bitRange>
							<description>TIMER instance number</description>
							<access>read-only</access>
						</field>
						<field>
							<name>TIMER_MAJOR_REVISION</name>
							<bitRange>[15:8]</bitRange>
							<description>TIMER Major Revision number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_MAJOR_REVISION</name>
									<value>1</value>
									<description>Timer revision 1.0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMER_MINOR_REVISION</name>
							<bitRange>[7:0]</bitRange>
							<description>TIMER Minor Revision number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_MINOR_REVISION</name>
									<value>0</value>
									<description>Timer revision 1.0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>TIMER2</name>
			<baseAddress>0x40000600</baseAddress>
			<description>General-Purpose Timers</description>
			<addressBlock>
				<offset>0</offset>
				<size>0xFC</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>TIMER_CFG0</name>
					<description>Timer Configuration 0 Register</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x7FFFFFF</resetMask>
					<fields>
						<field>
							<name>PRESCALE</name>
							<bitRange>[26:24]</bitRange>
							<description>Prescale value of the timer</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_PRESCALE_1</name>
									<value>0</value>
									<description>Divide the input clock frequency by 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_PRESCALE_2</name>
									<value>1</value>
									<description>Divide the input clock frequency by 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_PRESCALE_4</name>
									<value>2</value>
									<description>Divide the input clock frequency by 4</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_PRESCALE_8</name>
									<value>3</value>
									<description>Divide the input clock frequency by 8</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_PRESCALE_16</name>
									<value>4</value>
									<description>Divide the input clock frequency by 16</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_PRESCALE_32</name>
									<value>5</value>
									<description>Divide the input clock frequency by 32</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_PRESCALE_64</name>
									<value>6</value>
									<description>Divide the input clock frequency by 64</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_PRESCALE_128</name>
									<value>7</value>
									<description>Divide the input clock frequency by 128</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMEOUT_VALUE</name>
							<bitRange>[23:0]</bitRange>
							<description>Number of Timer clock cycles to time-out</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>TIMER_CFG1</name>
					<description>Timer Configuration 1 Register</description>
					<addressOffset>0x04</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1777</resetMask>
					<fields>
						<field>
							<name>CLK_SRC</name>
							<bitRange>[12:12]</bitRange>
							<description>Clock source</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_SLOWCLK_DIV32</name>
									<value>0</value>
									<description>Timer clock source is SLOWCLK divided by 32</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_SLOWCLK_DIV2</name>
									<value>1</value>
									<description>Timer clock source is SLOWCLK divided by 2</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MULTI_COUNT</name>
							<bitRange>[10:8]</bitRange>
							<description>Multi-count value</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_MULTI_COUNT_1</name>
									<value>0</value>
									<description>Stop on 1st Time-out occurrence and issue an interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_MULTI_COUNT_2</name>
									<value>1</value>
									<description>Stop on 2nd Time-out occurrence and issue an interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_MULTI_COUNT_3</name>
									<value>2</value>
									<description>Stop on 3rd Time-out occurrence and issue an interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_MULTI_COUNT_4</name>
									<value>3</value>
									<description>Stop on 4th Time-out occurrence and issue an interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_MULTI_COUNT_5</name>
									<value>4</value>
									<description>Stop on 5th Time-out occurrence and issue an interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_MULTI_COUNT_6</name>
									<value>5</value>
									<description>Stop on 6th Time-out occurrence and issue an interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_MULTI_COUNT_7</name>
									<value>6</value>
									<description>Stop on 7th Time-out occurrence and issue an interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_MULTI_COUNT_8</name>
									<value>7</value>
									<description>Stop on 8th Time-out occurrence and issue an interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO_INT_SRC</name>
							<bitRange>[6:4]</bitRange>
							<description>GPIO interrupt source selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_SRC_GPIO_INT0</name>
									<value>0</value>
									<description>Select GPIO interrupt defined in GPIO_INT_CFG0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_SRC_GPIO_INT1</name>
									<value>1</value>
									<description>Select GPIO interrupt defined in GPIO_INT_CFG1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_SRC_GPIO_INT2</name>
									<value>2</value>
									<description>Select GPIO interrupt defined in GPIO_INT_CFG2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_SRC_GPIO_INT3</name>
									<value>3</value>
									<description>Select GPIO interrupt defined in GPIO_INT_CFG3</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO_INT_MODE</name>
							<bitRange>[2:2]</bitRange>
							<description>GPIO interrupt capture mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_GPIO_INT_SINGLE</name>
									<value>0</value>
									<description>GPIO interrupt single capture mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_GPIO_INT_CONTINUOUS</name>
									<value>1</value>
									<description>GPIO interrupt continuous capture mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO_INT_ENABLE</name>
							<bitRange>[1:1]</bitRange>
							<description>GPIO interrupt capture enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_GPIO_INT_DISABLE</name>
									<value>0</value>
									<description>Disable GPIO interrupt capture</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_GPIO_INT_ENABLE</name>
									<value>1</value>
									<description>Enable GPIO interrupt capture</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE</name>
							<bitRange>[0:0]</bitRange>
							<description>Timer mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_SHOT_MODE</name>
									<value>0</value>
									<description>One shot / multi shot mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_FREE_RUN</name>
									<value>1</value>
									<description>Free-run mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>TIMER_CTRL</name>
					<description>General-Purpose timer Control / Status Register</description>
					<addressOffset>0x08</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x100</resetMask>
					<fields>
						<field>
							<name>BUSY</name>
							<bitRange>[8:8]</bitRange>
							<description>Indicate if the timer is active or not</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_INACTIVE</name>
									<value>0</value>
									<description>The timer is inactive</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_ACTIVE</name>
									<value>1</value>
									<description>The timer is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>START</name>
							<bitRange>[1:1]</bitRange>
							<description>Start or restart the timer</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_START</name>
									<value>1</value>
									<description>Writing a 1 starts or restarts the timer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STOP</name>
							<bitRange>[0:0]</bitRange>
							<description>Stop the timer</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_STOP</name>
									<value>1</value>
									<description>Writing a 1 stops the timer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>TIMER_VAL</name>
					<description>Timer Current Value Register</description>
					<addressOffset>0x0C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x7FFFFFF</resetMask>
					<fields>
						<field>
							<name>MULTI_COUNT_VAL</name>
							<bitRange>[26:24]</bitRange>
							<description>Current multi counter value</description>
							<access>read-only</access>
						</field>
						<field>
							<name>TIMER_VALUE</name>
							<bitRange>[23:0]</bitRange>
							<description>Current timer value</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>TIMER_VAL_CAPTURE</name>
					<description>Timer GPIO Interrupt Captured Value Register</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x7FFFFFF</resetMask>
					<fields>
						<field>
							<name>MULTI_COUNT_VAL_GPIO</name>
							<bitRange>[26:24]</bitRange>
							<description>Current multi counter value captured by the GPIO interrupt defined in GPIO_INT_SRC</description>
							<access>read-write</access>
						</field>
						<field>
							<name>TIMER_VALUE_GPIO</name>
							<bitRange>[23:0]</bitRange>
							<description>Timer value captured by the GPIO interrupt defined in GPIO_INT_SRC</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>TIMER_ID_NUM</name>
					<description>Timer ID number</description>
					<addressOffset>0xFC</addressOffset>
					<size>32</size>
					<resetValue>0x100</resetValue>
					<resetMask>0x1FFFFF</resetMask>
					<fields>
						<field>
							<name>TIMER_GPIO_CAP</name>
							<bitRange>[20:20]</bitRange>
							<description>Implementation of the GPIO triggered capture</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_GPIO_CAP_DISABLED</name>
									<value>0</value>
									<description>GPIO capture is not implemented</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_GPIO_CAP_ENABLED</name>
									<value>1</value>
									<description>GPIO capture is implemented</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMER_ID_NUM</name>
							<bitRange>[19:16]</bitRange>
							<description>TIMER instance number</description>
							<access>read-only</access>
						</field>
						<field>
							<name>TIMER_MAJOR_REVISION</name>
							<bitRange>[15:8]</bitRange>
							<description>TIMER Major Revision number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_MAJOR_REVISION</name>
									<value>1</value>
									<description>Timer revision 1.0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMER_MINOR_REVISION</name>
							<bitRange>[7:0]</bitRange>
							<description>TIMER Minor Revision number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_MINOR_REVISION</name>
									<value>0</value>
									<description>Timer revision 1.0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>TIMER3</name>
			<baseAddress>0x40000700</baseAddress>
			<description>General-Purpose Timers</description>
			<addressBlock>
				<offset>0</offset>
				<size>0xFC</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>TIMER_CFG0</name>
					<description>Timer Configuration 0 Register</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x7FFFFFF</resetMask>
					<fields>
						<field>
							<name>PRESCALE</name>
							<bitRange>[26:24]</bitRange>
							<description>Prescale value of the timer</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_PRESCALE_1</name>
									<value>0</value>
									<description>Divide the input clock frequency by 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_PRESCALE_2</name>
									<value>1</value>
									<description>Divide the input clock frequency by 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_PRESCALE_4</name>
									<value>2</value>
									<description>Divide the input clock frequency by 4</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_PRESCALE_8</name>
									<value>3</value>
									<description>Divide the input clock frequency by 8</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_PRESCALE_16</name>
									<value>4</value>
									<description>Divide the input clock frequency by 16</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_PRESCALE_32</name>
									<value>5</value>
									<description>Divide the input clock frequency by 32</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_PRESCALE_64</name>
									<value>6</value>
									<description>Divide the input clock frequency by 64</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_PRESCALE_128</name>
									<value>7</value>
									<description>Divide the input clock frequency by 128</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMEOUT_VALUE</name>
							<bitRange>[23:0]</bitRange>
							<description>Number of Timer clock cycles to time-out</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>TIMER_CFG1</name>
					<description>Timer Configuration 1 Register</description>
					<addressOffset>0x04</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1777</resetMask>
					<fields>
						<field>
							<name>CLK_SRC</name>
							<bitRange>[12:12]</bitRange>
							<description>Clock source</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_SLOWCLK_DIV32</name>
									<value>0</value>
									<description>Timer clock source is SLOWCLK divided by 32</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_SLOWCLK_DIV2</name>
									<value>1</value>
									<description>Timer clock source is SLOWCLK divided by 2</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MULTI_COUNT</name>
							<bitRange>[10:8]</bitRange>
							<description>Multi-count value</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_MULTI_COUNT_1</name>
									<value>0</value>
									<description>Stop on 1st Time-out occurrence and issue an interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_MULTI_COUNT_2</name>
									<value>1</value>
									<description>Stop on 2nd Time-out occurrence and issue an interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_MULTI_COUNT_3</name>
									<value>2</value>
									<description>Stop on 3rd Time-out occurrence and issue an interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_MULTI_COUNT_4</name>
									<value>3</value>
									<description>Stop on 4th Time-out occurrence and issue an interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_MULTI_COUNT_5</name>
									<value>4</value>
									<description>Stop on 5th Time-out occurrence and issue an interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_MULTI_COUNT_6</name>
									<value>5</value>
									<description>Stop on 6th Time-out occurrence and issue an interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_MULTI_COUNT_7</name>
									<value>6</value>
									<description>Stop on 7th Time-out occurrence and issue an interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_MULTI_COUNT_8</name>
									<value>7</value>
									<description>Stop on 8th Time-out occurrence and issue an interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO_INT_SRC</name>
							<bitRange>[6:4]</bitRange>
							<description>GPIO interrupt source selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_SRC_GPIO_INT0</name>
									<value>0</value>
									<description>Select GPIO interrupt defined in GPIO_INT_CFG0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_SRC_GPIO_INT1</name>
									<value>1</value>
									<description>Select GPIO interrupt defined in GPIO_INT_CFG1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_SRC_GPIO_INT2</name>
									<value>2</value>
									<description>Select GPIO interrupt defined in GPIO_INT_CFG2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_SRC_GPIO_INT3</name>
									<value>3</value>
									<description>Select GPIO interrupt defined in GPIO_INT_CFG3</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO_INT_MODE</name>
							<bitRange>[2:2]</bitRange>
							<description>GPIO interrupt capture mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_GPIO_INT_SINGLE</name>
									<value>0</value>
									<description>GPIO interrupt single capture mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_GPIO_INT_CONTINUOUS</name>
									<value>1</value>
									<description>GPIO interrupt continuous capture mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO_INT_ENABLE</name>
							<bitRange>[1:1]</bitRange>
							<description>GPIO interrupt capture enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_GPIO_INT_DISABLE</name>
									<value>0</value>
									<description>Disable GPIO interrupt capture</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_GPIO_INT_ENABLE</name>
									<value>1</value>
									<description>Enable GPIO interrupt capture</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE</name>
							<bitRange>[0:0]</bitRange>
							<description>Timer mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_SHOT_MODE</name>
									<value>0</value>
									<description>One shot / multi shot mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_FREE_RUN</name>
									<value>1</value>
									<description>Free-run mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>TIMER_CTRL</name>
					<description>General-Purpose timer Control / Status Register</description>
					<addressOffset>0x08</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x100</resetMask>
					<fields>
						<field>
							<name>BUSY</name>
							<bitRange>[8:8]</bitRange>
							<description>Indicate if the timer is active or not</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_INACTIVE</name>
									<value>0</value>
									<description>The timer is inactive</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_ACTIVE</name>
									<value>1</value>
									<description>The timer is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>START</name>
							<bitRange>[1:1]</bitRange>
							<description>Start or restart the timer</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_START</name>
									<value>1</value>
									<description>Writing a 1 starts or restarts the timer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STOP</name>
							<bitRange>[0:0]</bitRange>
							<description>Stop the timer</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_STOP</name>
									<value>1</value>
									<description>Writing a 1 stops the timer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>TIMER_VAL</name>
					<description>Timer Current Value Register</description>
					<addressOffset>0x0C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x7FFFFFF</resetMask>
					<fields>
						<field>
							<name>MULTI_COUNT_VAL</name>
							<bitRange>[26:24]</bitRange>
							<description>Current multi counter value</description>
							<access>read-only</access>
						</field>
						<field>
							<name>TIMER_VALUE</name>
							<bitRange>[23:0]</bitRange>
							<description>Current timer value</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>TIMER_VAL_CAPTURE</name>
					<description>Timer GPIO Interrupt Captured Value Register</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x7FFFFFF</resetMask>
					<fields>
						<field>
							<name>MULTI_COUNT_VAL_GPIO</name>
							<bitRange>[26:24]</bitRange>
							<description>Current multi counter value captured by the GPIO interrupt defined in GPIO_INT_SRC</description>
							<access>read-write</access>
						</field>
						<field>
							<name>TIMER_VALUE_GPIO</name>
							<bitRange>[23:0]</bitRange>
							<description>Timer value captured by the GPIO interrupt defined in GPIO_INT_SRC</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>TIMER_ID_NUM</name>
					<description>Timer ID number</description>
					<addressOffset>0xFC</addressOffset>
					<size>32</size>
					<resetValue>0x100</resetValue>
					<resetMask>0x1FFFFF</resetMask>
					<fields>
						<field>
							<name>TIMER_GPIO_CAP</name>
							<bitRange>[20:20]</bitRange>
							<description>Implementation of the GPIO triggered capture</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_GPIO_CAP_DISABLED</name>
									<value>0</value>
									<description>GPIO capture is not implemented</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMER_GPIO_CAP_ENABLED</name>
									<value>1</value>
									<description>GPIO capture is implemented</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMER_ID_NUM</name>
							<bitRange>[19:16]</bitRange>
							<description>TIMER instance number</description>
							<access>read-only</access>
						</field>
						<field>
							<name>TIMER_MAJOR_REVISION</name>
							<bitRange>[15:8]</bitRange>
							<description>TIMER Major Revision number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_MAJOR_REVISION</name>
									<value>1</value>
									<description>Timer revision 1.0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMER_MINOR_REVISION</name>
							<bitRange>[7:0]</bitRange>
							<description>TIMER Minor Revision number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMER_MINOR_REVISION</name>
									<value>0</value>
									<description>Timer revision 1.0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>FLASH0</name>
			<baseAddress>0x40000800</baseAddress>
			<description>Flash Interface Configuration and Control</description>
			<addressBlock>
				<offset>0</offset>
				<size>0xFC</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>FLASH_IF_CTRL</name>
					<description>Flash Interface Control Register</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x11701</resetMask>
					<fields>
						<field>
							<name>NOT_LOAD_AUTO</name>
							<bitRange>[16:16]</bitRange>
							<description>Do not automatically load the configuration registers and the patch information from MNVR sector after the command WAKEUP is completed.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_LOAD_AUTO_ENABLE</name>
									<value>0</value>
									<description>No automatic load done after the WAKEUP command</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_LOAD_AUTO_DISABLE</name>
									<value>1</value>
									<description>The CMD_WAKEUP includes the loading of internal registers and patch information.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VREAD1_MODE</name>
							<bitRange>[12:12]</bitRange>
							<description>Control VREAD1: Read data after erase with more stringent condition than normal read. Changing this bit will execute the CMD_SET_VREAD1 or CMD_UNSET_VREAD1 command.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_VREAD1_DISABLE</name>
									<value>0</value>
									<description>After erase, read data with a normal condition</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_VREAD1_ENABLE</name>
									<value>1</value>
									<description>After erase, read data with a more stringent condition</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RECALL</name>
							<bitRange>[10:10]</bitRange>
							<description>Set the recall pins mode during CMD_READ. Changing this bit will execute the CMD_SET_RECALL or CMD_UNSET_RECALL command.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_RECALL_DISABLE</name>
									<value>0</value>
									<description>RECALL pin low during read command</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_RECALL_ENABLE</name>
									<value>1</value>
									<description>RECALL pin high during read command</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RETRY</name>
							<bitRange>[9:8]</bitRange>
							<description>Configures the erase retry iteration. This impacts the Flash endurance time. Also used by Flash programming.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_RETRY_1</name>
									<value>0</value>
									<description>for 1st erase pulse</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_RETRY_2</name>
									<value>1</value>
									<description>for 2nd erase pulse</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_RETRY_3</name>
									<value>2</value>
									<description>for 3rd erase pulse</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_RETRY_4</name>
									<value>3</value>
									<description>for 4th erase pulse or required during programming</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LP_MODE</name>
							<bitRange>[0:0]</bitRange>
							<description>Set the low power mode. Changing this bit will execute the CMD_SET_LOW_POWER or CMD_UNSET_LOW_POWER command.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_LOW_POWER_DISABLE</name>
									<value>0</value>
									<description>Disable the Flash low power mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_LOW_POWER_ENABLE</name>
									<value>1</value>
									<description>Enable the Flash low power mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FLASH_MAIN_WRITE_UNLOCK</name>
					<description>Flash Main Write Unlock Register</description>
					<addressOffset>0x04</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields>
						<field>
							<name>UNLOCK_KEY</name>
							<bitRange>[31:0]</bitRange>
							<description>32-bit key to allow for write accesses into the Flash MAIN Block</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_MAIN_KEY</name>
									<value>3687327310</value>
									<description>32-bit key to allow for Read and Write accesses into the Flash MAIN Block</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FLASH_MAIN_CTRL</name>
					<description>Flash Main Write Control Register</description>
					<addressOffset>0x08</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFF</resetMask>
					<fields>
						<field>
							<name>DATA_A_35K_TO_40K_W_EN</name>
							<bitRange>[11:11]</bitRange>
							<description>Authorize the write access to the Flash MAIN Data array from 35K to 40K word block through the FLASH_IF registers.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_A_35K_TO_40K_W_DISABLE</name>
									<value>0</value>
									<description>The part K to K of the Flash MAIN Data array is protected against write access</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_A_35K_TO_40K_W_ENABLE</name>
									<value>1</value>
									<description>The part K to K of the Flash MAIN Data array can be written</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_A_30K_TO_35K_W_EN</name>
							<bitRange>[10:10]</bitRange>
							<description>Authorize the write access to the Flash MAIN Data array from 30K to 35K word block through the FLASH_IF registers.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_A_30K_TO_35K_W_DISABLE</name>
									<value>0</value>
									<description>The part K to K of the Flash MAIN Data array is protected against write access</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_A_30K_TO_35K_W_ENABLE</name>
									<value>1</value>
									<description>The part K to K of the Flash MAIN Data array can be written</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_A_25K_TO_30K_W_EN</name>
							<bitRange>[9:9]</bitRange>
							<description>Authorize the write access to the Flash MAIN Data array from 25K to 30K word block through the FLASH_IF registers.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_A_25K_TO_30K_W_DISABLE</name>
									<value>0</value>
									<description>The part K to K of the Flash MAIN Data array is protected against write access</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_A_25K_TO_30K_W_ENABLE</name>
									<value>1</value>
									<description>The part K to K of the Flash MAIN Data array can be written</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_A_20K_TO_25K_W_EN</name>
							<bitRange>[8:8]</bitRange>
							<description>Authorize the write access to the Flash MAIN Data array from 20K to 25K word block through the FLASH_IF registers.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_A_20K_TO_25K_W_DISABLE</name>
									<value>0</value>
									<description>The part K to K of the Flash MAIN Data array is protected against write access</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_A_20K_TO_25K_W_ENABLE</name>
									<value>1</value>
									<description>The part K to K of the Flash MAIN Data array can be written</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_A_15K_TO_20K_W_EN</name>
							<bitRange>[7:7]</bitRange>
							<description>Authorize the write access to the Flash MAIN Data array from 15K to 20K word block through the FLASH_IF registers.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_A_15K_TO_20K_W_DISABLE</name>
									<value>0</value>
									<description>The part K to K of the Flash MAIN Data array is protected against write access</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_A_15K_TO_20K_W_ENABLE</name>
									<value>1</value>
									<description>The part K to K of the Flash MAIN Data array can be written</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_A_10K_TO_15K_W_EN</name>
							<bitRange>[6:6]</bitRange>
							<description>Authorize the write access to the Flash MAIN Data array from 10K to 15K word block through the FLASH_IF registers.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_A_10K_TO_15K_W_DISABLE</name>
									<value>0</value>
									<description>The part K to K of the Flash MAIN Data array is protected against write access</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_A_10K_TO_15K_W_ENABLE</name>
									<value>1</value>
									<description>The part K to K of the Flash MAIN Data array can be written</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_A_5K_TO_10K_W_EN</name>
							<bitRange>[5:5]</bitRange>
							<description>Authorize the write access to the Flash MAIN Data array from 5K to 10K word block through the FLASH_IF registers.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_A_5K_TO_10K_W_DISABLE</name>
									<value>0</value>
									<description>The part K to K of the Flash MAIN Data array is protected against write access</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_A_5K_TO_10K_W_ENABLE</name>
									<value>1</value>
									<description>The part K to K of the Flash MAIN Data array can be written</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_A_0K_TO_5K_W_EN</name>
							<bitRange>[4:4]</bitRange>
							<description>Authorize the write access to the Flash MAIN Data array from 0 to 5K word block through the FLASH_IF registers.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_A_0K_TO_5K_W_DISABLE</name>
									<value>0</value>
									<description>The part K to K of the Flash MAIN Data array is protected against write access</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_A_0K_TO_5K_W_ENABLE</name>
									<value>1</value>
									<description>The part K to K of the Flash MAIN Data array can be written</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODE_A_66K_TO_88K_W_EN</name>
							<bitRange>[3:3]</bitRange>
							<description>Authorize the write access to the Flash MAIN Code array from 66K to 88K word block through the FLASH_IF registers.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODE_A_66K_TO_88K_W_DISABLE</name>
									<value>0</value>
									<description>The part K to K of the Flash MAIN Code array is protected against write access</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODE_A_66K_TO_88K_W_ENABLE</name>
									<value>1</value>
									<description>The part K to K of the Flash MAIN Code array can be written</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODE_A_44K_TO_66K_W_EN</name>
							<bitRange>[2:2]</bitRange>
							<description>Authorize the write access to the Flash MAIN Code array from 44K to 66K word block through the FLASH_IF registers.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODE_A_44K_TO_66K_W_DISABLE</name>
									<value>0</value>
									<description>The part K to K of the Flash MAIN Code array is protected against write access</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODE_A_44K_TO_66K_W_ENABLE</name>
									<value>1</value>
									<description>The part K to K of the Flash MAIN Code array can be written</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODE_A_22K_TO_44K_W_EN</name>
							<bitRange>[1:1]</bitRange>
							<description>Authorize the write access to the Flash MAIN Code array from 22K to 44K word block through the FLASH_IF registers.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODE_A_22K_TO_44K_W_DISABLE</name>
									<value>0</value>
									<description>The part K to K of the Flash MAIN Code array is protected against write access</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODE_A_22K_TO_44K_W_ENABLE</name>
									<value>1</value>
									<description>The part K to K of the Flash MAIN Code array can be written</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODE_A_0K_TO_22K_W_EN</name>
							<bitRange>[0:0]</bitRange>
							<description>Authorize the write access to the Flash MAIN Code array from 0 to 22K word block through the FLASH_IF registers.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODE_A_0K_TO_22K_W_DISABLE</name>
									<value>0</value>
									<description>The part K to K of the Flash MAIN Code array is protected against write access</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODE_A_0K_TO_22K_W_ENABLE</name>
									<value>1</value>
									<description>The part K to K of the Flash MAIN Code array can be written</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FLASH_DELAY_CTRL</name>
					<description>Flash, Memory and RF Power-Up Delay Configuration</description>
					<addressOffset>0x0C</addressOffset>
					<size>32</size>
					<resetValue>0x02</resetValue>
					<resetMask>0x8F</resetMask>
					<fields>
						<field>
							<name>READ_MARGIN</name>
							<bitRange>[7:7]</bitRange>
							<description>Flash Read access time margin</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEFAULT_READ_MARGIN</name>
									<value>0</value>
									<description>Use default read margins</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FAST_READ_MARGIN</name>
									<value>1</value>
									<description>Use fast read margins</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SYSCLK_FREQ</name>
							<bitRange>[3:0]</bitRange>
							<description>Configure Flash, memory and RF power-up delays</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_DELAY_FOR_SYSCLK_3MHZ</name>
									<value>0</value>
									<description>FLASH_DELAY_CTRLx set for a SYSCLK = 3 MHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_DELAY_FOR_SYSCLK_4MHZ</name>
									<value>1</value>
									<description>FLASH_DELAY_CTRLx set for a SYSCLK = 4 MHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_DELAY_FOR_SYSCLK_5MHZ</name>
									<value>2</value>
									<description>FLASH_DELAY_CTRLx set for a SYSCLK = 5 MHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_DELAY_FOR_SYSCLK_8MHZ</name>
									<value>3</value>
									<description>FLASH_DELAY_CTRLx set for a SYSCLK = 8 MHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_DELAY_FOR_SYSCLK_10MHZ</name>
									<value>4</value>
									<description>FLASH_DELAY_CTRLx set for a SYSCLK = 10 MHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_DELAY_FOR_SYSCLK_12MHZ</name>
									<value>5</value>
									<description>FLASH_DELAY_CTRLx set for a SYSCLK = 12 MHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_DELAY_FOR_SYSCLK_16MHZ</name>
									<value>6</value>
									<description>FLASH_DELAY_CTRLx set for a SYSCLK = 16 MHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_DELAY_FOR_SYSCLK_20MHZ</name>
									<value>7</value>
									<description>FLASH_DELAY_CTRLx set for a SYSCLK = 20 MHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_DELAY_FOR_SYSCLK_24MHZ</name>
									<value>8</value>
									<description>FLASH_DELAY_CTRLx set for a SYSCLK = 24 MHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_DELAY_FOR_SYSCLK_48MHZ</name>
									<value>9</value>
									<description>FLASH_DELAY_CTRLx set for a SYSCLK = 48 MHz</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FLASH_CMD_CTRL</name>
					<description>Flash Command Control Register</description>
					<addressOffset>0x30</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x11F</resetMask>
					<fields>
						<field>
							<name>CMD_END</name>
							<bitRange>[5:5]</bitRange>
							<description>Terminates an active Flash command if possible (e.g. sequential programming sequence)</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMD_END</name>
									<value>1</value>
									<description>Terminates an active Flash command if possible</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>COMMAND</name>
							<bitRange>[4:0]</bitRange>
							<description>Flash access command only writable when equal to CMD_IDLE</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMD_IDLE</name>
									<value>0</value>
									<description>Idle command</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CMD_WAKE_UP</name>
									<value>1</value>
									<description>Wake up the Flash</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CMD_LOAD_TRIM</name>
									<value>2</value>
									<description>Load patch &amp; trimming values from MNVR</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CMD_READ</name>
									<value>5</value>
									<description>Execute a read cycle</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CMD_PROGRAM_NOSEQ</name>
									<value>6</value>
									<description>Execute a non-sequential programming cycle</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CMD_PROGRAM_SEQ</name>
									<value>7</value>
									<description>Starts a sequential programming sequence</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CMD_SECTOR_ERASE</name>
									<value>8</value>
									<description>Execute a sector erase cycle</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CMD_MASS_ERASE</name>
									<value>9</value>
									<description>Execute a mass erase cycle</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CMD_SET_LOW_POWER</name>
									<value>10</value>
									<description>Wait time to set the LPWR pin</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CMD_UNSET_LOW_POWER</name>
									<value>11</value>
									<description>Wait time to unset the LPWR pin</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CMD_SET_RECALL</name>
									<value>12</value>
									<description>Wait time to set the RECALL pin</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CMD_UNSET_RECALL</name>
									<value>13</value>
									<description>Wait time to unset the RECALL pin</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CMD_SET_VREAD1</name>
									<value>14</value>
									<description>Wait time to set the VREAD1 pin</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CMD_UNSET_VREAD1</name>
									<value>15</value>
									<description>Wait time to unset the VREAD1 pin</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CMD_WRITE_USER_RED</name>
									<value>16</value>
									<description>Write FLASH_DATA to PATCH4 of M NVR, FLASH_DATA[1] indicates which redundancy sector, FLASH_DATA[0] the data to write. FLASH_DATA[0] must have the same mapping as the FLASH_PATCH_ADDR registers.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CMD_PRE_PROGRAM_NOSEQ</name>
									<value>17</value>
									<description>Execute a non-sequential pre-programming cycle</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CMD_PRE_PROGRAM_SEQ</name>
									<value>18</value>
									<description>Starts a sequential pre-programming sequence</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FLASH_IF_STATUS</name>
					<description>Flash Interface Status Register</description>
					<addressOffset>0x34</addressOffset>
					<size>32</size>
					<resetValue>0x40000000</resetValue>
					<resetMask>0xFFFF8FFF</resetMask>
					<fields>
						<field>
							<name>TRIMMED_STATUS</name>
							<bitRange>[31:31]</bitRange>
							<description>Flash trimming status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_UNTRIMMED</name>
									<value>0</value>
									<description>All MNVR CBD0-CDB7 contents are equal to 0xFFFF. Flash untrimmed.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_TRIMMED</name>
									<value>1</value>
									<description>Some registers CBD0-CBD7 contents are not equal to 0xFFFF. Flash trimmed.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ISOLATE_STATUS</name>
							<bitRange>[30:30]</bitRange>
							<description>Flash isolate status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_ACCESSIBLE</name>
									<value>0</value>
									<description>Flash can be accessed (isolation inactive)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_ISOLATE</name>
									<value>1</value>
									<description>Flash cannot be accessed (isolation active)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PROG_SEQ_DATA_REQ</name>
							<bitRange>[29:29]</bitRange>
							<description>Request new data while in sequential program mode</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_PROG_SEQ_IDLE</name>
									<value>0</value>
									<description>No new data is requested by a Sequential Program sequence.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_PROG_SEQ_REQ_NEW_DATA</name>
									<value>1</value>
									<description>New data is requested by a Sequential Program sequence.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BUSY</name>
							<bitRange>[28:28]</bitRange>
							<description>Flash interface busy status bit</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_IF_IDLE</name>
									<value>0</value>
									<description>Indicates that the Flash interface is ready.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_IF_BUSY</name>
									<value>1</value>
									<description>Indicates that the Flash interface is busy.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_RED2_W_UNLOCK</name>
							<bitRange>[27:27]</bitRange>
							<description>Flash Data array RED2 write unlock status bit</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_DATA_RED2_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the Flash Data array RED2 sector is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_DATA_RED2_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the Flash Data array RED2 sector can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_RED1_W_UNLOCK</name>
							<bitRange>[26:26]</bitRange>
							<description>Flash Data array RED1 write unlock status bit</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_DATA_RED1_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the Flash Data array RED1 sector is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_DATA_RED1_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the Flash Data array RED1 sector can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODE_RED2_W_UNLOCK</name>
							<bitRange>[25:25]</bitRange>
							<description>Flash Code array RED2 write unlock status bit</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_CODE_RED2_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the Flash Code array RED2 sector is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_CODE_RED2_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the Flash Code array RED2 sector can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODE_RED1_W_UNLOCK</name>
							<bitRange>[24:24]</bitRange>
							<description>Flash Code array RED1 write unlock status bit</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_CODE_RED1_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the Flash Code array RED1 sector is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_CODE_RED1_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the Flash Code array RED1 sector can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NVR7_W_UNLOCK</name>
							<bitRange>[22:22]</bitRange>
							<description>Flash NVR7 write unlock status bit</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_NVR7_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the Flash NVR7 sector is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_NVR7_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the Flash NVR7 sector can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NVR6_W_UNLOCK</name>
							<bitRange>[21:21]</bitRange>
							<description>Flash NVR6 write unlock status bit</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_NVR6_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the Flash NVR6 sector is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_NVR6_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the Flash NVR6 sector can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NVR5_W_UNLOCK</name>
							<bitRange>[20:20]</bitRange>
							<description>Flash NVR5 write unlock status bit</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_NVR5_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the Flash NVR5 sector is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_NVR5_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the Flash NVR5 sector can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NVR4_W_UNLOCK</name>
							<bitRange>[19:19]</bitRange>
							<description>Flash NVR4 write unlock status bit</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_NVR4_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the Flash NVR4 sector is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_NVR4_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the Flash NVR4 sector can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NVR3_W_UNLOCK</name>
							<bitRange>[18:18]</bitRange>
							<description>Flash NVR3 write unlock status bit</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_NVR3_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the Flash NVR3 sector is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_NVR3_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the Flash NVR3 sector can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NVR2_W_UNLOCK</name>
							<bitRange>[17:17]</bitRange>
							<description>Flash NVR2 write unlock status bit</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_NVR2_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the Flash NVR2 sector is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_NVR2_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the Flash NVR2 sector can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NVR1_W_UNLOCK</name>
							<bitRange>[16:16]</bitRange>
							<description>Flash NVR1 write unlock status bit</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_NVR1_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the Flash NVR1 sector is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_NVR1_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the Flash NVR1 sector can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NVR0_W_UNLOCK</name>
							<bitRange>[15:15]</bitRange>
							<description>Flash NVR0 write unlock status bit</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_NVR0_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the Flash NVR0 sector is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_NVR0_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the Flash NVR0 sector can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_A_35K_TO_40K_W_UNLOCK</name>
							<bitRange>[11:11]</bitRange>
							<description>Write unlock status bit of the part 35K to 40K of the Flash MAIN Data array</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_A_35K_TO_40K_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the part 35K to 40K of the Flash MAIN Data array is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_A_35K_TO_40K_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the part 35K to 40K of the Flash MAIN Data array can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_A_30K_TO_35K_W_UNLOCK</name>
							<bitRange>[10:10]</bitRange>
							<description>Write unlock status bit of the part 30K to 35K of the Flash MAIN Data array</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_A_30K_TO_35K_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the part 30K to 35K of the Flash MAIN Data array is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_A_30K_TO_35K_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the part 30K to 35K of the Flash MAIN Data array can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_A_25K_TO_30K_W_UNLOCK</name>
							<bitRange>[9:9]</bitRange>
							<description>Write unlock status bit of the part 25K to 30K of the Flash MAIN Data array</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_A_25K_TO_30K_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the part 25K to 30K of the Flash MAIN Data array is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_A_25K_TO_30K_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the part 25K to 30K of the Flash MAIN Data array can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_A_20K_TO_25K_W_UNLOCK</name>
							<bitRange>[8:8]</bitRange>
							<description>Write unlock status bit of the part 20K to 25K of the Flash MAIN Data array</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_A_20K_TO_25K_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the part 20K to 25K of the Flash MAIN Data array is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_A_20K_TO_25K_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the part 20K to 25K of the Flash MAIN Data array can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_A_15K_TO_20K_W_UNLOCK</name>
							<bitRange>[7:7]</bitRange>
							<description>Write unlock status bit of the part 15K to 20K of the Flash MAIN Data array</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_A_15K_TO_20K_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the part 15K to 20K of the Flash MAIN Data array is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_A_15K_TO_20K_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the part 15K to 20K of the Flash MAIN Data array can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_A_10K_TO_15K_W_UNLOCK</name>
							<bitRange>[6:6]</bitRange>
							<description>Write unlock status bit of the part 10K to 15K of the Flash MAIN Data array</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_A_10K_TO_15K_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the part 10K to 15K of the Flash MAIN Data array is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_A_10K_TO_15K_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the part 10K to 15K of the Flash MAIN Data array can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_A_5K_TO_10K_W_UNLOCK</name>
							<bitRange>[5:5]</bitRange>
							<description>Write unlock status bit of the part 5K to 10K of the Flash MAIN Data array</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_A_5K_TO_10K_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the part 5K to 10K of the Flash MAIN Data array is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_A_5K_TO_10K_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the part 5K to 10K of the Flash MAIN Data array can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_A_0K_TO_5K_W_UNLOCK</name>
							<bitRange>[4:4]</bitRange>
							<description>Write unlock status bit of the part 0K to 5K of the Flash MAIN Data array</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_A_0K_TO_5K_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the part 0K to 5K of the Flash MAIN Data array is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_A_0K_TO_5K_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the part 0K to 5K of the Flash MAIN Data array can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODE_A_66K_TO_88K_W_UNLOCK</name>
							<bitRange>[3:3]</bitRange>
							<description>Write unlock status bit of the part 66K to 88K of the Flash MAIN Code array</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODE_A_66K_TO_88K_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the part 66K to 88K of the Flash MAIN Code array is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODE_A_66K_TO_88K_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the part 66K to 88K of the Flash MAIN Code array can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODE_A_44K_TO_66K_W_UNLOCK</name>
							<bitRange>[2:2]</bitRange>
							<description>Write unlock status bit of the part 44K to 66K of the Flash MAIN Code array</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODE_A_44K_TO_66K_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the part 44K to 66K of the Flash MAIN Code array is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODE_A_44K_TO_66K_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the part 44K to 66K of the Flash MAIN Code array can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODE_A_22K_TO_44K_W_UNLOCK</name>
							<bitRange>[1:1]</bitRange>
							<description>Write unlock status bit of the part 22K to 44K of the Flash MAIN Code array</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODE_A_22K_TO_44K_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the part 22K to 44K of the Flash MAIN Code array is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODE_A_22K_TO_44K_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the part 22K to 44K of the Flash MAIN Code array can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODE_A_0K_TO_22K_W_UNLOCK</name>
							<bitRange>[0:0]</bitRange>
							<description>Write unlock status bit of the part 0K to 22K of the Flash MAIN Code array</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODE_A_0K_TO_22K_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the part 0K to 22K of the Flash MAIN Code array is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODE_A_0K_TO_22K_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the part 0K to 22K of the Flash MAIN Code array can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>FLASH_ADDR</name>
					<description>Flash Address Register</description>
					<addressOffset>0x38</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1FFFFC</resetMask>
					<fields>
						<field>
							<name>FLASH_ADDR</name>
							<bitRange>[20:2]</bitRange>
							<description>Flash Byte Address</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FLASH_DATA[%s]</name>
					<dim>2</dim>
					<dimIncrement>4</dimIncrement>
					<description>Flash Read/Write Data Register</description>
					<addressOffset>0x3C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DATA</name>
							<bitRange>[31:0]</bitRange>
							<description>32-bit Flash Data</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FLASH_NVR_WRITE_UNLOCK</name>
					<description>Flash NVR Write Unlock Register</description>
					<addressOffset>0x44</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields>
						<field>
							<name>UNLOCK_KEY</name>
							<bitRange>[31:0]</bitRange>
							<description>32-bit key to allow for write access to NVR sectors of the Flash</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_NVR_KEY</name>
									<value>1907585525</value>
									<description>32-bit key to allow for write access to the Flash NVR sector</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FLASH_NVR_CTRL</name>
					<description>Flash NVR Control Register</description>
					<addressOffset>0x48</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>NVR7_W_EN</name>
							<bitRange>[7:7]</bitRange>
							<description>Authorize write access to the Flash NVR7 sector through the FLASH_IF registers.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVR7_WRITE_DISABLE</name>
									<value>0</value>
									<description>The Flash NVR7 block is protected against write access.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVR7_WRITE_ENABLE</name>
									<value>1</value>
									<description>The Flash NVR7 block can be written.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NVR6_W_EN</name>
							<bitRange>[6:6]</bitRange>
							<description>Authorize write access to the Flash NVR6 sector through the FLASH_IF registers.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVR6_WRITE_DISABLE</name>
									<value>0</value>
									<description>The Flash NVR6 block is protected against write access.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVR6_WRITE_ENABLE</name>
									<value>1</value>
									<description>The Flash NVR6 block can be written.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NVR5_W_EN</name>
							<bitRange>[5:5]</bitRange>
							<description>Authorize write access to the Flash NVR5 sector through the FLASH_IF registers.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVR5_WRITE_DISABLE</name>
									<value>0</value>
									<description>The Flash NVR5 block is protected against write access.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVR5_WRITE_ENABLE</name>
									<value>1</value>
									<description>The Flash NVR5 block can be written.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NVR4_W_EN</name>
							<bitRange>[4:4]</bitRange>
							<description>Authorize write access to the Flash NVR4 sector through the FLASH_IF registers.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVR4_WRITE_DISABLE</name>
									<value>0</value>
									<description>The Flash NVR4 block is protected against write access.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVR4_WRITE_ENABLE</name>
									<value>1</value>
									<description>The Flash NVR4 block can be written.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NVR3_W_EN</name>
							<bitRange>[3:3]</bitRange>
							<description>Authorize write access to the Flash NVR3 sector through the FLASH_IF registers.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVR3_WRITE_DISABLE</name>
									<value>0</value>
									<description>The Flash NVR3 block is protected against write access.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVR3_WRITE_ENABLE</name>
									<value>1</value>
									<description>The Flash NVR3 block can be written.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NVR2_W_EN</name>
							<bitRange>[2:2]</bitRange>
							<description>Authorize write access to the Flash NVR2 sector through the FLASH_IF registers.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVR2_WRITE_DISABLE</name>
									<value>0</value>
									<description>The Flash NVR2 block is protected against write access.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVR2_WRITE_ENABLE</name>
									<value>1</value>
									<description>The Flash NVR2 block can be written.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NVR1_W_EN</name>
							<bitRange>[1:1]</bitRange>
							<description>Authorize write access to the Flash NVR1 sector through the FLASH_IF registers.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVR1_WRITE_DISABLE</name>
									<value>0</value>
									<description>The Flash NVR1 block is protected against write access.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVR1_WRITE_ENABLE</name>
									<value>1</value>
									<description>The Flash NVR1 block can be written.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NVR0_W_EN</name>
							<bitRange>[0:0]</bitRange>
							<description>Authorize write access to the Flash NVR0 sector through the FLASH_IF registers.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVR0_WRITE_DISABLE</name>
									<value>0</value>
									<description>The Flash NVR0 block is protected against write access.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVR0_WRITE_ENABLE</name>
									<value>1</value>
									<description>The Flash NVR0 block can be written.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FLASH_PATCH_ADDR[%s]</name>
					<dim>8</dim>
					<dimIncrement>4</dimIncrement>
					<description>Flash Patch Address Register</description>
					<addressOffset>0x64</addressOffset>
					<size>32</size>
					<resetValue>0x801FFF00</resetValue>
					<resetMask>0x801FFF00</resetMask>
					<fields>
						<field>
							<name>PATCH_NOT_VALID</name>
							<bitRange>[31:31]</bitRange>
							<description>Indicates if the patch address is valid</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PATCH_VALID</name>
									<value>0</value>
									<description>This bit must be cleared in order for the patching to be taken into consideration.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PATCH_NOT_VALID</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PATCH_ADDR</name>
							<bitRange>[20:8]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FLASH_COPY_CFG</name>
					<description>Flash Copier Config Register</description>
					<addressOffset>0x8C</addressOffset>
					<size>32</size>
					<resetValue>0x20000</resetValue>
					<resetMask>0x70303</resetMask>
					<fields>
						<field>
							<name>COMP_ADDR_STEP</name>
							<bitRange>[18:18]</bitRange>
							<description>Comparator address increment/decrement by 1 or 2</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>COMP_ADDR_STEP_1</name>
									<value>0</value>
									<description>Address increment/decrement by 1 between two reads</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMP_ADDR_STEP_2</name>
									<value>1</value>
									<description>Address increment/decrement by 2 between two reads</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>COMP_ADDR_DIR</name>
							<bitRange>[17:17]</bitRange>
							<description>Comparator address-up or address-down</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>COMP_ADDR_DOWN</name>
									<value>0</value>
									<description>FLASH_COPIER address count-down</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMP_ADDR_UP</name>
									<value>1</value>
									<description>FLASH_COPIER address count-up</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>COMP_MODE</name>
							<bitRange>[16:16]</bitRange>
							<description>Comparator Mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>COMP_MODE_CONSTANT</name>
									<value>0</value>
									<description>FLASH_DATA[1:0] compare with Flash DOUT</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMP_MODE_CHBK</name>
									<value>1</value>
									<description>Odd address compare with FLASH_DATA[1:0], even address compare with inverse FLASH_DATA[1:0]</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>COPY_DEST</name>
							<bitRange>[9:9]</bitRange>
							<description>Destination copier is the CRC or memories</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>COPY_TO_MEM</name>
									<value>0</value>
									<description>Copy Flash to memory</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>COPY_TO_CRC</name>
									<value>1</value>
									<description>Copy Flash to CRC</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>COPY_MODE</name>
							<bitRange>[8:8]</bitRange>
							<description>Select copier mode (32-bit or 40-bit)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>COPY_TO_32BIT</name>
									<value>0</value>
									<description>Copy Flash to 32-bit memory</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRIORITY</name>
							<bitRange>[1:1]</bitRange>
							<description>Copier Priority Configuration</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_CM33_PRIORITY</name>
									<value>0</value>
									<description>CM33 has priority over Flash Copier</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_COPY_PRIORITY</name>
									<value>1</value>
									<description>Flash Copier has priority over CM33</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE</name>
							<bitRange>[0:0]</bitRange>
							<description>Copier or Comparator Mode Configuration</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>COPY_MODE</name>
									<value>0</value>
									<description>Flash copier mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPARATOR_MODE</name>
									<value>1</value>
									<description>Flash comparator mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FLASH_COPY_CTRL</name>
					<description>Flash Copier Control and Status</description>
					<addressOffset>0x98</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x09</resetMask>
					<fields>
						<field>
							<name>ERROR</name>
							<bitRange>[3:3]</bitRange>
							<description>Error status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>COPY_NO_ERROR</name>
									<value>0</value>
									<description>No write / comparison error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>COPY_ERROR</name>
									<value>1</value>
									<description>Write or comparison error</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STOP</name>
							<bitRange>[2:2]</bitRange>
							<description>Stop the transfer</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>COPY_STOP</name>
									<value>1</value>
									<description>Stop the current transfer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>START</name>
							<bitRange>[1:1]</bitRange>
							<description>Start the transfer</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>COPY_START</name>
									<value>1</value>
									<description>Start the current transfer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BUSY</name>
							<bitRange>[0:0]</bitRange>
							<description>Busy status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>COPY_IDLE</name>
									<value>0</value>
									<description>Flash copier is idle</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>COPY_BUSY</name>
									<value>1</value>
									<description>Flash copier is busy</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FLASH_COPY_SRC_ADDR_PTR</name>
					<description>Flash Copier Source Address Pointer</description>
					<addressOffset>0x9C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1FFFFF</resetMask>
					<fields>
						<field>
							<name>COPY_SRC_ADDR_PTR</name>
							<bitRange>[20:0]</bitRange>
							<description>Source address pointer</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FLASH_COPY_DST_ADDR_PTR</name>
					<description>Flash Copier Destination Address Pointer</description>
					<addressOffset>0xA0</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFC</resetMask>
					<fields>
						<field>
							<name>COPY_DST_ADDR_PTR</name>
							<bitRange>[31:2]</bitRange>
							<description>Destination address pointer</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FLASH_COPY_WORD_CNT</name>
					<description>Flash Copier Word Count</description>
					<addressOffset>0xA4</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1FFFF</resetMask>
					<fields>
						<field>
							<name>COPY_WORD_CNT</name>
							<bitRange>[16:0]</bitRange>
							<description>Number of words to copy / compare</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FLASH_ECC_CTRL</name>
					<description>Flash ECC Control Register</description>
					<addressOffset>0xA8</addressOffset>
					<size>32</size>
					<resetValue>0x10D</resetValue>
					<resetMask>0xFF0D</resetMask>
					<fields>
						<field>
							<name>ECC_COR_CNT_INT_THRESHOLD</name>
							<bitRange>[15:8]</bitRange>
							<description>Select the number of corrected errors before sending a CM33 interrupt</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_ECC_COR_INT_THRESHOLD_DISABLED</name>
									<value>0</value>
									<description>Interrupt is disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_ECC_COR_INT_THRESHOLD_1</name>
									<value>1</value>
									<description>Send a CM33 interrupt when one or more correctable errors are detected.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_ECC_COR_INT_THRESHOLD_255</name>
									<value>255</value>
									<description>Send a CM33 interrupt when 255 or more correctable errors are detected.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>COPIER_ECC_CTRL</name>
							<bitRange>[3:3]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_COPIER_ECC_DISABLE</name>
									<value>0</value>
									<description>Disables ECC when reading Flash through Flash Copier</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_COPIER_ECC_ENABLE</name>
									<value>1</value>
									<description>Enables ECC when reading Flash through Flash Copier</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CMD_ECC_CTRL</name>
							<bitRange>[2:2]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_CMD_ECC_DISABLE</name>
									<value>0</value>
									<description>Disables ECC when reading Flash through Flash mapped register</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_CMD_ECC_ENABLE</name>
									<value>1</value>
									<description>Enables ECC when reading Flash through Flash mapped register</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CBUS_ECC_CTRL</name>
							<bitRange>[0:0]</bitRange>
							<description>Select the operating mode of the Flash ECC</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_CBUS_ECC_DISABLE</name>
									<value>0</value>
									<description>Disables ECC when reading Flash through CBus</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_CBUS_ECC_ENABLE</name>
									<value>1</value>
									<description>Enables ECC when reading Flash through CBus</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FLASH_ECC_STATUS</name>
					<description>Flash ECC Status Register</description>
					<addressOffset>0xAC</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x03</resetMask>
					<fields>
						<field>
							<name>ECC_COR_ERROR_CNT_CLEAR</name>
							<bitRange>[6:6]</bitRange>
							<description>Reset the Flash corrected errors counter</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_ECC_COR_ERROR_CNT_CLEAR</name>
									<value>1</value>
									<description>Reset the Flash corrected errors counter</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ECC_UNCOR_ERROR_CNT_CLEAR</name>
							<bitRange>[5:5]</bitRange>
							<description>Reset the Flash uncorrected errors counter</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_ECC_UNCOR_ERROR_CNT_CLEAR</name>
									<value>1</value>
									<description>Reset the Flash uncorrected errors counter</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ECC_ERROR_ADDR_CLEAR</name>
							<bitRange>[4:4]</bitRange>
							<description>Reset the Flash address of the last detected error</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_ECC_ERROR_ADDR_CLEAR</name>
									<value>1</value>
									<description>Reset the Flash address of the latest detected error</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ECC_COR_ERROR_CNT_STATUS</name>
							<bitRange>[1:1]</bitRange>
							<description>FLASH_ECC_ERROR_COR_CNT status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_ECC_NO_CORRECTED_ERROR</name>
									<value>0</value>
									<description>Indicates FLASH_ECC_COR_ERROR_CNT is zero</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_ECC_CORRECTED_ERROR</name>
									<value>1</value>
									<description>Indicates FLASH_ECC_COR_ERROR_CNT is not zero</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ECC_UNCOR_ERROR_CNT_STATUS</name>
							<bitRange>[0:0]</bitRange>
							<description>FLASH_ECC_ERROR_UNCOR_CNT status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_ECC_NO_UNCORRECTED_ERROR</name>
									<value>0</value>
									<description>Indicates FLASH_ECC_UNCOR_ERROR_CNT is zero</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_ECC_UNCORRECTED_ERROR</name>
									<value>1</value>
									<description>Indicates FLASH_ECC_UNCOR_ERROR_CNT is not zero</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FLASH_ECC_ERROR_ADDR</name>
					<description>Flash Address of the Latest Detected Error</description>
					<addressOffset>0xB0</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1FFFFC</resetMask>
					<fields>
						<field>
							<name>ECC_ERROR_ADDR</name>
							<bitRange>[20:2]</bitRange>
							<description>Store the Flash address of the latest Flash ECC error</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>FLASH_ECC_UNCOR_ERROR_CNT</name>
					<description>Flash ECC Uncorrected Error Counter</description>
					<addressOffset>0xB4</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>ECC_UNCOR_ERROR_CNT</name>
							<bitRange>[7:0]</bitRange>
							<description>Flash ECC uncorrected error counter</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>FLASH_ECC_COR_ERROR_CNT</name>
					<description>Flash ECC Corrected Error Counter</description>
					<addressOffset>0xB8</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>ECC_COR_ERROR_CNT</name>
							<bitRange>[7:0]</bitRange>
							<description>Flash ECC corrected error counter</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>FLASH_NVM_STATUS</name>
					<description>Flash NVM Status (only available when NVR_FOR_CC312 in ID_NUM register is 1)</description>
					<addressOffset>0xBC</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x13F</resetMask>
					<fields>
						<field>
							<name>CLEAR_NVM_STATUS</name>
							<bitRange>[16:16]</bitRange>
							<description>Clear all the NVM status bits</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLEAR_NVM_STATUS</name>
									<value>1</value>
									<description>Clear all the NVM status bits</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NVM_BIT_FAILURE</name>
							<bitRange>[8:8]</bitRange>
							<description>Indicates if a bit has failed in an address from the CC-NVM layout used by the CryptoCell</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVM_OK</name>
									<value>0</value>
									<description>No bit failure detection in the CC-NVM layout</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVM_BIT_FAILED</name>
									<value>1</value>
									<description>At least a bit has failed in the CC-NVM layout</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FAILED_NVM_ADDRESS</name>
							<bitRange>[5:0]</bitRange>
							<description>Last failing word address in CC-NVM layout (0x00 to 0x3F)</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FLASH_IF_ID_NUM</name>
					<description>Flash Interface ID number</description>
					<addressOffset>0xFC</addressOffset>
					<size>32</size>
					<resetValue>0x100</resetValue>
					<resetMask>0x1FFFFF</resetMask>
					<fields>
						<field>
							<name>FLASH_IF_NVR_FOR_CC312</name>
							<bitRange>[20:20]</bitRange>
							<description>NVR sectors 0 to 3 are used for the CryptoCell</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVR_SECTORS_AVAILABLE</name>
									<value>0</value>
									<description>NVR sectors 0 to 3 are available to the user</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVR_SECTORS_USED_BY_CRYPTOCELL</name>
									<value>1</value>
									<description>NVR sectors 0 to 3 are used by the CryptoCell and are not available to the user</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FLASH_IF_NUMBER</name>
							<bitRange>[19:16]</bitRange>
							<description>FLASH_IF Instance number</description>
							<access>read-only</access>
						</field>
						<field>
							<name>FLASH_IF_MAJOR_REVISION</name>
							<bitRange>[15:8]</bitRange>
							<description>FLASH_IF Major Revision number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_IF_MAJOR_REVISION</name>
									<value>1</value>
									<description>Flash interface revision 1.0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FLASH_IF_MINOR_REVISION</name>
							<bitRange>[7:0]</bitRange>
							<description>FLASH_IF Minor Revision number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_IF_MINOR_REVISION</name>
									<value>0</value>
									<description>Flash interface revision 1.0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>FLASH1</name>
			<baseAddress>0x40000900</baseAddress>
			<description>Flash Interface Configuration and Control</description>
			<addressBlock>
				<offset>0</offset>
				<size>0xFC</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>FLASH_IF_CTRL</name>
					<description>Flash Interface Control Register</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x11701</resetMask>
					<fields>
						<field>
							<name>NOT_LOAD_AUTO</name>
							<bitRange>[16:16]</bitRange>
							<description>Do not automatically load the configuration registers and the patch information from MNVR sector after the command WAKEUP is completed.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_LOAD_AUTO_ENABLE</name>
									<value>0</value>
									<description>No automatic load done after the WAKEUP command</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_LOAD_AUTO_DISABLE</name>
									<value>1</value>
									<description>The CMD_WAKEUP includes the loading of internal registers and patch information.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VREAD1_MODE</name>
							<bitRange>[12:12]</bitRange>
							<description>Control VREAD1: Read data after erase with more stringent condition than normal read. Changing this bit will execute the CMD_SET_VREAD1 or CMD_UNSET_VREAD1 command.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_VREAD1_DISABLE</name>
									<value>0</value>
									<description>After erase, read data with a normal condition</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_VREAD1_ENABLE</name>
									<value>1</value>
									<description>After erase, read data with a more stringent condition</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RECALL</name>
							<bitRange>[10:10]</bitRange>
							<description>Set the recall pins mode during CMD_READ. Changing this bit will execute the CMD_SET_RECALL or CMD_UNSET_RECALL command.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_RECALL_DISABLE</name>
									<value>0</value>
									<description>RECALL pin low during read command</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_RECALL_ENABLE</name>
									<value>1</value>
									<description>RECALL pin high during read command</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RETRY</name>
							<bitRange>[9:8]</bitRange>
							<description>Configures the erase retry iteration. This impacts the Flash endurance time. Also used by Flash programming.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_RETRY_1</name>
									<value>0</value>
									<description>for 1st erase pulse</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_RETRY_2</name>
									<value>1</value>
									<description>for 2nd erase pulse</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_RETRY_3</name>
									<value>2</value>
									<description>for 3rd erase pulse</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_RETRY_4</name>
									<value>3</value>
									<description>for 4th erase pulse or required during programming</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LP_MODE</name>
							<bitRange>[0:0]</bitRange>
							<description>Set the low power mode. Changing this bit will execute the CMD_SET_LOW_POWER or CMD_UNSET_LOW_POWER command.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_LOW_POWER_DISABLE</name>
									<value>0</value>
									<description>Disable the Flash low power mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_LOW_POWER_ENABLE</name>
									<value>1</value>
									<description>Enable the Flash low power mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FLASH_MAIN_WRITE_UNLOCK</name>
					<description>Flash Main Write Unlock Register</description>
					<addressOffset>0x04</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields>
						<field>
							<name>UNLOCK_KEY</name>
							<bitRange>[31:0]</bitRange>
							<description>32-bit key to allow for write accesses into the Flash MAIN Block</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_MAIN_KEY</name>
									<value>3687327310</value>
									<description>32-bit key to allow for Read and Write accesses into the Flash MAIN Block</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FLASH_MAIN_CTRL</name>
					<description>Flash Main Write Control Register</description>
					<addressOffset>0x08</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFF</resetMask>
					<fields>
						<field>
							<name>DATA_A_35K_TO_40K_W_EN</name>
							<bitRange>[11:11]</bitRange>
							<description>Authorize the write access to the Flash MAIN Data array from 35K to 40K word block through the FLASH_IF registers.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_A_35K_TO_40K_W_DISABLE</name>
									<value>0</value>
									<description>The part K to K of the Flash MAIN Data array is protected against write access</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_A_35K_TO_40K_W_ENABLE</name>
									<value>1</value>
									<description>The part K to K of the Flash MAIN Data array can be written</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_A_30K_TO_35K_W_EN</name>
							<bitRange>[10:10]</bitRange>
							<description>Authorize the write access to the Flash MAIN Data array from 30K to 35K word block through the FLASH_IF registers.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_A_30K_TO_35K_W_DISABLE</name>
									<value>0</value>
									<description>The part K to K of the Flash MAIN Data array is protected against write access</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_A_30K_TO_35K_W_ENABLE</name>
									<value>1</value>
									<description>The part K to K of the Flash MAIN Data array can be written</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_A_25K_TO_30K_W_EN</name>
							<bitRange>[9:9]</bitRange>
							<description>Authorize the write access to the Flash MAIN Data array from 25K to 30K word block through the FLASH_IF registers.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_A_25K_TO_30K_W_DISABLE</name>
									<value>0</value>
									<description>The part K to K of the Flash MAIN Data array is protected against write access</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_A_25K_TO_30K_W_ENABLE</name>
									<value>1</value>
									<description>The part K to K of the Flash MAIN Data array can be written</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_A_20K_TO_25K_W_EN</name>
							<bitRange>[8:8]</bitRange>
							<description>Authorize the write access to the Flash MAIN Data array from 20K to 25K word block through the FLASH_IF registers.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_A_20K_TO_25K_W_DISABLE</name>
									<value>0</value>
									<description>The part K to K of the Flash MAIN Data array is protected against write access</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_A_20K_TO_25K_W_ENABLE</name>
									<value>1</value>
									<description>The part K to K of the Flash MAIN Data array can be written</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_A_15K_TO_20K_W_EN</name>
							<bitRange>[7:7]</bitRange>
							<description>Authorize the write access to the Flash MAIN Data array from 15K to 20K word block through the FLASH_IF registers.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_A_15K_TO_20K_W_DISABLE</name>
									<value>0</value>
									<description>The part K to K of the Flash MAIN Data array is protected against write access</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_A_15K_TO_20K_W_ENABLE</name>
									<value>1</value>
									<description>The part K to K of the Flash MAIN Data array can be written</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_A_10K_TO_15K_W_EN</name>
							<bitRange>[6:6]</bitRange>
							<description>Authorize the write access to the Flash MAIN Data array from 10K to 15K word block through the FLASH_IF registers.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_A_10K_TO_15K_W_DISABLE</name>
									<value>0</value>
									<description>The part K to K of the Flash MAIN Data array is protected against write access</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_A_10K_TO_15K_W_ENABLE</name>
									<value>1</value>
									<description>The part K to K of the Flash MAIN Data array can be written</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_A_5K_TO_10K_W_EN</name>
							<bitRange>[5:5]</bitRange>
							<description>Authorize the write access to the Flash MAIN Data array from 5K to 10K word block through the FLASH_IF registers.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_A_5K_TO_10K_W_DISABLE</name>
									<value>0</value>
									<description>The part K to K of the Flash MAIN Data array is protected against write access</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_A_5K_TO_10K_W_ENABLE</name>
									<value>1</value>
									<description>The part K to K of the Flash MAIN Data array can be written</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_A_0K_TO_5K_W_EN</name>
							<bitRange>[4:4]</bitRange>
							<description>Authorize the write access to the Flash MAIN Data array from 0 to 5K word block through the FLASH_IF registers.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_A_0K_TO_5K_W_DISABLE</name>
									<value>0</value>
									<description>The part K to K of the Flash MAIN Data array is protected against write access</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_A_0K_TO_5K_W_ENABLE</name>
									<value>1</value>
									<description>The part K to K of the Flash MAIN Data array can be written</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODE_A_66K_TO_88K_W_EN</name>
							<bitRange>[3:3]</bitRange>
							<description>Authorize the write access to the Flash MAIN Code array from 66K to 88K word block through the FLASH_IF registers.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODE_A_66K_TO_88K_W_DISABLE</name>
									<value>0</value>
									<description>The part K to K of the Flash MAIN Code array is protected against write access</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODE_A_66K_TO_88K_W_ENABLE</name>
									<value>1</value>
									<description>The part K to K of the Flash MAIN Code array can be written</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODE_A_44K_TO_66K_W_EN</name>
							<bitRange>[2:2]</bitRange>
							<description>Authorize the write access to the Flash MAIN Code array from 44K to 66K word block through the FLASH_IF registers.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODE_A_44K_TO_66K_W_DISABLE</name>
									<value>0</value>
									<description>The part K to K of the Flash MAIN Code array is protected against write access</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODE_A_44K_TO_66K_W_ENABLE</name>
									<value>1</value>
									<description>The part K to K of the Flash MAIN Code array can be written</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODE_A_22K_TO_44K_W_EN</name>
							<bitRange>[1:1]</bitRange>
							<description>Authorize the write access to the Flash MAIN Code array from 22K to 44K word block through the FLASH_IF registers.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODE_A_22K_TO_44K_W_DISABLE</name>
									<value>0</value>
									<description>The part K to K of the Flash MAIN Code array is protected against write access</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODE_A_22K_TO_44K_W_ENABLE</name>
									<value>1</value>
									<description>The part K to K of the Flash MAIN Code array can be written</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODE_A_0K_TO_22K_W_EN</name>
							<bitRange>[0:0]</bitRange>
							<description>Authorize the write access to the Flash MAIN Code array from 0 to 22K word block through the FLASH_IF registers.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODE_A_0K_TO_22K_W_DISABLE</name>
									<value>0</value>
									<description>The part K to K of the Flash MAIN Code array is protected against write access</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODE_A_0K_TO_22K_W_ENABLE</name>
									<value>1</value>
									<description>The part K to K of the Flash MAIN Code array can be written</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FLASH_DELAY_CTRL</name>
					<description>Flash, Memory and RF Power-Up Delay Configuration</description>
					<addressOffset>0x0C</addressOffset>
					<size>32</size>
					<resetValue>0x02</resetValue>
					<resetMask>0x8F</resetMask>
					<fields>
						<field>
							<name>READ_MARGIN</name>
							<bitRange>[7:7]</bitRange>
							<description>Flash Read access time margin</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEFAULT_READ_MARGIN</name>
									<value>0</value>
									<description>Use default read margins</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FAST_READ_MARGIN</name>
									<value>1</value>
									<description>Use fast read margins</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SYSCLK_FREQ</name>
							<bitRange>[3:0]</bitRange>
							<description>Configure Flash, memory and RF power-up delays</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_DELAY_FOR_SYSCLK_3MHZ</name>
									<value>0</value>
									<description>FLASH_DELAY_CTRLx set for a SYSCLK = 3 MHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_DELAY_FOR_SYSCLK_4MHZ</name>
									<value>1</value>
									<description>FLASH_DELAY_CTRLx set for a SYSCLK = 4 MHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_DELAY_FOR_SYSCLK_5MHZ</name>
									<value>2</value>
									<description>FLASH_DELAY_CTRLx set for a SYSCLK = 5 MHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_DELAY_FOR_SYSCLK_8MHZ</name>
									<value>3</value>
									<description>FLASH_DELAY_CTRLx set for a SYSCLK = 8 MHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_DELAY_FOR_SYSCLK_10MHZ</name>
									<value>4</value>
									<description>FLASH_DELAY_CTRLx set for a SYSCLK = 10 MHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_DELAY_FOR_SYSCLK_12MHZ</name>
									<value>5</value>
									<description>FLASH_DELAY_CTRLx set for a SYSCLK = 12 MHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_DELAY_FOR_SYSCLK_16MHZ</name>
									<value>6</value>
									<description>FLASH_DELAY_CTRLx set for a SYSCLK = 16 MHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_DELAY_FOR_SYSCLK_20MHZ</name>
									<value>7</value>
									<description>FLASH_DELAY_CTRLx set for a SYSCLK = 20 MHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_DELAY_FOR_SYSCLK_24MHZ</name>
									<value>8</value>
									<description>FLASH_DELAY_CTRLx set for a SYSCLK = 24 MHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_DELAY_FOR_SYSCLK_48MHZ</name>
									<value>9</value>
									<description>FLASH_DELAY_CTRLx set for a SYSCLK = 48 MHz</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FLASH_CMD_CTRL</name>
					<description>Flash Command Control Register</description>
					<addressOffset>0x30</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x11F</resetMask>
					<fields>
						<field>
							<name>CMD_END</name>
							<bitRange>[5:5]</bitRange>
							<description>Terminates an active Flash command if possible (e.g. sequential programming sequence)</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMD_END</name>
									<value>1</value>
									<description>Terminates an active Flash command if possible</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>COMMAND</name>
							<bitRange>[4:0]</bitRange>
							<description>Flash access command only writable when equal to CMD_IDLE</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CMD_IDLE</name>
									<value>0</value>
									<description>Idle command</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CMD_WAKE_UP</name>
									<value>1</value>
									<description>Wake up the Flash</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CMD_LOAD_TRIM</name>
									<value>2</value>
									<description>Load patch &amp; trimming values from MNVR</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CMD_READ</name>
									<value>5</value>
									<description>Execute a read cycle</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CMD_PROGRAM_NOSEQ</name>
									<value>6</value>
									<description>Execute a non-sequential programming cycle</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CMD_PROGRAM_SEQ</name>
									<value>7</value>
									<description>Starts a sequential programming sequence</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CMD_SECTOR_ERASE</name>
									<value>8</value>
									<description>Execute a sector erase cycle</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CMD_MASS_ERASE</name>
									<value>9</value>
									<description>Execute a mass erase cycle</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CMD_SET_LOW_POWER</name>
									<value>10</value>
									<description>Wait time to set the LPWR pin</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CMD_UNSET_LOW_POWER</name>
									<value>11</value>
									<description>Wait time to unset the LPWR pin</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CMD_SET_RECALL</name>
									<value>12</value>
									<description>Wait time to set the RECALL pin</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CMD_UNSET_RECALL</name>
									<value>13</value>
									<description>Wait time to unset the RECALL pin</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CMD_SET_VREAD1</name>
									<value>14</value>
									<description>Wait time to set the VREAD1 pin</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CMD_UNSET_VREAD1</name>
									<value>15</value>
									<description>Wait time to unset the VREAD1 pin</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CMD_WRITE_USER_RED</name>
									<value>16</value>
									<description>Write FLASH_DATA to PATCH4 of M NVR, FLASH_DATA[1] indicates which redundancy sector, FLASH_DATA[0] the data to write. FLASH_DATA[0] must have the same mapping as the FLASH_PATCH_ADDR registers.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CMD_PRE_PROGRAM_NOSEQ</name>
									<value>17</value>
									<description>Execute a non-sequential pre-programming cycle</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CMD_PRE_PROGRAM_SEQ</name>
									<value>18</value>
									<description>Starts a sequential pre-programming sequence</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FLASH_IF_STATUS</name>
					<description>Flash Interface Status Register</description>
					<addressOffset>0x34</addressOffset>
					<size>32</size>
					<resetValue>0x40000000</resetValue>
					<resetMask>0xFFFF8FFF</resetMask>
					<fields>
						<field>
							<name>TRIMMED_STATUS</name>
							<bitRange>[31:31]</bitRange>
							<description>Flash trimming status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_UNTRIMMED</name>
									<value>0</value>
									<description>All MNVR CBD0-CDB7 contents are equal to 0xFFFF. Flash untrimmed.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_TRIMMED</name>
									<value>1</value>
									<description>Some registers CBD0-CBD7 contents are not equal to 0xFFFF. Flash trimmed.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ISOLATE_STATUS</name>
							<bitRange>[30:30]</bitRange>
							<description>Flash isolate status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_ACCESSIBLE</name>
									<value>0</value>
									<description>Flash can be accessed (isolation inactive)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_ISOLATE</name>
									<value>1</value>
									<description>Flash cannot be accessed (isolation active)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PROG_SEQ_DATA_REQ</name>
							<bitRange>[29:29]</bitRange>
							<description>Request new data while in sequential program mode</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_PROG_SEQ_IDLE</name>
									<value>0</value>
									<description>No new data is requested by a Sequential Program sequence.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_PROG_SEQ_REQ_NEW_DATA</name>
									<value>1</value>
									<description>New data is requested by a Sequential Program sequence.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BUSY</name>
							<bitRange>[28:28]</bitRange>
							<description>Flash interface busy status bit</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_IF_IDLE</name>
									<value>0</value>
									<description>Indicates that the Flash interface is ready.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_IF_BUSY</name>
									<value>1</value>
									<description>Indicates that the Flash interface is busy.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_RED2_W_UNLOCK</name>
							<bitRange>[27:27]</bitRange>
							<description>Flash Data array RED2 write unlock status bit</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_DATA_RED2_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the Flash Data array RED2 sector is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_DATA_RED2_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the Flash Data array RED2 sector can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_RED1_W_UNLOCK</name>
							<bitRange>[26:26]</bitRange>
							<description>Flash Data array RED1 write unlock status bit</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_DATA_RED1_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the Flash Data array RED1 sector is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_DATA_RED1_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the Flash Data array RED1 sector can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODE_RED2_W_UNLOCK</name>
							<bitRange>[25:25]</bitRange>
							<description>Flash Code array RED2 write unlock status bit</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_CODE_RED2_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the Flash Code array RED2 sector is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_CODE_RED2_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the Flash Code array RED2 sector can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODE_RED1_W_UNLOCK</name>
							<bitRange>[24:24]</bitRange>
							<description>Flash Code array RED1 write unlock status bit</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_CODE_RED1_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the Flash Code array RED1 sector is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_CODE_RED1_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the Flash Code array RED1 sector can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NVR7_W_UNLOCK</name>
							<bitRange>[22:22]</bitRange>
							<description>Flash NVR7 write unlock status bit</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_NVR7_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the Flash NVR7 sector is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_NVR7_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the Flash NVR7 sector can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NVR6_W_UNLOCK</name>
							<bitRange>[21:21]</bitRange>
							<description>Flash NVR6 write unlock status bit</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_NVR6_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the Flash NVR6 sector is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_NVR6_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the Flash NVR6 sector can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NVR5_W_UNLOCK</name>
							<bitRange>[20:20]</bitRange>
							<description>Flash NVR5 write unlock status bit</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_NVR5_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the Flash NVR5 sector is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_NVR5_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the Flash NVR5 sector can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NVR4_W_UNLOCK</name>
							<bitRange>[19:19]</bitRange>
							<description>Flash NVR4 write unlock status bit</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_NVR4_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the Flash NVR4 sector is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_NVR4_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the Flash NVR4 sector can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NVR3_W_UNLOCK</name>
							<bitRange>[18:18]</bitRange>
							<description>Flash NVR3 write unlock status bit</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_NVR3_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the Flash NVR3 sector is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_NVR3_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the Flash NVR3 sector can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NVR2_W_UNLOCK</name>
							<bitRange>[17:17]</bitRange>
							<description>Flash NVR2 write unlock status bit</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_NVR2_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the Flash NVR2 sector is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_NVR2_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the Flash NVR2 sector can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NVR1_W_UNLOCK</name>
							<bitRange>[16:16]</bitRange>
							<description>Flash NVR1 write unlock status bit</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_NVR1_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the Flash NVR1 sector is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_NVR1_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the Flash NVR1 sector can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NVR0_W_UNLOCK</name>
							<bitRange>[15:15]</bitRange>
							<description>Flash NVR0 write unlock status bit</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_NVR0_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the Flash NVR0 sector is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_NVR0_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the Flash NVR0 sector can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_A_35K_TO_40K_W_UNLOCK</name>
							<bitRange>[11:11]</bitRange>
							<description>Write unlock status bit of the part 35K to 40K of the Flash MAIN Data array</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_A_35K_TO_40K_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the part 35K to 40K of the Flash MAIN Data array is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_A_35K_TO_40K_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the part 35K to 40K of the Flash MAIN Data array can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_A_30K_TO_35K_W_UNLOCK</name>
							<bitRange>[10:10]</bitRange>
							<description>Write unlock status bit of the part 30K to 35K of the Flash MAIN Data array</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_A_30K_TO_35K_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the part 30K to 35K of the Flash MAIN Data array is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_A_30K_TO_35K_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the part 30K to 35K of the Flash MAIN Data array can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_A_25K_TO_30K_W_UNLOCK</name>
							<bitRange>[9:9]</bitRange>
							<description>Write unlock status bit of the part 25K to 30K of the Flash MAIN Data array</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_A_25K_TO_30K_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the part 25K to 30K of the Flash MAIN Data array is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_A_25K_TO_30K_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the part 25K to 30K of the Flash MAIN Data array can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_A_20K_TO_25K_W_UNLOCK</name>
							<bitRange>[8:8]</bitRange>
							<description>Write unlock status bit of the part 20K to 25K of the Flash MAIN Data array</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_A_20K_TO_25K_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the part 20K to 25K of the Flash MAIN Data array is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_A_20K_TO_25K_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the part 20K to 25K of the Flash MAIN Data array can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_A_15K_TO_20K_W_UNLOCK</name>
							<bitRange>[7:7]</bitRange>
							<description>Write unlock status bit of the part 15K to 20K of the Flash MAIN Data array</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_A_15K_TO_20K_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the part 15K to 20K of the Flash MAIN Data array is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_A_15K_TO_20K_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the part 15K to 20K of the Flash MAIN Data array can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_A_10K_TO_15K_W_UNLOCK</name>
							<bitRange>[6:6]</bitRange>
							<description>Write unlock status bit of the part 10K to 15K of the Flash MAIN Data array</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_A_10K_TO_15K_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the part 10K to 15K of the Flash MAIN Data array is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_A_10K_TO_15K_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the part 10K to 15K of the Flash MAIN Data array can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_A_5K_TO_10K_W_UNLOCK</name>
							<bitRange>[5:5]</bitRange>
							<description>Write unlock status bit of the part 5K to 10K of the Flash MAIN Data array</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_A_5K_TO_10K_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the part 5K to 10K of the Flash MAIN Data array is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_A_5K_TO_10K_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the part 5K to 10K of the Flash MAIN Data array can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_A_0K_TO_5K_W_UNLOCK</name>
							<bitRange>[4:4]</bitRange>
							<description>Write unlock status bit of the part 0K to 5K of the Flash MAIN Data array</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_A_0K_TO_5K_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the part 0K to 5K of the Flash MAIN Data array is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_A_0K_TO_5K_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the part 0K to 5K of the Flash MAIN Data array can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODE_A_66K_TO_88K_W_UNLOCK</name>
							<bitRange>[3:3]</bitRange>
							<description>Write unlock status bit of the part 66K to 88K of the Flash MAIN Code array</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODE_A_66K_TO_88K_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the part 66K to 88K of the Flash MAIN Code array is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODE_A_66K_TO_88K_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the part 66K to 88K of the Flash MAIN Code array can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODE_A_44K_TO_66K_W_UNLOCK</name>
							<bitRange>[2:2]</bitRange>
							<description>Write unlock status bit of the part 44K to 66K of the Flash MAIN Code array</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODE_A_44K_TO_66K_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the part 44K to 66K of the Flash MAIN Code array is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODE_A_44K_TO_66K_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the part 44K to 66K of the Flash MAIN Code array can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODE_A_22K_TO_44K_W_UNLOCK</name>
							<bitRange>[1:1]</bitRange>
							<description>Write unlock status bit of the part 22K to 44K of the Flash MAIN Code array</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODE_A_22K_TO_44K_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the part 22K to 44K of the Flash MAIN Code array is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODE_A_22K_TO_44K_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the part 22K to 44K of the Flash MAIN Code array can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODE_A_0K_TO_22K_W_UNLOCK</name>
							<bitRange>[0:0]</bitRange>
							<description>Write unlock status bit of the part 0K to 22K of the Flash MAIN Code array</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODE_A_0K_TO_22K_W_LOCKED</name>
									<value>0</value>
									<description>Indicates that the part 0K to 22K of the Flash MAIN Code array is protected against write accesses by the Flash interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODE_A_0K_TO_22K_W_UNLOCKED</name>
									<value>1</value>
									<description>Indicates that the part 0K to 22K of the Flash MAIN Code array can be write accessed by the Flash interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>FLASH_ADDR</name>
					<description>Flash Address Register</description>
					<addressOffset>0x38</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1FFFFC</resetMask>
					<fields>
						<field>
							<name>FLASH_ADDR</name>
							<bitRange>[20:2]</bitRange>
							<description>Flash Byte Address</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FLASH_DATA[%s]</name>
					<dim>2</dim>
					<dimIncrement>4</dimIncrement>
					<description>Flash Read/Write Data Register</description>
					<addressOffset>0x3C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DATA</name>
							<bitRange>[31:0]</bitRange>
							<description>32-bit Flash Data</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FLASH_NVR_WRITE_UNLOCK</name>
					<description>Flash NVR Write Unlock Register</description>
					<addressOffset>0x44</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields>
						<field>
							<name>UNLOCK_KEY</name>
							<bitRange>[31:0]</bitRange>
							<description>32-bit key to allow for write access to NVR sectors of the Flash</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_NVR_KEY</name>
									<value>1907585525</value>
									<description>32-bit key to allow for write access to the Flash NVR sector</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FLASH_NVR_CTRL</name>
					<description>Flash NVR Control Register</description>
					<addressOffset>0x48</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>NVR7_W_EN</name>
							<bitRange>[7:7]</bitRange>
							<description>Authorize write access to the Flash NVR7 sector through the FLASH_IF registers.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVR7_WRITE_DISABLE</name>
									<value>0</value>
									<description>The Flash NVR7 block is protected against write access.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVR7_WRITE_ENABLE</name>
									<value>1</value>
									<description>The Flash NVR7 block can be written.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NVR6_W_EN</name>
							<bitRange>[6:6]</bitRange>
							<description>Authorize write access to the Flash NVR6 sector through the FLASH_IF registers.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVR6_WRITE_DISABLE</name>
									<value>0</value>
									<description>The Flash NVR6 block is protected against write access.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVR6_WRITE_ENABLE</name>
									<value>1</value>
									<description>The Flash NVR6 block can be written.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NVR5_W_EN</name>
							<bitRange>[5:5]</bitRange>
							<description>Authorize write access to the Flash NVR5 sector through the FLASH_IF registers.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVR5_WRITE_DISABLE</name>
									<value>0</value>
									<description>The Flash NVR5 block is protected against write access.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVR5_WRITE_ENABLE</name>
									<value>1</value>
									<description>The Flash NVR5 block can be written.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NVR4_W_EN</name>
							<bitRange>[4:4]</bitRange>
							<description>Authorize write access to the Flash NVR4 sector through the FLASH_IF registers.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVR4_WRITE_DISABLE</name>
									<value>0</value>
									<description>The Flash NVR4 block is protected against write access.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVR4_WRITE_ENABLE</name>
									<value>1</value>
									<description>The Flash NVR4 block can be written.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NVR3_W_EN</name>
							<bitRange>[3:3]</bitRange>
							<description>Authorize write access to the Flash NVR3 sector through the FLASH_IF registers.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVR3_WRITE_DISABLE</name>
									<value>0</value>
									<description>The Flash NVR3 block is protected against write access.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVR3_WRITE_ENABLE</name>
									<value>1</value>
									<description>The Flash NVR3 block can be written.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NVR2_W_EN</name>
							<bitRange>[2:2]</bitRange>
							<description>Authorize write access to the Flash NVR2 sector through the FLASH_IF registers.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVR2_WRITE_DISABLE</name>
									<value>0</value>
									<description>The Flash NVR2 block is protected against write access.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVR2_WRITE_ENABLE</name>
									<value>1</value>
									<description>The Flash NVR2 block can be written.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NVR1_W_EN</name>
							<bitRange>[1:1]</bitRange>
							<description>Authorize write access to the Flash NVR1 sector through the FLASH_IF registers.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVR1_WRITE_DISABLE</name>
									<value>0</value>
									<description>The Flash NVR1 block is protected against write access.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVR1_WRITE_ENABLE</name>
									<value>1</value>
									<description>The Flash NVR1 block can be written.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NVR0_W_EN</name>
							<bitRange>[0:0]</bitRange>
							<description>Authorize write access to the Flash NVR0 sector through the FLASH_IF registers.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVR0_WRITE_DISABLE</name>
									<value>0</value>
									<description>The Flash NVR0 block is protected against write access.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVR0_WRITE_ENABLE</name>
									<value>1</value>
									<description>The Flash NVR0 block can be written.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FLASH_PATCH_ADDR[%s]</name>
					<dim>8</dim>
					<dimIncrement>4</dimIncrement>
					<description>Flash Patch Address Register</description>
					<addressOffset>0x64</addressOffset>
					<size>32</size>
					<resetValue>0x801FFF00</resetValue>
					<resetMask>0x801FFF00</resetMask>
					<fields>
						<field>
							<name>PATCH_NOT_VALID</name>
							<bitRange>[31:31]</bitRange>
							<description>Indicates if the patch address is valid</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PATCH_VALID</name>
									<value>0</value>
									<description>This bit must be cleared in order for the patching to be taken into consideration.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PATCH_NOT_VALID</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PATCH_ADDR</name>
							<bitRange>[20:8]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FLASH_COPY_CFG</name>
					<description>Flash Copier Config Register</description>
					<addressOffset>0x8C</addressOffset>
					<size>32</size>
					<resetValue>0x20000</resetValue>
					<resetMask>0x70303</resetMask>
					<fields>
						<field>
							<name>COMP_ADDR_STEP</name>
							<bitRange>[18:18]</bitRange>
							<description>Comparator address increment/decrement by 1 or 2</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>COMP_ADDR_STEP_1</name>
									<value>0</value>
									<description>Address increment/decrement by 1 between two reads</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMP_ADDR_STEP_2</name>
									<value>1</value>
									<description>Address increment/decrement by 2 between two reads</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>COMP_ADDR_DIR</name>
							<bitRange>[17:17]</bitRange>
							<description>Comparator address-up or address-down</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>COMP_ADDR_DOWN</name>
									<value>0</value>
									<description>FLASH_COPIER address count-down</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMP_ADDR_UP</name>
									<value>1</value>
									<description>FLASH_COPIER address count-up</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>COMP_MODE</name>
							<bitRange>[16:16]</bitRange>
							<description>Comparator Mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>COMP_MODE_CONSTANT</name>
									<value>0</value>
									<description>FLASH_DATA[1:0] compare with Flash DOUT</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMP_MODE_CHBK</name>
									<value>1</value>
									<description>Odd address compare with FLASH_DATA[1:0], even address compare with inverse FLASH_DATA[1:0]</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>COPY_DEST</name>
							<bitRange>[9:9]</bitRange>
							<description>Destination copier is the CRC or memories</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>COPY_TO_MEM</name>
									<value>0</value>
									<description>Copy Flash to memory</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>COPY_TO_CRC</name>
									<value>1</value>
									<description>Copy Flash to CRC</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>COPY_MODE</name>
							<bitRange>[8:8]</bitRange>
							<description>Select copier mode (32-bit or 40-bit)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>COPY_TO_32BIT</name>
									<value>0</value>
									<description>Copy Flash to 32-bit memory</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRIORITY</name>
							<bitRange>[1:1]</bitRange>
							<description>Copier Priority Configuration</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_CM33_PRIORITY</name>
									<value>0</value>
									<description>CM33 has priority over Flash Copier</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_COPY_PRIORITY</name>
									<value>1</value>
									<description>Flash Copier has priority over CM33</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE</name>
							<bitRange>[0:0]</bitRange>
							<description>Copier or Comparator Mode Configuration</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>COPY_MODE</name>
									<value>0</value>
									<description>Flash copier mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMPARATOR_MODE</name>
									<value>1</value>
									<description>Flash comparator mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FLASH_COPY_CTRL</name>
					<description>Flash Copier Control and Status</description>
					<addressOffset>0x98</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x09</resetMask>
					<fields>
						<field>
							<name>ERROR</name>
							<bitRange>[3:3]</bitRange>
							<description>Error status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>COPY_NO_ERROR</name>
									<value>0</value>
									<description>No write / comparison error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>COPY_ERROR</name>
									<value>1</value>
									<description>Write or comparison error</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STOP</name>
							<bitRange>[2:2]</bitRange>
							<description>Stop the transfer</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>COPY_STOP</name>
									<value>1</value>
									<description>Stop the current transfer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>START</name>
							<bitRange>[1:1]</bitRange>
							<description>Start the transfer</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>COPY_START</name>
									<value>1</value>
									<description>Start the current transfer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BUSY</name>
							<bitRange>[0:0]</bitRange>
							<description>Busy status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>COPY_IDLE</name>
									<value>0</value>
									<description>Flash copier is idle</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>COPY_BUSY</name>
									<value>1</value>
									<description>Flash copier is busy</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FLASH_COPY_SRC_ADDR_PTR</name>
					<description>Flash Copier Source Address Pointer</description>
					<addressOffset>0x9C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1FFFFF</resetMask>
					<fields>
						<field>
							<name>COPY_SRC_ADDR_PTR</name>
							<bitRange>[20:0]</bitRange>
							<description>Source address pointer</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FLASH_COPY_DST_ADDR_PTR</name>
					<description>Flash Copier Destination Address Pointer</description>
					<addressOffset>0xA0</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFC</resetMask>
					<fields>
						<field>
							<name>COPY_DST_ADDR_PTR</name>
							<bitRange>[31:2]</bitRange>
							<description>Destination address pointer</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FLASH_COPY_WORD_CNT</name>
					<description>Flash Copier Word Count</description>
					<addressOffset>0xA4</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1FFFF</resetMask>
					<fields>
						<field>
							<name>COPY_WORD_CNT</name>
							<bitRange>[16:0]</bitRange>
							<description>Number of words to copy / compare</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FLASH_ECC_CTRL</name>
					<description>Flash ECC Control Register</description>
					<addressOffset>0xA8</addressOffset>
					<size>32</size>
					<resetValue>0x10D</resetValue>
					<resetMask>0xFF0D</resetMask>
					<fields>
						<field>
							<name>ECC_COR_CNT_INT_THRESHOLD</name>
							<bitRange>[15:8]</bitRange>
							<description>Select the number of corrected errors before sending a CM33 interrupt</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_ECC_COR_INT_THRESHOLD_DISABLED</name>
									<value>0</value>
									<description>Interrupt is disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_ECC_COR_INT_THRESHOLD_1</name>
									<value>1</value>
									<description>Send a CM33 interrupt when one or more correctable errors are detected.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_ECC_COR_INT_THRESHOLD_255</name>
									<value>255</value>
									<description>Send a CM33 interrupt when 255 or more correctable errors are detected.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>COPIER_ECC_CTRL</name>
							<bitRange>[3:3]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_COPIER_ECC_DISABLE</name>
									<value>0</value>
									<description>Disables ECC when reading Flash through Flash Copier</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_COPIER_ECC_ENABLE</name>
									<value>1</value>
									<description>Enables ECC when reading Flash through Flash Copier</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CMD_ECC_CTRL</name>
							<bitRange>[2:2]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_CMD_ECC_DISABLE</name>
									<value>0</value>
									<description>Disables ECC when reading Flash through Flash mapped register</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_CMD_ECC_ENABLE</name>
									<value>1</value>
									<description>Enables ECC when reading Flash through Flash mapped register</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CBUS_ECC_CTRL</name>
							<bitRange>[0:0]</bitRange>
							<description>Select the operating mode of the Flash ECC</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_CBUS_ECC_DISABLE</name>
									<value>0</value>
									<description>Disables ECC when reading Flash through CBus</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_CBUS_ECC_ENABLE</name>
									<value>1</value>
									<description>Enables ECC when reading Flash through CBus</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FLASH_ECC_STATUS</name>
					<description>Flash ECC Status Register</description>
					<addressOffset>0xAC</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x03</resetMask>
					<fields>
						<field>
							<name>ECC_COR_ERROR_CNT_CLEAR</name>
							<bitRange>[6:6]</bitRange>
							<description>Reset the Flash corrected errors counter</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_ECC_COR_ERROR_CNT_CLEAR</name>
									<value>1</value>
									<description>Reset the Flash corrected errors counter</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ECC_UNCOR_ERROR_CNT_CLEAR</name>
							<bitRange>[5:5]</bitRange>
							<description>Reset the Flash uncorrected errors counter</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_ECC_UNCOR_ERROR_CNT_CLEAR</name>
									<value>1</value>
									<description>Reset the Flash uncorrected errors counter</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ECC_ERROR_ADDR_CLEAR</name>
							<bitRange>[4:4]</bitRange>
							<description>Reset the Flash address of the last detected error</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_ECC_ERROR_ADDR_CLEAR</name>
									<value>1</value>
									<description>Reset the Flash address of the latest detected error</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ECC_COR_ERROR_CNT_STATUS</name>
							<bitRange>[1:1]</bitRange>
							<description>FLASH_ECC_ERROR_COR_CNT status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_ECC_NO_CORRECTED_ERROR</name>
									<value>0</value>
									<description>Indicates FLASH_ECC_COR_ERROR_CNT is zero</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_ECC_CORRECTED_ERROR</name>
									<value>1</value>
									<description>Indicates FLASH_ECC_COR_ERROR_CNT is not zero</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ECC_UNCOR_ERROR_CNT_STATUS</name>
							<bitRange>[0:0]</bitRange>
							<description>FLASH_ECC_ERROR_UNCOR_CNT status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_ECC_NO_UNCORRECTED_ERROR</name>
									<value>0</value>
									<description>Indicates FLASH_ECC_UNCOR_ERROR_CNT is zero</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FLASH_ECC_UNCORRECTED_ERROR</name>
									<value>1</value>
									<description>Indicates FLASH_ECC_UNCOR_ERROR_CNT is not zero</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FLASH_ECC_ERROR_ADDR</name>
					<description>Flash Address of the Latest Detected Error</description>
					<addressOffset>0xB0</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1FFFFC</resetMask>
					<fields>
						<field>
							<name>ECC_ERROR_ADDR</name>
							<bitRange>[20:2]</bitRange>
							<description>Store the Flash address of the latest Flash ECC error</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>FLASH_ECC_UNCOR_ERROR_CNT</name>
					<description>Flash ECC Uncorrected Error Counter</description>
					<addressOffset>0xB4</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>ECC_UNCOR_ERROR_CNT</name>
							<bitRange>[7:0]</bitRange>
							<description>Flash ECC uncorrected error counter</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>FLASH_ECC_COR_ERROR_CNT</name>
					<description>Flash ECC Corrected Error Counter</description>
					<addressOffset>0xB8</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>ECC_COR_ERROR_CNT</name>
							<bitRange>[7:0]</bitRange>
							<description>Flash ECC corrected error counter</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>FLASH_NVM_STATUS</name>
					<description>Flash NVM Status (only available when NVR_FOR_CC312 in ID_NUM register is 1)</description>
					<addressOffset>0xBC</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x13F</resetMask>
					<fields>
						<field>
							<name>CLEAR_NVM_STATUS</name>
							<bitRange>[16:16]</bitRange>
							<description>Clear all the NVM status bits</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLEAR_NVM_STATUS</name>
									<value>1</value>
									<description>Clear all the NVM status bits</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NVM_BIT_FAILURE</name>
							<bitRange>[8:8]</bitRange>
							<description>Indicates if a bit has failed in an address from the CC-NVM layout used by the CryptoCell</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVM_OK</name>
									<value>0</value>
									<description>No bit failure detection in the CC-NVM layout</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVM_BIT_FAILED</name>
									<value>1</value>
									<description>At least a bit has failed in the CC-NVM layout</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FAILED_NVM_ADDRESS</name>
							<bitRange>[5:0]</bitRange>
							<description>Last failing word address in CC-NVM layout (0x00 to 0x3F)</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FLASH_IF_ID_NUM</name>
					<description>Flash Interface ID number</description>
					<addressOffset>0xFC</addressOffset>
					<size>32</size>
					<resetValue>0x100</resetValue>
					<resetMask>0x1FFFFF</resetMask>
					<fields>
						<field>
							<name>FLASH_IF_NVR_FOR_CC312</name>
							<bitRange>[20:20]</bitRange>
							<description>NVR sectors 0 to 3 are used for the CryptoCell</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVR_SECTORS_AVAILABLE</name>
									<value>0</value>
									<description>NVR sectors 0 to 3 are available to the user</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVR_SECTORS_USED_BY_CRYPTOCELL</name>
									<value>1</value>
									<description>NVR sectors 0 to 3 are used by the CryptoCell and are not available to the user</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FLASH_IF_NUMBER</name>
							<bitRange>[19:16]</bitRange>
							<description>FLASH_IF Instance number</description>
							<access>read-only</access>
						</field>
						<field>
							<name>FLASH_IF_MAJOR_REVISION</name>
							<bitRange>[15:8]</bitRange>
							<description>FLASH_IF Major Revision number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_IF_MAJOR_REVISION</name>
									<value>1</value>
									<description>Flash interface revision 1.0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FLASH_IF_MINOR_REVISION</name>
							<bitRange>[7:0]</bitRange>
							<description>FLASH_IF Minor Revision number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FLASH_IF_MINOR_REVISION</name>
									<value>0</value>
									<description>Flash interface revision 1.0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>GPIO</name>
			<baseAddress>0x40000A00</baseAddress>
			<description>GPIO Interface and Digital Pad control</description>
			<addressBlock>
				<offset>0</offset>
				<size>0x13C</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>GPIO_CFG[%s]</name>
					<dim>16</dim>
					<dimIncrement>4</dimIncrement>
					<description>Digital IO Configuration</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0x3100</resetValue>
					<resetMask>0x37FF</resetMask>
					<fields>
						<field>
							<name>DRIVE</name>
							<bitRange>[13:12]</bitRange>
							<description>Drive strength configuration</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO_2X_DRIVE</name>
									<value>0</value>
									<description>2x drive strength</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_3X_DRIVE</name>
									<value>1</value>
									<description>3x drive strength</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_5X_DRIVE</name>
									<value>2</value>
									<description>5x drive strength</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_6X_DRIVE</name>
									<value>3</value>
									<description>6x drive strength</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LPF</name>
							<bitRange>[10:10]</bitRange>
							<description>Low Pass Filter enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO_LPF_DISABLE</name>
									<value>0</value>
									<description>Disable low pass filter</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_LPF_ENABLE</name>
									<value>1</value>
									<description>Enable low pass filter</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PULL_CTRL</name>
							<bitRange>[9:8]</bitRange>
							<description>Pull selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO_NO_PULL</name>
									<value>0</value>
									<description>No pull selected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_WEAK_PULL_UP</name>
									<value>1</value>
									<description>Weak pull-up selected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_WEAK_PULL_DOWN</name>
									<value>2</value>
									<description>Weak pull-down selected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_STRONG_PULL_UP</name>
									<value>3</value>
									<description>Strong pull-up selected</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NS_ACCESS_GPIO</name>
							<bitRange>[7:7]</bitRange>
							<description>Non-Secure code can use GPIO</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NS_CANNOT_USE_GPIO</name>
									<value>0</value>
									<description>Non-Secure code cannot use this GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_USE_GPIO</name>
									<value>1</value>
									<description>Non-Secure code can use this GPIO</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IO_MODE</name>
							<bitRange>[6:0]</bitRange>
							<description>IO mode selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO_MODE_DISABLE</name>
									<value>0</value>
									<description>Disable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_INPUT</name>
									<value>1</value>
									<description>Input mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_GPIO_IN</name>
									<value>2</value>
									<description>GPIO input mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_GPIO_OUT</name>
									<value>3</value>
									<description>GPIO output mode (value given by GPIO_OUTPUT_DATA register)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_SLOWCLK</name>
									<value>4</value>
									<description>Output SLOWCLK (slow clock) signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_SYSCLK</name>
									<value>5</value>
									<description>Output SYSCLK (system clock) signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_USRCLK</name>
									<value>6</value>
									<description>Output USRCLK (user clock) signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_SPI0_IO0</name>
									<value>7</value>
									<description>Output SPI0_IO0 interface signal (master SERO)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_SPI0_IO1</name>
									<value>8</value>
									<description>Output SPI0_IO1 interface signal (slave SERO)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_SPI0_IO2</name>
									<value>9</value>
									<description>Output SPI0_IO2 interface signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_SPI0_IO3</name>
									<value>10</value>
									<description>Output SPI0_IO3 interface signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_SPI0_CS</name>
									<value>11</value>
									<description>Output SPI0_CS interface signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_SPI0_CLK</name>
									<value>12</value>
									<description>Output SPI0_CLK interface signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_UART0_TX</name>
									<value>13</value>
									<description>Output UART0_TX0 interface signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_I2C0_SCL</name>
									<value>14</value>
									<description>Output I2C0 SCL interface signal (open collector)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_I2C0_SDA</name>
									<value>15</value>
									<description>Output I2C0 SDA interface signal (open collector)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_RFCLK</name>
									<value>16</value>
									<description>Output RFCLK signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_RCCLK</name>
									<value>17</value>
									<description>Output RCCLK signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_SWCLK_DIV</name>
									<value>18</value>
									<description>Output of SWCLK divider signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_STANDBYCLK</name>
									<value>19</value>
									<description>Output STANDBYCLK signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_BB_TX_DATA</name>
									<value>20</value>
									<description>Output baseband controller TX data signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_BB_TX_DATA_VALID</name>
									<value>21</value>
									<description>Output baseband controller TX data valid signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_BB_SPI_CSN</name>
									<value>22</value>
									<description>Output baseband controller SPI_CSN signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_BB_SPI_CLK</name>
									<value>23</value>
									<description>Output baseband controller SPI_CLK signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_BB_SPI_MOSI</name>
									<value>24</value>
									<description>Output baseband controller SPI_MOSI signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_BB_DBG_0</name>
									<value>25</value>
									<description>Output baseband controller debug port (bit 0) signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_BB_DBG_1</name>
									<value>26</value>
									<description>Output baseband controller debug port (bit 1) signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_BB_DBG_2</name>
									<value>27</value>
									<description>Output baseband controller debug port (bit 2) signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_BB_DBG_3</name>
									<value>28</value>
									<description>Output baseband controller debug port (bit 3) signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_BB_DBG_4</name>
									<value>29</value>
									<description>Output baseband controller debug port (bit 4) signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_BB_DBG_5</name>
									<value>30</value>
									<description>Output baseband controller debug port (bit 5) signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_BB_DBG_6</name>
									<value>31</value>
									<description>Output baseband controller debug port (bit 6) signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_BB_DBG_7</name>
									<value>32</value>
									<description>Output baseband controller debug port (bit 7) signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_BB_BLE_SYNC</name>
									<value>33</value>
									<description>Output baseband controller wlan coex signal sync</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_BB_BLE_IN_PROCESS</name>
									<value>34</value>
									<description>Output baseband controller wlan coex signal in_process</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_BB_BLE_TX</name>
									<value>35</value>
									<description>Output baseband controller wlan coex signal Tx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_BB_BLE_RX</name>
									<value>36</value>
									<description>Output baseband controller wlan coex signal Rx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_BB_BLE_PTI_0</name>
									<value>37</value>
									<description>Output baseband controller wlan coex signal PTI (bit 0)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_BB_BLE_PTI_1</name>
									<value>38</value>
									<description>Output baseband controller wlan coex signal PTI (bit 1)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_BB_BLE_PTI_2</name>
									<value>39</value>
									<description>Output baseband controller wlan coex signal PTI (bit 2)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_BB_BLE_PTI_3</name>
									<value>40</value>
									<description>Output baseband controller wlan coex signal PTI (bit 3)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_BB_ANT_SW_EN</name>
									<value>41</value>
									<description>Output baseband controller antenna switch enable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_BB_ANT_SW_0</name>
									<value>42</value>
									<description>Output baseband controller antenna switch (bit 0)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_BB_ANT_SW_1</name>
									<value>43</value>
									<description>Output baseband controller antenna switch (bit 1)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_BB_ANT_SW_2</name>
									<value>44</value>
									<description>Output baseband controller antenna switch (bit 2)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_BB_ANT_SW_3</name>
									<value>45</value>
									<description>Output baseband controller antenna switch (bit 3)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_BB_ANT_SW_4</name>
									<value>46</value>
									<description>Output baseband controller antenna switch (bit 4)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_BB_ANT_SW_5</name>
									<value>47</value>
									<description>Output baseband controller antenna switch (bit 5)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_BB_ANT_SW_6</name>
									<value>48</value>
									<description>Output baseband controller antenna switch (bit 6)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_BB_CTE_MODE</name>
									<value>49</value>
									<description>Output baseband controller CTE mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_BB_CTE_SAMPLE_P</name>
									<value>50</value>
									<description>Output baseband controller CTE sample pulse</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_RF_SPI_MISO</name>
									<value>51</value>
									<description>Output RF front-end SPI_MISO interface signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_RF_GPIO0</name>
									<value>52</value>
									<description>Output RF front-end GPIO0 output signal (RX_DATA)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_RF_GPIO1</name>
									<value>53</value>
									<description>Output RF front-end GPIO1 output signal (RX_CLK)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_RF_GPIO2</name>
									<value>54</value>
									<description>Output RF front-end GPIO2 output signal (SYNC_P)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_RF_GPIO3</name>
									<value>55</value>
									<description>Output RF front-end GPIO3 output signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_RF_GPIO4</name>
									<value>56</value>
									<description>Output RF front-end GPIO4 output signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_RF_GPIO5</name>
									<value>57</value>
									<description>Output RF front-end GPIO5 output signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_RF_GPIO6</name>
									<value>58</value>
									<description>Output RF front-end GPIO6 output signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_RF_GPIO7</name>
									<value>59</value>
									<description>Output RF front-end GPIO7 output signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_RF_GPIO8</name>
									<value>60</value>
									<description>Output RF front-end GPIO8 output signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_RF_GPIO9</name>
									<value>61</value>
									<description>Output RF front-end GPIO9 output signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_RF_IQ_DATA_P</name>
									<value>62</value>
									<description>Output RF front-end IQ data pulse signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_RF_I_DATA_0</name>
									<value>63</value>
									<description>Output RF front-end I data (bit 0)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_RF_I_DATA_1</name>
									<value>64</value>
									<description>Output RF front-end I data (bit 1)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_RF_I_DATA_2</name>
									<value>65</value>
									<description>Output RF front-end I data (bit 2)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_RF_I_DATA_3</name>
									<value>66</value>
									<description>Output RF front-end I data (bit 3)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_RF_I_DATA_4</name>
									<value>67</value>
									<description>Output RF front-end I data (bit 4)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_RF_I_DATA_5</name>
									<value>68</value>
									<description>Output RF front-end I data (bit 5)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_RF_I_DATA_6</name>
									<value>69</value>
									<description>Output RF front-end I data (bit 6)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_RF_I_DATA_7</name>
									<value>70</value>
									<description>Output RF front-end I data (bit 7)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_RF_Q_DATA_0</name>
									<value>71</value>
									<description>Output RF front-end Q data (bit 0)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_RF_Q_DATA_1</name>
									<value>72</value>
									<description>Output RF front-end Q data (bit 1)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_RF_Q_DATA_2</name>
									<value>73</value>
									<description>Output RF front-end Q data (bit 2)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_RF_Q_DATA_3</name>
									<value>74</value>
									<description>Output RF front-end Q data (bit 3)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_RF_Q_DATA_4</name>
									<value>75</value>
									<description>Output RF front-end Q data (bit 4)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_RF_Q_DATA_5</name>
									<value>76</value>
									<description>Output RF front-end Q data (bit 5)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_RF_Q_DATA_6</name>
									<value>77</value>
									<description>Output RF front-end Q data (bit 6)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_RF_Q_DATA_7</name>
									<value>78</value>
									<description>Output RF front-end Q data (bit 7)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_RF_ANT_SW_0</name>
									<value>79</value>
									<description>Output RF front-end antenna switch (bit 0)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_RF_ANT_SW_1</name>
									<value>80</value>
									<description>Output RF front-end antenna switch (bit 1)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_RF_ANT_SW_2</name>
									<value>81</value>
									<description>Output RF front-end antenna switch (bit 2)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_RF_ANT_SW_3</name>
									<value>82</value>
									<description>Output RF front-end antenna switch (bit 3)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_TOF_START</name>
									<value>83</value>
									<description>Output Time Of Flight timer start trigger</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_MODE_TOF_STOP</name>
									<value>84</value>
									<description>Output Time Of Flight timer stop trigger</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_INPUT_DATA</name>
					<description>Digital IOs Input Data State</description>
					<addressOffset>0x40</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFF</resetMask>
					<fields>
						<field>
							<name>DATA</name>
							<bitRange>[15:0]</bitRange>
							<description>GPIO[15:0] read data</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO0_IN_LOW</name>
									<value>0</value>
									<description>GPIO pad is low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO1_IN_LOW</name>
									<value>0</value>
									<description>GPIO pad is low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO2_IN_LOW</name>
									<value>0</value>
									<description>GPIO pad is low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO3_IN_LOW</name>
									<value>0</value>
									<description>GPIO pad is low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO4_IN_LOW</name>
									<value>0</value>
									<description>GPIO pad is low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO5_IN_LOW</name>
									<value>0</value>
									<description>GPIO pad is low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO6_IN_LOW</name>
									<value>0</value>
									<description>GPIO pad is low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO7_IN_LOW</name>
									<value>0</value>
									<description>GPIO pad is low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO8_IN_LOW</name>
									<value>0</value>
									<description>GPIO pad is low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO9_IN_LOW</name>
									<value>0</value>
									<description>GPIO pad is low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO10_IN_LOW</name>
									<value>0</value>
									<description>GPIO pad is low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO11_IN_LOW</name>
									<value>0</value>
									<description>GPIO pad is low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO12_IN_LOW</name>
									<value>0</value>
									<description>GPIO pad is low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO13_IN_LOW</name>
									<value>0</value>
									<description>GPIO pad is low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO14_IN_LOW</name>
									<value>0</value>
									<description>GPIO pad is low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO15_IN_LOW</name>
									<value>0</value>
									<description>GPIO pad is low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO0_IN_HIGH</name>
									<value>1</value>
									<description>GPIO pad is high</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO1_IN_HIGH</name>
									<value>2</value>
									<description>GPIO pad is high</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO2_IN_HIGH</name>
									<value>4</value>
									<description>GPIO pad is high</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO3_IN_HIGH</name>
									<value>8</value>
									<description>GPIO pad is high</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO4_IN_HIGH</name>
									<value>16</value>
									<description>GPIO pad is high</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO5_IN_HIGH</name>
									<value>32</value>
									<description>GPIO pad is high</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO6_IN_HIGH</name>
									<value>64</value>
									<description>GPIO pad is high</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO7_IN_HIGH</name>
									<value>128</value>
									<description>GPIO pad is high</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO8_IN_HIGH</name>
									<value>256</value>
									<description>GPIO pad is high</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO9_IN_HIGH</name>
									<value>512</value>
									<description>GPIO pad is high</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO10_IN_HIGH</name>
									<value>1024</value>
									<description>GPIO pad is high</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO11_IN_HIGH</name>
									<value>2048</value>
									<description>GPIO pad is high</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO12_IN_HIGH</name>
									<value>4096</value>
									<description>GPIO pad is high</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO13_IN_HIGH</name>
									<value>8192</value>
									<description>GPIO pad is high</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO14_IN_HIGH</name>
									<value>16384</value>
									<description>GPIO pad is high</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO15_IN_HIGH</name>
									<value>32768</value>
									<description>GPIO pad is high</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>GPIO_OUTPUT_DATA</name>
					<description>GPIO Output Data Register</description>
					<addressOffset>0x44</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFF</resetMask>
					<fields>
						<field>
							<name>DATA</name>
							<bitRange>[15:0]</bitRange>
							<description>GPIO[15:0] output data</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO0_OUT_LOW</name>
									<value>0</value>
									<description>Set the GPIO pad to low if IO_MODE is GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO1_OUT_LOW</name>
									<value>0</value>
									<description>Set the GPIO pad to low if IO_MODE is GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO2_OUT_LOW</name>
									<value>0</value>
									<description>Set the GPIO pad to low if IO_MODE is GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO3_OUT_LOW</name>
									<value>0</value>
									<description>Set the GPIO pad to low if IO_MODE is GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO4_OUT_LOW</name>
									<value>0</value>
									<description>Set the GPIO pad to low if IO_MODE is GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO5_OUT_LOW</name>
									<value>0</value>
									<description>Set the GPIO pad to low if IO_MODE is GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO6_OUT_LOW</name>
									<value>0</value>
									<description>Set the GPIO pad to low if IO_MODE is GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO7_OUT_LOW</name>
									<value>0</value>
									<description>Set the GPIO pad to low if IO_MODE is GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO8_OUT_LOW</name>
									<value>0</value>
									<description>Set the GPIO pad to low if IO_MODE is GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO9_OUT_LOW</name>
									<value>0</value>
									<description>Set the GPIO pad to low if IO_MODE is GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO10_OUT_LOW</name>
									<value>0</value>
									<description>Set the GPIO pad to low if IO_MODE is GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO11_OUT_LOW</name>
									<value>0</value>
									<description>Set the GPIO pad to low if IO_MODE is GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO12_OUT_LOW</name>
									<value>0</value>
									<description>Set the GPIO pad to low if IO_MODE is GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO13_OUT_LOW</name>
									<value>0</value>
									<description>Set the GPIO pad to low if IO_MODE is GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO14_OUT_LOW</name>
									<value>0</value>
									<description>Set the GPIO pad to low if IO_MODE is GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO15_OUT_LOW</name>
									<value>0</value>
									<description>Set the GPIO pad to low if IO_MODE is GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO0_OUT_HIGH</name>
									<value>1</value>
									<description>Set the GPIO pad to high if IO_MODE is GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO1_OUT_HIGH</name>
									<value>2</value>
									<description>Set the GPIO pad to high if IO_MODE is GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO2_OUT_HIGH</name>
									<value>4</value>
									<description>Set the GPIO pad to high if IO_MODE is GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO3_OUT_HIGH</name>
									<value>8</value>
									<description>Set the GPIO pad to high if IO_MODE is GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO4_OUT_HIGH</name>
									<value>16</value>
									<description>Set the GPIO pad to high if IO_MODE is GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO5_OUT_HIGH</name>
									<value>32</value>
									<description>Set the GPIO pad to high if IO_MODE is GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO6_OUT_HIGH</name>
									<value>64</value>
									<description>Set the GPIO pad to high if IO_MODE is GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO7_OUT_HIGH</name>
									<value>128</value>
									<description>Set the GPIO pad to high if IO_MODE is GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO8_OUT_HIGH</name>
									<value>256</value>
									<description>Set the GPIO pad to high if IO_MODE is GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO9_OUT_HIGH</name>
									<value>512</value>
									<description>Set the GPIO pad to high if IO_MODE is GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO10_OUT_HIGH</name>
									<value>1024</value>
									<description>Set the GPIO pad to high if IO_MODE is GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO11_OUT_HIGH</name>
									<value>2048</value>
									<description>Set the GPIO pad to high if IO_MODE is GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO12_OUT_HIGH</name>
									<value>4096</value>
									<description>Set the GPIO pad to high if IO_MODE is GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO13_OUT_HIGH</name>
									<value>8192</value>
									<description>Set the GPIO pad to high if IO_MODE is GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO14_OUT_HIGH</name>
									<value>16384</value>
									<description>Set the GPIO pad to high if IO_MODE is GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO15_OUT_HIGH</name>
									<value>32768</value>
									<description>Set the GPIO pad to high if IO_MODE is GPIO</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_OUTPUT_DATA_SET</name>
					<description>GPIO Output Data Set</description>
					<addressOffset>0x48</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields>
						<field>
							<name>GPIO</name>
							<bitRange>[15:0]</bitRange>
							<description>GPIO[15:0] output data set</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO0_SET</name>
									<value>1</value>
									<description>Set the GPIO output data high</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO1_SET</name>
									<value>2</value>
									<description>Set the GPIO output data high</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO2_SET</name>
									<value>4</value>
									<description>Set the GPIO output data high</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO3_SET</name>
									<value>8</value>
									<description>Set the GPIO output data high</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO4_SET</name>
									<value>16</value>
									<description>Set the GPIO output data high</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO5_SET</name>
									<value>32</value>
									<description>Set the GPIO output data high</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO6_SET</name>
									<value>64</value>
									<description>Set the GPIO output data high</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO7_SET</name>
									<value>128</value>
									<description>Set the GPIO output data high</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO8_SET</name>
									<value>256</value>
									<description>Set the GPIO output data high</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO9_SET</name>
									<value>512</value>
									<description>Set the GPIO output data high</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO10_SET</name>
									<value>1024</value>
									<description>Set the GPIO output data high</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO11_SET</name>
									<value>2048</value>
									<description>Set the GPIO output data high</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO12_SET</name>
									<value>4096</value>
									<description>Set the GPIO output data high</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO13_SET</name>
									<value>8192</value>
									<description>Set the GPIO output data high</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO14_SET</name>
									<value>16384</value>
									<description>Set the GPIO output data high</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO15_SET</name>
									<value>32768</value>
									<description>Set the GPIO output data high</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_OUTPUT_DATA_CLR</name>
					<description>GPIO Output Data Clear</description>
					<addressOffset>0x4C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields>
						<field>
							<name>GPIO</name>
							<bitRange>[15:0]</bitRange>
							<description>GPIO[15:0] output data clear</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO0_CLR</name>
									<value>1</value>
									<description>Set the GPIO output data low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO1_CLR</name>
									<value>2</value>
									<description>Set the GPIO output data low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO2_CLR</name>
									<value>4</value>
									<description>Set the GPIO output data low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO3_CLR</name>
									<value>8</value>
									<description>Set the GPIO output data low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO4_CLR</name>
									<value>16</value>
									<description>Set the GPIO output data low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO5_CLR</name>
									<value>32</value>
									<description>Set the GPIO output data low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO6_CLR</name>
									<value>64</value>
									<description>Set the GPIO output data low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO7_CLR</name>
									<value>128</value>
									<description>Set the GPIO output data low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO8_CLR</name>
									<value>256</value>
									<description>Set the GPIO output data low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO9_CLR</name>
									<value>512</value>
									<description>Set the GPIO output data low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO10_CLR</name>
									<value>1024</value>
									<description>Set the GPIO output data low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO11_CLR</name>
									<value>2048</value>
									<description>Set the GPIO output data low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO12_CLR</name>
									<value>4096</value>
									<description>Set the GPIO output data low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO13_CLR</name>
									<value>8192</value>
									<description>Set the GPIO output data low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO14_CLR</name>
									<value>16384</value>
									<description>Set the GPIO output data low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO15_CLR</name>
									<value>32768</value>
									<description>Set the GPIO output data low</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_DIR</name>
					<description>Digital IOs Direction State</description>
					<addressOffset>0x50</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFF</resetMask>
					<fields>
						<field>
							<name>GPIO</name>
							<bitRange>[15:0]</bitRange>
							<description>Get GPIO[15:0] direction</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO0_STATUS_IN</name>
									<value>0</value>
									<description>GPIO is an input</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO1_STATUS_IN</name>
									<value>0</value>
									<description>GPIO is an input</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO2_STATUS_IN</name>
									<value>0</value>
									<description>GPIO is an input</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO3_STATUS_IN</name>
									<value>0</value>
									<description>GPIO is an input</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO4_STATUS_IN</name>
									<value>0</value>
									<description>GPIO is an input</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO5_STATUS_IN</name>
									<value>0</value>
									<description>GPIO is an input</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO6_STATUS_IN</name>
									<value>0</value>
									<description>GPIO is an input</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO7_STATUS_IN</name>
									<value>0</value>
									<description>GPIO is an input</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO8_STATUS_IN</name>
									<value>0</value>
									<description>GPIO is an input</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO9_STATUS_IN</name>
									<value>0</value>
									<description>GPIO is an input</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO10_STATUS_IN</name>
									<value>0</value>
									<description>GPIO is an input</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO11_STATUS_IN</name>
									<value>0</value>
									<description>GPIO is an input</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO12_STATUS_IN</name>
									<value>0</value>
									<description>GPIO is an input</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO13_STATUS_IN</name>
									<value>0</value>
									<description>GPIO is an input</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO14_STATUS_IN</name>
									<value>0</value>
									<description>GPIO is an input</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO15_STATUS_IN</name>
									<value>0</value>
									<description>GPIO is an input</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO0_STATUS_OUT</name>
									<value>1</value>
									<description>GPIO is an output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO1_STATUS_OUT</name>
									<value>2</value>
									<description>GPIO is an output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO2_STATUS_OUT</name>
									<value>4</value>
									<description>GPIO is an output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO3_STATUS_OUT</name>
									<value>8</value>
									<description>GPIO is an output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO4_STATUS_OUT</name>
									<value>16</value>
									<description>GPIO is an output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO5_STATUS_OUT</name>
									<value>32</value>
									<description>GPIO is an output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO6_STATUS_OUT</name>
									<value>64</value>
									<description>GPIO is an output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO7_STATUS_OUT</name>
									<value>128</value>
									<description>GPIO is an output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO8_STATUS_OUT</name>
									<value>256</value>
									<description>GPIO is an output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO9_STATUS_OUT</name>
									<value>512</value>
									<description>GPIO is an output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO10_STATUS_OUT</name>
									<value>1024</value>
									<description>GPIO is an output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO11_STATUS_OUT</name>
									<value>2048</value>
									<description>GPIO is an output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO12_STATUS_OUT</name>
									<value>4096</value>
									<description>GPIO is an output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO13_STATUS_OUT</name>
									<value>8192</value>
									<description>GPIO is an output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO14_STATUS_OUT</name>
									<value>16384</value>
									<description>GPIO is an output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO15_STATUS_OUT</name>
									<value>32768</value>
									<description>GPIO is an output</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO</name>
							<bitRange>[15:0]</bitRange>
							<description>Set GPIO[15:0] GPIO direction (only in GPIO_MODE_GPIO_x)</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO0_DIR_IN</name>
									<value>0</value>
									<description>Set GPIO to input if GPIO_MODE_GPIO_IN_x</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO1_DIR_IN</name>
									<value>0</value>
									<description>Set GPIO to input if GPIO_MODE_GPIO_IN_x</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO2_DIR_IN</name>
									<value>0</value>
									<description>Set GPIO to input if GPIO_MODE_GPIO_IN_x</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO3_DIR_IN</name>
									<value>0</value>
									<description>Set GPIO to input if GPIO_MODE_GPIO_IN_x</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO4_DIR_IN</name>
									<value>0</value>
									<description>Set GPIO to input if GPIO_MODE_GPIO_IN_x</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO5_DIR_IN</name>
									<value>0</value>
									<description>Set GPIO to input if GPIO_MODE_GPIO_IN_x</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO6_DIR_IN</name>
									<value>0</value>
									<description>Set GPIO to input if GPIO_MODE_GPIO_IN_x</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO7_DIR_IN</name>
									<value>0</value>
									<description>Set GPIO to input if GPIO_MODE_GPIO_IN_x</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO8_DIR_IN</name>
									<value>0</value>
									<description>Set GPIO to input if GPIO_MODE_GPIO_IN_x</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO9_DIR_IN</name>
									<value>0</value>
									<description>Set GPIO to input if GPIO_MODE_GPIO_IN_x</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO10_DIR_IN</name>
									<value>0</value>
									<description>Set GPIO to input if GPIO_MODE_GPIO_IN_x</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO11_DIR_IN</name>
									<value>0</value>
									<description>Set GPIO to input if GPIO_MODE_GPIO_IN_x</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO12_DIR_IN</name>
									<value>0</value>
									<description>Set GPIO to input if GPIO_MODE_GPIO_IN_x</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO13_DIR_IN</name>
									<value>0</value>
									<description>Set GPIO to input if GPIO_MODE_GPIO_IN_x</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO14_DIR_IN</name>
									<value>0</value>
									<description>Set GPIO to input if GPIO_MODE_GPIO_IN_x</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO15_DIR_IN</name>
									<value>0</value>
									<description>Set GPIO to input if GPIO_MODE_GPIO_IN_x</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO0_DIR_OUT</name>
									<value>1</value>
									<description>Set GPIO to output if GPIO_MODE_GPIO_OUT_x</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO1_DIR_OUT</name>
									<value>2</value>
									<description>Set GPIO to output if GPIO_MODE_GPIO_OUT_x</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO2_DIR_OUT</name>
									<value>4</value>
									<description>Set GPIO to output if GPIO_MODE_GPIO_OUT_x</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO3_DIR_OUT</name>
									<value>8</value>
									<description>Set GPIO to output if GPIO_MODE_GPIO_OUT_x</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO4_DIR_OUT</name>
									<value>16</value>
									<description>Set GPIO to output if GPIO_MODE_GPIO_OUT_x</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO5_DIR_OUT</name>
									<value>32</value>
									<description>Set GPIO to output if GPIO_MODE_GPIO_OUT_x</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO6_DIR_OUT</name>
									<value>64</value>
									<description>Set GPIO to output if GPIO_MODE_GPIO_OUT_x</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO7_DIR_OUT</name>
									<value>128</value>
									<description>Set GPIO to output if GPIO_MODE_GPIO_OUT_x</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO8_DIR_OUT</name>
									<value>256</value>
									<description>Set GPIO to output if GPIO_MODE_GPIO_OUT_x</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO9_DIR_OUT</name>
									<value>512</value>
									<description>Set GPIO to output if GPIO_MODE_GPIO_OUT_x</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO10_DIR_OUT</name>
									<value>1024</value>
									<description>Set GPIO to output if GPIO_MODE_GPIO_OUT_x</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO11_DIR_OUT</name>
									<value>2048</value>
									<description>Set GPIO to output if GPIO_MODE_GPIO_OUT_x</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO12_DIR_OUT</name>
									<value>4096</value>
									<description>Set GPIO to output if GPIO_MODE_GPIO_OUT_x</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO13_DIR_OUT</name>
									<value>8192</value>
									<description>Set GPIO to output if GPIO_MODE_GPIO_OUT_x</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO14_DIR_OUT</name>
									<value>16384</value>
									<description>Set GPIO to output if GPIO_MODE_GPIO_OUT_x</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO15_DIR_OUT</name>
									<value>32768</value>
									<description>Set GPIO to output if GPIO_MODE_GPIO_OUT_x</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_MODE</name>
					<description>Digital IOs Mode State</description>
					<addressOffset>0x54</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFF</resetMask>
					<fields>
						<field>
							<name>GPIO</name>
							<bitRange>[15:0]</bitRange>
							<description>GPIO[15:0] mode</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO0_IS_NOT_GPIO_MODE</name>
									<value>0</value>
									<description>This GPIO is not configured as a CM33 controlled GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO1_IS_NOT_GPIO_MODE</name>
									<value>0</value>
									<description>This GPIO is not configured as a CM33 controlled GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO2_IS_NOT_GPIO_MODE</name>
									<value>0</value>
									<description>This GPIO is not configured as a CM33 controlled GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO3_IS_NOT_GPIO_MODE</name>
									<value>0</value>
									<description>This GPIO is not configured as a CM33 controlled GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO4_IS_NOT_GPIO_MODE</name>
									<value>0</value>
									<description>This GPIO is not configured as a CM33 controlled GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO5_IS_NOT_GPIO_MODE</name>
									<value>0</value>
									<description>This GPIO is not configured as a CM33 controlled GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO6_IS_NOT_GPIO_MODE</name>
									<value>0</value>
									<description>This GPIO is not configured as a CM33 controlled GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO7_IS_NOT_GPIO_MODE</name>
									<value>0</value>
									<description>This GPIO is not configured as a CM33 controlled GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO8_IS_NOT_GPIO_MODE</name>
									<value>0</value>
									<description>This GPIO is not configured as a CM33 controlled GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO9_IS_NOT_GPIO_MODE</name>
									<value>0</value>
									<description>This GPIO is not configured as a CM33 controlled GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO10_IS_NOT_GPIO_MODE</name>
									<value>0</value>
									<description>This GPIO is not configured as a CM33 controlled GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO11_IS_NOT_GPIO_MODE</name>
									<value>0</value>
									<description>This GPIO is not configured as a CM33 controlled GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO12_IS_NOT_GPIO_MODE</name>
									<value>0</value>
									<description>This GPIO is not configured as a CM33 controlled GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO13_IS_NOT_GPIO_MODE</name>
									<value>0</value>
									<description>This GPIO is not configured as a CM33 controlled GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO14_IS_NOT_GPIO_MODE</name>
									<value>0</value>
									<description>This GPIO is not configured as a CM33 controlled GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO15_IS_NOT_GPIO_MODE</name>
									<value>0</value>
									<description>This GPIO is not configured as a CM33 controlled GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO0_IS_GPIO_MODE</name>
									<value>1</value>
									<description>This GPIO is configured as a CM33 controlled GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO1_IS_GPIO_MODE</name>
									<value>2</value>
									<description>This GPIO is configured as a CM33 controlled GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO2_IS_GPIO_MODE</name>
									<value>4</value>
									<description>This GPIO is configured as a CM33 controlled GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO3_IS_GPIO_MODE</name>
									<value>8</value>
									<description>This GPIO is configured as a CM33 controlled GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO4_IS_GPIO_MODE</name>
									<value>16</value>
									<description>This GPIO is configured as a CM33 controlled GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO5_IS_GPIO_MODE</name>
									<value>32</value>
									<description>This GPIO is configured as a CM33 controlled GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO6_IS_GPIO_MODE</name>
									<value>64</value>
									<description>This GPIO is configured as a CM33 controlled GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO7_IS_GPIO_MODE</name>
									<value>128</value>
									<description>This GPIO is configured as a CM33 controlled GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO8_IS_GPIO_MODE</name>
									<value>256</value>
									<description>This GPIO is configured as a CM33 controlled GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO9_IS_GPIO_MODE</name>
									<value>512</value>
									<description>This GPIO is configured as a CM33 controlled GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO10_IS_GPIO_MODE</name>
									<value>1024</value>
									<description>This GPIO is configured as a CM33 controlled GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO11_IS_GPIO_MODE</name>
									<value>2048</value>
									<description>This GPIO is configured as a CM33 controlled GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO12_IS_GPIO_MODE</name>
									<value>4096</value>
									<description>This GPIO is configured as a CM33 controlled GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO13_IS_GPIO_MODE</name>
									<value>8192</value>
									<description>This GPIO is configured as a CM33 controlled GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO14_IS_GPIO_MODE</name>
									<value>16384</value>
									<description>This GPIO is configured as a CM33 controlled GPIO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO15_IS_GPIO_MODE</name>
									<value>32768</value>
									<description>This GPIO is configured as a CM33 controlled GPIO</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>GPIO_INT_CFG[%s]</name>
					<dim>4</dim>
					<dimIncrement>4</dimIncrement>
					<description>GPIO Interrupt Configuration</description>
					<addressOffset>0x58</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1F1F</resetMask>
					<fields>
						<field>
							<name>NS_ACCESS</name>
							<bitRange>[12:12]</bitRange>
							<description>Non-Secure code can access this GPIO_INT</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NS_CANNOT_ACCESS_GPIO_INT</name>
									<value>0</value>
									<description>Non-Secure code cannot access the GPIO_INT</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_CAN_ACCESS_GPIO_INT</name>
									<value>1</value>
									<description>Non-Secure code can access the GPIO_INT</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEBOUNCE_ENABLE</name>
							<bitRange>[11:11]</bitRange>
							<description>Interrupt button debounce filter enable/disable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO_DEBOUNCE_DISABLE</name>
									<value>0</value>
									<description>Button debounce filter disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_DEBOUNCE_ENABLE</name>
									<value>1</value>
									<description>Button debounce filter enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>EVENT</name>
							<bitRange>[10:8]</bitRange>
							<description>Interrupt event configuration</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO_EVENT_NONE</name>
									<value>0</value>
									<description>Interrupt not triggered</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_EVENT_HIGH_LEVEL</name>
									<value>1</value>
									<description>Interrupt triggered on high state</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_EVENT_LOW_LEVEL</name>
									<value>2</value>
									<description>Interrupt triggered on low state</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_EVENT_RISING_EDGE</name>
									<value>3</value>
									<description>Interrupt triggered on rising edge</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_EVENT_FALLING_EDGE</name>
									<value>4</value>
									<description>Interrupt triggered on falling edge</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_EVENT_TRANSITION</name>
									<value>5</value>
									<description>Interrupt triggered on any edge</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SRC</name>
							<bitRange>[4:0]</bitRange>
							<description>Interrupt input selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO_SRC_GPIO_0</name>
									<value>0</value>
									<description>Select GPIO[0] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_SRC_GPIO_1</name>
									<value>1</value>
									<description>Select GPIO[1] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_SRC_GPIO_2</name>
									<value>2</value>
									<description>Select GPIO[2] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_SRC_GPIO_3</name>
									<value>3</value>
									<description>Select GPIO[3] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_SRC_GPIO_4</name>
									<value>4</value>
									<description>Select GPIO[4] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_SRC_GPIO_5</name>
									<value>5</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_SRC_GPIO_6</name>
									<value>6</value>
									<description>Select GPIO[6] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_SRC_GPIO_7</name>
									<value>7</value>
									<description>Select GPIO[7] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_SRC_GPIO_8</name>
									<value>8</value>
									<description>Select GPIO[8] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_SRC_GPIO_9</name>
									<value>9</value>
									<description>Select GPIO[9] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_SRC_GPIO_10</name>
									<value>10</value>
									<description>Select GPIO[10] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_SRC_GPIO_11</name>
									<value>11</value>
									<description>Select GPIO[11] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_SRC_GPIO_12</name>
									<value>12</value>
									<description>Select GPIO[12] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_SRC_GPIO_13</name>
									<value>13</value>
									<description>Select GPIO[13] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_SRC_GPIO_14</name>
									<value>14</value>
									<description>Select GPIO[14] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_SRC_GPIO_15</name>
									<value>15</value>
									<description>Select GPIO[15] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_SRC_WAKEUP</name>
									<value>16</value>
									<description>Select WAKEUP as source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_INT_STATUS_S</name>
					<description>GPIO Interrupt Status</description>
					<addressOffset>0x68</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xF0</resetMask>
					<fields>
						<field>
							<name>GPIO_INT3_STATUS</name>
							<bitRange>[7:7]</bitRange>
							<description>GPIO interrupt 3 status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO_INT3_FALSE</name>
									<value>0</value>
									<description>Interrupt 3 not triggered</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_INT3_TRUE</name>
									<value>1</value>
									<description>Interrupt 3 triggered</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO_INT2_STATUS</name>
							<bitRange>[6:6]</bitRange>
							<description>GPIO interrupt 2 status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO_INT2_FALSE</name>
									<value>0</value>
									<description>Interrupt 2 not triggered</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_INT2_TRUE</name>
									<value>1</value>
									<description>Interrupt 2 triggered</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO_INT1_STATUS</name>
							<bitRange>[5:5]</bitRange>
							<description>GPIO interrupt 1 status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO_INT1_FALSE</name>
									<value>0</value>
									<description>Interrupt 1 not triggered</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_INT1_TRUE</name>
									<value>1</value>
									<description>Interrupt 1 triggered</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO_INT0_STATUS</name>
							<bitRange>[4:4]</bitRange>
							<description>GPIO interrupt 0 status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO_INT0_FALSE</name>
									<value>0</value>
									<description>Interrupt 0 not triggered</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_INT0_TRUE</name>
									<value>1</value>
									<description>Interrupt 0 triggered</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO_INT3_CLEAR</name>
							<bitRange>[3:3]</bitRange>
							<description>GPIO interrupt 3 clear</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO_INT3_CLEAR</name>
									<value>1</value>
									<description>Interrupt 3 clear</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO_INT2_CLEAR</name>
							<bitRange>[2:2]</bitRange>
							<description>GPIO interrupt 2 clear</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO_INT2_CLEAR</name>
									<value>1</value>
									<description>Interrupt 2 clear</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO_INT1_CLEAR</name>
							<bitRange>[1:1]</bitRange>
							<description>GPIO interrupt 1 clear</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO_INT1_CLEAR</name>
									<value>1</value>
									<description>Interrupt 1 clear</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO_INT0_CLEAR</name>
							<bitRange>[0:0]</bitRange>
							<description>GPIO interrupt 0 clear</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO_INT0_CLEAR</name>
									<value>1</value>
									<description>Interrupt 0 clear</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_INT_STATUS[%s]</name>
					<dim>4</dim>
					<dimIncrement>4</dimIncrement>
					<description>GPIO Interrupt Status</description>
					<addressOffset>0x6C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x10</resetMask>
					<fields>
						<field>
							<name>GPIO_INT_STATUS</name>
							<bitRange>[4:4]</bitRange>
							<description>GPIO interrupt status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO_INT_FALSE</name>
									<value>0</value>
									<description>Interrupt not triggered</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_INT_TRUE</name>
									<value>1</value>
									<description>Interrupt triggered</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO_INT_CLEAR</name>
							<bitRange>[0:0]</bitRange>
							<description>GPIO interrupt clear</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO_INT_CLEAR</name>
									<value>1</value>
									<description>Interrupt clear</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_INT_DEBOUNCE</name>
					<description>GPIO Interrupt Button Debounce Filter Time Configuration</description>
					<addressOffset>0x7C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1FF</resetMask>
					<fields>
						<field>
							<name>DEBOUNCE_CLK</name>
							<bitRange>[8:8]</bitRange>
							<description>Interrupt button debounce filter clock</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO_DEBOUNCE_SLOWCLK_DIV32</name>
									<value>0</value>
									<description>Button debounce filter runs on SLOWCLK divided by 32</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO_DEBOUNCE_SLOWCLK_DIV1024</name>
									<value>1</value>
									<description>Button debounce filter runs on SLOWCLK divided by 1024</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEBOUNCE_COUNT</name>
							<bitRange>[7:0]</bitRange>
							<description>Interrupt button debounce filter count</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_JTAG_SW_PAD_CFG</name>
					<description>JTAG / SW Pad Configuration Register</description>
					<addressOffset>0x80</addressOffset>
					<size>32</size>
					<resetValue>0xDD</resetValue>
					<resetMask>0x3FF</resetMask>
					<fields>
						<field>
							<name>SWCLK_LPF</name>
							<bitRange>[9:9]</bitRange>
							<description>SWCLK Low-Pass-Filter enable / disable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SWCLK_LPF_DISABLED</name>
									<value>0</value>
									<description>Disable low pass filter</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SWCLK_LPF_ENABLED</name>
									<value>1</value>
									<description>Enable low pass filter</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SWDIO_LPF</name>
							<bitRange>[8:8]</bitRange>
							<description>SWDIO Low-Pass-Filter enable / disable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SWDIO_LPF_DISABLED</name>
									<value>0</value>
									<description>Disable low pass filter</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SWDIO_LPF_ENABLED</name>
									<value>1</value>
									<description>Enable low pass filter</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CM33_JTAG_DATA_EN</name>
							<bitRange>[7:7]</bitRange>
							<description>CM33 JTAG on GPIO[3:2]</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CM33_JTAG_DATA_DISABLED</name>
									<value>0</value>
									<description>CM33 JTAG data (TDI &amp; TDO) not available on GPIO[3:2]</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CM33_JTAG_DATA_ENABLED</name>
									<value>1</value>
									<description>CM33 JTAG data (TDI &amp; TDO) connected through GPIO[3:2]</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CM33_JTAG_TRST_EN</name>
							<bitRange>[6:6]</bitRange>
							<description>CM33 JTAG TRST on GPIO4</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CM33_JTAG_TRST_DISABLED</name>
									<value>0</value>
									<description>CM33 JTAG TRST not available on GPIO4</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CM33_JTAG_TRST_ENABLED</name>
									<value>1</value>
									<description>CM33 JTAG TRST connected through GPIO4</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SWCLK_PULL</name>
							<bitRange>[5:4]</bitRange>
							<description>SWCLK pull-up enable / disable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SWCLK_NO_PULL</name>
									<value>0</value>
									<description>No pull selected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SWCLK_WEAK_PULL_UP</name>
									<value>1</value>
									<description>Weak pull-up selected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SWCLK_WEAK_PULL_DOWN</name>
									<value>2</value>
									<description>Weak pull-down selected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SWCLK_STRONG_PULL_UP</name>
									<value>3</value>
									<description>Strong pull-up selected</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SWDIO_DRIVE</name>
							<bitRange>[3:2]</bitRange>
							<description>SWDIO drive strength</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SWDIO_2X_DRIVE</name>
									<value>0</value>
									<description>2x drive strength</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SWDIO_3X_DRIVE</name>
									<value>1</value>
									<description>3x drive strength</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SWDIO_5X_DRIVE</name>
									<value>2</value>
									<description>5x drive strength</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SWDIO_6X_DRIVE</name>
									<value>3</value>
									<description>6x drive strength</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SWDIO_PULL</name>
							<bitRange>[1:0]</bitRange>
							<description>SWDIO pull-up enable / disable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SWDIO_NO_PULL</name>
									<value>0</value>
									<description>No pull selected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SWDIO_WEAK_PULL_UP</name>
									<value>1</value>
									<description>Weak pull-up selected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SWDIO_WEAK_PULL_DOWN</name>
									<value>2</value>
									<description>Weak pull-down selected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SWDIO_STRONG_PULL_UP</name>
									<value>3</value>
									<description>Strong pull-up selected</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_PAD_CFG</name>
					<description>Global Pads Configuration Register</description>
					<addressOffset>0x8C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x01</resetMask>
					<fields>
						<field>
							<name>DRIVE</name>
							<bitRange>[0:0]</bitRange>
							<description>Drive strength configuration (scales the individual drive strengths)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_LOW_DRIVE</name>
									<value>0</value>
									<description>All pad regular drive strengths (allowed for all VDDO voltages)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_HIGH_DRIVE</name>
									<value>1</value>
									<description>All pad drive strengths increased by ~50 percent (only allowed for VDDO up to 2.7 V)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_CFG_NS[%s]</name>
					<dim>16</dim>
					<dimIncrement>4</dimIncrement>
					<description>Digital IO Configuration</description>
					<addressOffset>0x20000</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields/>
				</register>
				<register>
					<name>GPIO_INPUT_DATA_NS</name>
					<description>Digital IOs Input Data State</description>
					<addressOffset>0x20040</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields/>
				</register>
				<register>
					<name>GPIO_OUTPUT_DATA_NS</name>
					<description>GPIO Output Data Register</description>
					<addressOffset>0x20044</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields/>
				</register>
				<register>
					<name>GPIO_OUTPUT_DATA_SET_NS</name>
					<description>GPIO Output Data Set</description>
					<addressOffset>0x20048</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields/>
				</register>
				<register>
					<name>GPIO_OUTPUT_DATA_CLR_NS</name>
					<description>GPIO Output Data Clear</description>
					<addressOffset>0x2004C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields/>
				</register>
				<register>
					<name>GPIO_DIR_NS</name>
					<description>Digital IOs Direction State</description>
					<addressOffset>0x20050</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields/>
				</register>
				<register>
					<name>GPIO_MODE_NS</name>
					<description>Digital IOs Mode State</description>
					<addressOffset>0x20054</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields/>
				</register>
				<register>
					<name>GPIO_INT_CFG_NS[%s]</name>
					<dim>4</dim>
					<dimIncrement>4</dimIncrement>
					<description>GPIO Interrupt Configuration</description>
					<addressOffset>0x20058</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields/>
				</register>
				<register>
					<name>GPIO_INT_STATUS_NS[%s]</name>
					<dim>4</dim>
					<dimIncrement>4</dimIncrement>
					<description>GPIO Interrupt Status</description>
					<addressOffset>0x2006C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields/>
				</register>
				<register>
					<name>GPIO_SRC_SPI</name>
					<description>SPI Interface Input Selection</description>
					<addressOffset>0x100</addressOffset>
					<size>32</size>
					<resetValue>0x1111</resetValue>
					<resetMask>0x1F1F</resetMask>
					<fields>
						<field>
							<name>CS</name>
							<bitRange>[12:8]</bitRange>
							<description>SPI_CS input selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_CS_SRC_GPIO_0</name>
									<value>0</value>
									<description>Select GPIO[0] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_CS_SRC_GPIO_1</name>
									<value>1</value>
									<description>Select GPIO[1] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_CS_SRC_GPIO_2</name>
									<value>2</value>
									<description>Select GPIO[2] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_CS_SRC_GPIO_3</name>
									<value>3</value>
									<description>Select GPIO[3] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_CS_SRC_GPIO_4</name>
									<value>4</value>
									<description>Select GPIO[4] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_CS_SRC_GPIO_5</name>
									<value>5</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_CS_SRC_GPIO_6</name>
									<value>6</value>
									<description>Select GPIO[6] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_CS_SRC_GPIO_7</name>
									<value>7</value>
									<description>Select GPIO[7] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_CS_SRC_GPIO_8</name>
									<value>8</value>
									<description>Select GPIO[8] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_CS_SRC_GPIO_9</name>
									<value>9</value>
									<description>Select GPIO[9] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_CS_SRC_GPIO_10</name>
									<value>10</value>
									<description>Select GPIO[10] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_CS_SRC_GPIO_11</name>
									<value>11</value>
									<description>Select GPIO[11] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_CS_SRC_GPIO_12</name>
									<value>12</value>
									<description>Select GPIO[12] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_CS_SRC_GPIO_13</name>
									<value>13</value>
									<description>Select GPIO[13] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_CS_SRC_GPIO_14</name>
									<value>14</value>
									<description>Select GPIO[14] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_CS_SRC_GPIO_15</name>
									<value>15</value>
									<description>Select GPIO[15] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_CS_SRC_CONST_LOW</name>
									<value>16</value>
									<description>Select constant low as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_CS_SRC_CONST_HIGH</name>
									<value>17</value>
									<description>Select constant high as source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK</name>
							<bitRange>[4:0]</bitRange>
							<description>SPI_CLK input selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_CLK_SRC_GPIO_0</name>
									<value>0</value>
									<description>Select GPIO[0] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_CLK_SRC_GPIO_1</name>
									<value>1</value>
									<description>Select GPIO[1] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_CLK_SRC_GPIO_2</name>
									<value>2</value>
									<description>Select GPIO[2] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_CLK_SRC_GPIO_3</name>
									<value>3</value>
									<description>Select GPIO[3] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_CLK_SRC_GPIO_4</name>
									<value>4</value>
									<description>Select GPIO[4] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_CLK_SRC_GPIO_5</name>
									<value>5</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_CLK_SRC_GPIO_6</name>
									<value>6</value>
									<description>Select GPIO[6] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_CLK_SRC_GPIO_7</name>
									<value>7</value>
									<description>Select GPIO[7] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_CLK_SRC_GPIO_8</name>
									<value>8</value>
									<description>Select GPIO[8] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_CLK_SRC_GPIO_9</name>
									<value>9</value>
									<description>Select GPIO[9] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_CLK_SRC_GPIO_10</name>
									<value>10</value>
									<description>Select GPIO[10] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_CLK_SRC_GPIO_11</name>
									<value>11</value>
									<description>Select GPIO[11] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_CLK_SRC_GPIO_12</name>
									<value>12</value>
									<description>Select GPIO[12] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_CLK_SRC_GPIO_13</name>
									<value>13</value>
									<description>Select GPIO[13] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_CLK_SRC_GPIO_14</name>
									<value>14</value>
									<description>Select GPIO[14] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_CLK_SRC_GPIO_15</name>
									<value>15</value>
									<description>Select GPIO[15] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_CLK_SRC_CONST_LOW</name>
									<value>16</value>
									<description>Select constant low as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_CLK_SRC_CONST_HIGH</name>
									<value>17</value>
									<description>Select constant high as source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_SRC_SPI_IO</name>
					<description>SPI Interface IO Selection</description>
					<addressOffset>0x104</addressOffset>
					<size>32</size>
					<resetValue>0x11111111</resetValue>
					<resetMask>0x1F1F1F1F</resetMask>
					<fields>
						<field>
							<name>IO3</name>
							<bitRange>[28:24]</bitRange>
							<description>SPI_IO3 input selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_IO3_SRC_GPIO_0</name>
									<value>0</value>
									<description>Select GPIO[0] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO3_SRC_GPIO_1</name>
									<value>1</value>
									<description>Select GPIO[1] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO3_SRC_GPIO_2</name>
									<value>2</value>
									<description>Select GPIO[2] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO3_SRC_GPIO_3</name>
									<value>3</value>
									<description>Select GPIO[3] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO3_SRC_GPIO_4</name>
									<value>4</value>
									<description>Select GPIO[4] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO3_SRC_GPIO_5</name>
									<value>5</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO3_SRC_GPIO_6</name>
									<value>6</value>
									<description>Select GPIO[6] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO3_SRC_GPIO_7</name>
									<value>7</value>
									<description>Select GPIO[7] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO3_SRC_GPIO_8</name>
									<value>8</value>
									<description>Select GPIO[8] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO3_SRC_GPIO_9</name>
									<value>9</value>
									<description>Select GPIO[9] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO3_SRC_GPIO_10</name>
									<value>10</value>
									<description>Select GPIO[10] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO3_SRC_GPIO_11</name>
									<value>11</value>
									<description>Select GPIO[11] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO3_SRC_GPIO_12</name>
									<value>12</value>
									<description>Select GPIO[12] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO3_SRC_GPIO_13</name>
									<value>13</value>
									<description>Select GPIO[13] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO3_SRC_GPIO_14</name>
									<value>14</value>
									<description>Select GPIO[14] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO3_SRC_GPIO_15</name>
									<value>15</value>
									<description>Select GPIO[15] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO3_SRC_CONST_LOW</name>
									<value>16</value>
									<description>Select constant low as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO3_SRC_CONST_HIGH</name>
									<value>17</value>
									<description>Select constant high as source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IO2</name>
							<bitRange>[20:16]</bitRange>
							<description>SPI_IO2 input selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_IO2_SRC_GPIO_0</name>
									<value>0</value>
									<description>Select GPIO[0] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO2_SRC_GPIO_1</name>
									<value>1</value>
									<description>Select GPIO[1] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO2_SRC_GPIO_2</name>
									<value>2</value>
									<description>Select GPIO[2] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO2_SRC_GPIO_3</name>
									<value>3</value>
									<description>Select GPIO[3] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO2_SRC_GPIO_4</name>
									<value>4</value>
									<description>Select GPIO[4] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO2_SRC_GPIO_5</name>
									<value>5</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO2_SRC_GPIO_6</name>
									<value>6</value>
									<description>Select GPIO[6] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO2_SRC_GPIO_7</name>
									<value>7</value>
									<description>Select GPIO[7] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO2_SRC_GPIO_8</name>
									<value>8</value>
									<description>Select GPIO[8] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO2_SRC_GPIO_9</name>
									<value>9</value>
									<description>Select GPIO[9] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO2_SRC_GPIO_10</name>
									<value>10</value>
									<description>Select GPIO[10] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO2_SRC_GPIO_11</name>
									<value>11</value>
									<description>Select GPIO[11] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO2_SRC_GPIO_12</name>
									<value>12</value>
									<description>Select GPIO[12] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO2_SRC_GPIO_13</name>
									<value>13</value>
									<description>Select GPIO[13] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO2_SRC_GPIO_14</name>
									<value>14</value>
									<description>Select GPIO[14] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO2_SRC_GPIO_15</name>
									<value>15</value>
									<description>Select GPIO[15] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO2_SRC_CONST_LOW</name>
									<value>16</value>
									<description>Select constant low as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO2_SRC_CONST_HIGH</name>
									<value>17</value>
									<description>Select constant high as source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IO1</name>
							<bitRange>[12:8]</bitRange>
							<description>SPI_IO1 input selection (master SERI)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_IO1_SRC_GPIO_0</name>
									<value>0</value>
									<description>Select GPIO[0] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO1_SRC_GPIO_1</name>
									<value>1</value>
									<description>Select GPIO[1] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO1_SRC_GPIO_2</name>
									<value>2</value>
									<description>Select GPIO[2] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO1_SRC_GPIO_3</name>
									<value>3</value>
									<description>Select GPIO[3] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO1_SRC_GPIO_4</name>
									<value>4</value>
									<description>Select GPIO[4] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO1_SRC_GPIO_5</name>
									<value>5</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO1_SRC_GPIO_6</name>
									<value>6</value>
									<description>Select GPIO[6] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO1_SRC_GPIO_7</name>
									<value>7</value>
									<description>Select GPIO[7] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO1_SRC_GPIO_8</name>
									<value>8</value>
									<description>Select GPIO[8] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO1_SRC_GPIO_9</name>
									<value>9</value>
									<description>Select GPIO[9] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO1_SRC_GPIO_10</name>
									<value>10</value>
									<description>Select GPIO[10] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO1_SRC_GPIO_11</name>
									<value>11</value>
									<description>Select GPIO[11] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO1_SRC_GPIO_12</name>
									<value>12</value>
									<description>Select GPIO[12] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO1_SRC_GPIO_13</name>
									<value>13</value>
									<description>Select GPIO[13] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO1_SRC_GPIO_14</name>
									<value>14</value>
									<description>Select GPIO[14] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO1_SRC_GPIO_15</name>
									<value>15</value>
									<description>Select GPIO[15] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO1_SRC_CONST_LOW</name>
									<value>16</value>
									<description>Select constant low as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO1_SRC_CONST_HIGH</name>
									<value>17</value>
									<description>Select constant high as source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IO0</name>
							<bitRange>[4:0]</bitRange>
							<description>SPI_IO0 input selection (slave SERI)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_IO0_SRC_GPIO_0</name>
									<value>0</value>
									<description>Select GPIO[0] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO0_SRC_GPIO_1</name>
									<value>1</value>
									<description>Select GPIO[1] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO0_SRC_GPIO_2</name>
									<value>2</value>
									<description>Select GPIO[2] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO0_SRC_GPIO_3</name>
									<value>3</value>
									<description>Select GPIO[3] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO0_SRC_GPIO_4</name>
									<value>4</value>
									<description>Select GPIO[4] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO0_SRC_GPIO_5</name>
									<value>5</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO0_SRC_GPIO_6</name>
									<value>6</value>
									<description>Select GPIO[6] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO0_SRC_GPIO_7</name>
									<value>7</value>
									<description>Select GPIO[7] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO0_SRC_GPIO_8</name>
									<value>8</value>
									<description>Select GPIO[8] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO0_SRC_GPIO_9</name>
									<value>9</value>
									<description>Select GPIO[9] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO0_SRC_GPIO_10</name>
									<value>10</value>
									<description>Select GPIO[10] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO0_SRC_GPIO_11</name>
									<value>11</value>
									<description>Select GPIO[11] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO0_SRC_GPIO_12</name>
									<value>12</value>
									<description>Select GPIO[12] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO0_SRC_GPIO_13</name>
									<value>13</value>
									<description>Select GPIO[13] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO0_SRC_GPIO_14</name>
									<value>14</value>
									<description>Select GPIO[14] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO0_SRC_GPIO_15</name>
									<value>15</value>
									<description>Select GPIO[15] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO0_SRC_CONST_LOW</name>
									<value>16</value>
									<description>Select constant low as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_IO0_SRC_CONST_HIGH</name>
									<value>17</value>
									<description>Select constant high as source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_SRC_UART</name>
					<description>UART Interface Input Selection</description>
					<addressOffset>0x108</addressOffset>
					<size>32</size>
					<resetValue>0x11</resetValue>
					<resetMask>0x1F</resetMask>
					<fields>
						<field>
							<name>RX</name>
							<bitRange>[4:0]</bitRange>
							<description>UART_RX input selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>UART_RX_SRC_GPIO_0</name>
									<value>0</value>
									<description>Select GPIO[0] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART_RX_SRC_GPIO_1</name>
									<value>1</value>
									<description>Select GPIO[1] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART_RX_SRC_GPIO_2</name>
									<value>2</value>
									<description>Select GPIO[2] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART_RX_SRC_GPIO_3</name>
									<value>3</value>
									<description>Select GPIO[3] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART_RX_SRC_GPIO_4</name>
									<value>4</value>
									<description>Select GPIO[4] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART_RX_SRC_GPIO_5</name>
									<value>5</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART_RX_SRC_GPIO_6</name>
									<value>6</value>
									<description>Select GPIO[6] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART_RX_SRC_GPIO_7</name>
									<value>7</value>
									<description>Select GPIO[7] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART_RX_SRC_GPIO_8</name>
									<value>8</value>
									<description>Select GPIO[8] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART_RX_SRC_GPIO_9</name>
									<value>9</value>
									<description>Select GPIO[9] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART_RX_SRC_GPIO_10</name>
									<value>10</value>
									<description>Select GPIO[10] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART_RX_SRC_GPIO_11</name>
									<value>11</value>
									<description>Select GPIO[11] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART_RX_SRC_GPIO_12</name>
									<value>12</value>
									<description>Select GPIO[12] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART_RX_SRC_GPIO_13</name>
									<value>13</value>
									<description>Select GPIO[13] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART_RX_SRC_GPIO_14</name>
									<value>14</value>
									<description>Select GPIO[14] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART_RX_SRC_GPIO_15</name>
									<value>15</value>
									<description>Select GPIO[15] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART_RX_SRC_CONST_LOW</name>
									<value>16</value>
									<description>Select constant low as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART_RX_SRC_CONST_HIGH</name>
									<value>17</value>
									<description>Select constant high as source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_SRC_I2C</name>
					<description>I2C Input Selection</description>
					<addressOffset>0x10C</addressOffset>
					<size>32</size>
					<resetValue>0x1111</resetValue>
					<resetMask>0x1F1F</resetMask>
					<fields>
						<field>
							<name>SDA</name>
							<bitRange>[12:8]</bitRange>
							<description>SDA input selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_SDA_SRC_GPIO_0</name>
									<value>0</value>
									<description>Select GPIO[0] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SDA_SRC_GPIO_1</name>
									<value>1</value>
									<description>Select GPIO[1] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SDA_SRC_GPIO_2</name>
									<value>2</value>
									<description>Select GPIO[2] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SDA_SRC_GPIO_3</name>
									<value>3</value>
									<description>Select GPIO[3] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SDA_SRC_GPIO_4</name>
									<value>4</value>
									<description>Select GPIO[4] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SDA_SRC_GPIO_5</name>
									<value>5</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SDA_SRC_GPIO_6</name>
									<value>6</value>
									<description>Select GPIO[6] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SDA_SRC_GPIO_7</name>
									<value>7</value>
									<description>Select GPIO[7] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SDA_SRC_GPIO_8</name>
									<value>8</value>
									<description>Select GPIO[8] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SDA_SRC_GPIO_9</name>
									<value>9</value>
									<description>Select GPIO[9] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SDA_SRC_GPIO_10</name>
									<value>10</value>
									<description>Select GPIO[10] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SDA_SRC_GPIO_11</name>
									<value>11</value>
									<description>Select GPIO[11] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SDA_SRC_GPIO_12</name>
									<value>12</value>
									<description>Select GPIO[12] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SDA_SRC_GPIO_13</name>
									<value>13</value>
									<description>Select GPIO[13] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SDA_SRC_GPIO_14</name>
									<value>14</value>
									<description>Select GPIO[14] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SDA_SRC_GPIO_15</name>
									<value>15</value>
									<description>Select GPIO[15] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SDA_SRC_CONST_LOW</name>
									<value>16</value>
									<description>Select constant low as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SDA_SRC_CONST_HIGH</name>
									<value>17</value>
									<description>Select constant high as source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SCL</name>
							<bitRange>[4:0]</bitRange>
							<description>SCL input selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_SCL_SRC_GPIO_0</name>
									<value>0</value>
									<description>Select GPIO[0] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SCL_SRC_GPIO_1</name>
									<value>1</value>
									<description>Select GPIO[1] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SCL_SRC_GPIO_2</name>
									<value>2</value>
									<description>Select GPIO[2] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SCL_SRC_GPIO_3</name>
									<value>3</value>
									<description>Select GPIO[3] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SCL_SRC_GPIO_4</name>
									<value>4</value>
									<description>Select GPIO[4] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SCL_SRC_GPIO_5</name>
									<value>5</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SCL_SRC_GPIO_6</name>
									<value>6</value>
									<description>Select GPIO[6] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SCL_SRC_GPIO_7</name>
									<value>7</value>
									<description>Select GPIO[7] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SCL_SRC_GPIO_8</name>
									<value>8</value>
									<description>Select GPIO[8] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SCL_SRC_GPIO_9</name>
									<value>9</value>
									<description>Select GPIO[9] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SCL_SRC_GPIO_10</name>
									<value>10</value>
									<description>Select GPIO[10] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SCL_SRC_GPIO_11</name>
									<value>11</value>
									<description>Select GPIO[11] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SCL_SRC_GPIO_12</name>
									<value>12</value>
									<description>Select GPIO[12] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SCL_SRC_GPIO_13</name>
									<value>13</value>
									<description>Select GPIO[13] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SCL_SRC_GPIO_14</name>
									<value>14</value>
									<description>Select GPIO[14] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SCL_SRC_GPIO_15</name>
									<value>15</value>
									<description>Select GPIO[15] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SCL_SRC_CONST_LOW</name>
									<value>16</value>
									<description>Select constant low as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SCL_SRC_CONST_HIGH</name>
									<value>17</value>
									<description>Select constant high as source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_SRC_NMI</name>
					<description>NMI Input Selection</description>
					<addressOffset>0x110</addressOffset>
					<size>32</size>
					<resetValue>0x30</resetValue>
					<resetMask>0x3F</resetMask>
					<fields>
						<field>
							<name>NMI_POLARITY</name>
							<bitRange>[5:5]</bitRange>
							<description>NMI polarity</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NMI_ACTIVE_LOW</name>
									<value>0</value>
									<description>NMI active low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NMI_ACTIVE_HIGH</name>
									<value>1</value>
									<description>NMI active high</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NMI</name>
							<bitRange>[4:0]</bitRange>
							<description>NMI input selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NMI_SRC_GPIO_0</name>
									<value>0</value>
									<description>Select GPIO[0] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NMI_SRC_GPIO_1</name>
									<value>1</value>
									<description>Select GPIO[1] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NMI_SRC_GPIO_2</name>
									<value>2</value>
									<description>Select GPIO[2] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NMI_SRC_GPIO_3</name>
									<value>3</value>
									<description>Select GPIO[3] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NMI_SRC_GPIO_4</name>
									<value>4</value>
									<description>Select GPIO[4] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NMI_SRC_GPIO_5</name>
									<value>5</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NMI_SRC_GPIO_6</name>
									<value>6</value>
									<description>Select GPIO[6] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NMI_SRC_GPIO_7</name>
									<value>7</value>
									<description>Select GPIO[7] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NMI_SRC_GPIO_8</name>
									<value>8</value>
									<description>Select GPIO[8] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NMI_SRC_GPIO_9</name>
									<value>9</value>
									<description>Select GPIO[9] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NMI_SRC_GPIO_10</name>
									<value>10</value>
									<description>Select GPIO[10] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NMI_SRC_GPIO_11</name>
									<value>11</value>
									<description>Select GPIO[11] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NMI_SRC_GPIO_12</name>
									<value>12</value>
									<description>Select GPIO[12] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NMI_SRC_GPIO_13</name>
									<value>13</value>
									<description>Select GPIO[13] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NMI_SRC_GPIO_14</name>
									<value>14</value>
									<description>Select GPIO[14] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NMI_SRC_GPIO_15</name>
									<value>15</value>
									<description>Select GPIO[15] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NMI_SRC_CONST_LOW</name>
									<value>16</value>
									<description>Select constant low as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NMI_SRC_CONST_HIGH</name>
									<value>17</value>
									<description>Select constant high as source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_SRC_BB_RX</name>
					<description>Baseband controller RX data and clock input selection</description>
					<addressOffset>0x114</addressOffset>
					<size>32</size>
					<resetValue>0x121212</resetValue>
					<resetMask>0x1F1F1F</resetMask>
					<fields>
						<field>
							<name>SYNC_P</name>
							<bitRange>[20:16]</bitRange>
							<description>Baseband controller interface SYNC_P input selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BB_RX_SYNC_P_SRC_GPIO_0</name>
									<value>0</value>
									<description>Select GPIO[0] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_SYNC_P_SRC_GPIO_1</name>
									<value>1</value>
									<description>Select GPIO[1] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_SYNC_P_SRC_GPIO_2</name>
									<value>2</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_SYNC_P_SRC_GPIO_3</name>
									<value>3</value>
									<description>Select GPIO[3] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_SYNC_P_SRC_GPIO_4</name>
									<value>4</value>
									<description>Select GPIO[4] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_SYNC_P_SRC_GPIO_5</name>
									<value>5</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_SYNC_P_SRC_GPIO_6</name>
									<value>6</value>
									<description>Select GPIO[6] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_SYNC_P_SRC_GPIO_7</name>
									<value>7</value>
									<description>Select GPIO[7] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_SYNC_P_SRC_GPIO_8</name>
									<value>8</value>
									<description>Select GPIO[8] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_SYNC_P_SRC_GPIO_9</name>
									<value>9</value>
									<description>Select GPIO[9] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_SYNC_P_SRC_GPIO_10</name>
									<value>10</value>
									<description>Select GPIO[10] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_SYNC_P_SRC_GPIO_11</name>
									<value>11</value>
									<description>Select GPIO[11] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_SYNC_P_SRC_GPIO_12</name>
									<value>12</value>
									<description>Select GPIO[12] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_SYNC_P_SRC_GPIO_13</name>
									<value>13</value>
									<description>Select GPIO[13] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_SYNC_P_SRC_GPIO_14</name>
									<value>14</value>
									<description>Select GPIO[14] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_SYNC_P_SRC_GPIO_15</name>
									<value>15</value>
									<description>Select GPIO[15] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_SYNC_P_SRC_CONST_LOW</name>
									<value>16</value>
									<description>Select constant low as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_SYNC_P_SRC_CONST_HIGH</name>
									<value>17</value>
									<description>Select constant high as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_SYNC_P_SRC_RF_GPIO2</name>
									<value>18</value>
									<description>Select RF front-end GPIO2 output (RX_SYNC_P) as source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK</name>
							<bitRange>[12:8]</bitRange>
							<description>Baseband controller RX clock input selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BB_RX_CLK_SRC_GPIO_0</name>
									<value>0</value>
									<description>Select GPIO[0] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_CLK_SRC_GPIO_1</name>
									<value>1</value>
									<description>Select GPIO[1] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_CLK_SRC_GPIO_2</name>
									<value>2</value>
									<description>Select GPIO[2] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_CLK_SRC_GPIO_3</name>
									<value>3</value>
									<description>Select GPIO[3] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_CLK_SRC_GPIO_4</name>
									<value>4</value>
									<description>Select GPIO[4] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_CLK_SRC_GPIO_5</name>
									<value>5</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_CLK_SRC_GPIO_6</name>
									<value>6</value>
									<description>Select GPIO[6] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_CLK_SRC_GPIO_7</name>
									<value>7</value>
									<description>Select GPIO[7] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_CLK_SRC_GPIO_8</name>
									<value>8</value>
									<description>Select GPIO[8] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_CLK_SRC_GPIO_9</name>
									<value>9</value>
									<description>Select GPIO[9] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_CLK_SRC_GPIO_10</name>
									<value>10</value>
									<description>Select GPIO[10] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_CLK_SRC_GPIO_11</name>
									<value>11</value>
									<description>Select GPIO[11] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_CLK_SRC_GPIO_12</name>
									<value>12</value>
									<description>Select GPIO[12] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_CLK_SRC_GPIO_13</name>
									<value>13</value>
									<description>Select GPIO[13] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_CLK_SRC_GPIO_14</name>
									<value>14</value>
									<description>Select GPIO[14] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_CLK_SRC_GPIO_15</name>
									<value>15</value>
									<description>Select GPIO[15] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_CLK_SRC_CONST_LOW</name>
									<value>16</value>
									<description>Select constant low as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_CLK_SRC_CONST_HIGH</name>
									<value>17</value>
									<description>Select constant high as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_CLK_SRC_RF_GPIO1</name>
									<value>18</value>
									<description>Select RF front-end GPIO1 output (RX_CLK) as source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA</name>
							<bitRange>[4:0]</bitRange>
							<description>Baseband controller RX data input selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BB_RX_DATA_SRC_GPIO_0</name>
									<value>0</value>
									<description>Select GPIO[0] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_DATA_SRC_GPIO_1</name>
									<value>1</value>
									<description>Select GPIO[1] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_DATA_SRC_GPIO_2</name>
									<value>2</value>
									<description>Select GPIO[2] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_DATA_SRC_GPIO_3</name>
									<value>3</value>
									<description>Select GPIO[3] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_DATA_SRC_GPIO_4</name>
									<value>4</value>
									<description>Select GPIO[4] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_DATA_SRC_GPIO_5</name>
									<value>5</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_DATA_SRC_GPIO_6</name>
									<value>6</value>
									<description>Select GPIO[6] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_DATA_SRC_GPIO_7</name>
									<value>7</value>
									<description>Select GPIO[7] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_DATA_SRC_GPIO_8</name>
									<value>8</value>
									<description>Select GPIO[8] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_DATA_SRC_GPIO_9</name>
									<value>9</value>
									<description>Select GPIO[9] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_DATA_SRC_GPIO_10</name>
									<value>10</value>
									<description>Select GPIO[10] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_DATA_SRC_GPIO_11</name>
									<value>11</value>
									<description>Select GPIO[11] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_DATA_SRC_GPIO_12</name>
									<value>12</value>
									<description>Select GPIO[12] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_DATA_SRC_GPIO_13</name>
									<value>13</value>
									<description>Select GPIO[13] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_DATA_SRC_GPIO_14</name>
									<value>14</value>
									<description>Select GPIO[14] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_DATA_SRC_GPIO_15</name>
									<value>15</value>
									<description>Select GPIO[15] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_DATA_SRC_CONST_LOW</name>
									<value>16</value>
									<description>Select constant low as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_DATA_SRC_CONST_HIGH</name>
									<value>17</value>
									<description>Select constant high as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_RX_DATA_SRC_RF_GPIO0</name>
									<value>18</value>
									<description>Select RF front-end GPIO0 output (RX_DATA) as source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_SRC_BB_SPI</name>
					<description>Baseband controller SPI input selection</description>
					<addressOffset>0x118</addressOffset>
					<size>32</size>
					<resetValue>0x12</resetValue>
					<resetMask>0x1F</resetMask>
					<fields>
						<field>
							<name>MISO</name>
							<bitRange>[4:0]</bitRange>
							<description>Baseband controller SPI_MISO input selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BB_SPI_MISO_SRC_GPIO_0</name>
									<value>0</value>
									<description>Select GPIO[0] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_SPI_MISO_SRC_GPIO_1</name>
									<value>1</value>
									<description>Select GPIO[1] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_SPI_MISO_SRC_GPIO_2</name>
									<value>2</value>
									<description>Select GPIO[2] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_SPI_MISO_SRC_GPIO_3</name>
									<value>3</value>
									<description>Select GPIO[3] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_SPI_MISO_SRC_GPIO_4</name>
									<value>4</value>
									<description>Select GPIO[4] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_SPI_MISO_SRC_GPIO_5</name>
									<value>5</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_SPI_MISO_SRC_GPIO_6</name>
									<value>6</value>
									<description>Select GPIO[6] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_SPI_MISO_SRC_GPIO_7</name>
									<value>7</value>
									<description>Select GPIO[7] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_SPI_MISO_SRC_GPIO_8</name>
									<value>8</value>
									<description>Select GPIO[8] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_SPI_MISO_SRC_GPIO_9</name>
									<value>9</value>
									<description>Select GPIO[9] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_SPI_MISO_SRC_GPIO_10</name>
									<value>10</value>
									<description>Select GPIO[10] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_SPI_MISO_SRC_GPIO_11</name>
									<value>11</value>
									<description>Select GPIO[11] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_SPI_MISO_SRC_GPIO_12</name>
									<value>12</value>
									<description>Select GPIO[12] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_SPI_MISO_SRC_GPIO_13</name>
									<value>13</value>
									<description>Select GPIO[13] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_SPI_MISO_SRC_GPIO_14</name>
									<value>14</value>
									<description>Select GPIO[14] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_SPI_MISO_SRC_GPIO_15</name>
									<value>15</value>
									<description>Select GPIO[15] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_SPI_MISO_SRC_CONST_LOW</name>
									<value>16</value>
									<description>Select constant low as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_SPI_MISO_SRC_CONST_HIGH</name>
									<value>17</value>
									<description>Select constant high as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_SPI_MISO_SRC_RF_SPI_MISO</name>
									<value>18</value>
									<description>Select RF front-end SPI_MISO as source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_SRC_BB_COEX</name>
					<description>Baseband controller WLAN coexistence input selection</description>
					<addressOffset>0x11C</addressOffset>
					<size>32</size>
					<resetValue>0x1010</resetValue>
					<resetMask>0x1F1F</resetMask>
					<fields>
						<field>
							<name>WLAN_RX</name>
							<bitRange>[12:8]</bitRange>
							<description>Baseband controller WLAN_RX input selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BB_WLAN_RX_SRC_GPIO_0</name>
									<value>0</value>
									<description>Select GPIO[0] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_WLAN_RX_SRC_GPIO_1</name>
									<value>1</value>
									<description>Select GPIO[1] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_WLAN_RX_SRC_GPIO_2</name>
									<value>2</value>
									<description>Select GPIO[2] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_WLAN_RX_SRC_GPIO_3</name>
									<value>3</value>
									<description>Select GPIO[3] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_WLAN_RX_SRC_GPIO_4</name>
									<value>4</value>
									<description>Select GPIO[4] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_WLAN_RX_SRC_GPIO_5</name>
									<value>5</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_WLAN_RX_SRC_GPIO_6</name>
									<value>6</value>
									<description>Select GPIO[6] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_WLAN_RX_SRC_GPIO_7</name>
									<value>7</value>
									<description>Select GPIO[7] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_WLAN_RX_SRC_GPIO_8</name>
									<value>8</value>
									<description>Select GPIO[8] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_WLAN_RX_SRC_GPIO_9</name>
									<value>9</value>
									<description>Select GPIO[9] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_WLAN_RX_SRC_GPIO_10</name>
									<value>10</value>
									<description>Select GPIO[10] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_WLAN_RX_SRC_GPIO_11</name>
									<value>11</value>
									<description>Select GPIO[11] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_WLAN_RX_SRC_GPIO_12</name>
									<value>12</value>
									<description>Select GPIO[12] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_WLAN_RX_SRC_GPIO_13</name>
									<value>13</value>
									<description>Select GPIO[13] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_WLAN_RX_SRC_GPIO_14</name>
									<value>14</value>
									<description>Select GPIO[14] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_WLAN_RX_SRC_GPIO_15</name>
									<value>15</value>
									<description>Select GPIO[15] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_WLAN_RX_SRC_CONST_LOW</name>
									<value>16</value>
									<description>Select constant low as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_WLAN_RX_SRC_CONST_HIGH</name>
									<value>17</value>
									<description>Select constant high as source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WLAN_TX</name>
							<bitRange>[4:0]</bitRange>
							<description>Baseband controller WLAN_TX input selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BB_WLAN_TX_SRC_GPIO_0</name>
									<value>0</value>
									<description>Select GPIO[0] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_WLAN_TX_SRC_GPIO_1</name>
									<value>1</value>
									<description>Select GPIO[1] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_WLAN_TX_SRC_GPIO_2</name>
									<value>2</value>
									<description>Select GPIO[2] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_WLAN_TX_SRC_GPIO_3</name>
									<value>3</value>
									<description>Select GPIO[3] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_WLAN_TX_SRC_GPIO_4</name>
									<value>4</value>
									<description>Select GPIO[4] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_WLAN_TX_SRC_GPIO_5</name>
									<value>5</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_WLAN_TX_SRC_GPIO_6</name>
									<value>6</value>
									<description>Select GPIO[6] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_WLAN_TX_SRC_GPIO_7</name>
									<value>7</value>
									<description>Select GPIO[7] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_WLAN_TX_SRC_GPIO_8</name>
									<value>8</value>
									<description>Select GPIO[8] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_WLAN_TX_SRC_GPIO_9</name>
									<value>9</value>
									<description>Select GPIO[9] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_WLAN_TX_SRC_GPIO_10</name>
									<value>10</value>
									<description>Select GPIO[10] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_WLAN_TX_SRC_GPIO_11</name>
									<value>11</value>
									<description>Select GPIO[11] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_WLAN_TX_SRC_GPIO_12</name>
									<value>12</value>
									<description>Select GPIO[12] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_WLAN_TX_SRC_GPIO_13</name>
									<value>13</value>
									<description>Select GPIO[13] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_WLAN_TX_SRC_GPIO_14</name>
									<value>14</value>
									<description>Select GPIO[14] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_WLAN_TX_SRC_GPIO_15</name>
									<value>15</value>
									<description>Select GPIO[15] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_WLAN_TX_SRC_CONST_LOW</name>
									<value>16</value>
									<description>Select constant low as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_WLAN_TX_SRC_CONST_HIGH</name>
									<value>17</value>
									<description>Select constant high as source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_SRC_BB_IQ_DATA</name>
					<description>Baseband controller IQ data input selection</description>
					<addressOffset>0x120</addressOffset>
					<size>32</size>
					<resetValue>0x12121212</resetValue>
					<resetMask>0x1F1F1F1F</resetMask>
					<fields>
						<field>
							<name>IQ_DATA_3</name>
							<bitRange>[28:24]</bitRange>
							<description>Baseband controller IQ_DATA_3 input selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BB_IQ_DATA_3_SRC_GPIO_0</name>
									<value>0</value>
									<description>Select GPIO[0] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_3_SRC_GPIO_1</name>
									<value>1</value>
									<description>Select GPIO[1] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_3_SRC_GPIO_2</name>
									<value>2</value>
									<description>Select GPIO[2] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_3_SRC_GPIO_3</name>
									<value>3</value>
									<description>Select GPIO[3] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_3_SRC_GPIO_4</name>
									<value>4</value>
									<description>Select GPIO[4] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_3_SRC_GPIO_5</name>
									<value>5</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_3_SRC_GPIO_6</name>
									<value>6</value>
									<description>Select GPIO[6] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_3_SRC_GPIO_7</name>
									<value>7</value>
									<description>Select GPIO[7] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_3_SRC_GPIO_8</name>
									<value>8</value>
									<description>Select GPIO[8] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_3_SRC_GPIO_9</name>
									<value>9</value>
									<description>Select GPIO[9] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_3_SRC_GPIO_10</name>
									<value>10</value>
									<description>Select GPIO[10] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_3_SRC_GPIO_11</name>
									<value>11</value>
									<description>Select GPIO[11] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_3_SRC_GPIO_12</name>
									<value>12</value>
									<description>Select GPIO[12] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_3_SRC_GPIO_13</name>
									<value>13</value>
									<description>Select GPIO[13] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_3_SRC_GPIO_14</name>
									<value>14</value>
									<description>Select GPIO[14] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_3_SRC_GPIO_15</name>
									<value>15</value>
									<description>Select GPIO[15] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_3_SRC_CONST_LOW</name>
									<value>16</value>
									<description>Select constant low as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_3_SRC_CONST_HIGH</name>
									<value>17</value>
									<description>Select constant high as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_3_SRC_RF_IQ_DATA_3</name>
									<value>18</value>
									<description>Select RF front-end IQ_DATA_3 as source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQ_DATA_2</name>
							<bitRange>[20:16]</bitRange>
							<description>Baseband controller IQ_DATA_2 input selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BB_IQ_DATA_2_SRC_GPIO_0</name>
									<value>0</value>
									<description>Select GPIO[0] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_2_SRC_GPIO_1</name>
									<value>1</value>
									<description>Select GPIO[1] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_2_SRC_GPIO_2</name>
									<value>2</value>
									<description>Select GPIO[2] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_2_SRC_GPIO_3</name>
									<value>3</value>
									<description>Select GPIO[3] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_2_SRC_GPIO_4</name>
									<value>4</value>
									<description>Select GPIO[4] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_2_SRC_GPIO_5</name>
									<value>5</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_2_SRC_GPIO_6</name>
									<value>6</value>
									<description>Select GPIO[6] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_2_SRC_GPIO_7</name>
									<value>7</value>
									<description>Select GPIO[7] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_2_SRC_GPIO_8</name>
									<value>8</value>
									<description>Select GPIO[8] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_2_SRC_GPIO_9</name>
									<value>9</value>
									<description>Select GPIO[9] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_2_SRC_GPIO_10</name>
									<value>10</value>
									<description>Select GPIO[10] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_2_SRC_GPIO_11</name>
									<value>11</value>
									<description>Select GPIO[11] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_2_SRC_GPIO_12</name>
									<value>12</value>
									<description>Select GPIO[12] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_2_SRC_GPIO_13</name>
									<value>13</value>
									<description>Select GPIO[13] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_2_SRC_GPIO_14</name>
									<value>14</value>
									<description>Select GPIO[14] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_2_SRC_GPIO_15</name>
									<value>15</value>
									<description>Select GPIO[15] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_2_SRC_CONST_LOW</name>
									<value>16</value>
									<description>Select constant low as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_2_SRC_CONST_HIGH</name>
									<value>17</value>
									<description>Select constant high as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_2_SRC_RF_IQ_DATA_2</name>
									<value>18</value>
									<description>Select RF front-end IQ_DATA_2 as source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQ_DATA_1</name>
							<bitRange>[12:8]</bitRange>
							<description>Baseband controller IQ_DATA_1 input selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BB_IQ_DATA_1_SRC_GPIO_0</name>
									<value>0</value>
									<description>Select GPIO[0] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_1_SRC_GPIO_1</name>
									<value>1</value>
									<description>Select GPIO[1] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_1_SRC_GPIO_2</name>
									<value>2</value>
									<description>Select GPIO[2] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_1_SRC_GPIO_3</name>
									<value>3</value>
									<description>Select GPIO[3] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_1_SRC_GPIO_4</name>
									<value>4</value>
									<description>Select GPIO[4] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_1_SRC_GPIO_5</name>
									<value>5</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_1_SRC_GPIO_6</name>
									<value>6</value>
									<description>Select GPIO[6] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_1_SRC_GPIO_7</name>
									<value>7</value>
									<description>Select GPIO[7] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_1_SRC_GPIO_8</name>
									<value>8</value>
									<description>Select GPIO[8] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_1_SRC_GPIO_9</name>
									<value>9</value>
									<description>Select GPIO[9] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_1_SRC_GPIO_10</name>
									<value>10</value>
									<description>Select GPIO[10] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_1_SRC_GPIO_11</name>
									<value>11</value>
									<description>Select GPIO[11] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_1_SRC_GPIO_12</name>
									<value>12</value>
									<description>Select GPIO[12] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_1_SRC_GPIO_13</name>
									<value>13</value>
									<description>Select GPIO[13] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_1_SRC_GPIO_14</name>
									<value>14</value>
									<description>Select GPIO[14] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_1_SRC_GPIO_15</name>
									<value>15</value>
									<description>Select GPIO[15] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_1_SRC_CONST_LOW</name>
									<value>16</value>
									<description>Select constant low as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_1_SRC_CONST_HIGH</name>
									<value>17</value>
									<description>Select constant high as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_1_SRC_RF_IQ_DATA_1</name>
									<value>18</value>
									<description>Select RF front-end IQ_DATA_1 as source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQ_DATA_0</name>
							<bitRange>[4:0]</bitRange>
							<description>Baseband controller IQ_DATA_0 input selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BB_IQ_DATA_0_SRC_GPIO_0</name>
									<value>0</value>
									<description>Select GPIO[0] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_0_SRC_GPIO_1</name>
									<value>1</value>
									<description>Select GPIO[1] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_0_SRC_GPIO_2</name>
									<value>2</value>
									<description>Select GPIO[2] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_0_SRC_GPIO_3</name>
									<value>3</value>
									<description>Select GPIO[3] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_0_SRC_GPIO_4</name>
									<value>4</value>
									<description>Select GPIO[4] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_0_SRC_GPIO_5</name>
									<value>5</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_0_SRC_GPIO_6</name>
									<value>6</value>
									<description>Select GPIO[6] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_0_SRC_GPIO_7</name>
									<value>7</value>
									<description>Select GPIO[7] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_0_SRC_GPIO_8</name>
									<value>8</value>
									<description>Select GPIO[8] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_0_SRC_GPIO_9</name>
									<value>9</value>
									<description>Select GPIO[9] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_0_SRC_GPIO_10</name>
									<value>10</value>
									<description>Select GPIO[10] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_0_SRC_GPIO_11</name>
									<value>11</value>
									<description>Select GPIO[11] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_0_SRC_GPIO_12</name>
									<value>12</value>
									<description>Select GPIO[12] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_0_SRC_GPIO_13</name>
									<value>13</value>
									<description>Select GPIO[13] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_0_SRC_GPIO_14</name>
									<value>14</value>
									<description>Select GPIO[14] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_0_SRC_GPIO_15</name>
									<value>15</value>
									<description>Select GPIO[15] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_0_SRC_CONST_LOW</name>
									<value>16</value>
									<description>Select constant low as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_0_SRC_CONST_HIGH</name>
									<value>17</value>
									<description>Select constant high as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_0_SRC_RF_IQ_DATA_0</name>
									<value>18</value>
									<description>Select RF front-end IQ_DATA_0 as source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_SRC_BB_IQ_DATA_P</name>
					<description>Baseband controller IQ data pulse input selection</description>
					<addressOffset>0x124</addressOffset>
					<size>32</size>
					<resetValue>0x12</resetValue>
					<resetMask>0x1F</resetMask>
					<fields>
						<field>
							<name>IQ_DATA_P</name>
							<bitRange>[4:0]</bitRange>
							<description>Baseband controller IQ_DATA_P input selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BB_IQ_DATA_P_SRC_GPIO_0</name>
									<value>0</value>
									<description>Select GPIO[0] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_P_SRC_GPIO_1</name>
									<value>1</value>
									<description>Select GPIO[1] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_P_SRC_GPIO_2</name>
									<value>2</value>
									<description>Select GPIO[2] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_P_SRC_GPIO_3</name>
									<value>3</value>
									<description>Select GPIO[3] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_P_SRC_GPIO_4</name>
									<value>4</value>
									<description>Select GPIO[4] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_P_SRC_GPIO_5</name>
									<value>5</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_P_SRC_GPIO_6</name>
									<value>6</value>
									<description>Select GPIO[6] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_P_SRC_GPIO_7</name>
									<value>7</value>
									<description>Select GPIO[7] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_P_SRC_GPIO_8</name>
									<value>8</value>
									<description>Select GPIO[8] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_P_SRC_GPIO_9</name>
									<value>9</value>
									<description>Select GPIO[9] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_P_SRC_GPIO_10</name>
									<value>10</value>
									<description>Select GPIO[10] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_P_SRC_GPIO_11</name>
									<value>11</value>
									<description>Select GPIO[11] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_P_SRC_GPIO_12</name>
									<value>12</value>
									<description>Select GPIO[12] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_P_SRC_GPIO_13</name>
									<value>13</value>
									<description>Select GPIO[13] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_P_SRC_GPIO_14</name>
									<value>14</value>
									<description>Select GPIO[14] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_P_SRC_GPIO_15</name>
									<value>15</value>
									<description>Select GPIO[15] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_P_SRC_CONST_LOW</name>
									<value>16</value>
									<description>Select constant low as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_P_SRC_CONST_HIGH</name>
									<value>17</value>
									<description>Select constant high as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_IQ_DATA_P_SRC_RF_IQ_DATA_P</name>
									<value>18</value>
									<description>Select RF front-end IQ_DATA_P as source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_SRC_RF_SPI</name>
					<description>RF front-end SPI input selection</description>
					<addressOffset>0x128</addressOffset>
					<size>32</size>
					<resetValue>0x121212</resetValue>
					<resetMask>0x1F1F1F</resetMask>
					<fields>
						<field>
							<name>MOSI</name>
							<bitRange>[20:16]</bitRange>
							<description>RF front-end SPI_MOSI input selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RF_SPI_MOSI_SRC_GPIO_0</name>
									<value>0</value>
									<description>Select GPIO[0] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_MOSI_SRC_GPIO_1</name>
									<value>1</value>
									<description>Select GPIO[1] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_MOSI_SRC_GPIO_2</name>
									<value>2</value>
									<description>Select GPIO[2] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_MOSI_SRC_GPIO_3</name>
									<value>3</value>
									<description>Select GPIO[3] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_MOSI_SRC_GPIO_4</name>
									<value>4</value>
									<description>Select GPIO[4] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_MOSI_SRC_GPIO_5</name>
									<value>5</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_MOSI_SRC_GPIO_6</name>
									<value>6</value>
									<description>Select GPIO[6] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_MOSI_SRC_GPIO_7</name>
									<value>7</value>
									<description>Select GPIO[7] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_MOSI_SRC_GPIO_8</name>
									<value>8</value>
									<description>Select GPIO[8] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_MOSI_SRC_GPIO_9</name>
									<value>9</value>
									<description>Select GPIO[9] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_MOSI_SRC_GPIO_10</name>
									<value>10</value>
									<description>Select GPIO[10] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_MOSI_SRC_GPIO_11</name>
									<value>11</value>
									<description>Select GPIO[11] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_MOSI_SRC_GPIO_12</name>
									<value>12</value>
									<description>Select GPIO[12] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_MOSI_SRC_GPIO_13</name>
									<value>13</value>
									<description>Select GPIO[13] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_MOSI_SRC_GPIO_14</name>
									<value>14</value>
									<description>Select GPIO[14] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_MOSI_SRC_GPIO_15</name>
									<value>15</value>
									<description>Select GPIO[15] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_MOSI_SRC_CONST_LOW</name>
									<value>16</value>
									<description>Select constant low as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_MOSI_SRC_CONST_HIGH</name>
									<value>17</value>
									<description>Select constant high as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_MOSI_SRC_BB_SPI_MOSI</name>
									<value>18</value>
									<description>Select baseband controller SPI_MOSI as source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CSN</name>
							<bitRange>[12:8]</bitRange>
							<description>RF front-end SPI_CSN input selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RF_SPI_CSN_SRC_GPIO_0</name>
									<value>0</value>
									<description>Select GPIO[0] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_CSN_SRC_GPIO_1</name>
									<value>1</value>
									<description>Select GPIO[1] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_CSN_SRC_GPIO_2</name>
									<value>2</value>
									<description>Select GPIO[2] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_CSN_SRC_GPIO_3</name>
									<value>3</value>
									<description>Select GPIO[3] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_CSN_SRC_GPIO_4</name>
									<value>4</value>
									<description>Select GPIO[4] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_CSN_SRC_GPIO_5</name>
									<value>5</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_CSN_SRC_GPIO_6</name>
									<value>6</value>
									<description>Select GPIO[6] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_CSN_SRC_GPIO_7</name>
									<value>7</value>
									<description>Select GPIO[7] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_CSN_SRC_GPIO_8</name>
									<value>8</value>
									<description>Select GPIO[8] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_CSN_SRC_GPIO_9</name>
									<value>9</value>
									<description>Select GPIO[9] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_CSN_SRC_GPIO_10</name>
									<value>10</value>
									<description>Select GPIO[10] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_CSN_SRC_GPIO_11</name>
									<value>11</value>
									<description>Select GPIO[11] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_CSN_SRC_GPIO_12</name>
									<value>12</value>
									<description>Select GPIO[12] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_CSN_SRC_GPIO_13</name>
									<value>13</value>
									<description>Select GPIO[13] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_CSN_SRC_GPIO_14</name>
									<value>14</value>
									<description>Select GPIO[14] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_CSN_SRC_GPIO_15</name>
									<value>15</value>
									<description>Select GPIO[15] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_CSN_SRC_CONST_LOW</name>
									<value>16</value>
									<description>Select constant low as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_CSN_SRC_CONST_HIGH</name>
									<value>17</value>
									<description>Select constant high as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_CSN_SRC_BB_SPI_CSN</name>
									<value>18</value>
									<description>Select baseband controller SPI_CSN as source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK</name>
							<bitRange>[4:0]</bitRange>
							<description>RF front-end SPI_CLK input selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RF_SPI_CLK_SRC_GPIO_0</name>
									<value>0</value>
									<description>Select GPIO[0] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_CLK_SRC_GPIO_1</name>
									<value>1</value>
									<description>Select GPIO[1] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_CLK_SRC_GPIO_2</name>
									<value>2</value>
									<description>Select GPIO[2] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_CLK_SRC_GPIO_3</name>
									<value>3</value>
									<description>Select GPIO[3] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_CLK_SRC_GPIO_4</name>
									<value>4</value>
									<description>Select GPIO[4] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_CLK_SRC_GPIO_5</name>
									<value>5</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_CLK_SRC_GPIO_6</name>
									<value>6</value>
									<description>Select GPIO[6] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_CLK_SRC_GPIO_7</name>
									<value>7</value>
									<description>Select GPIO[7] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_CLK_SRC_GPIO_8</name>
									<value>8</value>
									<description>Select GPIO[8] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_CLK_SRC_GPIO_9</name>
									<value>9</value>
									<description>Select GPIO[9] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_CLK_SRC_GPIO_10</name>
									<value>10</value>
									<description>Select GPIO[10] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_CLK_SRC_GPIO_11</name>
									<value>11</value>
									<description>Select GPIO[11] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_CLK_SRC_GPIO_12</name>
									<value>12</value>
									<description>Select GPIO[12] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_CLK_SRC_GPIO_13</name>
									<value>13</value>
									<description>Select GPIO[13] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_CLK_SRC_GPIO_14</name>
									<value>14</value>
									<description>Select GPIO[14] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_CLK_SRC_GPIO_15</name>
									<value>15</value>
									<description>Select GPIO[15] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_CLK_SRC_CONST_LOW</name>
									<value>16</value>
									<description>Select constant low as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_CLK_SRC_CONST_HIGH</name>
									<value>17</value>
									<description>Select constant high as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_SPI_CLK_SRC_BB_SPI_CLK</name>
									<value>18</value>
									<description>Select baseband controller SPI_CLK as source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_SRC_RF_GPIO03</name>
					<description>RF front-end GPIOs 0-3 input selection</description>
					<addressOffset>0x12C</addressOffset>
					<size>32</size>
					<resetValue>0x12101010</resetValue>
					<resetMask>0x1F1F1F1F</resetMask>
					<fields>
						<field>
							<name>GPIO3</name>
							<bitRange>[28:24]</bitRange>
							<description>RF front-end GPIO3 input selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RF_GPIO3_SRC_GPIO_0</name>
									<value>0</value>
									<description>Select GPIO[0] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO3_SRC_GPIO_1</name>
									<value>1</value>
									<description>Select GPIO[1] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO3_SRC_GPIO_2</name>
									<value>2</value>
									<description>Select GPIO[3] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO3_SRC_GPIO_3</name>
									<value>3</value>
									<description>Select GPIO[3] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO3_SRC_GPIO_4</name>
									<value>4</value>
									<description>Select GPIO[4] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO3_SRC_GPIO_5</name>
									<value>5</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO3_SRC_GPIO_6</name>
									<value>6</value>
									<description>Select GPIO[6] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO3_SRC_GPIO_7</name>
									<value>7</value>
									<description>Select GPIO[7] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO3_SRC_GPIO_8</name>
									<value>8</value>
									<description>Select GPIO[8] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO3_SRC_GPIO_9</name>
									<value>9</value>
									<description>Select GPIO[9] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO3_SRC_GPIO_10</name>
									<value>10</value>
									<description>Select GPIO[10] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO3_SRC_GPIO_11</name>
									<value>11</value>
									<description>Select GPIO[11] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO3_SRC_GPIO_12</name>
									<value>12</value>
									<description>Select GPIO[12] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO3_SRC_GPIO_13</name>
									<value>13</value>
									<description>Select GPIO[13] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO3_SRC_GPIO_14</name>
									<value>14</value>
									<description>Select GPIO[14] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO3_SRC_GPIO_15</name>
									<value>15</value>
									<description>Select GPIO[15] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO3_SRC_CONST_LOW</name>
									<value>16</value>
									<description>Select constant low as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO3_SRC_CONST_HIGH</name>
									<value>17</value>
									<description>Select constant high as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO3_SRC_BB_TX_DATA</name>
									<value>18</value>
									<description>Select baseband controller TX_DATA as source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2</name>
							<bitRange>[20:16]</bitRange>
							<description>RF front-end GPIO2 input selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RF_GPIO2_SRC_GPIO_0</name>
									<value>0</value>
									<description>Select GPIO[0] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO2_SRC_GPIO_1</name>
									<value>1</value>
									<description>Select GPIO[1] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO2_SRC_GPIO_2</name>
									<value>2</value>
									<description>Select GPIO[2] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO2_SRC_GPIO_3</name>
									<value>3</value>
									<description>Select GPIO[3] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO2_SRC_GPIO_4</name>
									<value>4</value>
									<description>Select GPIO[4] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO2_SRC_GPIO_5</name>
									<value>5</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO2_SRC_GPIO_6</name>
									<value>6</value>
									<description>Select GPIO[6] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO2_SRC_GPIO_7</name>
									<value>7</value>
									<description>Select GPIO[7] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO2_SRC_GPIO_8</name>
									<value>8</value>
									<description>Select GPIO[8] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO2_SRC_GPIO_9</name>
									<value>9</value>
									<description>Select GPIO[9] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO2_SRC_GPIO_10</name>
									<value>10</value>
									<description>Select GPIO[10] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO2_SRC_GPIO_11</name>
									<value>11</value>
									<description>Select GPIO[11] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO2_SRC_GPIO_12</name>
									<value>12</value>
									<description>Select GPIO[12] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO2_SRC_GPIO_13</name>
									<value>13</value>
									<description>Select GPIO[13] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO2_SRC_GPIO_14</name>
									<value>14</value>
									<description>Select GPIO[14] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO2_SRC_GPIO_15</name>
									<value>15</value>
									<description>Select GPIO[15] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO2_SRC_CONST_LOW</name>
									<value>16</value>
									<description>Select constant low as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO2_SRC_CONST_HIGH</name>
									<value>17</value>
									<description>Select constant high as source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1</name>
							<bitRange>[12:8]</bitRange>
							<description>RF front-end GPIO1 input selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RF_GPIO1_SRC_GPIO_0</name>
									<value>0</value>
									<description>Select GPIO[0] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO1_SRC_GPIO_1</name>
									<value>1</value>
									<description>Select GPIO[1] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO1_SRC_GPIO_2</name>
									<value>2</value>
									<description>Select GPIO[1] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO1_SRC_GPIO_3</name>
									<value>3</value>
									<description>Select GPIO[3] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO1_SRC_GPIO_4</name>
									<value>4</value>
									<description>Select GPIO[4] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO1_SRC_GPIO_5</name>
									<value>5</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO1_SRC_GPIO_6</name>
									<value>6</value>
									<description>Select GPIO[6] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO1_SRC_GPIO_7</name>
									<value>7</value>
									<description>Select GPIO[7] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO1_SRC_GPIO_8</name>
									<value>8</value>
									<description>Select GPIO[8] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO1_SRC_GPIO_9</name>
									<value>9</value>
									<description>Select GPIO[9] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO1_SRC_GPIO_10</name>
									<value>10</value>
									<description>Select GPIO[10] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO1_SRC_GPIO_11</name>
									<value>11</value>
									<description>Select GPIO[11] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO1_SRC_GPIO_12</name>
									<value>12</value>
									<description>Select GPIO[12] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO1_SRC_GPIO_13</name>
									<value>13</value>
									<description>Select GPIO[13] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO1_SRC_GPIO_14</name>
									<value>14</value>
									<description>Select GPIO[14] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO1_SRC_GPIO_15</name>
									<value>15</value>
									<description>Select GPIO[15] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO1_SRC_CONST_LOW</name>
									<value>16</value>
									<description>Select constant low as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO1_SRC_CONST_HIGH</name>
									<value>17</value>
									<description>Select constant high as source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0</name>
							<bitRange>[4:0]</bitRange>
							<description>RF front-end GPIO0 input selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RF_GPIO0_SRC_GPIO_0</name>
									<value>0</value>
									<description>Select GPIO[0] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO0_SRC_GPIO_1</name>
									<value>1</value>
									<description>Select GPIO[1] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO0_SRC_GPIO_2</name>
									<value>2</value>
									<description>Select GPIO[0] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO0_SRC_GPIO_3</name>
									<value>3</value>
									<description>Select GPIO[3] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO0_SRC_GPIO_4</name>
									<value>4</value>
									<description>Select GPIO[4] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO0_SRC_GPIO_5</name>
									<value>5</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO0_SRC_GPIO_6</name>
									<value>6</value>
									<description>Select GPIO[6] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO0_SRC_GPIO_7</name>
									<value>7</value>
									<description>Select GPIO[7] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO0_SRC_GPIO_8</name>
									<value>8</value>
									<description>Select GPIO[8] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO0_SRC_GPIO_9</name>
									<value>9</value>
									<description>Select GPIO[9] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO0_SRC_GPIO_10</name>
									<value>10</value>
									<description>Select GPIO[10] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO0_SRC_GPIO_11</name>
									<value>11</value>
									<description>Select GPIO[11] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO0_SRC_GPIO_12</name>
									<value>12</value>
									<description>Select GPIO[12] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO0_SRC_GPIO_13</name>
									<value>13</value>
									<description>Select GPIO[13] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO0_SRC_GPIO_14</name>
									<value>14</value>
									<description>Select GPIO[14] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO0_SRC_GPIO_15</name>
									<value>15</value>
									<description>Select GPIO[15] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO0_SRC_CONST_LOW</name>
									<value>16</value>
									<description>Select constant low as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO0_SRC_CONST_HIGH</name>
									<value>17</value>
									<description>Select constant high as source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_SRC_RF_GPIO47</name>
					<description>RF front-end GPIOs 4-7 input selection</description>
					<addressOffset>0x130</addressOffset>
					<size>32</size>
					<resetValue>0x10101012</resetValue>
					<resetMask>0x1F1F1F1F</resetMask>
					<fields>
						<field>
							<name>GPIO7</name>
							<bitRange>[28:24]</bitRange>
							<description>RF front-end GPIO7 input selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RF_GPIO7_SRC_GPIO_0</name>
									<value>0</value>
									<description>Select GPIO[0] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO7_SRC_GPIO_1</name>
									<value>1</value>
									<description>Select GPIO[1] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO7_SRC_GPIO_2</name>
									<value>2</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO7_SRC_GPIO_3</name>
									<value>3</value>
									<description>Select GPIO[3] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO7_SRC_GPIO_4</name>
									<value>4</value>
									<description>Select GPIO[4] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO7_SRC_GPIO_5</name>
									<value>5</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO7_SRC_GPIO_6</name>
									<value>6</value>
									<description>Select GPIO[6] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO7_SRC_GPIO_7</name>
									<value>7</value>
									<description>Select GPIO[7] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO7_SRC_GPIO_8</name>
									<value>8</value>
									<description>Select GPIO[8] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO7_SRC_GPIO_9</name>
									<value>9</value>
									<description>Select GPIO[9] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO7_SRC_GPIO_10</name>
									<value>10</value>
									<description>Select GPIO[10] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO7_SRC_GPIO_11</name>
									<value>11</value>
									<description>Select GPIO[11] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO7_SRC_GPIO_12</name>
									<value>12</value>
									<description>Select GPIO[12] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO7_SRC_GPIO_13</name>
									<value>13</value>
									<description>Select GPIO[13] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO7_SRC_GPIO_14</name>
									<value>14</value>
									<description>Select GPIO[14] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO7_SRC_GPIO_15</name>
									<value>15</value>
									<description>Select GPIO[15] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO7_SRC_CONST_LOW</name>
									<value>16</value>
									<description>Select constant low as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO7_SRC_CONST_HIGH</name>
									<value>17</value>
									<description>Select constant high as source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO6</name>
							<bitRange>[20:16]</bitRange>
							<description>RF front-end GPIO6 input selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RF_GPIO6_SRC_GPIO_0</name>
									<value>0</value>
									<description>Select GPIO[0] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO6_SRC_GPIO_1</name>
									<value>1</value>
									<description>Select GPIO[1] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO6_SRC_GPIO_2</name>
									<value>2</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO6_SRC_GPIO_3</name>
									<value>3</value>
									<description>Select GPIO[3] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO6_SRC_GPIO_4</name>
									<value>4</value>
									<description>Select GPIO[4] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO6_SRC_GPIO_5</name>
									<value>5</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO6_SRC_GPIO_6</name>
									<value>6</value>
									<description>Select GPIO[6] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO6_SRC_GPIO_7</name>
									<value>7</value>
									<description>Select GPIO[7] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO6_SRC_GPIO_8</name>
									<value>8</value>
									<description>Select GPIO[8] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO6_SRC_GPIO_9</name>
									<value>9</value>
									<description>Select GPIO[9] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO6_SRC_GPIO_10</name>
									<value>10</value>
									<description>Select GPIO[10] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO6_SRC_GPIO_11</name>
									<value>11</value>
									<description>Select GPIO[11] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO6_SRC_GPIO_12</name>
									<value>12</value>
									<description>Select GPIO[12] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO6_SRC_GPIO_13</name>
									<value>13</value>
									<description>Select GPIO[13] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO6_SRC_GPIO_14</name>
									<value>14</value>
									<description>Select GPIO[14] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO6_SRC_GPIO_15</name>
									<value>15</value>
									<description>Select GPIO[15] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO6_SRC_CONST_LOW</name>
									<value>16</value>
									<description>Select constant low as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO6_SRC_CONST_HIGH</name>
									<value>17</value>
									<description>Select constant high as source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO5</name>
							<bitRange>[12:8]</bitRange>
							<description>RF front-end GPIO5 input selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RF_GPIO5_SRC_GPIO_0</name>
									<value>0</value>
									<description>Select GPIO[0] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO5_SRC_GPIO_1</name>
									<value>1</value>
									<description>Select GPIO[1] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO5_SRC_GPIO_2</name>
									<value>2</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO5_SRC_GPIO_3</name>
									<value>3</value>
									<description>Select GPIO[3] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO5_SRC_GPIO_4</name>
									<value>4</value>
									<description>Select GPIO[4] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO5_SRC_GPIO_5</name>
									<value>5</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO5_SRC_GPIO_6</name>
									<value>6</value>
									<description>Select GPIO[6] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO5_SRC_GPIO_7</name>
									<value>7</value>
									<description>Select GPIO[7] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO5_SRC_GPIO_8</name>
									<value>8</value>
									<description>Select GPIO[8] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO5_SRC_GPIO_9</name>
									<value>9</value>
									<description>Select GPIO[9] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO5_SRC_GPIO_10</name>
									<value>10</value>
									<description>Select GPIO[10] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO5_SRC_GPIO_11</name>
									<value>11</value>
									<description>Select GPIO[11] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO5_SRC_GPIO_12</name>
									<value>12</value>
									<description>Select GPIO[12] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO5_SRC_GPIO_13</name>
									<value>13</value>
									<description>Select GPIO[13] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO5_SRC_GPIO_14</name>
									<value>14</value>
									<description>Select GPIO[14] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO5_SRC_GPIO_15</name>
									<value>15</value>
									<description>Select GPIO[15] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO5_SRC_CONST_LOW</name>
									<value>16</value>
									<description>Select constant low as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO5_SRC_CONST_HIGH</name>
									<value>17</value>
									<description>Select constant high as source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO4</name>
							<bitRange>[4:0]</bitRange>
							<description>RE front-end GPIO4 input selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RF_GPIO4_SRC_GPIO_0</name>
									<value>0</value>
									<description>Select GPIO[0] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO4_SRC_GPIO_1</name>
									<value>1</value>
									<description>Select GPIO[1] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO4_SRC_GPIO_2</name>
									<value>2</value>
									<description>Select GPIO[4] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO4_SRC_GPIO_3</name>
									<value>3</value>
									<description>Select GPIO[3] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO4_SRC_GPIO_4</name>
									<value>4</value>
									<description>Select GPIO[4] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO4_SRC_GPIO_5</name>
									<value>5</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO4_SRC_GPIO_6</name>
									<value>6</value>
									<description>Select GPIO[6] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO4_SRC_GPIO_7</name>
									<value>7</value>
									<description>Select GPIO[7] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO4_SRC_GPIO_8</name>
									<value>8</value>
									<description>Select GPIO[8] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO4_SRC_GPIO_9</name>
									<value>9</value>
									<description>Select GPIO[9] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO4_SRC_GPIO_10</name>
									<value>10</value>
									<description>Select GPIO[10] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO4_SRC_GPIO_11</name>
									<value>11</value>
									<description>Select GPIO[11] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO4_SRC_GPIO_12</name>
									<value>12</value>
									<description>Select GPIO[12] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO4_SRC_GPIO_13</name>
									<value>13</value>
									<description>Select GPIO[13] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO4_SRC_GPIO_14</name>
									<value>14</value>
									<description>Select GPIO[14] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO4_SRC_GPIO_15</name>
									<value>15</value>
									<description>Select GPIO[15] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO4_SRC_CONST_LOW</name>
									<value>16</value>
									<description>Select constant low as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO4_SRC_CONST_HIGH</name>
									<value>17</value>
									<description>Select constant high as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO4_SRC_BB_TX_DATA_VALID</name>
									<value>18</value>
									<description>Select baseband controller TX_DATA_VALID as source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_SRC_RF_GPIO89</name>
					<description>RF front-end GPIOs 8-9 input selection</description>
					<addressOffset>0x134</addressOffset>
					<size>32</size>
					<resetValue>0x1010</resetValue>
					<resetMask>0x1F1F</resetMask>
					<fields>
						<field>
							<name>GPIO9</name>
							<bitRange>[12:8]</bitRange>
							<description>RF front-end GPIO9 input selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RF_GPIO9_SRC_GPIO_0</name>
									<value>0</value>
									<description>Select GPIO[0] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO9_SRC_GPIO_1</name>
									<value>1</value>
									<description>Select GPIO[1] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO9_SRC_GPIO_2</name>
									<value>2</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO9_SRC_GPIO_3</name>
									<value>3</value>
									<description>Select GPIO[3] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO9_SRC_GPIO_4</name>
									<value>4</value>
									<description>Select GPIO[4] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO9_SRC_GPIO_5</name>
									<value>5</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO9_SRC_GPIO_6</name>
									<value>6</value>
									<description>Select GPIO[6] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO9_SRC_GPIO_7</name>
									<value>7</value>
									<description>Select GPIO[7] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO9_SRC_GPIO_8</name>
									<value>8</value>
									<description>Select GPIO[8] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO9_SRC_GPIO_9</name>
									<value>9</value>
									<description>Select GPIO[9] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO9_SRC_GPIO_10</name>
									<value>10</value>
									<description>Select GPIO[10] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO9_SRC_GPIO_11</name>
									<value>11</value>
									<description>Select GPIO[11] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO9_SRC_GPIO_12</name>
									<value>12</value>
									<description>Select GPIO[12] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO9_SRC_GPIO_13</name>
									<value>13</value>
									<description>Select GPIO[13] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO9_SRC_GPIO_14</name>
									<value>14</value>
									<description>Select GPIO[14] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO9_SRC_GPIO_15</name>
									<value>15</value>
									<description>Select GPIO[15] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO9_SRC_CONST_LOW</name>
									<value>16</value>
									<description>Select constant low as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO9_SRC_CONST_HIGH</name>
									<value>17</value>
									<description>Select constant high as source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO8</name>
							<bitRange>[4:0]</bitRange>
							<description>RF front-end GPIO8 input selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RF_GPIO8_SRC_GPIO_0</name>
									<value>0</value>
									<description>Select GPIO[0] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO8_SRC_GPIO_1</name>
									<value>1</value>
									<description>Select GPIO[1] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO8_SRC_GPIO_2</name>
									<value>2</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO8_SRC_GPIO_3</name>
									<value>3</value>
									<description>Select GPIO[3] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO8_SRC_GPIO_4</name>
									<value>4</value>
									<description>Select GPIO[4] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO8_SRC_GPIO_5</name>
									<value>5</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO8_SRC_GPIO_6</name>
									<value>6</value>
									<description>Select GPIO[6] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO8_SRC_GPIO_7</name>
									<value>7</value>
									<description>Select GPIO[7] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO8_SRC_GPIO_8</name>
									<value>8</value>
									<description>Select GPIO[8] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO8_SRC_GPIO_9</name>
									<value>9</value>
									<description>Select GPIO[9] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO8_SRC_GPIO_10</name>
									<value>10</value>
									<description>Select GPIO[10] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO8_SRC_GPIO_11</name>
									<value>11</value>
									<description>Select GPIO[11] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO8_SRC_GPIO_12</name>
									<value>12</value>
									<description>Select GPIO[12] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO8_SRC_GPIO_13</name>
									<value>13</value>
									<description>Select GPIO[13] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO8_SRC_GPIO_14</name>
									<value>14</value>
									<description>Select GPIO[14] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO8_SRC_GPIO_15</name>
									<value>15</value>
									<description>Select GPIO[15] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO8_SRC_CONST_LOW</name>
									<value>16</value>
									<description>Select constant low as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_GPIO8_SRC_CONST_HIGH</name>
									<value>17</value>
									<description>Select constant high as source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_SRC_RF_CTE</name>
					<description>RF front-end CTE input selection</description>
					<addressOffset>0x138</addressOffset>
					<size>32</size>
					<resetValue>0x1212</resetValue>
					<resetMask>0x1F1F</resetMask>
					<fields>
						<field>
							<name>CTE_MODE</name>
							<bitRange>[12:8]</bitRange>
							<description>RF front-end CTE_MODE input selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RF_CTE_MODE_SRC_GPIO_0</name>
									<value>0</value>
									<description>Select GPIO[0] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_CTE_MODE_SRC_GPIO_1</name>
									<value>1</value>
									<description>Select GPIO[1] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_CTE_MODE_SRC_GPIO_2</name>
									<value>2</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_CTE_MODE_SRC_GPIO_3</name>
									<value>3</value>
									<description>Select GPIO[3] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_CTE_MODE_SRC_GPIO_4</name>
									<value>4</value>
									<description>Select GPIO[4] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_CTE_MODE_SRC_GPIO_5</name>
									<value>5</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_CTE_MODE_SRC_GPIO_6</name>
									<value>6</value>
									<description>Select GPIO[6] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_CTE_MODE_SRC_GPIO_7</name>
									<value>7</value>
									<description>Select GPIO[7] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_CTE_MODE_SRC_GPIO_8</name>
									<value>8</value>
									<description>Select GPIO[8] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_CTE_MODE_SRC_GPIO_9</name>
									<value>9</value>
									<description>Select GPIO[9] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_CTE_MODE_SRC_GPIO_10</name>
									<value>10</value>
									<description>Select GPIO[10] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_CTE_MODE_SRC_GPIO_11</name>
									<value>11</value>
									<description>Select GPIO[11] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_CTE_MODE_SRC_GPIO_12</name>
									<value>12</value>
									<description>Select GPIO[12] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_CTE_MODE_SRC_GPIO_13</name>
									<value>13</value>
									<description>Select GPIO[13] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_CTE_MODE_SRC_GPIO_14</name>
									<value>14</value>
									<description>Select GPIO[14] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_CTE_MODE_SRC_GPIO_15</name>
									<value>15</value>
									<description>Select GPIO[15] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_CTE_MODE_SRC_CONST_LOW</name>
									<value>16</value>
									<description>Select constant low as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_CTE_MODE_SRC_CONST_HIGH</name>
									<value>17</value>
									<description>Select constant high as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_CTE_MODE_SRC_BB_CTE_MODE</name>
									<value>18</value>
									<description>Select baseband CTE_MODE as source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_SAMPLE_P</name>
							<bitRange>[4:0]</bitRange>
							<description>RF front-end CTE_SAMPLE_P input selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RF_CTE_SAMPLE_P_SRC_GPIO_0</name>
									<value>0</value>
									<description>Select GPIO[0] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_CTE_SAMPLE_P_SRC_GPIO_1</name>
									<value>1</value>
									<description>Select GPIO[1] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_CTE_SAMPLE_P_SRC_GPIO_2</name>
									<value>2</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_CTE_SAMPLE_P_SRC_GPIO_3</name>
									<value>3</value>
									<description>Select GPIO[3] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_CTE_SAMPLE_P_SRC_GPIO_4</name>
									<value>4</value>
									<description>Select GPIO[4] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_CTE_SAMPLE_P_SRC_GPIO_5</name>
									<value>5</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_CTE_SAMPLE_P_SRC_GPIO_6</name>
									<value>6</value>
									<description>Select GPIO[6] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_CTE_SAMPLE_P_SRC_GPIO_7</name>
									<value>7</value>
									<description>Select GPIO[7] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_CTE_SAMPLE_P_SRC_GPIO_8</name>
									<value>8</value>
									<description>Select GPIO[8] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_CTE_SAMPLE_P_SRC_GPIO_9</name>
									<value>9</value>
									<description>Select GPIO[9] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_CTE_SAMPLE_P_SRC_GPIO_10</name>
									<value>10</value>
									<description>Select GPIO[10] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_CTE_SAMPLE_P_SRC_GPIO_11</name>
									<value>11</value>
									<description>Select GPIO[11] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_CTE_SAMPLE_P_SRC_GPIO_12</name>
									<value>12</value>
									<description>Select GPIO[12] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_CTE_SAMPLE_P_SRC_GPIO_13</name>
									<value>13</value>
									<description>Select GPIO[13] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_CTE_SAMPLE_P_SRC_GPIO_14</name>
									<value>14</value>
									<description>Select GPIO[14] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_CTE_SAMPLE_P_SRC_GPIO_15</name>
									<value>15</value>
									<description>Select GPIO[15] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_CTE_SAMPLE_P_SRC_CONST_LOW</name>
									<value>16</value>
									<description>Select constant low as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_CTE_SAMPLE_P_SRC_CONST_HIGH</name>
									<value>17</value>
									<description>Select constant high as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_CTE_SAMPLE_P_SRC_BB_CTE_MODE</name>
									<value>18</value>
									<description>Select baseband CTE_SAMPLE_P as source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_SRC_ASCC</name>
					<description>ASCC Interface Input Selection</description>
					<addressOffset>0x13C</addressOffset>
					<size>32</size>
					<resetValue>0x1010</resetValue>
					<resetMask>0x1F1F</resetMask>
					<fields>
						<field>
							<name>ASYNC_CLOCK</name>
							<bitRange>[12:8]</bitRange>
							<description>ASCC asynchronous clock source input selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASCC_ASYNC_CLOCK_SRC_GPIO_0</name>
									<value>0</value>
									<description>Select GPIO[0] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_ASYNC_CLOCK_SRC_GPIO_1</name>
									<value>1</value>
									<description>Select GPIO[1] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_ASYNC_CLOCK_SRC_GPIO_2</name>
									<value>2</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_ASYNC_CLOCK_SRC_GPIO_3</name>
									<value>3</value>
									<description>Select GPIO[3] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_ASYNC_CLOCK_SRC_GPIO_4</name>
									<value>4</value>
									<description>Select GPIO[4] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_ASYNC_CLOCK_SRC_GPIO_5</name>
									<value>5</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_ASYNC_CLOCK_SRC_GPIO_6</name>
									<value>6</value>
									<description>Select GPIO[6] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_ASYNC_CLOCK_SRC_GPIO_7</name>
									<value>7</value>
									<description>Select GPIO[7] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_ASYNC_CLOCK_SRC_GPIO_8</name>
									<value>8</value>
									<description>Select GPIO[8] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_ASYNC_CLOCK_SRC_GPIO_9</name>
									<value>9</value>
									<description>Select GPIO[9] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_ASYNC_CLOCK_SRC_GPIO_10</name>
									<value>10</value>
									<description>Select GPIO[10] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_ASYNC_CLOCK_SRC_GPIO_11</name>
									<value>11</value>
									<description>Select GPIO[11] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_ASYNC_CLOCK_SRC_GPIO_12</name>
									<value>12</value>
									<description>Select GPIO[12] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_ASYNC_CLOCK_SRC_GPIO_13</name>
									<value>13</value>
									<description>Select GPIO[13] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_ASYNC_CLOCK_SRC_GPIO_14</name>
									<value>14</value>
									<description>Select GPIO[14] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_ASYNC_CLOCK_SRC_GPIO_15</name>
									<value>15</value>
									<description>Select GPIO[15] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_ASYNC_CLOCK_SRC_CONST_LOW</name>
									<value>16</value>
									<description>Select constant low as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_ASYNC_CLOCK_SRC_CONST_HIGH</name>
									<value>17</value>
									<description>Select constant high as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_ASYNC_CLOCK_SRC_STANDBYCLK</name>
									<value>18</value>
									<description>Select STANDBYCLK as source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SYNC_PULSE</name>
							<bitRange>[4:0]</bitRange>
							<description>ASCC synchronization pulse input selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASCC_SYNC_PULSE_SRC_GPIO_0</name>
									<value>0</value>
									<description>Select GPIO[0] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_SYNC_PULSE_SRC_GPIO_1</name>
									<value>1</value>
									<description>Select GPIO[1] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_SYNC_PULSE_SRC_GPIO_2</name>
									<value>2</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_SYNC_PULSE_SRC_GPIO_3</name>
									<value>3</value>
									<description>Select GPIO[3] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_SYNC_PULSE_SRC_GPIO_4</name>
									<value>4</value>
									<description>Select GPIO[4] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_SYNC_PULSE_SRC_GPIO_5</name>
									<value>5</value>
									<description>Select GPIO[5] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_SYNC_PULSE_SRC_GPIO_6</name>
									<value>6</value>
									<description>Select GPIO[6] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_SYNC_PULSE_SRC_GPIO_7</name>
									<value>7</value>
									<description>Select GPIO[7] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_SYNC_PULSE_SRC_GPIO_8</name>
									<value>8</value>
									<description>Select GPIO[8] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_SYNC_PULSE_SRC_GPIO_9</name>
									<value>9</value>
									<description>Select GPIO[9] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_SYNC_PULSE_SRC_GPIO_10</name>
									<value>10</value>
									<description>Select GPIO[10] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_SYNC_PULSE_SRC_GPIO_11</name>
									<value>11</value>
									<description>Select GPIO[11] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_SYNC_PULSE_SRC_GPIO_12</name>
									<value>12</value>
									<description>Select GPIO[12] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_SYNC_PULSE_SRC_GPIO_13</name>
									<value>13</value>
									<description>Select GPIO[13] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_SYNC_PULSE_SRC_GPIO_14</name>
									<value>14</value>
									<description>Select GPIO[14] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_SYNC_PULSE_SRC_GPIO_15</name>
									<value>15</value>
									<description>Select GPIO[15] as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_SYNC_PULSE_SRC_CONST_LOW</name>
									<value>16</value>
									<description>Select constant low as source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_SYNC_PULSE_SRC_CONST_HIGH</name>
									<value>17</value>
									<description>Select constant high as source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>SPI</name>
			<baseAddress>0x40000C00</baseAddress>
			<description>SPI Interface Configuration and Control</description>
			<addressBlock>
				<offset>0</offset>
				<size>0xFC</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>SPI_CFG</name>
					<description>SPI Configuration Register</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF7FF3</resetMask>
					<fields>
						<field>
							<name>TX_DMA_ENABLE</name>
							<bitRange>[23:23]</bitRange>
							<description>Enable/disable the TX DMA request</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_TX_DMA_DISABLE</name>
									<value>0</value>
									<description>No TX DMA request is generated</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_TX_DMA_ENABLE</name>
									<value>1</value>
									<description>A TX DMA request is generated when TX buffer is empty</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_DMA_ENABLE</name>
							<bitRange>[22:22]</bitRange>
							<description>Enable/disable the RX DMA request</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_RX_DMA_DISABLE</name>
									<value>0</value>
									<description>No RX DMA request is generated</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_RX_DMA_ENABLE</name>
									<value>1</value>
									<description>An RX DMA request is generated when RX buffer is full</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_END_INT_ENABLE</name>
							<bitRange>[21:21]</bitRange>
							<description>Enable/disable the TX interrupt</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_TX_END_INT_DISABLE</name>
									<value>0</value>
									<description>No TX interrupt is raised</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_TX_END_INT_ENABLE</name>
									<value>1</value>
									<description>A TX interrupt is raised when a TX data transmission is finished</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_START_INT_ENABLE</name>
							<bitRange>[20:20]</bitRange>
							<description>Enable/disable the TX interrupt</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_TX_START_INT_DISABLE</name>
									<value>0</value>
									<description>No TX interrupt is raised</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_TX_START_INT_ENABLE</name>
									<value>1</value>
									<description>A TX interrupt is raised when a new TX data send by the SPI interface is started</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_INT_ENABLE</name>
							<bitRange>[19:19]</bitRange>
							<description>Enable/disable the RX interrupt</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_RX_INT_DISABLE</name>
									<value>0</value>
									<description>No RX interrupt is raised</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_RX_INT_ENABLE</name>
									<value>1</value>
									<description>An RX interrupt is raised when new data is received by the SPI interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CS_RISE_INT_ENABLE</name>
							<bitRange>[18:18]</bitRange>
							<description>Enable/disable the CS rise interrupt (slave mode only)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_CS_RISE_INT_DISABLE</name>
									<value>0</value>
									<description>No interrupt is raised when the CS rises in slave mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_CS_RISE_INT_ENABLE</name>
									<value>1</value>
									<description>A common interrupt is raised when the CS rises in slave mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>OVERRUN_INT_ENABLE</name>
							<bitRange>[17:17]</bitRange>
							<description>Enable/disable the overrun interrupt</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_OVERRUN_INT_DISABLE</name>
									<value>0</value>
									<description>No interrupt is raised when an overrun is detected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_OVERRUN_INT_ENABLE</name>
									<value>1</value>
									<description>A common interrupt is raised when an overrun occurs on the SPI interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UNDERRUN_INT_ENABLE</name>
							<bitRange>[16:16]</bitRange>
							<description>Enable/disable the underrun interrupt</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_UNDERRUN_INT_DISABLE</name>
									<value>0</value>
									<description>No interrupt is raised when an underrun is detected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_UNDERRUN_INT_ENABLE</name>
									<value>1</value>
									<description>A common interrupt is raised when an underrun occurs on the SPI interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE</name>
							<bitRange>[14:13]</bitRange>
							<description>Select the SPI master mode (ignored in slave mode)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_MODE_SPI</name>
									<value>0</value>
									<description>SPI normal mode (separate RX and TX data)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_MODE_DSPI</name>
									<value>1</value>
									<description>SPI dual mode (two bideractional data pins)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_MODE_QSPI</name>
									<value>2</value>
									<description>SPI quad mode (four bidirectional data pins)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WORD_SIZE</name>
							<bitRange>[12:8]</bitRange>
							<description>Select the SPI word size (word size = SPI_WORD_SIZE + 1)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_WORD_SIZE_1</name>
									<value>0</value>
									<description>SPI transfers use 1-bit words</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_WORD_SIZE_4</name>
									<value>3</value>
									<description>SPI transfers use 4-bit words</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_WORD_SIZE_8</name>
									<value>7</value>
									<description>SPI transfers use 8-bit words</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_WORD_SIZE_16</name>
									<value>15</value>
									<description>SPI transfers use 16-bit words</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_WORD_SIZE_24</name>
									<value>23</value>
									<description>SPI transfers use 24-bit words</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_WORD_SIZE_32</name>
									<value>31</value>
									<description>SPI transfers use 32-bit words</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRESCALE</name>
							<bitRange>[7:4]</bitRange>
							<description>Prescale the SPI clock for master mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_PRESCALE_2</name>
									<value>0</value>
									<description>Prescale the SPI interface clock by 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_PRESCALE_4</name>
									<value>1</value>
									<description>Prescale the SPI interface clock by 4</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_PRESCALE_8</name>
									<value>2</value>
									<description>Prescale the SPI interface clock by 8</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_PRESCALE_16</name>
									<value>3</value>
									<description>Prescale the SPI interface clock by 16</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_PRESCALE_32</name>
									<value>4</value>
									<description>Prescale the SPI interface clock by 32</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_PRESCALE_64</name>
									<value>5</value>
									<description>Prescale the SPI interface clock by 64</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_PRESCALE_128</name>
									<value>6</value>
									<description>Prescale the SPI interface clock by 128</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_PRESCALE_256</name>
									<value>7</value>
									<description>Prescale the SPI interface clock by 256</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_PRESCALE_512</name>
									<value>8</value>
									<description>Prescale the SPI interface clock by 512</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_PRESCALE_1024</name>
									<value>9</value>
									<description>Prescale the SPI interface clock by 1024</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_POLARITY</name>
							<bitRange>[1:1]</bitRange>
							<description>Select the SPI clock polarity</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_CLK_POLARITY_NORMAL</name>
									<value>0</value>
									<description>In both master and slave modes SERO changes on the falling edge of the SPI clock. The SERI is sampled in slave mode just after, and in master mode at, the rising edge of the SPI clock</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_CLK_POLARITY_INVERSE</name>
									<value>1</value>
									<description>In both master and slave modes SERO changes on the rising edge of the SPI clock. The SERI is sampled in slave mode just after, and in master mode at, the falling edge of the SPI clock</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SLAVE</name>
							<bitRange>[0:0]</bitRange>
							<description>Use the SPI interface as master or slave</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_SELECT_MASTER</name>
									<value>0</value>
									<description>Use the SPI interface in master mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_SELECT_SLAVE</name>
									<value>1</value>
									<description>Use the SPI interface in slave mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SPI_CTRL</name>
					<description>SPI Control Register</description>
					<addressOffset>0x04</addressOffset>
					<size>32</size>
					<resetValue>0x80000</resetValue>
					<resetMask>0xF0000</resetMask>
					<fields>
						<field>
							<name>CS_STATUS</name>
							<bitRange>[19:19]</bitRange>
							<description>SPI CS status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_STATUS_CS_0</name>
									<value>0</value>
									<description>SPI CS is low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_STATUS_CS_1</name>
									<value>1</value>
									<description>SPI CS is high</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE_STATUS</name>
							<bitRange>[18:17]</bitRange>
							<description>SPI mode status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_STATUS_MODE_NOP</name>
									<value>0</value>
									<description>Mode is no operation (not allowed in DSPI and QSPI modes)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_STATUS_MODE_WRITE</name>
									<value>1</value>
									<description>Mode is write data</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_STATUS_MODE_READ</name>
									<value>2</value>
									<description>Mode is read data</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_STATUS_MODE_READ_WRITE</name>
									<value>3</value>
									<description>Mode is read and write data (not allowed in DSPI and QSPI modes)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENABLE_STATUS</name>
							<bitRange>[16:16]</bitRange>
							<description>SPI enable status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_STATUS_DISABLED</name>
									<value>0</value>
									<description>SPI interface is disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_STATUS_ENABLED</name>
									<value>1</value>
									<description>SPI interface is enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CS_0</name>
							<bitRange>[9:9]</bitRange>
							<description>Lower the SPI chip-select line (master mode)</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_CS_0</name>
									<value>1</value>
									<description>Set the SPI CS signal low</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CS_1</name>
							<bitRange>[8:8]</bitRange>
							<description>Raise the SPI chip-select line (master mode)</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_CS_1</name>
									<value>1</value>
									<description>Set the SPI CS signal high</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE_NOP</name>
							<bitRange>[7:7]</bitRange>
							<description>Set mode to no operation</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_MODE_NOP</name>
									<value>1</value>
									<description>Set the mode to no operation</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE_WRITE</name>
							<bitRange>[6:6]</bitRange>
							<description>Set mode to read operation</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_MODE_WRITE</name>
									<value>1</value>
									<description>Set the mode to write operation</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE_READ</name>
							<bitRange>[5:5]</bitRange>
							<description>Set mode to write operation</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_MODE_READ</name>
									<value>1</value>
									<description>Set the mode to read operation</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE_READ_WRITE</name>
							<bitRange>[4:4]</bitRange>
							<description>Set mode to read and write operation</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_MODE_READ_WRITE</name>
									<value>1</value>
									<description>Set the mode to read and write operation (not allowed in DSPI and QSPI modes)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>START</name>
							<bitRange>[3:3]</bitRange>
							<description>Start a data transfer in master read mode</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_START_READ</name>
									<value>1</value>
									<description>Start a transfer on the SPI interface (master read mode only)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESET</name>
							<bitRange>[2:2]</bitRange>
							<description>Reset the SPI interface</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_RESET</name>
									<value>1</value>
									<description>Reset the SPI interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DISABLE</name>
							<bitRange>[1:1]</bitRange>
							<description>Disable the SPI interface</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_DISABLE</name>
									<value>1</value>
									<description>Disable the SPI interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENABLE</name>
							<bitRange>[0:0]</bitRange>
							<description>Enable the SPI interface</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_ENABLE</name>
									<value>1</value>
									<description>Enable the SPI interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SPI_STATUS</name>
					<description>SPI Status Register</description>
					<addressOffset>0x08</addressOffset>
					<size>32</size>
					<resetValue>0x1000</resetValue>
					<resetMask>0x3F00</resetMask>
					<fields>
						<field>
							<name>BUSY</name>
							<bitRange>[13:13]</bitRange>
							<description>Indicate that the reception or transmission of the data is ongoing</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_IDLE</name>
									<value>0</value>
									<description>SPI idle</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_BUSY</name>
									<value>1</value>
									<description>SPI busy</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_REQ</name>
							<bitRange>[12:12]</bitRange>
							<description>Indicate that TX data can be written</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_TX_NO_REQ</name>
									<value>0</value>
									<description>SPI TX data has already been written</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_TX_REQ</name>
									<value>1</value>
									<description>SPI TX data can be written</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_REQ</name>
							<bitRange>[11:11]</bitRange>
							<description>Indicate that RX data can be read</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_RX_NO_REQ</name>
									<value>0</value>
									<description>No new SPI RX data available</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_RX_REQ</name>
									<value>1</value>
									<description>New SPI RX data available</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CS_RISE</name>
							<bitRange>[10:10]</bitRange>
							<description>Indicate that CS has risen in slave mode</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_CS_RISE_FALSE</name>
									<value>0</value>
									<description>CS did not rise in slave mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_CS_RISE_TRUE</name>
									<value>1</value>
									<description>CS has risen in slave mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>OVERRUN</name>
							<bitRange>[9:9]</bitRange>
							<description>Indicate that an overrun has occurred when receiving data on the SPI interface</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_OVERRUN_FALSE</name>
									<value>0</value>
									<description>No SPI input overrun detected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_OVERRUN_TRUE</name>
									<value>1</value>
									<description>SPI input overrun detected</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UNDERRUN</name>
							<bitRange>[8:8]</bitRange>
							<description>Indicate that an underrun has occurred when transmitting data on the SPI interface</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_UNDERRUN_FALSE</name>
									<value>0</value>
									<description>No SPI input underrun detected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPI_UNDERRUN_TRUE</name>
									<value>1</value>
									<description>SPI input underrun detected</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_REQ_SET</name>
							<bitRange>[4:4]</bitRange>
							<description>Set TX_REQ status flag and clear internal TX buffer status</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_TX_REQ_SET</name>
									<value>1</value>
									<description>Set the TX_REQ status flag and clear internal TX buffer status</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CS_RISE_CLEAR</name>
							<bitRange>[2:2]</bitRange>
							<description>Clear the CS rise status flag</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_CS_RISE_CLEAR</name>
									<value>1</value>
									<description>Clear the SPI CS rise status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>OVERRUN_CLEAR</name>
							<bitRange>[1:1]</bitRange>
							<description>Clear the overrun status flag</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_OVERRUN_CLEAR</name>
									<value>1</value>
									<description>Clear the SPI overrun status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UNDERRUN_CLEAR</name>
							<bitRange>[0:0]</bitRange>
							<description>Clear the underrun status flag</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_UNDERRUN_CLEAR</name>
									<value>1</value>
									<description>Clear the SPI underrun status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SPI_TX_DATA</name>
					<description>SPI Transmit Data Register</description>
					<addressOffset>0x0C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TX_DATA</name>
							<bitRange>[31:0]</bitRange>
							<description>Single word buffer for data to be transmitted. When in master write or read_write mode, the transaction is started automatically</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SPI_RX_DATA</name>
					<description>SPI Received Data Register</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RX_DATA</name>
							<bitRange>[31:0]</bitRange>
							<description>Single word buffer for received data. When in master read mode, a new transaction is started automatically</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>SPI_RX_DATA_NO_START</name>
					<description>SPI Received Data No Start Register</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RX_DATA</name>
							<bitRange>[31:0]</bitRange>
							<description>Single word buffer for received data. Does not start a new transaction in master read mode, but does clear the RX_REQ flag</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>SPI_RX_DATA_MIRROR</name>
					<description>SPI Received Data Mirror Register</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RX_DATA</name>
							<bitRange>[31:0]</bitRange>
							<description>Single word buffer for received data. Does not start a new transaction and does clear the RX_REQ flag</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>SPI_ID_NUM</name>
					<description>SPI ID number</description>
					<addressOffset>0xFC</addressOffset>
					<size>32</size>
					<resetValue>0x100</resetValue>
					<resetMask>0xFFFFF</resetMask>
					<fields>
						<field>
							<name>SPI_NUMBER</name>
							<bitRange>[19:16]</bitRange>
							<description>SPI Instance number</description>
							<access>read-only</access>
						</field>
						<field>
							<name>SPI_MAJOR_REVISION</name>
							<bitRange>[15:8]</bitRange>
							<description>SPI Major Revision number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_MAJOR_REVISION</name>
									<value>1</value>
									<description>SPI revision 1.0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SPI_MINOR_REVISION</name>
							<bitRange>[7:0]</bitRange>
							<description>SPI Minor Revision number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPI_MINOR_REVISION</name>
									<value>0</value>
									<description>SPI revision 1.0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>I2C</name>
			<baseAddress>0x40000D00</baseAddress>
			<description>I2C Interface Configuration and Control</description>
			<addressBlock>
				<offset>0</offset>
				<size>0xFC</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>I2C_CFG</name>
					<description>Configuration Register</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0x20</resetValue>
					<resetMask>0x7FFFFFFF</resetMask>
					<fields>
						<field>
							<name>REPEATED_START_INT_ENABLE</name>
							<bitRange>[30:30]</bitRange>
							<description>Configure whether repeated start interrupts will be generated by the I2C interface for active transactions in slave mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_REPEATED_START_INT_DISABLE</name>
									<value>0</value>
									<description>Repeated start interrupts are not generated</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_REPEATED_START_INT_ENABLE</name>
									<value>1</value>
									<description>A repeated start interrupt is generated when a repeated start condition occurs during an active transaction in slave mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CONNECT_IN_STANDBY</name>
							<bitRange>[29:29]</bitRange>
							<description>Control if the I2C lines are connected when running on the standby clock</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_DISCONNECT_IN_STANDBY</name>
									<value>0</value>
									<description>Disconnect the I2C lines when running on standby clock</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_CONNECT_IN_STANDBY</name>
									<value>1</value>
									<description>Keep the I2C lines connected when running on standby clock</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_DMA_ENABLE</name>
							<bitRange>[28:28]</bitRange>
							<description>Enable/disable the TX DMA request</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_TX_DMA_DISABLE</name>
									<value>0</value>
									<description>No TX DMA request is generated</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_TX_DMA_ENABLE</name>
									<value>1</value>
									<description>A TX DMA request is generated when new data is requested by the I2C interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_DMA_ENABLE</name>
							<bitRange>[27:27]</bitRange>
							<description>Enable/disable the RX DMA request</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_RX_DMA_DISABLE</name>
									<value>0</value>
									<description>No RX DMA request is generated</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_RX_DMA_ENABLE</name>
									<value>1</value>
									<description>An RX DMA request is generated when new data is received by the I2C interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_INT_ENABLE</name>
							<bitRange>[26:26]</bitRange>
							<description>Enable/disable the TX interrupt</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_TX_INT_DISABLE</name>
									<value>0</value>
									<description>No TX interrupt is raised</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_TX_INT_ENABLE</name>
									<value>1</value>
									<description>A TX interrupt is raised when new data is requested by the I2C interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_INT_ENABLE</name>
							<bitRange>[25:25]</bitRange>
							<description>Enable/disable the RX interrupt</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_RX_INT_DISABLE</name>
									<value>0</value>
									<description>No RX interrupt is raised</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_RX_INT_ENABLE</name>
									<value>1</value>
									<description>An RX interrupt is raised when new data is received by the I2C interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BUS_ERROR_INT_ENABLE</name>
							<bitRange>[24:24]</bitRange>
							<description>Enable/disable the bus error interrupt</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_BUS_ERROR_INT_DISABLE</name>
									<value>0</value>
									<description>No bus error interrupt is raised when an overrun is detected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_BUS_ERROR_INT_ENABLE</name>
									<value>1</value>
									<description>A bus error interrupt is raised when an overrun occurs on the I2C interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>OVERRUN_INT_ENABLE</name>
							<bitRange>[23:23]</bitRange>
							<description>Enable/disable the overrun interrupt</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_OVERRUN_INT_DISABLE</name>
									<value>0</value>
									<description>No overrun interrupt is raised when an overrun is detected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_OVERRUN_INT_ENABLE</name>
									<value>1</value>
									<description>An overrun interrupt is raised when an overrun occurs on the I2C interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STOP_INT_ENABLE</name>
							<bitRange>[22:22]</bitRange>
							<description>Configure whether stop interrupts will be generated by the I2C interface</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_STOP_INT_DISABLE</name>
									<value>0</value>
									<description>Stop interrupts are not generated</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_STOP_INT_ENABLE</name>
									<value>1</value>
									<description>A stop interrupt is generated when a stop condition occurs for an active transaction</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AUTO_ACK_ENABLE</name>
							<bitRange>[21:21]</bitRange>
							<description>Select whether acknowledgement is automatically generated or not</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_AUTO_ACK_DISABLE</name>
									<value>0</value>
									<description>Require manual acknowledgement of all I2C interface transfers</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_AUTO_ACK_ENABLE</name>
									<value>1</value>
									<description>Use automatic acknowledgement for I2C interface transfers</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SLAVE_PRESCALE</name>
							<bitRange>[20:16]</bitRange>
							<description>Controls the number of SYSCLK wait cycles in case of clock streching (in slave mode) between the moment the data is put on the SDA line and the SCL line is released.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_SLAVE_PRESCALE_1</name>
									<value>0</value>
									<description>Slave Standard-mode: at least 250 ns +10 percent data set-up time with SYSCLK = 3 MHz; Slave Fast-mode: at least 100 ns +10 percent data set-up time with SYSCLK = 3, 4, 5, 8 MHz; Slave Fast-mode Plus: at least 50 ns +10 percent data set-up time with SYSCLK = 3, 4, 5, 8, 10, 12, 16 MHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SLAVE_PRESCALE_2</name>
									<value>1</value>
									<description>Slave Standard-Mode: at least 250 ns +10 percent data set-up time with SYSCLK = 4, 5 MHz; Slave Fast-Mode: at least 100 ns +10 percent data set-up time with SYSCLK = 10, 12, 16 MHz; Slave Fast-mode Plus: at least 50 ns +10 percent data set-up time with SYSCLK = 20, 24 MHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SLAVE_PRESCALE_3</name>
									<value>2</value>
									<description>Slave Standard-Mode: at least 250 ns +10 percent data set-up time with SYSCLK = 8, 10 MHz; Slave Fast-Mode: at least 100 ns +10 percent data set-up time with SYSCLK = 20, 24 MHz; Slave Fast-mode Plus: at least 50 ns +10 percent data set-up time with SYSCLK = 48 MHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SLAVE_PRESCALE_4</name>
									<value>3</value>
									<description>Slave Standard-Mode: at least 250 ns +10 percent data set-up time with SYSCLK = 12 MHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SLAVE_PRESCALE_5</name>
									<value>4</value>
									<description>Slave Standard-Mode: at least 250 ns +10 percent data set-up time with SYSCLK = 16 MHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SLAVE_PRESCALE_6</name>
									<value>5</value>
									<description>Slave Standard-Mode: at least 250 ns +10 percent data set-up time with SYSCLK = 20 MHz; Slave Fast-Mode: at least 100 ns +10 percent data set-up time with SYSCLK = 48 MHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SLAVE_PRESCALE_7</name>
									<value>6</value>
									<description>Slave Standard-Mode: at least 250 ns +10 percent data set-up time with SYSCLK = 24 MHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SLAVE_PRESCALE_14</name>
									<value>13</value>
									<description>Slave Standard-Mode: at least 250 ns +10 percent data set-up time with SYSCLK = 48 MHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SLAVE_PRESCALE_32</name>
									<value>31</value>
									<description>Maximum number of clock stretching cycles between SDA output and SCL release</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MASTER_PRESCALE</name>
							<bitRange>[15:8]</bitRange>
							<description>Prescaler used to divide SYSCLK to the correct SCL frequency when operating in master mode. SCL is prescaled by (PRESCALE + 1) * 3.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_MASTER_PRESCALE_3</name>
									<value>0</value>
									<description>Master mode: prescale SCL from SYSCLK by 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_MASTER_PRESCALE_6</name>
									<value>1</value>
									<description>Master mode: prescale SCL from SYSCLK by 6</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_MASTER_PRESCALE_9</name>
									<value>2</value>
									<description>Master mode: prescale SCL from SYSCLK by 9</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_MASTER_PRESCALE_12</name>
									<value>3</value>
									<description>Master mode: prescale SCL from SYSCLK by 12</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_MASTER_PRESCALE_15</name>
									<value>4</value>
									<description>Master mode: prescale SCL from SYSCLK by 15</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_MASTER_PRESCALE_18</name>
									<value>5</value>
									<description>Master mode: prescale SCL from SYSCLK by 18</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_MASTER_PRESCALE_21</name>
									<value>6</value>
									<description>Master mode: prescale SCL from SYSCLK by 21</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_MASTER_PRESCALE_24</name>
									<value>7</value>
									<description>Master mode: prescale SCL from SYSCLK by 24</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_MASTER_PRESCALE_27</name>
									<value>8</value>
									<description>Master mode: prescale SCL from SYSCLK by 27</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_MASTER_PRESCALE_30</name>
									<value>9</value>
									<description>Master mode: prescale SCL from SYSCLK by 30</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_MASTER_PRESCALE_33</name>
									<value>10</value>
									<description>Master mode: prescale SCL from SYSCLK by 33</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_MASTER_PRESCALE_36</name>
									<value>11</value>
									<description>Master mode: prescale SCL from SYSCLK by 36</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_MASTER_PRESCALE_39</name>
									<value>12</value>
									<description>Master mode: prescale SCL from SYSCLK by 39</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_MASTER_PRESCALE_42</name>
									<value>13</value>
									<description>Master mode: prescale SCL from SYSCLK by 42</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_MASTER_PRESCALE_45</name>
									<value>14</value>
									<description>Master mode: prescale SCL from SYSCLK by 45</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_MASTER_PRESCALE_48</name>
									<value>15</value>
									<description>Master mode: prescale SCL from SYSCLK by 48</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_MASTER_PRESCALE_51</name>
									<value>16</value>
									<description>Master mode: prescale SCL from SYSCLK by 51</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_MASTER_PRESCALE_54</name>
									<value>17</value>
									<description>Master mode: prescale SCL from SYSCLK by 54</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_MASTER_PRESCALE_57</name>
									<value>18</value>
									<description>Master mode: prescale SCL from SYSCLK by 57</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_MASTER_PRESCALE_60</name>
									<value>19</value>
									<description>Master mode: prescale SCL from SYSCLK by 60</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_MASTER_PRESCALE_120</name>
									<value>39</value>
									<description>Master mode: prescale SCL from SYSCLK by 120</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_MASTER_PRESCALE_768</name>
									<value>255</value>
									<description>Master mode: prescale SCL from SYSCLK by 768</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SLAVE_ADDRESS</name>
							<bitRange>[7:1]</bitRange>
							<description>Set the I2C slave address for this device</description>
							<access>read-write</access>
						</field>
						<field>
							<name>SLAVE</name>
							<bitRange>[0:0]</bitRange>
							<description>Select whether the I2C interface is enabled for slave mode or not</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_SLAVE_DISABLE</name>
									<value>0</value>
									<description>Disable I2C interface slave mode operation</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_SLAVE_ENABLE</name>
									<value>1</value>
									<description>Enable I2C interface slave mode operation</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>I2C_CTRL</name>
					<description>Control Register</description>
					<addressOffset>0x04</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x300</resetMask>
					<fields>
						<field>
							<name>LAST_DATA_STATUS</name>
							<bitRange>[9:9]</bitRange>
							<description>I2C last data status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_LAST_DATA_DISABLED</name>
									<value>0</value>
									<description>I2C last data is disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_LAST_DATA_ENABLED</name>
									<value>1</value>
									<description>I2C last data is enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENABLE_STATUS</name>
							<bitRange>[8:8]</bitRange>
							<description>I2C enable status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_STATUS_DISABLED</name>
									<value>0</value>
									<description>I2C interface is disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_STATUS_ENABLED</name>
									<value>1</value>
									<description>I2C interface is enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LAST_DATA</name>
							<bitRange>[6:6]</bitRange>
							<description>Indicate that the current data is the last byte of a data transfer</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_LAST_DATA</name>
									<value>1</value>
									<description>Indicate that the current data is the last byte of a data transfer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STOP</name>
							<bitRange>[5:5]</bitRange>
							<description>Issue a stop condition on the I2C interface bus</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_STOP</name>
									<value>1</value>
									<description>Issue a stop condition on the I2C interface bus</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NACK</name>
							<bitRange>[4:4]</bitRange>
							<description>Issue a not acknowledge on the I2C interface bus</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_NACK</name>
									<value>1</value>
									<description>Issue a not acknowledge on the I2C interface bus</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACK</name>
							<bitRange>[3:3]</bitRange>
							<description>Issue an acknowledge on the I2C interface bus</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_ACK</name>
									<value>1</value>
									<description>Issue an acknowledge on the I2C interface bus</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_RESUME</name>
									<value>1</value>
									<description>Resume I2C interface after receiving address ACK/NACK in master read auto ack disable mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESET</name>
							<bitRange>[2:2]</bitRange>
							<description>Reset the I2C interface</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_RESET</name>
									<value>1</value>
									<description>Reset the I2C interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DISABLE</name>
							<bitRange>[1:1]</bitRange>
							<description>Disable the I2C interface</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_DISABLE</name>
									<value>1</value>
									<description>Disable the I2C interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENABLE</name>
							<bitRange>[0:0]</bitRange>
							<description>Enable the I2C interface</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_ENABLE</name>
									<value>1</value>
									<description>Enable the I2C interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>I2C_ADDR_START</name>
					<description>Master Address and Start Register</description>
					<addressOffset>0x08</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>ADDRESS</name>
							<bitRange>[7:1]</bitRange>
							<description>I2C address to use for the transaction</description>
							<access>read-write</access>
						</field>
						<field>
							<name>READ_WRITE</name>
							<bitRange>[0:0]</bitRange>
							<description>Select whether a read or a write transaction is started</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_START_WRITE</name>
									<value>0</value>
									<description>Start an I2C write transaction</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_START_READ</name>
									<value>1</value>
									<description>Start an I2C read transaction</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>I2C_STATUS</name>
					<description>Status Register</description>
					<addressOffset>0x0C</addressOffset>
					<size>32</size>
					<resetValue>0x12000</resetValue>
					<resetMask>0x67FFF00</resetMask>
					<fields>
						<field>
							<name>STOP_OR_REPEATED_START_DETECTED</name>
							<bitRange>[26:26]</bitRange>
							<description>Indicate if STOP_DETECTED or REPEATED_START_DETECTED bit is set</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_STOP_NOR_REPEATED_START_DETECTED</name>
									<value>0</value>
									<description>Neither STOP_DETECTED nor REPEATED_START_DETECTED bits are set</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_STOP_OR_REPEATED_START_DETECTED</name>
									<value>1</value>
									<description>STOP_DETECTED or REPEATED_START_DETECTED bit is set</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>REPEATED_START_DETECTED</name>
							<bitRange>[25:25]</bitRange>
							<description>Indicate if an I2C repeated start has been detected during an active transaction in slave mode</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_NO_REPEATED_START_DETECTED</name>
									<value>0</value>
									<description>No repeated start condition has been detected on the I2C bus during an active transaction in slave mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_REPEATED_START_DETECTED</name>
									<value>1</value>
									<description>A repeated start condition has been detected on the I2C bus during an active transaction in slave mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BUS_ERROR</name>
							<bitRange>[22:22]</bitRange>
							<description>Bus error status bit</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_NO_BUS_ERROR</name>
									<value>0</value>
									<description>No I2C bus error has occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_BUS_ERROR</name>
									<value>1</value>
									<description>An I2C bus error has occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BUSY</name>
							<bitRange>[21:21]</bitRange>
							<description>Indicate that the reception or transmission of the data is ongoing</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_IDLE</name>
									<value>0</value>
									<description>I2C interface is idle</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_BUSY</name>
									<value>1</value>
									<description>I2C interface is busy</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>START_PENDING</name>
							<bitRange>[20:20]</bitRange>
							<description>Master frame start pending status bit</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_START_NOT_PENDING</name>
									<value>0</value>
									<description>No pending master start frame</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_START_PENDING</name>
									<value>1</value>
									<description>A master frame is pending to start (bit is set when I2C_ADDR_START is written)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MASTER_MODE</name>
							<bitRange>[19:19]</bitRange>
							<description>Master mode status bit</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_MASTER_INACTIVE</name>
									<value>0</value>
									<description>I2C interface is not operating in master mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_MASTER_ACTIVE</name>
									<value>1</value>
									<description>I2C interface is operating in master mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STOP_DETECTED</name>
							<bitRange>[18:18]</bitRange>
							<description>Indicate if an I2C stop bit has been detected</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_NO_STOP_DETECTED</name>
									<value>0</value>
									<description>No stop condition has been detected on the I2C bus</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_STOP_DETECTED</name>
									<value>1</value>
									<description>A stop condition has been detected on the I2C bus</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_EVENT</name>
							<bitRange>[17:17]</bitRange>
							<description>Indicate that I2C interface either needs data to transmit or has received data</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_NON_DATA_EVENT</name>
									<value>0</value>
									<description>No I2C data is needed or available</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_DATA_EVENT</name>
									<value>1</value>
									<description>I2C data is needed or is available</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_REQ</name>
							<bitRange>[16:16]</bitRange>
							<description>Indicate that a TX data can be written</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_TX_NO_REQ</name>
									<value>0</value>
									<description>I2C TX data has already been written</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_TX_REQ</name>
									<value>1</value>
									<description>I2C TX data can be written</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_REQ</name>
							<bitRange>[15:15]</bitRange>
							<description>Indicate that a RX data can be read</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_RX_NO_REQ</name>
									<value>0</value>
									<description>No new I2C RX data available</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_RX_REQ</name>
									<value>1</value>
									<description>New I2C RX data available</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_STRETCH</name>
							<bitRange>[14:14]</bitRange>
							<description>Clock stretching flag</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_CLK_NOT_STRETCHED</name>
									<value>0</value>
									<description>I2C interface is currently not clock streching</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_CLK_STRETCHED</name>
									<value>1</value>
									<description>I2C interface is currently clock streching</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LINE_FREE</name>
							<bitRange>[13:13]</bitRange>
							<description>Line free flag</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_BUS_BUSY</name>
									<value>0</value>
									<description>I2C transaction ongoing</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_BUS_FREE</name>
									<value>1</value>
									<description>I2C bus is free</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ADDR_DATA</name>
							<bitRange>[12:12]</bitRange>
							<description>Address / Data byte</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_DATA_IS_DATA</name>
									<value>0</value>
									<description>The I2C data register holds data</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_DATA_IS_ADDR</name>
									<value>1</value>
									<description>The I2C data register holds an address</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>READ_WRITE</name>
							<bitRange>[11:11]</bitRange>
							<description>Read / Write frame</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_IS_WRITE</name>
									<value>0</value>
									<description>The current I2C transfer is a write</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_IS_READ</name>
									<value>1</value>
									<description>The current I2C transfer is a read</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GEN_CALL</name>
							<bitRange>[10:10]</bitRange>
							<description>General call flag</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_ADDR_OTHER</name>
									<value>0</value>
									<description>The address used for the current I2C transfer is not the general call address</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_ADDR_GEN_CALL</name>
									<value>1</value>
									<description>The address used for the current I2C transfer is the general call address</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACK</name>
							<bitRange>[9:9]</bitRange>
							<description>Acknowledge status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_HAS_ACK</name>
									<value>0</value>
									<description>Indicate that the last I2C byte was acknowledged</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_HAS_NACK</name>
									<value>1</value>
									<description>Indicate that the last I2C byte was not acknowledged</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>OVERRUN</name>
							<bitRange>[8:8]</bitRange>
							<description>Indicate that an overrun has occurred when receiving data</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_OVERRUN_FALSE</name>
									<value>0</value>
									<description>No I2C input overrun detected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_OVERRUN_TRUE</name>
									<value>1</value>
									<description>I2C input overrun detected</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_REQ_SET</name>
							<bitRange>[4:4]</bitRange>
							<description>Set TX_REQ status flag</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_TX_REQ_SET</name>
									<value>1</value>
									<description>Set the TX_REQ status flag</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>REPEATED_START_DETECTED_CLEAR</name>
							<bitRange>[3:3]</bitRange>
							<description>Clear REPEATED_START_DETECTED status flag</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_REPEATED_START_DETECTED_CLEAR</name>
									<value>1</value>
									<description>Clear the REPEATED_START_DETECTED status flag</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STOP_DETECTED_CLEAR</name>
							<bitRange>[2:2]</bitRange>
							<description>Clear STOP_DETECTED status flag</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_STOP_DETECTED_CLEAR</name>
									<value>1</value>
									<description>Clear the STOP_DETECTED status flag</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BUS_ERROR_CLEAR</name>
							<bitRange>[1:1]</bitRange>
							<description>Clear BUS_ERROR status flag</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_BUS_ERROR_CLEAR</name>
									<value>1</value>
									<description>Clear the BUS_ERROR status flag</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>OVERRUN_CLEAR</name>
							<bitRange>[0:0]</bitRange>
							<description>Clear OVERRUN status flag</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_OVERRUN_CLEAR</name>
									<value>1</value>
									<description>Clear the OVERRUN status flag</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>I2C_TX_DATA</name>
					<description>Transmit Data Register</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>TX_DATA</name>
							<bitRange>[7:0]</bitRange>
							<description>Single byte buffer for data transmitted over the I2C interface</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>I2C_RX_DATA</name>
					<description>Receive Data Register</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>RX_DATA</name>
							<bitRange>[7:0]</bitRange>
							<description>Single byte buffer for data received over the I2C interface</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>I2C_RX_DATA_MIRROR</name>
					<description>Receive Data Mirror Register</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF</resetMask>
					<fields/>
				</register>
				<register>
					<name>I2C_ID_NUM</name>
					<description>I2C ID number</description>
					<addressOffset>0xFC</addressOffset>
					<size>32</size>
					<resetValue>0x100</resetValue>
					<resetMask>0x7FFFFF</resetMask>
					<fields>
						<field>
							<name>I2C_WATCHDOG</name>
							<bitRange>[22:22]</bitRange>
							<description>Implementation of the watchdog counter</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_WATCHDOG_DISABLED</name>
									<value>0</value>
									<description>Watchdog counter is not implemented</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_WATCHDOG_ENABLED</name>
									<value>1</value>
									<description>Watchdog counter is implemented</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>I2C_DEBUG</name>
							<bitRange>[21:21]</bitRange>
							<description>Implementation of the debug interface</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_DEBUG_DISABLED</name>
									<value>0</value>
									<description>Debug interface is not implemented</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_DEBUG_ENABLED</name>
									<value>1</value>
									<description>Debug interface is implemented</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>I2C_DMA</name>
							<bitRange>[20:20]</bitRange>
							<description>Implementation of the DMA interface</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_DMA_DISABLED</name>
									<value>0</value>
									<description>DMA interface is not implemented</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>I2C_DMA_ENABLED</name>
									<value>1</value>
									<description>DMA interface is implemented</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>I2C_NUMBER</name>
							<bitRange>[19:16]</bitRange>
							<description>I2C instance number</description>
							<access>read-only</access>
						</field>
						<field>
							<name>I2C_MAJOR_REVISION</name>
							<bitRange>[15:8]</bitRange>
							<description>I2C Major Revision number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_MAJOR_REVISION</name>
									<value>1</value>
									<description>I2C revision 1.0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>I2C_MINOR_REVISION</name>
							<bitRange>[7:0]</bitRange>
							<description>I2C Minor Revision number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>I2C_MINOR_REVISION</name>
									<value>0</value>
									<description>I2C revision 1.0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>UART</name>
			<baseAddress>0x40000E00</baseAddress>
			<description>UART Interface Configuration and Control</description>
			<addressBlock>
				<offset>0</offset>
				<size>0xFC</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>UART_CFG</name>
					<description>UART Configuration Register</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FFFFF</resetMask>
					<fields>
						<field>
							<name>TX_DMA_ENABLE</name>
							<bitRange>[21:21]</bitRange>
							<description>Enable/disable the TX DMA request</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>UART_TX_DMA_DISABLE</name>
									<value>0</value>
									<description>No TX DMA request is generated</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART_TX_DMA_ENABLE</name>
									<value>1</value>
									<description>A TX DMA request is generated when new data is requested by the UART interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_DMA_ENABLE</name>
							<bitRange>[20:20]</bitRange>
							<description>Enable/disable the RX DMA request</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>UART_RX_DMA_DISABLE</name>
									<value>0</value>
									<description>No RX DMA request is generated</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART_RX_DMA_ENABLE</name>
									<value>1</value>
									<description>An RX DMA request is generated when new data is received by the UART interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_END_INT_ENABLE</name>
							<bitRange>[19:19]</bitRange>
							<description>Enable/disable the TX end interrupt</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>UART_TX_END_INT_DISABLE</name>
									<value>0</value>
									<description>No TX interrupt is raised</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART_TX_END_INT_ENABLE</name>
									<value>1</value>
									<description>A TX interrupt is raised when data transmission by the UART interface is finished</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_START_INT_ENABLE</name>
							<bitRange>[18:18]</bitRange>
							<description>Enable/disable the TX start interrupt</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>UART_TX_START_INT_DISABLE</name>
									<value>0</value>
									<description>No TX interrupt is raised</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART_TX_START_INT_ENABLE</name>
									<value>1</value>
									<description>A TX interrupt is raised when new data is requested by the UART interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_INT_ENABLE</name>
							<bitRange>[17:17]</bitRange>
							<description>Enable/disable the RX interrupt</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>UART_RX_INT_DISABLE</name>
									<value>0</value>
									<description>No RX interrupt is raised</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART_RX_INT_ENABLE</name>
									<value>1</value>
									<description>An RX interrupt is raised when new data is received by the UART interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>OVERRUN_INT_ENABLE</name>
							<bitRange>[16:16]</bitRange>
							<description>Enable/disable the overrun interrupt</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>UART_OVERRUN_INT_DISABLE</name>
									<value>0</value>
									<description>No ERROR interrupt is raised when an overrun is detected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART_OVERRUN_INT_ENABLE</name>
									<value>1</value>
									<description>An ERROR interrupt is raised when an overrun occurs on the UART interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CNT_STEP</name>
							<bitRange>[15:0]</bitRange>
							<description>Counter step size that configures the baud rate</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>UART_9600_BAUD</name>
									<value>2516</value>
									<description>9600 baud at UARTCLK 1 MHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART_14400_BAUD</name>
									<value>3774</value>
									<description>14400 baud at UARTCLK 1 MHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART_19200_BAUD</name>
									<value>5032</value>
									<description>19200 baud at UARTCLK 1 MHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART_38400_BAUD</name>
									<value>10065</value>
									<description>38400 baud at UARTCLK 1 MHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART_57600_BAUD</name>
									<value>15098</value>
									<description>57600 baud at UARTCLK 1 MHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART_115200_BAUD</name>
									<value>30198</value>
									<description>115200 baud at UARTCLK 1 MHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART_120000_BAUD</name>
									<value>31456</value>
									<description>120000 baud at UARTCLK 1 MHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART_125000_BAUD</name>
									<value>32767</value>
									<description>125000 baud at UARTCLK 1 MHz</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>UART_CTRL</name>
					<description>UART Control Register</description>
					<addressOffset>0x04</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x100</resetMask>
					<fields>
						<field>
							<name>ENABLE_STATUS</name>
							<bitRange>[8:8]</bitRange>
							<description>UART enable status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>UART_STATUS_DISABLED</name>
									<value>0</value>
									<description>UART interface is disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART_STATUS_ENABLED</name>
									<value>1</value>
									<description>UART interface is enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESET</name>
							<bitRange>[2:2]</bitRange>
							<description>Reset the UART interface</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>UART_RESET</name>
									<value>1</value>
									<description>Reset the UART interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DISABLE</name>
							<bitRange>[1:1]</bitRange>
							<description>Disable the UART interface</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>UART_DISABLE</name>
									<value>1</value>
									<description>Disable the UART interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENABLE</name>
							<bitRange>[0:0]</bitRange>
							<description>Enable the UART interface</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>UART_ENABLE</name>
									<value>1</value>
									<description>Enable the UART interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>UART_STATUS</name>
					<description>UART Status Register</description>
					<addressOffset>0x08</addressOffset>
					<size>32</size>
					<resetValue>0x400</resetValue>
					<resetMask>0x1F00</resetMask>
					<fields>
						<field>
							<name>TX_BUSY</name>
							<bitRange>[12:12]</bitRange>
							<description>Indicate that a TX transaction is ongoing</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>UART_TX_IDLE</name>
									<value>0</value>
									<description>No UART TX transaction is ongoing</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART_TX_BUSY</name>
									<value>1</value>
									<description>UART TX transaction is ongoing</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_BUSY</name>
							<bitRange>[11:11]</bitRange>
							<description>Indicate that a RX transaction is ongoing</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>UART_RX_IDLE</name>
									<value>0</value>
									<description>No UART RX transaction is ongoing</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART_RX_BUSY</name>
									<value>1</value>
									<description>UART RX transaction is ongoing</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_REQ</name>
							<bitRange>[10:10]</bitRange>
							<description>Indicate that a TX data can be written</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>UART_TX_NO_REQ</name>
									<value>0</value>
									<description>UART TX data has already been written</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART_TX_REQ</name>
									<value>1</value>
									<description>UART TX data can be written</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_REQ</name>
							<bitRange>[9:9]</bitRange>
							<description>Indicate that a RX data can be read</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>UART_RX_NO_REQ</name>
									<value>0</value>
									<description>No new UART RX data available</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART_RX_REQ</name>
									<value>1</value>
									<description>New UART RX data available</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>OVERRUN</name>
							<bitRange>[8:8]</bitRange>
							<description>Indicate that an overrun occurred when receiving data</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>UART_OVERRUN_FALSE</name>
									<value>0</value>
									<description>No UART RX overrun detected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>UART_OVERRUN_TRUE</name>
									<value>1</value>
									<description>UART RX overrun detected</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>OVERRUN_CLEAR</name>
							<bitRange>[0:0]</bitRange>
							<description>Clear the overrun status flag</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>UART_OVERRUN_CLEAR</name>
									<value>1</value>
									<description>Clear the RX overrun status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>UART_TX_DATA</name>
					<description>UART Transmit Data Register</description>
					<addressOffset>0x0C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>TX_DATA</name>
							<bitRange>[7:0]</bitRange>
							<description>Transmitted data</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>UART_RX_DATA</name>
					<description>UART Receive Data Register</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>RX_DATA</name>
							<bitRange>[7:0]</bitRange>
							<description>Received data</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>UART_ID_NUM</name>
					<description>UART ID number</description>
					<addressOffset>0xFC</addressOffset>
					<size>32</size>
					<resetValue>0x100</resetValue>
					<resetMask>0xFFFFF</resetMask>
					<fields>
						<field>
							<name>UART_NUMBER</name>
							<bitRange>[19:16]</bitRange>
							<description>UART Instance number</description>
							<access>read-only</access>
						</field>
						<field>
							<name>UART_MAJOR_REVISION</name>
							<bitRange>[15:8]</bitRange>
							<description>UART Major Revision number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>UART_MAJOR_REVISION</name>
									<value>1</value>
									<description>UART revision 1.0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART_MINOR_REVISION</name>
							<bitRange>[7:0]</bitRange>
							<description>UART Minor Revision number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>UART_MINOR_REVISION</name>
									<value>0</value>
									<description>UART revision 1.0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>DMA0</name>
			<baseAddress>0x40000F00</baseAddress>
			<description>DMA Controller Configuration and Control</description>
			<addressBlock>
				<offset>0</offset>
				<size>0xFC</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>DMA_CFG0</name>
					<description>DMA Channel Configuration Register</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFDEF</resetMask>
					<fields>
						<field>
							<name>COMPLETE_INT_ENABLE</name>
							<bitRange>[31:31]</bitRange>
							<description>Raise an interrupt when the DMA transfer completes</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_COMPLETE_INT_DISABLE</name>
									<value>0</value>
									<description>Disable completion interrupts for DMA channel</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_COMPLETE_INT_ENABLE</name>
									<value>1</value>
									<description>Enable completion interrupts for DMA channel</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CNT_INT_ENABLE</name>
							<bitRange>[30:30]</bitRange>
							<description>Raise an interrupt when the DMA transfer reaches the counter value</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_CNT_INT_DISABLE</name>
									<value>0</value>
									<description>Disable counter interrupts for DMA channel</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_CNT_INT_ENABLE</name>
									<value>1</value>
									<description>Enable counter interrupts for DMA channel</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEST_ADDR_LSB_TOGGLE</name>
							<bitRange>[29:29]</bitRange>
							<description>Enable an address LSB toggling for the destination</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_LSB_TOGGLE_DISABLE</name>
									<value>0</value>
									<description>No toggling on the destination address LSB</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_LSB_TOGGLE_ENABLE</name>
									<value>1</value>
									<description>Toggle the destination address LSB</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SRC_ADDR_LSB_TOGGLE</name>
							<bitRange>[28:28]</bitRange>
							<description>Enable an address LSB toggling for the source</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_LSB_TOGGLE_DISABLE</name>
									<value>0</value>
									<description>No toggling on the source address LSB</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_LSB_TOGGLE_ENABLE</name>
									<value>1</value>
									<description>Toggle the source address LSB</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEST_ADDR_STEP</name>
							<bitRange>[27:24]</bitRange>
							<description>Configure whether the destination address increments/decrements in terms of destination word size</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_STATIC</name>
									<value>0</value>
									<description>Do not increment the destination address used by DMA channel</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_INCR_1</name>
									<value>1</value>
									<description>Set the step size of DMA channel destination address to 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_INCR_2</name>
									<value>2</value>
									<description>Set the step size of DMA channel destination address to 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_INCR_3</name>
									<value>3</value>
									<description>Set the step size of DMA channel destination address to 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_INCR_4</name>
									<value>4</value>
									<description>Set the step size of DMA channel destination address to 4</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_INCR_5</name>
									<value>5</value>
									<description>Set the step size of DMA channel destination address to 5</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_INCR_6</name>
									<value>6</value>
									<description>Set the step size of DMA channel destination address to 6</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_INCR_7</name>
									<value>7</value>
									<description>Set the step size of DMA channel destination address to 7</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_DECR_8</name>
									<value>8</value>
									<description>Set the step size of DMA channel destination address to minus 8</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_DECR_7</name>
									<value>9</value>
									<description>Set the step size of DMA channel destination address to minus 7</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_DECR_6</name>
									<value>10</value>
									<description>Set the step size of DMA channel destination address to minus 6</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_DECR_5</name>
									<value>11</value>
									<description>Set the step size of DMA channel destination address to minus 5</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_DECR_4</name>
									<value>12</value>
									<description>Set the step size of DMA channel destination address to minus 4</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_DECR_3</name>
									<value>13</value>
									<description>Set the step size of DMA channel destination address to minus 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_DECR_2</name>
									<value>14</value>
									<description>Set the step size of DMA channel destination address to minus 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_DECR_1</name>
									<value>15</value>
									<description>Set the step size of DMA channel destination address to minus 1</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SRC_ADDR_STEP</name>
							<bitRange>[23:20]</bitRange>
							<description>Configure whether the source address increments/decrements in terms of source word size</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_STATIC</name>
									<value>0</value>
									<description>Do not increment the source address used by DMA channel</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_INCR_1</name>
									<value>1</value>
									<description>Set the step size of DMA channel source address to 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_INCR_2</name>
									<value>2</value>
									<description>Set the step size of DMA channel source address to 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_INCR_3</name>
									<value>3</value>
									<description>Set the step size of DMA channel source address to 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_INCR_4</name>
									<value>4</value>
									<description>Set the step size of DMA channel source address to 4</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_INCR_5</name>
									<value>5</value>
									<description>Set the step size of DMA channel source address to 5</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_INCR_6</name>
									<value>6</value>
									<description>Set the step size of DMA channel source address to 6</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_INCR_7</name>
									<value>7</value>
									<description>Set the step size of DMA channel source address to 7</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_DECR_8</name>
									<value>8</value>
									<description>Set the step size of DMA channel source address to minus 8</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_DECR_7</name>
									<value>9</value>
									<description>Set the step size of DMA channel source address to minus 7</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_DECR_6</name>
									<value>10</value>
									<description>Set the step size of DMA channel source address to minus 6</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_DECR_5</name>
									<value>11</value>
									<description>Set the step size of DMA channel source address to minus 5</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_DECR_4</name>
									<value>12</value>
									<description>Set the step size of DMA channel source address to minus 4</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_DECR_3</name>
									<value>13</value>
									<description>Set the step size of DMA channel source address to minus 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_DECR_2</name>
									<value>14</value>
									<description>Set the step size of DMA channel source address to minus 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_DECR_1</name>
									<value>15</value>
									<description>Set the step size of DMA channel source address to minus 1</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SRC_DEST_WORD_SIZE</name>
							<bitRange>[19:14]</bitRange>
							<description>Select the source and destination word sizes for the transfer</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WORD_SIZE_32BITS_TO_32BITS</name>
									<value>0</value>
									<description>source data uses 32-bit word and destination data uses 32-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_32BITS_TO_4BITS</name>
									<value>1</value>
									<description>source data uses 32-bit word and destination data uses 4-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_32BITS_TO_8BITS</name>
									<value>2</value>
									<description>source data uses 32-bit word and destination data uses 8-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_32BITS_TO_16BITS</name>
									<value>4</value>
									<description>source data uses 32-bit word and destination data uses 16-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_4BITS_TO_32BITS</name>
									<value>8</value>
									<description>source data uses 4-bit word and destination data uses 32-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_4BITS_TO_4BITS</name>
									<value>9</value>
									<description>source data uses 4-bit word and destination data uses 4-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_4BITS_TO_8BITS</name>
									<value>10</value>
									<description>source data uses 4-bit word and destination data uses 8-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_4BITS_TO_16BITS</name>
									<value>12</value>
									<description>source data uses 4-bit word and destination data uses 16-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_8BITS_TO_32BITS</name>
									<value>16</value>
									<description>source data uses 8-bit word and destination data uses 32-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_8BITS_TO_4BITS</name>
									<value>17</value>
									<description>source data uses 8-bit word and destination data uses 4-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_8BITS_TO_8BITS</name>
									<value>18</value>
									<description>source data uses 8-bit word and destination data uses 8-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_8BITS_TO_16BITS</name>
									<value>20</value>
									<description>source data uses 8-bit word and destination data uses 16-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_16BITS_TO_32BITS</name>
									<value>32</value>
									<description>source data uses 16-bit word and destination data uses 32-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_16BITS_TO_4BITS</name>
									<value>33</value>
									<description>source data uses 16-bit word and destination data uses 4-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_16BITS_TO_8BITS</name>
									<value>34</value>
									<description>source data uses 16-bit word and destination data uses 8-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_16BITS_TO_16BITS</name>
									<value>36</value>
									<description>source data uses 16-bit word and destination data uses 16-bit word</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEST_SELECT</name>
							<bitRange>[13:10]</bitRange>
							<description>Select the request line for the destination</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_DEST_ALWAYS_ON</name>
									<value>0</value>
									<description>Data writes are always triggered</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_SPI0</name>
									<value>1</value>
									<description>Data writes are triggered by the SPI0 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_UART0</name>
									<value>2</value>
									<description>Data writes are triggered by the UART0 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_I2C0</name>
									<value>3</value>
									<description>Data writes are triggered by the I2C0 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_TOF</name>
									<value>4</value>
									<description>Data writes are triggered by the TOF request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_5</name>
									<value>5</value>
									<description>Data writes are triggered by the DEST_NOT_USED_5 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_6</name>
									<value>6</value>
									<description>Data writes are triggered by the DEST_NOT_USED_6 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_7</name>
									<value>7</value>
									<description>Data writes are triggered by the DEST_NOT_USED_7 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_8</name>
									<value>8</value>
									<description>Data writes are triggered by the DEST_NOT_USED_8 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_9</name>
									<value>9</value>
									<description>Data writes are triggered by the DEST_NOT_USED_9 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_10</name>
									<value>10</value>
									<description>Data writes are triggered by the DEST_NOT_USED_10 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_11</name>
									<value>11</value>
									<description>Data writes are triggered by the DEST_NOT_USED_11 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_12</name>
									<value>12</value>
									<description>Data writes are triggered by the DEST_NOT_USED_12 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_13</name>
									<value>13</value>
									<description>Data writes are triggered by the DEST_NOT_USED_13 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_14</name>
									<value>14</value>
									<description>Data writes are triggered by the DEST_NOT_USED_14 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_15</name>
									<value>15</value>
									<description>Data writes are triggered by the DEST_NOT_USED_15 request line</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SRC_SELECT</name>
							<bitRange>[8:5]</bitRange>
							<description>Select the request line for the source</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_SRC_ALWAYS_ON</name>
									<value>0</value>
									<description>Data reads are always triggered</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_SPI0</name>
									<value>1</value>
									<description>Data reads are triggered by the SPI0 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_UART0</name>
									<value>2</value>
									<description>Data reads are triggered by the UART0 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_I2C0</name>
									<value>3</value>
									<description>Data reads are triggered by the I2C0 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_TOF</name>
									<value>4</value>
									<description>Data reads are triggered by the TOF request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_5</name>
									<value>5</value>
									<description>Data reads are triggered by the SRC_NOT_USED_5 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_6</name>
									<value>6</value>
									<description>Data reads are triggered by the SRC_NOT_USED_6 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_7</name>
									<value>7</value>
									<description>Data reads are triggered by the SRC_NOT_USED_7 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_8</name>
									<value>8</value>
									<description>Data reads are triggered by the SRC_NOT_USED_8 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_9</name>
									<value>9</value>
									<description>Data reads are triggered by the SRC_NOT_USED_9 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_10</name>
									<value>10</value>
									<description>Data reads are triggered by the SRC_NOT_USED_10 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_11</name>
									<value>11</value>
									<description>Data reads are triggered by the SRC_NOT_USED_11 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_12</name>
									<value>12</value>
									<description>Data reads are triggered by the SRC_NOT_USED_12 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_13</name>
									<value>13</value>
									<description>Data reads are triggered by the SRC_NOT_USED_13 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_14</name>
									<value>14</value>
									<description>Data reads are triggered by the SRC_NOT_USED_14 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_15</name>
									<value>15</value>
									<description>Data reads are triggered by the SRC_NOT_USED_15 request line</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CHANNEL_PRIORITY</name>
							<bitRange>[3:2]</bitRange>
							<description>Select the priority level for this channel</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_PRIORITY_0</name>
									<value>0</value>
									<description>Set the priority of DMA channel to 0 (Lowest)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_PRIORITY_1</name>
									<value>1</value>
									<description>Set the priority of DMA channel to 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_PRIORITY_2</name>
									<value>2</value>
									<description>Set the priority of DMA channel to 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_PRIORITY_3</name>
									<value>3</value>
									<description>Set the priority of DMA channel to 3 (highest)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SRC_DEST_TRANS_LENGTH_SEL</name>
							<bitRange>[1:1]</bitRange>
							<description>Selects whether the transfer length counter depends on either the source word counts or the destination word count</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEST_TRANS_LENGTH_SEL</name>
									<value>0</value>
									<description>Transfer length counter depends on the destination word count</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SRC_TRANS_LENGTH_SEL</name>
									<value>1</value>
									<description>Transfer length counter depends on the source word count</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BYTE_ORDER</name>
							<bitRange>[0:0]</bitRange>
							<description>Select the byte ordering of the DMA channel</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_LITTLE_ENDIAN</name>
									<value>0</value>
									<description>DMA channel uses little endian mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_BIG_ENDIAN</name>
									<value>1</value>
									<description>DMA channel uses big endian mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>DMA_CFG1</name>
					<description>DMA Channel Transfer Configuration Register</description>
					<addressOffset>0x04</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>INT_TRANSFER_LENGTH</name>
							<bitRange>[31:16]</bitRange>
							<description>Trigger a counter interrupt when the DMA transfer word count reaches this value</description>
							<access>read-write</access>
						</field>
						<field>
							<name>TRANSFER_LENGTH</name>
							<bitRange>[15:0]</bitRange>
							<description>The length, in words, of each data transfer using DMA channel</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>DMA_CTRL</name>
					<description>DMA Channel Control</description>
					<addressOffset>0x08</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3F67</resetMask>
					<fields>
						<field>
							<name>INT_CNT_TRIGGER_ENABLE</name>
							<bitRange>[13:13]</bitRange>
							<description>Enable waiting on a trigger when an interrupt counter event occurs</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_INT_CNT_TRIGGER_DISABLE</name>
									<value>0</value>
									<description>The DMA channel does not pause when an interrupt counter event occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_INT_CNT_TRIGGER_ENABLE</name>
									<value>1</value>
									<description>The DMA channel pauses when an interrupt counter event occurs and waits for a trigger source event to continue</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TRIGGER_SOURCE</name>
							<bitRange>[12:8]</bitRange>
							<description>Selects which event triggers this DMA channel when triggering is enabled</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_CH0_COMPLETED</name>
									<value>0</value>
									<description>This DMA channel is triggered when CH0_COMPLETED occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_CH1_COMPLETED</name>
									<value>1</value>
									<description>This DMA channel is triggered when CH1_COMPLETED occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_CH2_COMPLETED</name>
									<value>2</value>
									<description>This DMA channel is triggered when CH2_COMPLETED occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_CH3_COMPLETED</name>
									<value>3</value>
									<description>This DMA channel is triggered when CH3_COMPLETED occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_4</name>
									<value>4</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_4 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_5</name>
									<value>5</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_5 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_6</name>
									<value>6</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_6 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_7</name>
									<value>7</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_7 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_8</name>
									<value>8</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_8 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_9</name>
									<value>9</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_9 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_10</name>
									<value>10</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_10 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_11</name>
									<value>11</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_11 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_12</name>
									<value>12</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_12 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_13</name>
									<value>13</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_13 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_14</name>
									<value>14</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_14 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_15</name>
									<value>15</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_15 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_16</name>
									<value>16</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_16 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_17</name>
									<value>17</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_17 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_18</name>
									<value>18</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_18 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_19</name>
									<value>19</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_19 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_20</name>
									<value>20</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_20 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_21</name>
									<value>21</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_21 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_22</name>
									<value>22</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_22 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_23</name>
									<value>23</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_23 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_24</name>
									<value>24</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_24 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_25</name>
									<value>25</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_25 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_26</name>
									<value>26</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_26 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_27</name>
									<value>27</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_27 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_28</name>
									<value>28</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_28 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_29</name>
									<value>29</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_29 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_30</name>
									<value>30</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_30 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_31</name>
									<value>31</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_31 occurs</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>INT_CNT_ADDR_WRAP_ENABLE</name>
							<bitRange>[6:6]</bitRange>
							<description>Enable source or destination (depending on SRC_DEST_TRANS_LENGTH_SEL) address wrapping when an interrupt counter event occurs</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_INT_CNT_ADDR_WRAP_DISABLE</name>
									<value>0</value>
									<description>Source address and destination addresses are wrapped normally</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_INT_CNT_ADDR_WRAP_ENABLE</name>
									<value>1</value>
									<description>When the interrupt counter is reached, source or destination address is wrapped depending on SRC_DEST_TRANS_LENGTH_SEL</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLEAR_BUFFER_WHEN_WRAPPING</name>
							<bitRange>[5:5]</bitRange>
							<description>Clear buffer during address wrapping</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_KEEP_BUFFER_WHEN_WRAPPING</name>
									<value>0</value>
									<description>Buffer contents are not cleared during address wrapping</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_CLEAR_BUFFER_WHEN_WRAPPING</name>
									<value>1</value>
									<description>Buffer contents are cleared during address wrapping</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BUFFER_CLEAR</name>
							<bitRange>[4:4]</bitRange>
							<description>Clear source buffer</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_CLEAR_BUFFER</name>
									<value>1</value>
									<description>Clears the DMA source buffered data</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CNTS_CLEAR</name>
							<bitRange>[3:3]</bitRange>
							<description>Clear counters</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_CLEAR_CNTS</name>
									<value>1</value>
									<description>Clears the DMA counters</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE_ENABLE</name>
							<bitRange>[2:0]</bitRange>
							<description>Enable mode of operation of the DMA Channel</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_DISABLE</name>
									<value>0</value>
									<description>Disable DMA channel (channel waits on current READ or WRITE access to finish before the active bit is cleared)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_ENABLE</name>
									<value>1</value>
									<description>Enable DMA channel and when completed disable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_ENABLE_WRAP</name>
									<value>2</value>
									<description>Enable DMA channel and when completed, wrap addresses and disable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_ENABLE_WRAP_RESTART</name>
									<value>3</value>
									<description>Enable DMA channel and when completed, wrap addresses and restart</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER</name>
									<value>4</value>
									<description>When source trigger occurs enable DMA channel, when completed disable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_WRAP</name>
									<value>5</value>
									<description>When source trigger occurs enable DMA channel, when completed wrap addresses and disable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_WRAP_RESTART</name>
									<value>6</value>
									<description>When source trigger occurs enable DMA channel, when completed wrap addresses and restart</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_WRAP_TRIGGER_RESTART</name>
									<value>7</value>
									<description>When source trigger occurs enable DMA channel, when completed wrap addresses, and upon next trigger event restart</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>DMA_STATUS</name>
					<description>DMA Channel Status</description>
					<addressOffset>0x0C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x70F</resetMask>
					<fields>
						<field>
							<name>ACTIVE</name>
							<bitRange>[10:10]</bitRange>
							<description>Active status of the channel</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_NON_ACTIVE</name>
									<value>0</value>
									<description>DMA channel is disabled or waiting for a trigger event.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_ACTIVE</name>
									<value>1</value>
									<description>DMA channel is running</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CNT_INT</name>
							<bitRange>[9:9]</bitRange>
							<description>Indicate if a counter interrupt has occurred on DMA channel</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_CNT_INT_FALSE</name>
									<value>0</value>
									<description>Indicate that no counter interrupt has occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_CNT_INT_TRUE</name>
									<value>1</value>
									<description>Indicate that a counter interrupt has occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>COMPLETE_INT</name>
							<bitRange>[8:8]</bitRange>
							<description>Indicate if a complete interrupt has occurred on DMA channel</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_COMPLETE_INT_FALSE</name>
									<value>0</value>
									<description>Indicate that a no complete interrupt has occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_COMPLETE_INT_TRUE</name>
									<value>1</value>
									<description>Indicate that a complete interrupt has occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CNT_INT_CLEAR</name>
							<bitRange>[6:6]</bitRange>
							<description>Clear the counter interrupt flag</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_CNT_INT_CLEAR</name>
									<value>1</value>
									<description>Clear the counter interrupt flag</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>COMPLETE_INT_CLEAR</name>
							<bitRange>[5:5]</bitRange>
							<description>Clear the complete interrupt flag</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_COMPLETE_INT_CLEAR</name>
									<value>1</value>
									<description>Clear the complete interrupt flag</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SRC_BUFFER_FILL_LVL_WR</name>
							<bitRange>[4:4]</bitRange>
							<description>Enable writing of SRC_BUFFER_FILL_LVL</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_SRC_BUFFER_FILL_LVL_WR</name>
									<value>1</value>
									<description>Enable writing of SRC_BUFFER_FILL_LVL</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SRC_BUFFER_FILL_LVL</name>
							<bitRange>[3:0]</bitRange>
							<description>The number of nibbles currently in the source buffer (0: buffer is empty, 8: the 32-bit buffer is completely full)</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>DMA_SRC_ADDR</name>
					<description>DMA Channel Source Address</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SRC_ADDR</name>
							<bitRange>[31:0]</bitRange>
							<description>Address for the source of data transferred using DMA channel</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>DMA_DEST_ADDR</name>
					<description>DMA Channel Destination Address</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DEST_ADDR</name>
							<bitRange>[31:0]</bitRange>
							<description>Address for the destination of data transferred using DMA channel</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>DMA_CNTS</name>
					<description>DMA Channel Counters</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>INT_TRANSFER_WORD_CNT</name>
							<bitRange>[31:16]</bitRange>
							<description>Interrupt word counter (automatically reset after each counter interrupt)</description>
							<access>read-write</access>
						</field>
						<field>
							<name>TRANSFER_WORD_CNT</name>
							<bitRange>[15:0]</bitRange>
							<description>The number of words that have been transferred using DMA channel during the current transfer</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>DMA_SRC_BUFFER</name>
					<description>DMA Channel Source buffered data after packing</description>
					<addressOffset>0x1C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SRC_BUFFER</name>
							<bitRange>[31:0]</bitRange>
							<description>Packed word which has been read from the source addresses.</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>DMA_ID_NUM</name>
					<description>DMA ID number</description>
					<addressOffset>0xFC</addressOffset>
					<size>32</size>
					<resetValue>0x100</resetValue>
					<resetMask>0x1FFFFF</resetMask>
					<fields>
						<field>
							<name>DMA_24BIT_WORD</name>
							<bitRange>[20:20]</bitRange>
							<description>24-bit word size supported</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_24BIT_WORD_NOT_SUPPORTED</name>
									<value>0</value>
									<description>24-bit word size not supported</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_24BIT_WORD_SUPPORTED</name>
									<value>1</value>
									<description>24-bit word size supported</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DMA_NUMBER</name>
							<bitRange>[19:16]</bitRange>
							<description>DMA channel number</description>
							<access>read-only</access>
						</field>
						<field>
							<name>DMA_MAJOR_REVISION</name>
							<bitRange>[15:8]</bitRange>
							<description>DMA Major Revision number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_MAJOR_REVISION</name>
									<value>1</value>
									<description>DMA revision 1.0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DMA_MINOR_REVISION</name>
							<bitRange>[7:0]</bitRange>
							<description>DMA Minor Revision number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_MINOR_REVISION</name>
									<value>0</value>
									<description>DMA revision 1.0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>DMA1</name>
			<baseAddress>0x40001000</baseAddress>
			<description>DMA Controller Configuration and Control</description>
			<addressBlock>
				<offset>0</offset>
				<size>0xFC</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>DMA_CFG0</name>
					<description>DMA Channel Configuration Register</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFDEF</resetMask>
					<fields>
						<field>
							<name>COMPLETE_INT_ENABLE</name>
							<bitRange>[31:31]</bitRange>
							<description>Raise an interrupt when the DMA transfer completes</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_COMPLETE_INT_DISABLE</name>
									<value>0</value>
									<description>Disable completion interrupts for DMA channel</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_COMPLETE_INT_ENABLE</name>
									<value>1</value>
									<description>Enable completion interrupts for DMA channel</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CNT_INT_ENABLE</name>
							<bitRange>[30:30]</bitRange>
							<description>Raise an interrupt when the DMA transfer reaches the counter value</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_CNT_INT_DISABLE</name>
									<value>0</value>
									<description>Disable counter interrupts for DMA channel</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_CNT_INT_ENABLE</name>
									<value>1</value>
									<description>Enable counter interrupts for DMA channel</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEST_ADDR_LSB_TOGGLE</name>
							<bitRange>[29:29]</bitRange>
							<description>Enable an address LSB toggling for the destination</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_LSB_TOGGLE_DISABLE</name>
									<value>0</value>
									<description>No toggling on the destination address LSB</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_LSB_TOGGLE_ENABLE</name>
									<value>1</value>
									<description>Toggle the destination address LSB</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SRC_ADDR_LSB_TOGGLE</name>
							<bitRange>[28:28]</bitRange>
							<description>Enable an address LSB toggling for the source</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_LSB_TOGGLE_DISABLE</name>
									<value>0</value>
									<description>No toggling on the source address LSB</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_LSB_TOGGLE_ENABLE</name>
									<value>1</value>
									<description>Toggle the source address LSB</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEST_ADDR_STEP</name>
							<bitRange>[27:24]</bitRange>
							<description>Configure whether the destination address increments/decrements in terms of destination word size</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_STATIC</name>
									<value>0</value>
									<description>Do not increment the destination address used by DMA channel</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_INCR_1</name>
									<value>1</value>
									<description>Set the step size of DMA channel destination address to 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_INCR_2</name>
									<value>2</value>
									<description>Set the step size of DMA channel destination address to 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_INCR_3</name>
									<value>3</value>
									<description>Set the step size of DMA channel destination address to 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_INCR_4</name>
									<value>4</value>
									<description>Set the step size of DMA channel destination address to 4</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_INCR_5</name>
									<value>5</value>
									<description>Set the step size of DMA channel destination address to 5</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_INCR_6</name>
									<value>6</value>
									<description>Set the step size of DMA channel destination address to 6</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_INCR_7</name>
									<value>7</value>
									<description>Set the step size of DMA channel destination address to 7</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_DECR_8</name>
									<value>8</value>
									<description>Set the step size of DMA channel destination address to minus 8</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_DECR_7</name>
									<value>9</value>
									<description>Set the step size of DMA channel destination address to minus 7</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_DECR_6</name>
									<value>10</value>
									<description>Set the step size of DMA channel destination address to minus 6</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_DECR_5</name>
									<value>11</value>
									<description>Set the step size of DMA channel destination address to minus 5</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_DECR_4</name>
									<value>12</value>
									<description>Set the step size of DMA channel destination address to minus 4</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_DECR_3</name>
									<value>13</value>
									<description>Set the step size of DMA channel destination address to minus 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_DECR_2</name>
									<value>14</value>
									<description>Set the step size of DMA channel destination address to minus 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_DECR_1</name>
									<value>15</value>
									<description>Set the step size of DMA channel destination address to minus 1</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SRC_ADDR_STEP</name>
							<bitRange>[23:20]</bitRange>
							<description>Configure whether the source address increments/decrements in terms of source word size</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_STATIC</name>
									<value>0</value>
									<description>Do not increment the source address used by DMA channel</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_INCR_1</name>
									<value>1</value>
									<description>Set the step size of DMA channel source address to 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_INCR_2</name>
									<value>2</value>
									<description>Set the step size of DMA channel source address to 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_INCR_3</name>
									<value>3</value>
									<description>Set the step size of DMA channel source address to 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_INCR_4</name>
									<value>4</value>
									<description>Set the step size of DMA channel source address to 4</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_INCR_5</name>
									<value>5</value>
									<description>Set the step size of DMA channel source address to 5</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_INCR_6</name>
									<value>6</value>
									<description>Set the step size of DMA channel source address to 6</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_INCR_7</name>
									<value>7</value>
									<description>Set the step size of DMA channel source address to 7</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_DECR_8</name>
									<value>8</value>
									<description>Set the step size of DMA channel source address to minus 8</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_DECR_7</name>
									<value>9</value>
									<description>Set the step size of DMA channel source address to minus 7</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_DECR_6</name>
									<value>10</value>
									<description>Set the step size of DMA channel source address to minus 6</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_DECR_5</name>
									<value>11</value>
									<description>Set the step size of DMA channel source address to minus 5</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_DECR_4</name>
									<value>12</value>
									<description>Set the step size of DMA channel source address to minus 4</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_DECR_3</name>
									<value>13</value>
									<description>Set the step size of DMA channel source address to minus 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_DECR_2</name>
									<value>14</value>
									<description>Set the step size of DMA channel source address to minus 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_DECR_1</name>
									<value>15</value>
									<description>Set the step size of DMA channel source address to minus 1</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SRC_DEST_WORD_SIZE</name>
							<bitRange>[19:14]</bitRange>
							<description>Select the source and destination word sizes for the transfer</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WORD_SIZE_32BITS_TO_32BITS</name>
									<value>0</value>
									<description>source data uses 32-bit word and destination data uses 32-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_32BITS_TO_4BITS</name>
									<value>1</value>
									<description>source data uses 32-bit word and destination data uses 4-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_32BITS_TO_8BITS</name>
									<value>2</value>
									<description>source data uses 32-bit word and destination data uses 8-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_32BITS_TO_16BITS</name>
									<value>4</value>
									<description>source data uses 32-bit word and destination data uses 16-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_4BITS_TO_32BITS</name>
									<value>8</value>
									<description>source data uses 4-bit word and destination data uses 32-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_4BITS_TO_4BITS</name>
									<value>9</value>
									<description>source data uses 4-bit word and destination data uses 4-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_4BITS_TO_8BITS</name>
									<value>10</value>
									<description>source data uses 4-bit word and destination data uses 8-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_4BITS_TO_16BITS</name>
									<value>12</value>
									<description>source data uses 4-bit word and destination data uses 16-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_8BITS_TO_32BITS</name>
									<value>16</value>
									<description>source data uses 8-bit word and destination data uses 32-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_8BITS_TO_4BITS</name>
									<value>17</value>
									<description>source data uses 8-bit word and destination data uses 4-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_8BITS_TO_8BITS</name>
									<value>18</value>
									<description>source data uses 8-bit word and destination data uses 8-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_8BITS_TO_16BITS</name>
									<value>20</value>
									<description>source data uses 8-bit word and destination data uses 16-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_16BITS_TO_32BITS</name>
									<value>32</value>
									<description>source data uses 16-bit word and destination data uses 32-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_16BITS_TO_4BITS</name>
									<value>33</value>
									<description>source data uses 16-bit word and destination data uses 4-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_16BITS_TO_8BITS</name>
									<value>34</value>
									<description>source data uses 16-bit word and destination data uses 8-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_16BITS_TO_16BITS</name>
									<value>36</value>
									<description>source data uses 16-bit word and destination data uses 16-bit word</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEST_SELECT</name>
							<bitRange>[13:10]</bitRange>
							<description>Select the request line for the destination</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_DEST_ALWAYS_ON</name>
									<value>0</value>
									<description>Data writes are always triggered</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_SPI0</name>
									<value>1</value>
									<description>Data writes are triggered by the SPI0 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_UART0</name>
									<value>2</value>
									<description>Data writes are triggered by the UART0 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_I2C0</name>
									<value>3</value>
									<description>Data writes are triggered by the I2C0 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_TOF</name>
									<value>4</value>
									<description>Data writes are triggered by the TOF request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_5</name>
									<value>5</value>
									<description>Data writes are triggered by the DEST_NOT_USED_5 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_6</name>
									<value>6</value>
									<description>Data writes are triggered by the DEST_NOT_USED_6 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_7</name>
									<value>7</value>
									<description>Data writes are triggered by the DEST_NOT_USED_7 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_8</name>
									<value>8</value>
									<description>Data writes are triggered by the DEST_NOT_USED_8 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_9</name>
									<value>9</value>
									<description>Data writes are triggered by the DEST_NOT_USED_9 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_10</name>
									<value>10</value>
									<description>Data writes are triggered by the DEST_NOT_USED_10 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_11</name>
									<value>11</value>
									<description>Data writes are triggered by the DEST_NOT_USED_11 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_12</name>
									<value>12</value>
									<description>Data writes are triggered by the DEST_NOT_USED_12 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_13</name>
									<value>13</value>
									<description>Data writes are triggered by the DEST_NOT_USED_13 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_14</name>
									<value>14</value>
									<description>Data writes are triggered by the DEST_NOT_USED_14 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_15</name>
									<value>15</value>
									<description>Data writes are triggered by the DEST_NOT_USED_15 request line</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SRC_SELECT</name>
							<bitRange>[8:5]</bitRange>
							<description>Select the request line for the source</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_SRC_ALWAYS_ON</name>
									<value>0</value>
									<description>Data reads are always triggered</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_SPI0</name>
									<value>1</value>
									<description>Data reads are triggered by the SPI0 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_UART0</name>
									<value>2</value>
									<description>Data reads are triggered by the UART0 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_I2C0</name>
									<value>3</value>
									<description>Data reads are triggered by the I2C0 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_TOF</name>
									<value>4</value>
									<description>Data reads are triggered by the TOF request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_5</name>
									<value>5</value>
									<description>Data reads are triggered by the SRC_NOT_USED_5 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_6</name>
									<value>6</value>
									<description>Data reads are triggered by the SRC_NOT_USED_6 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_7</name>
									<value>7</value>
									<description>Data reads are triggered by the SRC_NOT_USED_7 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_8</name>
									<value>8</value>
									<description>Data reads are triggered by the SRC_NOT_USED_8 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_9</name>
									<value>9</value>
									<description>Data reads are triggered by the SRC_NOT_USED_9 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_10</name>
									<value>10</value>
									<description>Data reads are triggered by the SRC_NOT_USED_10 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_11</name>
									<value>11</value>
									<description>Data reads are triggered by the SRC_NOT_USED_11 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_12</name>
									<value>12</value>
									<description>Data reads are triggered by the SRC_NOT_USED_12 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_13</name>
									<value>13</value>
									<description>Data reads are triggered by the SRC_NOT_USED_13 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_14</name>
									<value>14</value>
									<description>Data reads are triggered by the SRC_NOT_USED_14 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_15</name>
									<value>15</value>
									<description>Data reads are triggered by the SRC_NOT_USED_15 request line</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CHANNEL_PRIORITY</name>
							<bitRange>[3:2]</bitRange>
							<description>Select the priority level for this channel</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_PRIORITY_0</name>
									<value>0</value>
									<description>Set the priority of DMA channel to 0 (Lowest)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_PRIORITY_1</name>
									<value>1</value>
									<description>Set the priority of DMA channel to 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_PRIORITY_2</name>
									<value>2</value>
									<description>Set the priority of DMA channel to 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_PRIORITY_3</name>
									<value>3</value>
									<description>Set the priority of DMA channel to 3 (highest)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SRC_DEST_TRANS_LENGTH_SEL</name>
							<bitRange>[1:1]</bitRange>
							<description>Selects whether the transfer length counter depends on either the source word counts or the destination word count</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEST_TRANS_LENGTH_SEL</name>
									<value>0</value>
									<description>Transfer length counter depends on the destination word count</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SRC_TRANS_LENGTH_SEL</name>
									<value>1</value>
									<description>Transfer length counter depends on the source word count</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BYTE_ORDER</name>
							<bitRange>[0:0]</bitRange>
							<description>Select the byte ordering of the DMA channel</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_LITTLE_ENDIAN</name>
									<value>0</value>
									<description>DMA channel uses little endian mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_BIG_ENDIAN</name>
									<value>1</value>
									<description>DMA channel uses big endian mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>DMA_CFG1</name>
					<description>DMA Channel Transfer Configuration Register</description>
					<addressOffset>0x04</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>INT_TRANSFER_LENGTH</name>
							<bitRange>[31:16]</bitRange>
							<description>Trigger a counter interrupt when the DMA transfer word count reaches this value</description>
							<access>read-write</access>
						</field>
						<field>
							<name>TRANSFER_LENGTH</name>
							<bitRange>[15:0]</bitRange>
							<description>The length, in words, of each data transfer using DMA channel</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>DMA_CTRL</name>
					<description>DMA Channel Control</description>
					<addressOffset>0x08</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3F67</resetMask>
					<fields>
						<field>
							<name>INT_CNT_TRIGGER_ENABLE</name>
							<bitRange>[13:13]</bitRange>
							<description>Enable waiting on a trigger when an interrupt counter event occurs</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_INT_CNT_TRIGGER_DISABLE</name>
									<value>0</value>
									<description>The DMA channel does not pause when an interrupt counter event occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_INT_CNT_TRIGGER_ENABLE</name>
									<value>1</value>
									<description>The DMA channel pauses when an interrupt counter event occurs and waits for a trigger source event to continue</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TRIGGER_SOURCE</name>
							<bitRange>[12:8]</bitRange>
							<description>Selects which event triggers this DMA channel when triggering is enabled</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_CH0_COMPLETED</name>
									<value>0</value>
									<description>This DMA channel is triggered when CH0_COMPLETED occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_CH1_COMPLETED</name>
									<value>1</value>
									<description>This DMA channel is triggered when CH1_COMPLETED occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_CH2_COMPLETED</name>
									<value>2</value>
									<description>This DMA channel is triggered when CH2_COMPLETED occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_CH3_COMPLETED</name>
									<value>3</value>
									<description>This DMA channel is triggered when CH3_COMPLETED occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_4</name>
									<value>4</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_4 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_5</name>
									<value>5</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_5 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_6</name>
									<value>6</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_6 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_7</name>
									<value>7</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_7 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_8</name>
									<value>8</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_8 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_9</name>
									<value>9</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_9 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_10</name>
									<value>10</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_10 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_11</name>
									<value>11</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_11 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_12</name>
									<value>12</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_12 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_13</name>
									<value>13</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_13 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_14</name>
									<value>14</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_14 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_15</name>
									<value>15</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_15 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_16</name>
									<value>16</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_16 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_17</name>
									<value>17</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_17 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_18</name>
									<value>18</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_18 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_19</name>
									<value>19</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_19 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_20</name>
									<value>20</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_20 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_21</name>
									<value>21</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_21 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_22</name>
									<value>22</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_22 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_23</name>
									<value>23</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_23 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_24</name>
									<value>24</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_24 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_25</name>
									<value>25</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_25 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_26</name>
									<value>26</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_26 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_27</name>
									<value>27</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_27 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_28</name>
									<value>28</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_28 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_29</name>
									<value>29</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_29 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_30</name>
									<value>30</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_30 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_31</name>
									<value>31</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_31 occurs</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>INT_CNT_ADDR_WRAP_ENABLE</name>
							<bitRange>[6:6]</bitRange>
							<description>Enable source or destination (depending on SRC_DEST_TRANS_LENGTH_SEL) address wrapping when an interrupt counter event occurs</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_INT_CNT_ADDR_WRAP_DISABLE</name>
									<value>0</value>
									<description>Source address and destination addresses are wrapped normally</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_INT_CNT_ADDR_WRAP_ENABLE</name>
									<value>1</value>
									<description>When the interrupt counter is reached, source or destination address is wrapped depending on SRC_DEST_TRANS_LENGTH_SEL</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLEAR_BUFFER_WHEN_WRAPPING</name>
							<bitRange>[5:5]</bitRange>
							<description>Clear buffer during address wrapping</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_KEEP_BUFFER_WHEN_WRAPPING</name>
									<value>0</value>
									<description>Buffer contents are not cleared during address wrapping</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_CLEAR_BUFFER_WHEN_WRAPPING</name>
									<value>1</value>
									<description>Buffer contents are cleared during address wrapping</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BUFFER_CLEAR</name>
							<bitRange>[4:4]</bitRange>
							<description>Clear source buffer</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_CLEAR_BUFFER</name>
									<value>1</value>
									<description>Clears the DMA source buffered data</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CNTS_CLEAR</name>
							<bitRange>[3:3]</bitRange>
							<description>Clear counters</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_CLEAR_CNTS</name>
									<value>1</value>
									<description>Clears the DMA counters</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE_ENABLE</name>
							<bitRange>[2:0]</bitRange>
							<description>Enable mode of operation of the DMA Channel</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_DISABLE</name>
									<value>0</value>
									<description>Disable DMA channel (channel waits on current READ or WRITE access to finish before the active bit is cleared)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_ENABLE</name>
									<value>1</value>
									<description>Enable DMA channel and when completed disable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_ENABLE_WRAP</name>
									<value>2</value>
									<description>Enable DMA channel and when completed, wrap addresses and disable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_ENABLE_WRAP_RESTART</name>
									<value>3</value>
									<description>Enable DMA channel and when completed, wrap addresses and restart</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER</name>
									<value>4</value>
									<description>When source trigger occurs enable DMA channel, when completed disable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_WRAP</name>
									<value>5</value>
									<description>When source trigger occurs enable DMA channel, when completed wrap addresses and disable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_WRAP_RESTART</name>
									<value>6</value>
									<description>When source trigger occurs enable DMA channel, when completed wrap addresses and restart</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_WRAP_TRIGGER_RESTART</name>
									<value>7</value>
									<description>When source trigger occurs enable DMA channel, when completed wrap addresses, and upon next trigger event restart</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>DMA_STATUS</name>
					<description>DMA Channel Status</description>
					<addressOffset>0x0C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x70F</resetMask>
					<fields>
						<field>
							<name>ACTIVE</name>
							<bitRange>[10:10]</bitRange>
							<description>Active status of the channel</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_NON_ACTIVE</name>
									<value>0</value>
									<description>DMA channel is disabled or waiting for a trigger event.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_ACTIVE</name>
									<value>1</value>
									<description>DMA channel is running</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CNT_INT</name>
							<bitRange>[9:9]</bitRange>
							<description>Indicate if a counter interrupt has occurred on DMA channel</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_CNT_INT_FALSE</name>
									<value>0</value>
									<description>Indicate that no counter interrupt has occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_CNT_INT_TRUE</name>
									<value>1</value>
									<description>Indicate that a counter interrupt has occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>COMPLETE_INT</name>
							<bitRange>[8:8]</bitRange>
							<description>Indicate if a complete interrupt has occurred on DMA channel</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_COMPLETE_INT_FALSE</name>
									<value>0</value>
									<description>Indicate that a no complete interrupt has occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_COMPLETE_INT_TRUE</name>
									<value>1</value>
									<description>Indicate that a complete interrupt has occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CNT_INT_CLEAR</name>
							<bitRange>[6:6]</bitRange>
							<description>Clear the counter interrupt flag</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_CNT_INT_CLEAR</name>
									<value>1</value>
									<description>Clear the counter interrupt flag</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>COMPLETE_INT_CLEAR</name>
							<bitRange>[5:5]</bitRange>
							<description>Clear the complete interrupt flag</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_COMPLETE_INT_CLEAR</name>
									<value>1</value>
									<description>Clear the complete interrupt flag</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SRC_BUFFER_FILL_LVL_WR</name>
							<bitRange>[4:4]</bitRange>
							<description>Enable writing of SRC_BUFFER_FILL_LVL</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_SRC_BUFFER_FILL_LVL_WR</name>
									<value>1</value>
									<description>Enable writing of SRC_BUFFER_FILL_LVL</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SRC_BUFFER_FILL_LVL</name>
							<bitRange>[3:0]</bitRange>
							<description>The number of nibbles currently in the source buffer (0: buffer is empty, 8: the 32-bit buffer is completely full)</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>DMA_SRC_ADDR</name>
					<description>DMA Channel Source Address</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SRC_ADDR</name>
							<bitRange>[31:0]</bitRange>
							<description>Address for the source of data transferred using DMA channel</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>DMA_DEST_ADDR</name>
					<description>DMA Channel Destination Address</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DEST_ADDR</name>
							<bitRange>[31:0]</bitRange>
							<description>Address for the destination of data transferred using DMA channel</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>DMA_CNTS</name>
					<description>DMA Channel Counters</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>INT_TRANSFER_WORD_CNT</name>
							<bitRange>[31:16]</bitRange>
							<description>Interrupt word counter (automatically reset after each counter interrupt)</description>
							<access>read-write</access>
						</field>
						<field>
							<name>TRANSFER_WORD_CNT</name>
							<bitRange>[15:0]</bitRange>
							<description>The number of words that have been transferred using DMA channel during the current transfer</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>DMA_SRC_BUFFER</name>
					<description>DMA Channel Source buffered data after packing</description>
					<addressOffset>0x1C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SRC_BUFFER</name>
							<bitRange>[31:0]</bitRange>
							<description>Packed word which has been read from the source addresses.</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>DMA_ID_NUM</name>
					<description>DMA ID number</description>
					<addressOffset>0xFC</addressOffset>
					<size>32</size>
					<resetValue>0x100</resetValue>
					<resetMask>0x1FFFFF</resetMask>
					<fields>
						<field>
							<name>DMA_24BIT_WORD</name>
							<bitRange>[20:20]</bitRange>
							<description>24-bit word size supported</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_24BIT_WORD_NOT_SUPPORTED</name>
									<value>0</value>
									<description>24-bit word size not supported</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_24BIT_WORD_SUPPORTED</name>
									<value>1</value>
									<description>24-bit word size supported</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DMA_NUMBER</name>
							<bitRange>[19:16]</bitRange>
							<description>DMA channel number</description>
							<access>read-only</access>
						</field>
						<field>
							<name>DMA_MAJOR_REVISION</name>
							<bitRange>[15:8]</bitRange>
							<description>DMA Major Revision number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_MAJOR_REVISION</name>
									<value>1</value>
									<description>DMA revision 1.0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DMA_MINOR_REVISION</name>
							<bitRange>[7:0]</bitRange>
							<description>DMA Minor Revision number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_MINOR_REVISION</name>
									<value>0</value>
									<description>DMA revision 1.0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>DMA2</name>
			<baseAddress>0x40001100</baseAddress>
			<description>DMA Controller Configuration and Control</description>
			<addressBlock>
				<offset>0</offset>
				<size>0xFC</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>DMA_CFG0</name>
					<description>DMA Channel Configuration Register</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFDEF</resetMask>
					<fields>
						<field>
							<name>COMPLETE_INT_ENABLE</name>
							<bitRange>[31:31]</bitRange>
							<description>Raise an interrupt when the DMA transfer completes</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_COMPLETE_INT_DISABLE</name>
									<value>0</value>
									<description>Disable completion interrupts for DMA channel</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_COMPLETE_INT_ENABLE</name>
									<value>1</value>
									<description>Enable completion interrupts for DMA channel</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CNT_INT_ENABLE</name>
							<bitRange>[30:30]</bitRange>
							<description>Raise an interrupt when the DMA transfer reaches the counter value</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_CNT_INT_DISABLE</name>
									<value>0</value>
									<description>Disable counter interrupts for DMA channel</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_CNT_INT_ENABLE</name>
									<value>1</value>
									<description>Enable counter interrupts for DMA channel</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEST_ADDR_LSB_TOGGLE</name>
							<bitRange>[29:29]</bitRange>
							<description>Enable an address LSB toggling for the destination</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_LSB_TOGGLE_DISABLE</name>
									<value>0</value>
									<description>No toggling on the destination address LSB</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_LSB_TOGGLE_ENABLE</name>
									<value>1</value>
									<description>Toggle the destination address LSB</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SRC_ADDR_LSB_TOGGLE</name>
							<bitRange>[28:28]</bitRange>
							<description>Enable an address LSB toggling for the source</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_LSB_TOGGLE_DISABLE</name>
									<value>0</value>
									<description>No toggling on the source address LSB</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_LSB_TOGGLE_ENABLE</name>
									<value>1</value>
									<description>Toggle the source address LSB</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEST_ADDR_STEP</name>
							<bitRange>[27:24]</bitRange>
							<description>Configure whether the destination address increments/decrements in terms of destination word size</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_STATIC</name>
									<value>0</value>
									<description>Do not increment the destination address used by DMA channel</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_INCR_1</name>
									<value>1</value>
									<description>Set the step size of DMA channel destination address to 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_INCR_2</name>
									<value>2</value>
									<description>Set the step size of DMA channel destination address to 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_INCR_3</name>
									<value>3</value>
									<description>Set the step size of DMA channel destination address to 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_INCR_4</name>
									<value>4</value>
									<description>Set the step size of DMA channel destination address to 4</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_INCR_5</name>
									<value>5</value>
									<description>Set the step size of DMA channel destination address to 5</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_INCR_6</name>
									<value>6</value>
									<description>Set the step size of DMA channel destination address to 6</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_INCR_7</name>
									<value>7</value>
									<description>Set the step size of DMA channel destination address to 7</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_DECR_8</name>
									<value>8</value>
									<description>Set the step size of DMA channel destination address to minus 8</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_DECR_7</name>
									<value>9</value>
									<description>Set the step size of DMA channel destination address to minus 7</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_DECR_6</name>
									<value>10</value>
									<description>Set the step size of DMA channel destination address to minus 6</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_DECR_5</name>
									<value>11</value>
									<description>Set the step size of DMA channel destination address to minus 5</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_DECR_4</name>
									<value>12</value>
									<description>Set the step size of DMA channel destination address to minus 4</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_DECR_3</name>
									<value>13</value>
									<description>Set the step size of DMA channel destination address to minus 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_DECR_2</name>
									<value>14</value>
									<description>Set the step size of DMA channel destination address to minus 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_DECR_1</name>
									<value>15</value>
									<description>Set the step size of DMA channel destination address to minus 1</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SRC_ADDR_STEP</name>
							<bitRange>[23:20]</bitRange>
							<description>Configure whether the source address increments/decrements in terms of source word size</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_STATIC</name>
									<value>0</value>
									<description>Do not increment the source address used by DMA channel</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_INCR_1</name>
									<value>1</value>
									<description>Set the step size of DMA channel source address to 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_INCR_2</name>
									<value>2</value>
									<description>Set the step size of DMA channel source address to 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_INCR_3</name>
									<value>3</value>
									<description>Set the step size of DMA channel source address to 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_INCR_4</name>
									<value>4</value>
									<description>Set the step size of DMA channel source address to 4</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_INCR_5</name>
									<value>5</value>
									<description>Set the step size of DMA channel source address to 5</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_INCR_6</name>
									<value>6</value>
									<description>Set the step size of DMA channel source address to 6</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_INCR_7</name>
									<value>7</value>
									<description>Set the step size of DMA channel source address to 7</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_DECR_8</name>
									<value>8</value>
									<description>Set the step size of DMA channel source address to minus 8</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_DECR_7</name>
									<value>9</value>
									<description>Set the step size of DMA channel source address to minus 7</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_DECR_6</name>
									<value>10</value>
									<description>Set the step size of DMA channel source address to minus 6</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_DECR_5</name>
									<value>11</value>
									<description>Set the step size of DMA channel source address to minus 5</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_DECR_4</name>
									<value>12</value>
									<description>Set the step size of DMA channel source address to minus 4</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_DECR_3</name>
									<value>13</value>
									<description>Set the step size of DMA channel source address to minus 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_DECR_2</name>
									<value>14</value>
									<description>Set the step size of DMA channel source address to minus 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_DECR_1</name>
									<value>15</value>
									<description>Set the step size of DMA channel source address to minus 1</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SRC_DEST_WORD_SIZE</name>
							<bitRange>[19:14]</bitRange>
							<description>Select the source and destination word sizes for the transfer</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WORD_SIZE_32BITS_TO_32BITS</name>
									<value>0</value>
									<description>source data uses 32-bit word and destination data uses 32-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_32BITS_TO_4BITS</name>
									<value>1</value>
									<description>source data uses 32-bit word and destination data uses 4-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_32BITS_TO_8BITS</name>
									<value>2</value>
									<description>source data uses 32-bit word and destination data uses 8-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_32BITS_TO_16BITS</name>
									<value>4</value>
									<description>source data uses 32-bit word and destination data uses 16-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_4BITS_TO_32BITS</name>
									<value>8</value>
									<description>source data uses 4-bit word and destination data uses 32-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_4BITS_TO_4BITS</name>
									<value>9</value>
									<description>source data uses 4-bit word and destination data uses 4-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_4BITS_TO_8BITS</name>
									<value>10</value>
									<description>source data uses 4-bit word and destination data uses 8-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_4BITS_TO_16BITS</name>
									<value>12</value>
									<description>source data uses 4-bit word and destination data uses 16-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_8BITS_TO_32BITS</name>
									<value>16</value>
									<description>source data uses 8-bit word and destination data uses 32-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_8BITS_TO_4BITS</name>
									<value>17</value>
									<description>source data uses 8-bit word and destination data uses 4-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_8BITS_TO_8BITS</name>
									<value>18</value>
									<description>source data uses 8-bit word and destination data uses 8-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_8BITS_TO_16BITS</name>
									<value>20</value>
									<description>source data uses 8-bit word and destination data uses 16-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_16BITS_TO_32BITS</name>
									<value>32</value>
									<description>source data uses 16-bit word and destination data uses 32-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_16BITS_TO_4BITS</name>
									<value>33</value>
									<description>source data uses 16-bit word and destination data uses 4-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_16BITS_TO_8BITS</name>
									<value>34</value>
									<description>source data uses 16-bit word and destination data uses 8-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_16BITS_TO_16BITS</name>
									<value>36</value>
									<description>source data uses 16-bit word and destination data uses 16-bit word</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEST_SELECT</name>
							<bitRange>[13:10]</bitRange>
							<description>Select the request line for the destination</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_DEST_ALWAYS_ON</name>
									<value>0</value>
									<description>Data writes are always triggered</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_SPI0</name>
									<value>1</value>
									<description>Data writes are triggered by the SPI0 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_UART0</name>
									<value>2</value>
									<description>Data writes are triggered by the UART0 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_I2C0</name>
									<value>3</value>
									<description>Data writes are triggered by the I2C0 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_TOF</name>
									<value>4</value>
									<description>Data writes are triggered by the TOF request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_5</name>
									<value>5</value>
									<description>Data writes are triggered by the DEST_NOT_USED_5 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_6</name>
									<value>6</value>
									<description>Data writes are triggered by the DEST_NOT_USED_6 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_7</name>
									<value>7</value>
									<description>Data writes are triggered by the DEST_NOT_USED_7 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_8</name>
									<value>8</value>
									<description>Data writes are triggered by the DEST_NOT_USED_8 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_9</name>
									<value>9</value>
									<description>Data writes are triggered by the DEST_NOT_USED_9 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_10</name>
									<value>10</value>
									<description>Data writes are triggered by the DEST_NOT_USED_10 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_11</name>
									<value>11</value>
									<description>Data writes are triggered by the DEST_NOT_USED_11 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_12</name>
									<value>12</value>
									<description>Data writes are triggered by the DEST_NOT_USED_12 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_13</name>
									<value>13</value>
									<description>Data writes are triggered by the DEST_NOT_USED_13 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_14</name>
									<value>14</value>
									<description>Data writes are triggered by the DEST_NOT_USED_14 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_15</name>
									<value>15</value>
									<description>Data writes are triggered by the DEST_NOT_USED_15 request line</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SRC_SELECT</name>
							<bitRange>[8:5]</bitRange>
							<description>Select the request line for the source</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_SRC_ALWAYS_ON</name>
									<value>0</value>
									<description>Data reads are always triggered</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_SPI0</name>
									<value>1</value>
									<description>Data reads are triggered by the SPI0 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_UART0</name>
									<value>2</value>
									<description>Data reads are triggered by the UART0 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_I2C0</name>
									<value>3</value>
									<description>Data reads are triggered by the I2C0 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_TOF</name>
									<value>4</value>
									<description>Data reads are triggered by the TOF request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_5</name>
									<value>5</value>
									<description>Data reads are triggered by the SRC_NOT_USED_5 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_6</name>
									<value>6</value>
									<description>Data reads are triggered by the SRC_NOT_USED_6 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_7</name>
									<value>7</value>
									<description>Data reads are triggered by the SRC_NOT_USED_7 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_8</name>
									<value>8</value>
									<description>Data reads are triggered by the SRC_NOT_USED_8 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_9</name>
									<value>9</value>
									<description>Data reads are triggered by the SRC_NOT_USED_9 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_10</name>
									<value>10</value>
									<description>Data reads are triggered by the SRC_NOT_USED_10 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_11</name>
									<value>11</value>
									<description>Data reads are triggered by the SRC_NOT_USED_11 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_12</name>
									<value>12</value>
									<description>Data reads are triggered by the SRC_NOT_USED_12 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_13</name>
									<value>13</value>
									<description>Data reads are triggered by the SRC_NOT_USED_13 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_14</name>
									<value>14</value>
									<description>Data reads are triggered by the SRC_NOT_USED_14 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_15</name>
									<value>15</value>
									<description>Data reads are triggered by the SRC_NOT_USED_15 request line</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CHANNEL_PRIORITY</name>
							<bitRange>[3:2]</bitRange>
							<description>Select the priority level for this channel</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_PRIORITY_0</name>
									<value>0</value>
									<description>Set the priority of DMA channel to 0 (Lowest)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_PRIORITY_1</name>
									<value>1</value>
									<description>Set the priority of DMA channel to 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_PRIORITY_2</name>
									<value>2</value>
									<description>Set the priority of DMA channel to 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_PRIORITY_3</name>
									<value>3</value>
									<description>Set the priority of DMA channel to 3 (highest)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SRC_DEST_TRANS_LENGTH_SEL</name>
							<bitRange>[1:1]</bitRange>
							<description>Selects whether the transfer length counter depends on either the source word counts or the destination word count</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEST_TRANS_LENGTH_SEL</name>
									<value>0</value>
									<description>Transfer length counter depends on the destination word count</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SRC_TRANS_LENGTH_SEL</name>
									<value>1</value>
									<description>Transfer length counter depends on the source word count</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BYTE_ORDER</name>
							<bitRange>[0:0]</bitRange>
							<description>Select the byte ordering of the DMA channel</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_LITTLE_ENDIAN</name>
									<value>0</value>
									<description>DMA channel uses little endian mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_BIG_ENDIAN</name>
									<value>1</value>
									<description>DMA channel uses big endian mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>DMA_CFG1</name>
					<description>DMA Channel Transfer Configuration Register</description>
					<addressOffset>0x04</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>INT_TRANSFER_LENGTH</name>
							<bitRange>[31:16]</bitRange>
							<description>Trigger a counter interrupt when the DMA transfer word count reaches this value</description>
							<access>read-write</access>
						</field>
						<field>
							<name>TRANSFER_LENGTH</name>
							<bitRange>[15:0]</bitRange>
							<description>The length, in words, of each data transfer using DMA channel</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>DMA_CTRL</name>
					<description>DMA Channel Control</description>
					<addressOffset>0x08</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3F67</resetMask>
					<fields>
						<field>
							<name>INT_CNT_TRIGGER_ENABLE</name>
							<bitRange>[13:13]</bitRange>
							<description>Enable waiting on a trigger when an interrupt counter event occurs</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_INT_CNT_TRIGGER_DISABLE</name>
									<value>0</value>
									<description>The DMA channel does not pause when an interrupt counter event occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_INT_CNT_TRIGGER_ENABLE</name>
									<value>1</value>
									<description>The DMA channel pauses when an interrupt counter event occurs and waits for a trigger source event to continue</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TRIGGER_SOURCE</name>
							<bitRange>[12:8]</bitRange>
							<description>Selects which event triggers this DMA channel when triggering is enabled</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_CH0_COMPLETED</name>
									<value>0</value>
									<description>This DMA channel is triggered when CH0_COMPLETED occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_CH1_COMPLETED</name>
									<value>1</value>
									<description>This DMA channel is triggered when CH1_COMPLETED occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_CH2_COMPLETED</name>
									<value>2</value>
									<description>This DMA channel is triggered when CH2_COMPLETED occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_CH3_COMPLETED</name>
									<value>3</value>
									<description>This DMA channel is triggered when CH3_COMPLETED occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_4</name>
									<value>4</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_4 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_5</name>
									<value>5</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_5 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_6</name>
									<value>6</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_6 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_7</name>
									<value>7</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_7 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_8</name>
									<value>8</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_8 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_9</name>
									<value>9</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_9 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_10</name>
									<value>10</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_10 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_11</name>
									<value>11</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_11 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_12</name>
									<value>12</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_12 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_13</name>
									<value>13</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_13 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_14</name>
									<value>14</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_14 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_15</name>
									<value>15</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_15 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_16</name>
									<value>16</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_16 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_17</name>
									<value>17</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_17 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_18</name>
									<value>18</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_18 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_19</name>
									<value>19</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_19 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_20</name>
									<value>20</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_20 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_21</name>
									<value>21</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_21 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_22</name>
									<value>22</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_22 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_23</name>
									<value>23</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_23 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_24</name>
									<value>24</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_24 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_25</name>
									<value>25</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_25 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_26</name>
									<value>26</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_26 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_27</name>
									<value>27</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_27 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_28</name>
									<value>28</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_28 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_29</name>
									<value>29</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_29 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_30</name>
									<value>30</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_30 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_31</name>
									<value>31</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_31 occurs</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>INT_CNT_ADDR_WRAP_ENABLE</name>
							<bitRange>[6:6]</bitRange>
							<description>Enable source or destination (depending on SRC_DEST_TRANS_LENGTH_SEL) address wrapping when an interrupt counter event occurs</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_INT_CNT_ADDR_WRAP_DISABLE</name>
									<value>0</value>
									<description>Source address and destination addresses are wrapped normally</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_INT_CNT_ADDR_WRAP_ENABLE</name>
									<value>1</value>
									<description>When the interrupt counter is reached, source or destination address is wrapped depending on SRC_DEST_TRANS_LENGTH_SEL</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLEAR_BUFFER_WHEN_WRAPPING</name>
							<bitRange>[5:5]</bitRange>
							<description>Clear buffer during address wrapping</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_KEEP_BUFFER_WHEN_WRAPPING</name>
									<value>0</value>
									<description>Buffer contents are not cleared during address wrapping</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_CLEAR_BUFFER_WHEN_WRAPPING</name>
									<value>1</value>
									<description>Buffer contents are cleared during address wrapping</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BUFFER_CLEAR</name>
							<bitRange>[4:4]</bitRange>
							<description>Clear source buffer</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_CLEAR_BUFFER</name>
									<value>1</value>
									<description>Clears the DMA source buffered data</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CNTS_CLEAR</name>
							<bitRange>[3:3]</bitRange>
							<description>Clear counters</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_CLEAR_CNTS</name>
									<value>1</value>
									<description>Clears the DMA counters</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE_ENABLE</name>
							<bitRange>[2:0]</bitRange>
							<description>Enable mode of operation of the DMA Channel</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_DISABLE</name>
									<value>0</value>
									<description>Disable DMA channel (channel waits on current READ or WRITE access to finish before the active bit is cleared)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_ENABLE</name>
									<value>1</value>
									<description>Enable DMA channel and when completed disable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_ENABLE_WRAP</name>
									<value>2</value>
									<description>Enable DMA channel and when completed, wrap addresses and disable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_ENABLE_WRAP_RESTART</name>
									<value>3</value>
									<description>Enable DMA channel and when completed, wrap addresses and restart</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER</name>
									<value>4</value>
									<description>When source trigger occurs enable DMA channel, when completed disable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_WRAP</name>
									<value>5</value>
									<description>When source trigger occurs enable DMA channel, when completed wrap addresses and disable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_WRAP_RESTART</name>
									<value>6</value>
									<description>When source trigger occurs enable DMA channel, when completed wrap addresses and restart</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_WRAP_TRIGGER_RESTART</name>
									<value>7</value>
									<description>When source trigger occurs enable DMA channel, when completed wrap addresses, and upon next trigger event restart</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>DMA_STATUS</name>
					<description>DMA Channel Status</description>
					<addressOffset>0x0C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x70F</resetMask>
					<fields>
						<field>
							<name>ACTIVE</name>
							<bitRange>[10:10]</bitRange>
							<description>Active status of the channel</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_NON_ACTIVE</name>
									<value>0</value>
									<description>DMA channel is disabled or waiting for a trigger event.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_ACTIVE</name>
									<value>1</value>
									<description>DMA channel is running</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CNT_INT</name>
							<bitRange>[9:9]</bitRange>
							<description>Indicate if a counter interrupt has occurred on DMA channel</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_CNT_INT_FALSE</name>
									<value>0</value>
									<description>Indicate that no counter interrupt has occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_CNT_INT_TRUE</name>
									<value>1</value>
									<description>Indicate that a counter interrupt has occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>COMPLETE_INT</name>
							<bitRange>[8:8]</bitRange>
							<description>Indicate if a complete interrupt has occurred on DMA channel</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_COMPLETE_INT_FALSE</name>
									<value>0</value>
									<description>Indicate that a no complete interrupt has occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_COMPLETE_INT_TRUE</name>
									<value>1</value>
									<description>Indicate that a complete interrupt has occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CNT_INT_CLEAR</name>
							<bitRange>[6:6]</bitRange>
							<description>Clear the counter interrupt flag</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_CNT_INT_CLEAR</name>
									<value>1</value>
									<description>Clear the counter interrupt flag</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>COMPLETE_INT_CLEAR</name>
							<bitRange>[5:5]</bitRange>
							<description>Clear the complete interrupt flag</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_COMPLETE_INT_CLEAR</name>
									<value>1</value>
									<description>Clear the complete interrupt flag</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SRC_BUFFER_FILL_LVL_WR</name>
							<bitRange>[4:4]</bitRange>
							<description>Enable writing of SRC_BUFFER_FILL_LVL</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_SRC_BUFFER_FILL_LVL_WR</name>
									<value>1</value>
									<description>Enable writing of SRC_BUFFER_FILL_LVL</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SRC_BUFFER_FILL_LVL</name>
							<bitRange>[3:0]</bitRange>
							<description>The number of nibbles currently in the source buffer (0: buffer is empty, 8: the 32-bit buffer is completely full)</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>DMA_SRC_ADDR</name>
					<description>DMA Channel Source Address</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SRC_ADDR</name>
							<bitRange>[31:0]</bitRange>
							<description>Address for the source of data transferred using DMA channel</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>DMA_DEST_ADDR</name>
					<description>DMA Channel Destination Address</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DEST_ADDR</name>
							<bitRange>[31:0]</bitRange>
							<description>Address for the destination of data transferred using DMA channel</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>DMA_CNTS</name>
					<description>DMA Channel Counters</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>INT_TRANSFER_WORD_CNT</name>
							<bitRange>[31:16]</bitRange>
							<description>Interrupt word counter (automatically reset after each counter interrupt)</description>
							<access>read-write</access>
						</field>
						<field>
							<name>TRANSFER_WORD_CNT</name>
							<bitRange>[15:0]</bitRange>
							<description>The number of words that have been transferred using DMA channel during the current transfer</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>DMA_SRC_BUFFER</name>
					<description>DMA Channel Source buffered data after packing</description>
					<addressOffset>0x1C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SRC_BUFFER</name>
							<bitRange>[31:0]</bitRange>
							<description>Packed word which has been read from the source addresses.</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>DMA_ID_NUM</name>
					<description>DMA ID number</description>
					<addressOffset>0xFC</addressOffset>
					<size>32</size>
					<resetValue>0x100</resetValue>
					<resetMask>0x1FFFFF</resetMask>
					<fields>
						<field>
							<name>DMA_24BIT_WORD</name>
							<bitRange>[20:20]</bitRange>
							<description>24-bit word size supported</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_24BIT_WORD_NOT_SUPPORTED</name>
									<value>0</value>
									<description>24-bit word size not supported</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_24BIT_WORD_SUPPORTED</name>
									<value>1</value>
									<description>24-bit word size supported</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DMA_NUMBER</name>
							<bitRange>[19:16]</bitRange>
							<description>DMA channel number</description>
							<access>read-only</access>
						</field>
						<field>
							<name>DMA_MAJOR_REVISION</name>
							<bitRange>[15:8]</bitRange>
							<description>DMA Major Revision number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_MAJOR_REVISION</name>
									<value>1</value>
									<description>DMA revision 1.0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DMA_MINOR_REVISION</name>
							<bitRange>[7:0]</bitRange>
							<description>DMA Minor Revision number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_MINOR_REVISION</name>
									<value>0</value>
									<description>DMA revision 1.0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>DMA3</name>
			<baseAddress>0x40001200</baseAddress>
			<description>DMA Controller Configuration and Control</description>
			<addressBlock>
				<offset>0</offset>
				<size>0xFC</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>DMA_CFG0</name>
					<description>DMA Channel Configuration Register</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFDEF</resetMask>
					<fields>
						<field>
							<name>COMPLETE_INT_ENABLE</name>
							<bitRange>[31:31]</bitRange>
							<description>Raise an interrupt when the DMA transfer completes</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_COMPLETE_INT_DISABLE</name>
									<value>0</value>
									<description>Disable completion interrupts for DMA channel</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_COMPLETE_INT_ENABLE</name>
									<value>1</value>
									<description>Enable completion interrupts for DMA channel</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CNT_INT_ENABLE</name>
							<bitRange>[30:30]</bitRange>
							<description>Raise an interrupt when the DMA transfer reaches the counter value</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_CNT_INT_DISABLE</name>
									<value>0</value>
									<description>Disable counter interrupts for DMA channel</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_CNT_INT_ENABLE</name>
									<value>1</value>
									<description>Enable counter interrupts for DMA channel</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEST_ADDR_LSB_TOGGLE</name>
							<bitRange>[29:29]</bitRange>
							<description>Enable an address LSB toggling for the destination</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_LSB_TOGGLE_DISABLE</name>
									<value>0</value>
									<description>No toggling on the destination address LSB</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_LSB_TOGGLE_ENABLE</name>
									<value>1</value>
									<description>Toggle the destination address LSB</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SRC_ADDR_LSB_TOGGLE</name>
							<bitRange>[28:28]</bitRange>
							<description>Enable an address LSB toggling for the source</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_LSB_TOGGLE_DISABLE</name>
									<value>0</value>
									<description>No toggling on the source address LSB</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_LSB_TOGGLE_ENABLE</name>
									<value>1</value>
									<description>Toggle the source address LSB</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEST_ADDR_STEP</name>
							<bitRange>[27:24]</bitRange>
							<description>Configure whether the destination address increments/decrements in terms of destination word size</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_STATIC</name>
									<value>0</value>
									<description>Do not increment the destination address used by DMA channel</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_INCR_1</name>
									<value>1</value>
									<description>Set the step size of DMA channel destination address to 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_INCR_2</name>
									<value>2</value>
									<description>Set the step size of DMA channel destination address to 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_INCR_3</name>
									<value>3</value>
									<description>Set the step size of DMA channel destination address to 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_INCR_4</name>
									<value>4</value>
									<description>Set the step size of DMA channel destination address to 4</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_INCR_5</name>
									<value>5</value>
									<description>Set the step size of DMA channel destination address to 5</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_INCR_6</name>
									<value>6</value>
									<description>Set the step size of DMA channel destination address to 6</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_INCR_7</name>
									<value>7</value>
									<description>Set the step size of DMA channel destination address to 7</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_DECR_8</name>
									<value>8</value>
									<description>Set the step size of DMA channel destination address to minus 8</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_DECR_7</name>
									<value>9</value>
									<description>Set the step size of DMA channel destination address to minus 7</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_DECR_6</name>
									<value>10</value>
									<description>Set the step size of DMA channel destination address to minus 6</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_DECR_5</name>
									<value>11</value>
									<description>Set the step size of DMA channel destination address to minus 5</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_DECR_4</name>
									<value>12</value>
									<description>Set the step size of DMA channel destination address to minus 4</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_DECR_3</name>
									<value>13</value>
									<description>Set the step size of DMA channel destination address to minus 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_DECR_2</name>
									<value>14</value>
									<description>Set the step size of DMA channel destination address to minus 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_ADDR_DECR_1</name>
									<value>15</value>
									<description>Set the step size of DMA channel destination address to minus 1</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SRC_ADDR_STEP</name>
							<bitRange>[23:20]</bitRange>
							<description>Configure whether the source address increments/decrements in terms of source word size</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_STATIC</name>
									<value>0</value>
									<description>Do not increment the source address used by DMA channel</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_INCR_1</name>
									<value>1</value>
									<description>Set the step size of DMA channel source address to 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_INCR_2</name>
									<value>2</value>
									<description>Set the step size of DMA channel source address to 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_INCR_3</name>
									<value>3</value>
									<description>Set the step size of DMA channel source address to 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_INCR_4</name>
									<value>4</value>
									<description>Set the step size of DMA channel source address to 4</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_INCR_5</name>
									<value>5</value>
									<description>Set the step size of DMA channel source address to 5</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_INCR_6</name>
									<value>6</value>
									<description>Set the step size of DMA channel source address to 6</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_INCR_7</name>
									<value>7</value>
									<description>Set the step size of DMA channel source address to 7</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_DECR_8</name>
									<value>8</value>
									<description>Set the step size of DMA channel source address to minus 8</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_DECR_7</name>
									<value>9</value>
									<description>Set the step size of DMA channel source address to minus 7</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_DECR_6</name>
									<value>10</value>
									<description>Set the step size of DMA channel source address to minus 6</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_DECR_5</name>
									<value>11</value>
									<description>Set the step size of DMA channel source address to minus 5</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_DECR_4</name>
									<value>12</value>
									<description>Set the step size of DMA channel source address to minus 4</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_DECR_3</name>
									<value>13</value>
									<description>Set the step size of DMA channel source address to minus 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_DECR_2</name>
									<value>14</value>
									<description>Set the step size of DMA channel source address to minus 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_ADDR_DECR_1</name>
									<value>15</value>
									<description>Set the step size of DMA channel source address to minus 1</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SRC_DEST_WORD_SIZE</name>
							<bitRange>[19:14]</bitRange>
							<description>Select the source and destination word sizes for the transfer</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WORD_SIZE_32BITS_TO_32BITS</name>
									<value>0</value>
									<description>source data uses 32-bit word and destination data uses 32-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_32BITS_TO_4BITS</name>
									<value>1</value>
									<description>source data uses 32-bit word and destination data uses 4-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_32BITS_TO_8BITS</name>
									<value>2</value>
									<description>source data uses 32-bit word and destination data uses 8-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_32BITS_TO_16BITS</name>
									<value>4</value>
									<description>source data uses 32-bit word and destination data uses 16-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_4BITS_TO_32BITS</name>
									<value>8</value>
									<description>source data uses 4-bit word and destination data uses 32-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_4BITS_TO_4BITS</name>
									<value>9</value>
									<description>source data uses 4-bit word and destination data uses 4-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_4BITS_TO_8BITS</name>
									<value>10</value>
									<description>source data uses 4-bit word and destination data uses 8-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_4BITS_TO_16BITS</name>
									<value>12</value>
									<description>source data uses 4-bit word and destination data uses 16-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_8BITS_TO_32BITS</name>
									<value>16</value>
									<description>source data uses 8-bit word and destination data uses 32-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_8BITS_TO_4BITS</name>
									<value>17</value>
									<description>source data uses 8-bit word and destination data uses 4-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_8BITS_TO_8BITS</name>
									<value>18</value>
									<description>source data uses 8-bit word and destination data uses 8-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_8BITS_TO_16BITS</name>
									<value>20</value>
									<description>source data uses 8-bit word and destination data uses 16-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_16BITS_TO_32BITS</name>
									<value>32</value>
									<description>source data uses 16-bit word and destination data uses 32-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_16BITS_TO_4BITS</name>
									<value>33</value>
									<description>source data uses 16-bit word and destination data uses 4-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_16BITS_TO_8BITS</name>
									<value>34</value>
									<description>source data uses 16-bit word and destination data uses 8-bit word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WORD_SIZE_16BITS_TO_16BITS</name>
									<value>36</value>
									<description>source data uses 16-bit word and destination data uses 16-bit word</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEST_SELECT</name>
							<bitRange>[13:10]</bitRange>
							<description>Select the request line for the destination</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_DEST_ALWAYS_ON</name>
									<value>0</value>
									<description>Data writes are always triggered</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_SPI0</name>
									<value>1</value>
									<description>Data writes are triggered by the SPI0 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_UART0</name>
									<value>2</value>
									<description>Data writes are triggered by the UART0 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_I2C0</name>
									<value>3</value>
									<description>Data writes are triggered by the I2C0 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_TOF</name>
									<value>4</value>
									<description>Data writes are triggered by the TOF request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_5</name>
									<value>5</value>
									<description>Data writes are triggered by the DEST_NOT_USED_5 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_6</name>
									<value>6</value>
									<description>Data writes are triggered by the DEST_NOT_USED_6 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_7</name>
									<value>7</value>
									<description>Data writes are triggered by the DEST_NOT_USED_7 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_8</name>
									<value>8</value>
									<description>Data writes are triggered by the DEST_NOT_USED_8 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_9</name>
									<value>9</value>
									<description>Data writes are triggered by the DEST_NOT_USED_9 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_10</name>
									<value>10</value>
									<description>Data writes are triggered by the DEST_NOT_USED_10 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_11</name>
									<value>11</value>
									<description>Data writes are triggered by the DEST_NOT_USED_11 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_12</name>
									<value>12</value>
									<description>Data writes are triggered by the DEST_NOT_USED_12 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_13</name>
									<value>13</value>
									<description>Data writes are triggered by the DEST_NOT_USED_13 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_14</name>
									<value>14</value>
									<description>Data writes are triggered by the DEST_NOT_USED_14 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_DEST_NOT_USED_15</name>
									<value>15</value>
									<description>Data writes are triggered by the DEST_NOT_USED_15 request line</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SRC_SELECT</name>
							<bitRange>[8:5]</bitRange>
							<description>Select the request line for the source</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_SRC_ALWAYS_ON</name>
									<value>0</value>
									<description>Data reads are always triggered</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_SPI0</name>
									<value>1</value>
									<description>Data reads are triggered by the SPI0 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_UART0</name>
									<value>2</value>
									<description>Data reads are triggered by the UART0 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_I2C0</name>
									<value>3</value>
									<description>Data reads are triggered by the I2C0 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_TOF</name>
									<value>4</value>
									<description>Data reads are triggered by the TOF request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_5</name>
									<value>5</value>
									<description>Data reads are triggered by the SRC_NOT_USED_5 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_6</name>
									<value>6</value>
									<description>Data reads are triggered by the SRC_NOT_USED_6 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_7</name>
									<value>7</value>
									<description>Data reads are triggered by the SRC_NOT_USED_7 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_8</name>
									<value>8</value>
									<description>Data reads are triggered by the SRC_NOT_USED_8 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_9</name>
									<value>9</value>
									<description>Data reads are triggered by the SRC_NOT_USED_9 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_10</name>
									<value>10</value>
									<description>Data reads are triggered by the SRC_NOT_USED_10 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_11</name>
									<value>11</value>
									<description>Data reads are triggered by the SRC_NOT_USED_11 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_12</name>
									<value>12</value>
									<description>Data reads are triggered by the SRC_NOT_USED_12 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_13</name>
									<value>13</value>
									<description>Data reads are triggered by the SRC_NOT_USED_13 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_14</name>
									<value>14</value>
									<description>Data reads are triggered by the SRC_NOT_USED_14 request line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_SRC_NOT_USED_15</name>
									<value>15</value>
									<description>Data reads are triggered by the SRC_NOT_USED_15 request line</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CHANNEL_PRIORITY</name>
							<bitRange>[3:2]</bitRange>
							<description>Select the priority level for this channel</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_PRIORITY_0</name>
									<value>0</value>
									<description>Set the priority of DMA channel to 0 (Lowest)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_PRIORITY_1</name>
									<value>1</value>
									<description>Set the priority of DMA channel to 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_PRIORITY_2</name>
									<value>2</value>
									<description>Set the priority of DMA channel to 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_PRIORITY_3</name>
									<value>3</value>
									<description>Set the priority of DMA channel to 3 (highest)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SRC_DEST_TRANS_LENGTH_SEL</name>
							<bitRange>[1:1]</bitRange>
							<description>Selects whether the transfer length counter depends on either the source word counts or the destination word count</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEST_TRANS_LENGTH_SEL</name>
									<value>0</value>
									<description>Transfer length counter depends on the destination word count</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SRC_TRANS_LENGTH_SEL</name>
									<value>1</value>
									<description>Transfer length counter depends on the source word count</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BYTE_ORDER</name>
							<bitRange>[0:0]</bitRange>
							<description>Select the byte ordering of the DMA channel</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_LITTLE_ENDIAN</name>
									<value>0</value>
									<description>DMA channel uses little endian mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_BIG_ENDIAN</name>
									<value>1</value>
									<description>DMA channel uses big endian mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>DMA_CFG1</name>
					<description>DMA Channel Transfer Configuration Register</description>
					<addressOffset>0x04</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>INT_TRANSFER_LENGTH</name>
							<bitRange>[31:16]</bitRange>
							<description>Trigger a counter interrupt when the DMA transfer word count reaches this value</description>
							<access>read-write</access>
						</field>
						<field>
							<name>TRANSFER_LENGTH</name>
							<bitRange>[15:0]</bitRange>
							<description>The length, in words, of each data transfer using DMA channel</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>DMA_CTRL</name>
					<description>DMA Channel Control</description>
					<addressOffset>0x08</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3F67</resetMask>
					<fields>
						<field>
							<name>INT_CNT_TRIGGER_ENABLE</name>
							<bitRange>[13:13]</bitRange>
							<description>Enable waiting on a trigger when an interrupt counter event occurs</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_INT_CNT_TRIGGER_DISABLE</name>
									<value>0</value>
									<description>The DMA channel does not pause when an interrupt counter event occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_INT_CNT_TRIGGER_ENABLE</name>
									<value>1</value>
									<description>The DMA channel pauses when an interrupt counter event occurs and waits for a trigger source event to continue</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TRIGGER_SOURCE</name>
							<bitRange>[12:8]</bitRange>
							<description>Selects which event triggers this DMA channel when triggering is enabled</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_CH0_COMPLETED</name>
									<value>0</value>
									<description>This DMA channel is triggered when CH0_COMPLETED occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_CH1_COMPLETED</name>
									<value>1</value>
									<description>This DMA channel is triggered when CH1_COMPLETED occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_CH2_COMPLETED</name>
									<value>2</value>
									<description>This DMA channel is triggered when CH2_COMPLETED occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_CH3_COMPLETED</name>
									<value>3</value>
									<description>This DMA channel is triggered when CH3_COMPLETED occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_4</name>
									<value>4</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_4 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_5</name>
									<value>5</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_5 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_6</name>
									<value>6</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_6 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_7</name>
									<value>7</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_7 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_8</name>
									<value>8</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_8 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_9</name>
									<value>9</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_9 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_10</name>
									<value>10</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_10 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_11</name>
									<value>11</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_11 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_12</name>
									<value>12</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_12 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_13</name>
									<value>13</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_13 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_14</name>
									<value>14</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_14 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_15</name>
									<value>15</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_15 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_16</name>
									<value>16</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_16 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_17</name>
									<value>17</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_17 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_18</name>
									<value>18</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_18 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_19</name>
									<value>19</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_19 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_20</name>
									<value>20</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_20 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_21</name>
									<value>21</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_21 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_22</name>
									<value>22</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_22 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_23</name>
									<value>23</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_23 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_24</name>
									<value>24</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_24 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_25</name>
									<value>25</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_25 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_26</name>
									<value>26</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_26 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_27</name>
									<value>27</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_27 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_28</name>
									<value>28</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_28 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_29</name>
									<value>29</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_29 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_30</name>
									<value>30</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_30 occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_NOT_USED_31</name>
									<value>31</value>
									<description>This DMA channel is triggered when TRIGGER_NOT_USED_31 occurs</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>INT_CNT_ADDR_WRAP_ENABLE</name>
							<bitRange>[6:6]</bitRange>
							<description>Enable source or destination (depending on SRC_DEST_TRANS_LENGTH_SEL) address wrapping when an interrupt counter event occurs</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_INT_CNT_ADDR_WRAP_DISABLE</name>
									<value>0</value>
									<description>Source address and destination addresses are wrapped normally</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_INT_CNT_ADDR_WRAP_ENABLE</name>
									<value>1</value>
									<description>When the interrupt counter is reached, source or destination address is wrapped depending on SRC_DEST_TRANS_LENGTH_SEL</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLEAR_BUFFER_WHEN_WRAPPING</name>
							<bitRange>[5:5]</bitRange>
							<description>Clear buffer during address wrapping</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_KEEP_BUFFER_WHEN_WRAPPING</name>
									<value>0</value>
									<description>Buffer contents are not cleared during address wrapping</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_CLEAR_BUFFER_WHEN_WRAPPING</name>
									<value>1</value>
									<description>Buffer contents are cleared during address wrapping</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BUFFER_CLEAR</name>
							<bitRange>[4:4]</bitRange>
							<description>Clear source buffer</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_CLEAR_BUFFER</name>
									<value>1</value>
									<description>Clears the DMA source buffered data</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CNTS_CLEAR</name>
							<bitRange>[3:3]</bitRange>
							<description>Clear counters</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_CLEAR_CNTS</name>
									<value>1</value>
									<description>Clears the DMA counters</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE_ENABLE</name>
							<bitRange>[2:0]</bitRange>
							<description>Enable mode of operation of the DMA Channel</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_DISABLE</name>
									<value>0</value>
									<description>Disable DMA channel (channel waits on current READ or WRITE access to finish before the active bit is cleared)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_ENABLE</name>
									<value>1</value>
									<description>Enable DMA channel and when completed disable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_ENABLE_WRAP</name>
									<value>2</value>
									<description>Enable DMA channel and when completed, wrap addresses and disable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_ENABLE_WRAP_RESTART</name>
									<value>3</value>
									<description>Enable DMA channel and when completed, wrap addresses and restart</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER</name>
									<value>4</value>
									<description>When source trigger occurs enable DMA channel, when completed disable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_WRAP</name>
									<value>5</value>
									<description>When source trigger occurs enable DMA channel, when completed wrap addresses and disable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_WRAP_RESTART</name>
									<value>6</value>
									<description>When source trigger occurs enable DMA channel, when completed wrap addresses and restart</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_TRIGGER_WRAP_TRIGGER_RESTART</name>
									<value>7</value>
									<description>When source trigger occurs enable DMA channel, when completed wrap addresses, and upon next trigger event restart</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>DMA_STATUS</name>
					<description>DMA Channel Status</description>
					<addressOffset>0x0C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x70F</resetMask>
					<fields>
						<field>
							<name>ACTIVE</name>
							<bitRange>[10:10]</bitRange>
							<description>Active status of the channel</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_NON_ACTIVE</name>
									<value>0</value>
									<description>DMA channel is disabled or waiting for a trigger event.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_ACTIVE</name>
									<value>1</value>
									<description>DMA channel is running</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CNT_INT</name>
							<bitRange>[9:9]</bitRange>
							<description>Indicate if a counter interrupt has occurred on DMA channel</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_CNT_INT_FALSE</name>
									<value>0</value>
									<description>Indicate that no counter interrupt has occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_CNT_INT_TRUE</name>
									<value>1</value>
									<description>Indicate that a counter interrupt has occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>COMPLETE_INT</name>
							<bitRange>[8:8]</bitRange>
							<description>Indicate if a complete interrupt has occurred on DMA channel</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_COMPLETE_INT_FALSE</name>
									<value>0</value>
									<description>Indicate that a no complete interrupt has occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_COMPLETE_INT_TRUE</name>
									<value>1</value>
									<description>Indicate that a complete interrupt has occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CNT_INT_CLEAR</name>
							<bitRange>[6:6]</bitRange>
							<description>Clear the counter interrupt flag</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_CNT_INT_CLEAR</name>
									<value>1</value>
									<description>Clear the counter interrupt flag</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>COMPLETE_INT_CLEAR</name>
							<bitRange>[5:5]</bitRange>
							<description>Clear the complete interrupt flag</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_COMPLETE_INT_CLEAR</name>
									<value>1</value>
									<description>Clear the complete interrupt flag</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SRC_BUFFER_FILL_LVL_WR</name>
							<bitRange>[4:4]</bitRange>
							<description>Enable writing of SRC_BUFFER_FILL_LVL</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_SRC_BUFFER_FILL_LVL_WR</name>
									<value>1</value>
									<description>Enable writing of SRC_BUFFER_FILL_LVL</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SRC_BUFFER_FILL_LVL</name>
							<bitRange>[3:0]</bitRange>
							<description>The number of nibbles currently in the source buffer (0: buffer is empty, 8: the 32-bit buffer is completely full)</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>DMA_SRC_ADDR</name>
					<description>DMA Channel Source Address</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SRC_ADDR</name>
							<bitRange>[31:0]</bitRange>
							<description>Address for the source of data transferred using DMA channel</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>DMA_DEST_ADDR</name>
					<description>DMA Channel Destination Address</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DEST_ADDR</name>
							<bitRange>[31:0]</bitRange>
							<description>Address for the destination of data transferred using DMA channel</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>DMA_CNTS</name>
					<description>DMA Channel Counters</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>INT_TRANSFER_WORD_CNT</name>
							<bitRange>[31:16]</bitRange>
							<description>Interrupt word counter (automatically reset after each counter interrupt)</description>
							<access>read-write</access>
						</field>
						<field>
							<name>TRANSFER_WORD_CNT</name>
							<bitRange>[15:0]</bitRange>
							<description>The number of words that have been transferred using DMA channel during the current transfer</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>DMA_SRC_BUFFER</name>
					<description>DMA Channel Source buffered data after packing</description>
					<addressOffset>0x1C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SRC_BUFFER</name>
							<bitRange>[31:0]</bitRange>
							<description>Packed word which has been read from the source addresses.</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>DMA_ID_NUM</name>
					<description>DMA ID number</description>
					<addressOffset>0xFC</addressOffset>
					<size>32</size>
					<resetValue>0x100</resetValue>
					<resetMask>0x1FFFFF</resetMask>
					<fields>
						<field>
							<name>DMA_24BIT_WORD</name>
							<bitRange>[20:20]</bitRange>
							<description>24-bit word size supported</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_24BIT_WORD_NOT_SUPPORTED</name>
									<value>0</value>
									<description>24-bit word size not supported</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMA_24BIT_WORD_SUPPORTED</name>
									<value>1</value>
									<description>24-bit word size supported</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DMA_NUMBER</name>
							<bitRange>[19:16]</bitRange>
							<description>DMA channel number</description>
							<access>read-only</access>
						</field>
						<field>
							<name>DMA_MAJOR_REVISION</name>
							<bitRange>[15:8]</bitRange>
							<description>DMA Major Revision number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_MAJOR_REVISION</name>
									<value>1</value>
									<description>DMA revision 1.0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DMA_MINOR_REVISION</name>
							<bitRange>[7:0]</bitRange>
							<description>DMA Minor Revision number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMA_MINOR_REVISION</name>
									<value>0</value>
									<description>DMA revision 1.0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>CRC</name>
			<baseAddress>0x40001300</baseAddress>
			<description>CRC Generator Control</description>
			<addressBlock>
				<offset>0</offset>
				<size>0xFC</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>CRC_CFG</name>
					<description>CRC Generator Configuration Register</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1F</resetMask>
					<fields>
						<field>
							<name>FINAL_CRC_XOR</name>
							<bitRange>[4:4]</bitRange>
							<description>Selects the final CRC XOR mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CRC_FINAL_XOR_STANDARD</name>
									<value>0</value>
									<description>Final CRC XOR is done according to the standard (CRC-CCITT: no XOR; CRC-32: XOR with 0xFFFFFFFF)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CRC_FINAL_XOR_NON_STANDARD</name>
									<value>1</value>
									<description>Final CRC XOR is done in opposite of the standard</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FINAL_CRC_REVERSE</name>
							<bitRange>[3:3]</bitRange>
							<description>Selects the final CRC reversal mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CRC_FINAL_REVERSE_STANDARD</name>
									<value>0</value>
									<description>Final CRC reversal is done according to the standard (CRC-CCITT: normal; CRC-32 reversed)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CRC_FINAL_REVERSE_NON_STANDARD</name>
									<value>1</value>
									<description>Final CRC reversal is done in opposite of the standard</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIT_ORDER</name>
							<bitRange>[2:2]</bitRange>
							<description>Selects the bit order for bytes added to the CRC</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CRC_BIT_ORDER_STANDARD</name>
									<value>0</value>
									<description>Bit order is as defined by the standard (CRC-CCITT: normal; CRC-32 reversed)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CRC_BIT_ORDER_NON_STANDARD</name>
									<value>1</value>
									<description>Bit order is opposite of the standard</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CRC_TYPE</name>
							<bitRange>[1:1]</bitRange>
							<description>Selects the CRC type</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CRC_CCITT</name>
									<value>0</value>
									<description>CRC-CCITT algorithm selected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CRC_32</name>
									<value>1</value>
									<description>CRC-32 (IEEE 802.3) algorithm selected</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BYTE_ORDER</name>
							<bitRange>[0:0]</bitRange>
							<description>Selects the endianness for bytes added to the CRC</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CRC_BIG_ENDIAN</name>
									<value>0</value>
									<description>Bytes are added to the CRC in big-endian order</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CRC_LITTLE_ENDIAN</name>
									<value>1</value>
									<description>Bytes are added to the CRC in little-endian order</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>CRC_VALUE</name>
					<description>CRC Generator Current Value Register</description>
					<addressOffset>0x04</addressOffset>
					<size>32</size>
					<resetValue>0xFFFF</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CURRENT_CRC</name>
							<bitRange>[31:0]</bitRange>
							<description>CRC generator value: Write 0xFFFFFFF (32) or 0xFFFF (CCITT) to initialize the CRC, read provides the current CRC value.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CRC_CCITT_INIT_VALUE</name>
									<value>65535</value>
									<description>Initial value for the CRC CCITT calculation</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CRC_32_INIT_VALUE</name>
									<value>4294967295</value>
									<description>Initial value for the CRC 32 calculation</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>CRC_ADD_1</name>
					<description>CRC Generator - Add 1 Bit</description>
					<addressOffset>0x08</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields>
						<field>
							<name>CRC_ADD_1</name>
							<bitRange>[0:0]</bitRange>
							<description>Add 1 bit to the CRC calculation</description>
							<access>write-only</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>CRC_ADD_8</name>
					<description>CRC Generator - Add 1 Byte</description>
					<addressOffset>0x0C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields>
						<field>
							<name>CRC_ADD_8</name>
							<bitRange>[7:0]</bitRange>
							<description>Add 1 byte (8 bits) to the CRC calculation</description>
							<access>write-only</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>CRC_ADD_16</name>
					<description>CRC Generator - Add 1 Half-word</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields>
						<field>
							<name>CRC_ADD_16</name>
							<bitRange>[15:0]</bitRange>
							<description>Add 1 half-word (16 bits) to the CRC calculation</description>
							<access>write-only</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>CRC_ADD_24</name>
					<description>CRC Generator - Add 3 Bytes</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields>
						<field>
							<name>CRC_ADD_24</name>
							<bitRange>[23:0]</bitRange>
							<description>Add 3 bytes (24 bits) to the CRC calculation</description>
							<access>write-only</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>CRC_ADD_32</name>
					<description>CRC Generator - Add 1 Word</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields>
						<field>
							<name>CRC_ADD_32</name>
							<bitRange>[31:0]</bitRange>
							<description>Add 1 word (32 bits) to the CRC calculation</description>
							<access>write-only</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>CRC_FINAL</name>
					<description>CRC Generator Final Value</description>
					<addressOffset>0x1C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>FINAL_CRC</name>
							<bitRange>[31:0]</bitRange>
							<description>CRC generator final value: After XOR for CCITT or byte reversal for CRC-32</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>CRC_ID_NUM</name>
					<description>CRC ID number</description>
					<addressOffset>0xFC</addressOffset>
					<size>32</size>
					<resetValue>0x100</resetValue>
					<resetMask>0xFFFF</resetMask>
					<fields>
						<field>
							<name>CRC_MAJOR_REVISION</name>
							<bitRange>[15:8]</bitRange>
							<description>CRC Major Revision number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CRC_MAJOR_REVISION</name>
									<value>1</value>
									<description>CRC revision 1.0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CRC_MINOR_REVISION</name>
							<bitRange>[7:0]</bitRange>
							<description>CRC Minor Revision number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CRC_MINOR_REVISION</name>
									<value>0</value>
									<description>CRC revision 1.0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>ASCC</name>
			<baseAddress>0x40001400</baseAddress>
			<description>Asynchronous Clock Counter</description>
			<addressBlock>
				<offset>0</offset>
				<size>0xFC</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>ASCC_CTRL</name>
					<description>ASCC Control Register</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x98</resetMask>
					<fields>
						<field>
							<name>PHASE_CNT_START_NO_WAIT</name>
							<bitRange>[8:8]</bitRange>
							<description>Start the asynchronous clock phase counter mechanism without waiting on a sync pulse</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PHASE_CNT_START_NO_WAIT</name>
									<value>1</value>
									<description>Reset PHASE_CNT and start the asynchronous clock phase counter mechanism without waiting on a sync pulse</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PERIOD_CNT_STATUS</name>
							<bitRange>[7:7]</bitRange>
							<description>Asynchronous clock period counter status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PERIOD_CNT_IDLE</name>
									<value>0</value>
									<description>The asynchronous clock period counter mechanism is idle</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PERIOD_CNT_BUSY</name>
									<value>1</value>
									<description>The asynchronous clock period counter mechanism is busy</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PERIOD_CNT_STOP</name>
							<bitRange>[6:6]</bitRange>
							<description>Stop the asynchronous clock period counter mechanism</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PERIOD_CNT_STOP</name>
									<value>1</value>
									<description>Stop the asynchronous clock period counter mechanism</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PERIOD_CNT_START</name>
							<bitRange>[5:5]</bitRange>
							<description>Start the asynchronous clock period counter mechanism</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PERIOD_CNT_START</name>
									<value>1</value>
									<description>Reset PERIOD_CNT and start the asynchronous clock period counter mechanism</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PHASE_CNT_MISSED_STATUS</name>
							<bitRange>[4:4]</bitRange>
							<description>Asynchronous clock phase counter missed status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PHASE_CNT_NORMAL</name>
									<value>0</value>
									<description>The asynchronous clock phase counter mechanism was not stopped due to a missed synchronization signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PHASE_CNT_MISSED</name>
									<value>1</value>
									<description>The asynchronous clock phase counter mechanism was stopped due to a missed synchronization signal</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PHASE_CNT_STATUS</name>
							<bitRange>[3:3]</bitRange>
							<description>Asynchronous clock phase counter status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PHASE_CNT_IDLE</name>
									<value>0</value>
									<description>The asynchronous clock phase counter mechanism is idle</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PHASE_CNT_BUSY</name>
									<value>1</value>
									<description>The asynchronous clock phase counter mechanism is busy</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PHASE_CNT_STOP</name>
							<bitRange>[2:2]</bitRange>
							<description>Stop the asynchronous clock phase counter mechanism</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PHASE_CNT_STOP</name>
									<value>1</value>
									<description>Stop the asynchronous clock phase counter mechanism</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PHASE_CNT_START</name>
							<bitRange>[1:1]</bitRange>
							<description>Start the asynchronous clock phase counter mechanism and wait for sync pulse</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PHASE_CNT_START</name>
									<value>1</value>
									<description>Reset PHASE_CNT and start the asynchronous clock phase counter mechanism and wait on a sync pulse</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CNT_RESET</name>
							<bitRange>[0:0]</bitRange>
							<description>Reset asynchronous clock counter</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CNT_RESET</name>
									<value>1</value>
									<description>Reset asynchronous clock counter</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>ASCC_CFG</name>
					<description>ASCC Configuration Register</description>
					<addressOffset>0x04</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x0F</resetMask>
					<fields>
						<field>
							<name>PERIODS_CFG</name>
							<bitRange>[3:0]</bitRange>
							<description>Defines over how many asynchronous clock periods the period counter measures</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASCC_PERIODS_1</name>
									<value>0</value>
									<description>Measure 1 asynchronous clock period</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_PERIODS_2</name>
									<value>1</value>
									<description>Measure 2 asynchronous clock periods</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_PERIODS_3</name>
									<value>2</value>
									<description>Measure 3 asynchronous clock periods</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_PERIODS_4</name>
									<value>3</value>
									<description>Measure 4 asynchronous clock periods</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_PERIODS_5</name>
									<value>4</value>
									<description>Measure 5 asynchronous clock periods</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_PERIODS_6</name>
									<value>5</value>
									<description>Measure 6 asynchronous clock periods</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_PERIODS_7</name>
									<value>6</value>
									<description>Measure 7 asynchronous clock periods</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_PERIODS_8</name>
									<value>7</value>
									<description>Measure 8 asynchronous clock periods</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_PERIODS_9</name>
									<value>8</value>
									<description>Measure 9 asynchronous clock periods</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_PERIODS_10</name>
									<value>9</value>
									<description>Measure 10 asynchronous clock periods</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_PERIODS_11</name>
									<value>10</value>
									<description>Measure 11 asynchronous clock periods</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_PERIODS_12</name>
									<value>11</value>
									<description>Measure 12 asynchronous clock periods</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_PERIODS_13</name>
									<value>12</value>
									<description>Measure 13 asynchronous clock periods</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_PERIODS_14</name>
									<value>13</value>
									<description>Measure 14 asynchronous clock periods</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_PERIODS_15</name>
									<value>14</value>
									<description>Measure 15 asynchronous clock periods</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASCC_PERIODS_16</name>
									<value>15</value>
									<description>Measure 16 asynchronous clock periods</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>ASCC_CNT</name>
					<description>ASCC Counter Register</description>
					<addressOffset>0x08</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFF</resetMask>
					<fields>
						<field>
							<name>CNT</name>
							<bitRange>[11:0]</bitRange>
							<description>Asynchronous clock counter value</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>ASCC_PHASE_CNT</name>
					<description>ASCC Phase Counter Register</description>
					<addressOffset>0x0C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFF</resetMask>
					<fields>
						<field>
							<name>PHASE_CNT</name>
							<bitRange>[15:0]</bitRange>
							<description>Asynchronous clock phase counter value</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>ASCC_PERIOD_CNT</name>
					<description>ASCC Period Counter Register</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFF</resetMask>
					<fields>
						<field>
							<name>PERIOD_CNT</name>
							<bitRange>[15:0]</bitRange>
							<description>Asynchronous clock period counter value</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>ASCC_ID_NUM</name>
					<description>ASCC ID number</description>
					<addressOffset>0xFC</addressOffset>
					<size>32</size>
					<resetValue>0x100</resetValue>
					<resetMask>0xFFFF</resetMask>
					<fields>
						<field>
							<name>ASCC_MAJOR_REVISION</name>
							<bitRange>[15:8]</bitRange>
							<description>ASCC Major Revision number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASCC_MAJOR_REVISION</name>
									<value>1</value>
									<description>ASCC revision 1.0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ASCC_MINOR_REVISION</name>
							<bitRange>[7:0]</bitRange>
							<description>ASCC Minor Revision number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASCC_MINOR_REVISION</name>
									<value>0</value>
									<description>ASCC revision 1.0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>LSAD</name>
			<baseAddress>0x40001500</baseAddress>
			<description>Low-Speed ADC</description>
			<addressBlock>
				<offset>0</offset>
				<size>0xFC</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>LSAD_DATA_TRIM_CH[%s]</name>
					<dim>8</dim>
					<dimIncrement>4</dimIncrement>
					<description>LSAD conversion result for channel 0 to 7 in trimmer mode</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FFF</resetMask>
					<fields>
						<field>
							<name>DATA</name>
							<bitRange>[13:0]</bitRange>
							<description>14-bit LSAD conversion result</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>LSAD_DATA_AUDIO_CH[%s]</name>
					<dim>8</dim>
					<dimIncrement>4</dimIncrement>
					<description>LSAD conversion result for channel 0 to 7 in audio mode (signed)</description>
					<addressOffset>0x20</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DATA</name>
							<bitRange>[31:0]</bitRange>
							<description>14-bit LSAD conversion result (sign extended to 32 bits)</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>LSAD_INPUT_SEL[%s]</name>
					<dim>8</dim>
					<dimIncrement>4</dimIncrement>
					<description>LSAD input selection for channel 0 to 7</description>
					<addressOffset>0x40</addressOffset>
					<size>32</size>
					<resetValue>0x67</resetValue>
					<resetMask>0x77</resetMask>
					<fields>
						<field>
							<name>POS_INPUT_SEL</name>
							<bitRange>[6:4]</bitRange>
							<description>Positive input selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LSAD_POS_INPUT_SEL0</name>
									<value>0</value>
									<description>Select pre-selection input 0 as positive input</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_POS_INPUT_SEL1</name>
									<value>1</value>
									<description>Select pre-selection input 1 as positive input</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_POS_INPUT_SEL2</name>
									<value>2</value>
									<description>Select pre-selection input 2 as positive input</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_POS_INPUT_SEL3</name>
									<value>3</value>
									<description>Select pre-selection input 3 as positive input</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_POS_INPUT_AOUT</name>
									<value>4</value>
									<description>Select AOUT as positive input</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_POS_INPUT_TEMP</name>
									<value>5</value>
									<description>Select temperature sensor as positive input</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_POS_INPUT_VBAT</name>
									<value>6</value>
									<description>Select VBAT or VBAT/2 as positive input</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_POS_INPUT_GND</name>
									<value>7</value>
									<description>Select LSAD internal ground as positive input</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NEG_INPUT_SEL</name>
							<bitRange>[2:0]</bitRange>
							<description>Negative input selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LSAD_NEG_INPUT_SEL0</name>
									<value>0</value>
									<description>Select pre-selection input 0 as negative input</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_NEG_INPUT_SEL1</name>
									<value>1</value>
									<description>Select pre-selection input 1 as negative input</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_NEG_INPUT_SEL2</name>
									<value>2</value>
									<description>Select pre-selection input 2 as negative input</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_NEG_INPUT_SEL3</name>
									<value>3</value>
									<description>Select pre-selection input 3 as negative input</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_NEG_INPUT_AOUT</name>
									<value>4</value>
									<description>Select AOUT as negative input</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_NEG_INPUT_TEMP</name>
									<value>5</value>
									<description>Select temperature as negative input</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_NEG_INPUT_VBAT</name>
									<value>6</value>
									<description>Select VBAT or VBAT/2 as negative input</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_NEG_INPUT_GND</name>
									<value>7</value>
									<description>Select LSAD internal ground as negative input</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>LSAD_CFG</name>
					<description>LSAD Configuration Register</description>
					<addressOffset>0x60</addressOffset>
					<size>32</size>
					<resetValue>0x100</resetValue>
					<resetMask>0x11F</resetMask>
					<fields>
						<field>
							<name>VBAT_DIV2</name>
							<bitRange>[8:8]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VBAT_DIV2_DISABLE</name>
									<value>0</value>
									<description>The VBAT voltage divider is disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VBAT_DIV2_ENABLE</name>
									<value>1</value>
									<description>The VBAT voltage divider is enabled (VBAT/2)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CONTINUOUS_MODE</name>
							<bitRange>[4:4]</bitRange>
							<description>LSAD continuously sampling the channel selected as interrupt source (LSAD_INT_CH_NUM)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LSAD_NORMAL</name>
									<value>0</value>
									<description>Normal mode, all 8 channels sampled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_CONTINUOUS</name>
									<value>1</value>
									<description>Continuous mode: only one channel sampled (for test purpose)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FREQ</name>
							<bitRange>[3:0]</bitRange>
							<description>Defines the sampling frequency of the LSAD channels</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LSAD_DISABLE</name>
									<value>0</value>
									<description>LSAD disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_PRESCALE_200</name>
									<value>1</value>
									<description>Sample rate is SLOWCLK/200 (low speed mode)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_PRESCALE_400</name>
									<value>2</value>
									<description>Sample rate is SLOWCLK/400 (low speed mode)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_PRESCALE_640</name>
									<value>3</value>
									<description>Sample rate is SLOWCLK/640 (low speed mode)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_PRESCALE_800</name>
									<value>4</value>
									<description>Sample rate is SLOWCLK/800 (low speed mode)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_PRESCALE_1600</name>
									<value>5</value>
									<description>Sample rate is SLOWCLK/1600 (low speed mode)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_PRESCALE_3200</name>
									<value>6</value>
									<description>Sample rate is SLOWCLK/3200 (low speed mode)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_PRESCALE_6400</name>
									<value>7</value>
									<description>Sample rate is SLOWCLK/6400 (low speed mode)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_PRESCALE_20H</name>
									<value>8</value>
									<description>Sample rate is SLOWCLK/20 (high speed mode)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_PRESCALE_40H</name>
									<value>9</value>
									<description>Sample rate is SLOWCLK/40 (high speed mode)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_PRESCALE_80H</name>
									<value>10</value>
									<description>Sample rate is SLOWCLK/80 (high speed mode)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_PRESCALE_128H</name>
									<value>11</value>
									<description>Sample rate is SLOWCLK/128 (high speed mode)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_PRESCALE_160H</name>
									<value>12</value>
									<description>Sample rate is SLOWCLK/160 (high speed mode)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_PRESCALE_320H</name>
									<value>13</value>
									<description>Sample rate is SLOWCLK/320 (high speed mode)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_PRESCALE_640H</name>
									<value>14</value>
									<description>Sample rate is SLOWCLK/640 (high speed mode)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_PRESCALE_1280H</name>
									<value>15</value>
									<description>Sample rate is SLOWCLK/1280 (high speed mode)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>LSAD_OFFSET</name>
					<description>LSAD conversion result for LSAD GND</description>
					<addressOffset>0x64</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x7FFF</resetMask>
					<fields>
						<field>
							<name>DATA</name>
							<bitRange>[14:0]</bitRange>
							<description>15-bit LSAD signed offset</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>LSAD_INT_ENABLE</name>
					<description>LSAD Interrupt Mask Register</description>
					<addressOffset>0x68</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x0F</resetMask>
					<fields>
						<field>
							<name>LSAD_INT_CH_NUM</name>
							<bitRange>[3:1]</bitRange>
							<description>Channel number triggering the LSAD interrupt</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LSAD_INT_CH0</name>
									<value>0</value>
									<description>The LSAD interrupt is triggered when the LSAD_DATA_CH0 register is updated</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_INT_CH1</name>
									<value>1</value>
									<description>The LSAD interrupt is triggered when the LSAD_DATA_CH1 register is updated</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_INT_CH2</name>
									<value>2</value>
									<description>The LSAD interrupt is triggered when the LSAD_DATA_CH2 register is updated</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_INT_CH3</name>
									<value>3</value>
									<description>The LSAD interrupt is triggered when the LSAD_DATA_CH3 register is updated</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_INT_CH4</name>
									<value>4</value>
									<description>The LSAD interrupt is triggered when the LSAD_DATA_CH4 register is updated</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_INT_CH5</name>
									<value>5</value>
									<description>The LSAD interrupt is triggered when the LSAD_DATA_CH5 register is updated</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_INT_CH6</name>
									<value>6</value>
									<description>The LSAD interrupt is triggered when the LSAD_DATA_CH6 register is updated</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_INT_CH7</name>
									<value>7</value>
									<description>The LSAD interrupt is triggered when the LSAD_DATA_CH7 register is updated</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LSAD_INT_ENABLE</name>
							<bitRange>[0:0]</bitRange>
							<description>The LSAD new sample ready interrupt mask</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LSAD_INT_DIS</name>
									<value>0</value>
									<description>This source cannot set an interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_INT_EN</name>
									<value>1</value>
									<description>This source can set the LSAD interrupt line</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>LSAD_MONITOR_CFG</name>
					<description>Monitoring Configuration Register</description>
					<addressOffset>0x6C</addressOffset>
					<size>32</size>
					<resetValue>0xB307</resetValue>
					<resetMask>0xFFFF07</resetMask>
					<fields>
						<field>
							<name>ALARM_COUNT_VALUE</name>
							<bitRange>[23:16]</bitRange>
							<description>An Alarm Status bit is set and an interrupt generated when SUPPLY_COUNT_VALUE = ALARM_COUNT_VALUE</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MONITOR_ALARM_NONE</name>
									<value>0</value>
									<description>No Alarm is triggered</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MONITOR_ALARM_COUNT1</name>
									<value>1</value>
									<description>Alarm count value is 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MONITOR_ALARM_COUNT255</name>
									<value>255</value>
									<description>Alarm count value is 255</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MONITOR_THRESHOLD</name>
							<bitRange>[15:8]</bitRange>
							<description>Low voltage detection threshold (7.8 mV steps)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MONITOR_THRESHOLD_LOW</name>
									<value>0</value>
									<description>Lowest voltage threshold: 7.8 mV</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MONITOR_THRESHOLD_MID</name>
									<value>179</value>
									<description>Mid voltage threshold: 1.4 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MONITOR_THRESHOLD_HIGH</name>
									<value>255</value>
									<description>Highest voltage threshold: ~2.0 V</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MONITOR_SRC</name>
							<bitRange>[2:0]</bitRange>
							<description>Selects the source channel to be monitored</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MONITOR_CH0</name>
									<value>0</value>
									<description>Channel 0 is monitored</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MONITOR_CH1</name>
									<value>1</value>
									<description>Channel 1 is monitored</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MONITOR_CH2</name>
									<value>2</value>
									<description>Channel 2 is monitored</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MONITOR_CH3</name>
									<value>3</value>
									<description>Channel 3 is monitored</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MONITOR_CH4</name>
									<value>4</value>
									<description>Channel 4 is monitored</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MONITOR_CH5</name>
									<value>5</value>
									<description>Channel 5 is monitored</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MONITOR_CH6</name>
									<value>6</value>
									<description>Channel 6 is monitored</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MONITOR_CH7</name>
									<value>7</value>
									<description>Channel 7 is monitored</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>LSAD_MONITOR_COUNT_VAL</name>
					<description>Monitoring Status Register</description>
					<addressOffset>0x70</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>MONITOR_COUNT_VALUE</name>
							<bitRange>[7:0]</bitRange>
							<description>Number of times the voltage has fallen below the monitor voltage threshold. The counter is reset when read.</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>LSAD_MONITOR_STATUS</name>
					<description>LSAD / MONITOR Status Register</description>
					<addressOffset>0x74</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x13</resetMask>
					<fields>
						<field>
							<name>MONITOR_ALARM_CLEAR</name>
							<bitRange>[12:12]</bitRange>
							<description>Monitoring alarm status bit</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MONITOR_ALARM_CLEAR</name>
									<value>1</value>
									<description>Writing a 1 clears the MONITOR Alarm status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LSAD_OVERRUN_CLEAR</name>
							<bitRange>[9:9]</bitRange>
							<description>LSAD Overrun condition</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LSAD_OVERRUN_CLEAR</name>
									<value>1</value>
									<description>Writing a 1 clears the LSAD Overrun status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LSAD_READY_CLEAR</name>
							<bitRange>[8:8]</bitRange>
							<description>LSAD new sample Ready status bit</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LSAD_READY_CLEAR</name>
									<value>1</value>
									<description>Writing a 1 clears the LSAD Ready status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MONITOR_ALARM_STAT</name>
							<bitRange>[4:4]</bitRange>
							<description>Monitoring alarm status bit</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MONITOR_ALARM_FALSE</name>
									<value>0</value>
									<description>MONITOR Alarm flag not set</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MONITOR_ALARM_TRUE</name>
									<value>1</value>
									<description>MONITOR Alarm has been triggered</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LSAD_OVERRUN_STAT</name>
							<bitRange>[1:1]</bitRange>
							<description>LSAD Overrun condition</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LSAD_OVERRUN_FALSE</name>
									<value>0</value>
									<description>No LSAD Overrun detected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_OVERRUN_TRUE</name>
									<value>1</value>
									<description>LSAD Overrun detected</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LSAD_READY_STAT</name>
							<bitRange>[0:0]</bitRange>
							<description>LSAD new sample Ready status bit</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LSAD_READY_FALSE</name>
									<value>0</value>
									<description>No new LSAD samples available</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_READY_TRUE</name>
									<value>1</value>
									<description>New LSAD samples are ready</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>LSAD_PRE_SEL_INPUT</name>
					<description>LSAD pre-selection for input 0</description>
					<addressOffset>0x78</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x7777</resetMask>
					<fields>
						<field>
							<name>LSAD_PRE_SEL_IN3</name>
							<bitRange>[14:12]</bitRange>
							<description>LSAD input pre-selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IN3_PRE_SEL_GPIO1</name>
									<value>0</value>
									<description>GPIO1 pre-selected for lsad input 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IN3_PRE_SEL_GPIO3</name>
									<value>1</value>
									<description>GPIO3 pre-selected for lsad input 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IN3_PRE_SEL_GPIO5</name>
									<value>2</value>
									<description>GPIO5 pre-selected for lsad input 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IN3_PRE_SEL_GPIO7</name>
									<value>3</value>
									<description>GPIO7 pre-selected for lsad input 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IN3_PRE_SEL_GPIO9</name>
									<value>4</value>
									<description>GPIO9 pre-selected for lsad input 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IN3_PRE_SEL_GPIO11</name>
									<value>5</value>
									<description>GPIO11 pre-selected for lsad input 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IN3_PRE_SEL_GPIO13</name>
									<value>6</value>
									<description>GPIO13 pre-selected for lsad input 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IN3_PRE_SEL_GPIO15</name>
									<value>7</value>
									<description>GPIO15 pre-selected for lsad input 3</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LSAD_PRE_SEL_IN2</name>
							<bitRange>[10:8]</bitRange>
							<description>LSAD input pre-selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IN2_PRE_SEL_GPIO0</name>
									<value>0</value>
									<description>GPIO0 pre-selected for lsad input 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IN2_PRE_SEL_GPIO2</name>
									<value>1</value>
									<description>GPIO2 pre-selected for lsad input 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IN2_PRE_SEL_GPIO4</name>
									<value>2</value>
									<description>GPIO4 pre-selected for lsad input 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IN2_PRE_SEL_GPIO6</name>
									<value>3</value>
									<description>GPIO6 pre-selected for lsad input 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IN2_PRE_SEL_GPIO8</name>
									<value>4</value>
									<description>GPIO8 pre-selected for lsad input 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IN2_PRE_SEL_GPIO10</name>
									<value>5</value>
									<description>GPIO10 pre-selected for lsad input 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IN2_PRE_SEL_GPIO12</name>
									<value>6</value>
									<description>GPIO12 pre-selected for lsad input 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IN2_PRE_SEL_GPIO14</name>
									<value>7</value>
									<description>GPIO14 pre-selected for lsad input 2</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LSAD_PRE_SEL_IN1</name>
							<bitRange>[6:4]</bitRange>
							<description>LSAD input pre-selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IN1_PRE_SEL_GPIO1</name>
									<value>0</value>
									<description>GPIO1 pre-selected for lsad input 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IN1_PRE_SEL_GPIO3</name>
									<value>1</value>
									<description>GPIO3 pre-selected for lsad input 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IN1_PRE_SEL_GPIO5</name>
									<value>2</value>
									<description>GPIO5 pre-selected for lsad input 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IN1_PRE_SEL_GPIO7</name>
									<value>3</value>
									<description>GPIO7 pre-selected for lsad input 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IN1_PRE_SEL_GPIO9</name>
									<value>4</value>
									<description>GPIO9 pre-selected for lsad input 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IN1_PRE_SEL_GPIO11</name>
									<value>5</value>
									<description>GPIO11 pre-selected for lsad input 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IN1_PRE_SEL_GPIO13</name>
									<value>6</value>
									<description>GPIO13 pre-selected for lsad input 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IN1_PRE_SEL_GPIO15</name>
									<value>7</value>
									<description>GPIO15 pre-selected for lsad input 1</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LSAD_PRE_SEL_IN0</name>
							<bitRange>[2:0]</bitRange>
							<description>LSAD input pre-selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IN0_PRE_SEL_GPIO0</name>
									<value>0</value>
									<description>GPIO0 pre-selected for lsad input 0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IN0_PRE_SEL_GPIO2</name>
									<value>1</value>
									<description>GPIO2 pre-selected for lsad input 0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IN0_PRE_SEL_GPIO4</name>
									<value>2</value>
									<description>GPIO4 pre-selected for lsad input 0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IN0_PRE_SEL_GPIO6</name>
									<value>3</value>
									<description>GPIO6 pre-selected for lsad input 0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IN0_PRE_SEL_GPIO8</name>
									<value>4</value>
									<description>GPIO8 pre-selected for lsad input 0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IN0_PRE_SEL_GPIO10</name>
									<value>5</value>
									<description>GPIO10 pre-selected for lsad input 0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IN0_PRE_SEL_GPIO12</name>
									<value>6</value>
									<description>GPIO12 pre-selected for lsad input 0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IN0_PRE_SEL_GPIO14</name>
									<value>7</value>
									<description>GPIO14 pre-selected for lsad input 0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>LSAD_DUTY</name>
					<description>LSAD duty config</description>
					<addressOffset>0x7C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFF</resetMask>
					<fields>
						<field>
							<name>CH7_DUTY_CFG</name>
							<bitRange>[15:14]</bitRange>
							<description>Input to channel 7 duty config</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INPUT_TO_CH7_PERMANENT</name>
									<value>0</value>
									<description>Input always connected to channel</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>INPUT_TO_CH7_DUTY</name>
									<value>1</value>
									<description>Input only connected to the channel during his conversion</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>INPUT_TO_CH7_RESERVED</name>
									<value>2</value>
									<description>reserved - same as 0x0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>INPUT_TO_CH7_PRE_CONV</name>
									<value>3</value>
									<description>Input connected to the channel during his conversion and the previous conversion</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CH6_DUTY_CFG</name>
							<bitRange>[13:12]</bitRange>
							<description>Input to channel 6 duty config</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INPUT_TO_CH6_PERMANENT</name>
									<value>0</value>
									<description>Input always connected to channel</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>INPUT_TO_CH6_DUTY</name>
									<value>1</value>
									<description>Input only connected to the channel during his conversion</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>INPUT_TO_CH6_RESERVED</name>
									<value>2</value>
									<description>reserved - same as 0x0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>INPUT_TO_CH6_PRE_CONV</name>
									<value>3</value>
									<description>Input connected to the channel during his conversion and the previous conversion</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CH5_DUTY_CFG</name>
							<bitRange>[11:10]</bitRange>
							<description>Input to channel 5 duty config</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INPUT_TO_CH5_PERMANENT</name>
									<value>0</value>
									<description>Input always connected to channel</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>INPUT_TO_CH5_DUTY</name>
									<value>1</value>
									<description>Input only connected to the channel during his conversion</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>INPUT_TO_CH5_RESERVED</name>
									<value>2</value>
									<description>reserved - same as 0x0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>INPUT_TO_CH5_PRE_CONV</name>
									<value>3</value>
									<description>Input connected to the channel during his conversion and the previous conversion</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CH4_DUTY_CFG</name>
							<bitRange>[9:8]</bitRange>
							<description>Input to channel 4 duty config</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INPUT_TO_CH4_PERMANENT</name>
									<value>0</value>
									<description>Input always connected to channel</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>INPUT_TO_CH4_DUTY</name>
									<value>1</value>
									<description>Input only connected to the channel during his conversion</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>INPUT_TO_CH4_RESEREVED</name>
									<value>2</value>
									<description>reserved - same as 0x0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>INPUT_TO_CH4_PRE_CONV</name>
									<value>3</value>
									<description>Input connected to the channel during his conversion and the previous conversion</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CH3_DUTY_CFG</name>
							<bitRange>[7:6]</bitRange>
							<description>Input to channel 3 duty config</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INPUT_TO_CH3_PERMANENT</name>
									<value>0</value>
									<description>Input always connected to channel</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>INPUT_TO_CH3_DUTY</name>
									<value>1</value>
									<description>Input only connected to the channel during his conversion</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>INPUT_TO_CH3_RESERVED</name>
									<value>2</value>
									<description>reserved - same as 0x0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>INPUT_TO_CH3_PRE_CONV</name>
									<value>3</value>
									<description>Input connected to the channel during his conversion and the previous conversion</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CH2_DUTY_CFG</name>
							<bitRange>[5:4]</bitRange>
							<description>Input to channel 2 duty config</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INPUT_TO_CH2_PERMANENT</name>
									<value>0</value>
									<description>Input always connected to channel</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>INPUT_TO_CH2_DUTY</name>
									<value>1</value>
									<description>Input only connected to the channel during his conversion</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>INPUT_TO_CH2_RESERVED</name>
									<value>2</value>
									<description>reserved - same as 0x0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>INPUT_TO_CH2_PRE_CONV</name>
									<value>3</value>
									<description>Input connected to the channel during his conversion and the previous conversion</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CH1_DUTY_CFG</name>
							<bitRange>[3:2]</bitRange>
							<description>Input to channel 1 duty config</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INPUT_TO_CH1_PERMANENT</name>
									<value>0</value>
									<description>Input always connected to channel</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>INPUT_TO_CH1_DUTY</name>
									<value>1</value>
									<description>Input only connected to the channel during his conversion</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>INPUT_TO_CH1_RESERVED</name>
									<value>2</value>
									<description>reserved - same as 0x0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>INPUT_TO_CH1_PRE_CONV</name>
									<value>3</value>
									<description>Input connected to the channel during his conversion and the previous conversion</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CH0_DUTY_CFG</name>
							<bitRange>[1:0]</bitRange>
							<description>Input to channel 0 duty config</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INPUT_TO_CH0_PERMANENT</name>
									<value>0</value>
									<description>Input always connected to channel</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>INPUT_TO_CH0_DUTY</name>
									<value>1</value>
									<description>Input only connected to the channel during his conversion</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>INPUT_TO_CH0_RESERVED</name>
									<value>2</value>
									<description>reserved - same as 0x0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>INPUT_TO_CH0_PRE_CONV</name>
									<value>3</value>
									<description>Input connected to the channel during his conversion and the previous conversion</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>LSAD_ID_NUM</name>
					<description>LSAD ID Number</description>
					<addressOffset>0xFC</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFF</resetMask>
					<fields>
						<field>
							<name>MAJOR_REVISION</name>
							<bitRange>[15:8]</bitRange>
							<description>LSAD Major Revision number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LSAD_MAJOR_REVISION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MINOR_REVISION</name>
							<bitRange>[7:0]</bitRange>
							<description>LSAD Minor Revision number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LSAD_MINOR_REVISION</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>ACS</name>
			<baseAddress>0x40001600</baseAddress>
			<description>Analog Control System</description>
			<addressBlock>
				<offset>0</offset>
				<size>0x90</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>ACS_BG_CTRL</name>
					<description>Bandgap Control register</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0x17241B1E</resetValue>
					<resetMask>0x9F3F1F3F</resetMask>
					<fields>
						<field>
							<name>READY</name>
							<bitRange>[31:31]</bitRange>
							<description>Bandgap ready</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BG_NOT_READY</name>
									<value>0</value>
									<description>Bandgap reference not ready</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BG_READY</name>
									<value>1</value>
									<description>Bandgap reference ready</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SLOPE_ITRIM</name>
							<bitRange>[28:24]</bitRange>
							<description>Current temperature coefficient trimming</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BG_SLOPE_ITRIM_VALUE</name>
									<value>23</value>
									<description>Current temperature dependency 0 ppm/C</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ITRIM</name>
							<bitRange>[21:16]</bitRange>
							<description>Reference current trimming</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BG_ITRIM_0P64UA</name>
									<value>0</value>
									<description>0.64 uA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BG_ITRIM_0P65UA</name>
									<value>1</value>
									<description>0.65 uA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BG_ITRIM_0P99UA</name>
									<value>35</value>
									<description>0.99 uA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BG_ITRIM_1P00UA</name>
									<value>36</value>
									<description>1.00 uA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BG_ITRIM_1P01UA</name>
									<value>37</value>
									<description>1.01 uA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BG_ITRIM_1P26UA</name>
									<value>62</value>
									<description>1.26 uA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BG_ITRIM_1P27UA</name>
									<value>63</value>
									<description>1.27 uA</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SLOPE_VTRIM</name>
							<bitRange>[12:8]</bitRange>
							<description>Voltage temperature coefficient trimming</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BG_SLOPE_VTRIM_VALUE</name>
									<value>27</value>
									<description>Voltage temperature dependency 0 ppm/C</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VTRIM</name>
							<bitRange>[5:0]</bitRange>
							<description>Reference voltage trimming (2.5 mV steps)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BG_VTRIM_0P590V</name>
									<value>0</value>
									<description>0.610 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BG_VTRIM_0P595V</name>
									<value>1</value>
									<description>0.615 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BG_VTRIM_0P745V</name>
									<value>27</value>
									<description>0.745 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BG_VTRIM_0P750V</name>
									<value>28</value>
									<description>0.750 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BG_VTRIM_0P755V</name>
									<value>29</value>
									<description>0.755 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BG_VTRIM_0P760V</name>
									<value>30</value>
									<description>0.760 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BG_VTRIM_0P765V</name>
									<value>31</value>
									<description>0.765 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BG_VTRIM_0P900V</name>
									<value>62</value>
									<description>0.920 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BG_VTRIM_0P905V</name>
									<value>63</value>
									<description>0.925 V</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>ACS_VCC_CTRL</name>
					<description>DC-DC / LDO Supply Configuration / Control register</description>
					<addressOffset>0x04</addressOffset>
					<size>32</size>
					<resetValue>0x1F4214</resetValue>
					<resetMask>0x13FFF3F</resetMask>
					<fields>
						<field>
							<name>READY</name>
							<bitRange>[24:24]</bitRange>
							<description>Supply ready (only makes sense in test mode)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VCC_NOT_READY</name>
									<value>0</value>
									<description>Supply voltage not ready</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VCC_READY</name>
									<value>1</value>
									<description>Supply voltage ready</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VTRIM_LIMIT</name>
							<bitRange>[21:16]</bitRange>
							<description>Max VTRIM value that can be used. If VTRIM value is greater it will be limited to this value</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VCC_TRIM_LIMIT_1P00V</name>
									<value>0</value>
									<description>Output voltage limit 1.00V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VCC_TRIM_LIMIT_1P05V</name>
									<value>5</value>
									<description>Output voltage limit 1.05V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VCC_TRIM_LIMIT_1P10V</name>
									<value>10</value>
									<description>Output voltage limit 1.10V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VCC_TRIM_LIMIT_1P15V</name>
									<value>15</value>
									<description>Output voltage limit 1.15V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VCC_TRIM_LIMIT_1P20V</name>
									<value>20</value>
									<description>Output voltage limit 1.20V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VCC_TRIM_LIMIT_1P25V</name>
									<value>25</value>
									<description>Output voltage limit 1.25V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VCC_TRIM_LIMIT_1P31V</name>
									<value>31</value>
									<description>Output voltage limit 1.31V (This should be the max value allowed)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VCC_TRIM_LIMIT_1P35V</name>
									<value>35</value>
									<description>Output voltage limit 1.35V (This is the max value allowed only during RF operation at max output power)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VCC_TRIM_LIMIT_1P63V</name>
									<value>63</value>
									<description>Output voltage limit 1.63V</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ICH_TRIM</name>
							<bitRange>[15:12]</bitRange>
							<description>Inductor charge current trimming</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VCC_ICHTRIM_16MA</name>
									<value>0</value>
									<description>Charge pump max current to 16 mA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VCC_ICHTRIM_32MA</name>
									<value>1</value>
									<description>Charge pump max current to 32 mA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VCC_ICHTRIM_64MA</name>
									<value>3</value>
									<description>Charge pump max current to 64 mA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VCC_ICHTRIM_80MA</name>
									<value>4</value>
									<description>Charge pump max current to 80 mA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VCC_ICHTRIM_256MA</name>
									<value>15</value>
									<description>Charge pump max current to 256 mA</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CCM_ENABLE</name>
							<bitRange>[11:11]</bitRange>
							<description>Enable CCM mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VCC_DCM_MODE</name>
									<value>0</value>
									<description>Discontinous current mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VCC_CCM_MODE</name>
									<value>1</value>
									<description>Continuous current mode enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PULSE_CTRL</name>
							<bitRange>[10:10]</bitRange>
							<description>Pulse mode control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VCC_SINGLE_PULSE</name>
									<value>0</value>
									<description>Single pulse per clock cycle</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VCC_MULTI_PULSE</name>
									<value>1</value>
									<description>Multi pulses enabled (until VCC &gt; VCC_TRIM)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CHARGE_CTRL</name>
							<bitRange>[9:9]</bitRange>
							<description>Charge mode control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VCC_CONSTANT_CHARGE</name>
									<value>0</value>
									<description>Constant charge transfer (valid for VBAT &gt; VCC+0.2)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VCC_CONSTANT_IMAX</name>
									<value>1</value>
									<description>Constant inductor maximum charge current</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BUCK_ENABLE</name>
							<bitRange>[8:8]</bitRange>
							<description>Enable buck converter mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VCC_LDO</name>
									<value>0</value>
									<description>Linear mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VCC_BUCK</name>
									<value>1</value>
									<description>Buck converter mode enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VTRIM</name>
							<bitRange>[5:0]</bitRange>
							<description>Output voltage trimming configuration in 10 mV steps</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VCC_TRIM_1P00V</name>
									<value>0</value>
									<description>Output voltage 1.00V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VCC_TRIM_1P05V</name>
									<value>5</value>
									<description>Output voltage 1.05V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VCC_TRIM_1P10V</name>
									<value>10</value>
									<description>Output voltage 1.10V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VCC_TRIM_1P15V</name>
									<value>15</value>
									<description>Output voltage 1.15V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VCC_TRIM_1P20V</name>
									<value>20</value>
									<description>Output voltage 1.20V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VCC_TRIM_1P25V</name>
									<value>25</value>
									<description>Output voltage 1.25V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VCC_TRIM_1P31V</name>
									<value>31</value>
									<description>Output voltage 1.31V (This should be the max value allowed)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VCC_TRIM_1P35V</name>
									<value>35</value>
									<description>Output voltage 1.35V (This is the absolute max value allowed, only for RF operation at max output power)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VCC_TRIM_1P63V</name>
									<value>63</value>
									<description>Output voltage 1.63V</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>ACS_VDDCP_CTRL</name>
					<description>Charge Pump control register</description>
					<addressOffset>0x08</addressOffset>
					<size>32</size>
					<resetValue>0x2283</resetValue>
					<resetMask>0x1002783</resetMask>
					<fields>
						<field>
							<name>READY</name>
							<bitRange>[24:24]</bitRange>
							<description>Supply ready</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDCP_NOT_READY</name>
									<value>0</value>
									<description>Charge pump voltage not ready</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDCP_READY</name>
									<value>1</value>
									<description>Charge pump voltage ready</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>COMP_ENABLE</name>
							<bitRange>[13:13]</bitRange>
							<description>Force cp comparator enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDCP_COMP_AUTO</name>
									<value>0</value>
									<description>Comparator and resistive divider turned off when not required</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDCP_COMP_ENABLED</name>
									<value>1</value>
									<description>Comparator and resistive divider turned on (retro-compatible)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CPCLK_FREQ</name>
							<bitRange>[10:8]</bitRange>
							<description>Charge Pump clock frequency during power down modes</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDCP_CPCLK_32KHZ</name>
									<value>0</value>
									<description>CP clock = 32 kHz (WDG_SoC clock)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDCP_CPCLK_16KHZ</name>
									<value>1</value>
									<description>CP clock = 16 kHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDCP_CPCLK_8KHZ</name>
									<value>2</value>
									<description>CP clock = 8 kHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDCP_CPCLK_4KHZ</name>
									<value>3</value>
									<description>CP clock = 4 kHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDCP_CPCLK_2KHZ</name>
									<value>4</value>
									<description>CP clock = 2 kHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDCP_CPCLK_1KHZ</name>
									<value>5</value>
									<description>CP clock = 1 kHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDCP_CPCLK_0P5KHZ</name>
									<value>6</value>
									<description>CP clock = 500 Hz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDCP_CPCLK_0P25KHZ</name>
									<value>7</value>
									<description>CP clock = 250 Hz</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VDDA_500OHM</name>
							<bitRange>[7:7]</bitRange>
							<description>VDDA RC low impedance enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDCP_R5000</name>
									<value>0</value>
									<description>5000 Ohm impedance</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDCP_R500</name>
									<value>1</value>
									<description>500 Ohm impedance</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PTRIM</name>
							<bitRange>[1:0]</bitRange>
							<description>Output power trimming</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDCP_PTRIM_4MA</name>
									<value>0</value>
									<description>CP max current to 4 mA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDCP_PTRIM_8MA</name>
									<value>1</value>
									<description>CP max current to 8 mA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDCP_PTRIM_12MA</name>
									<value>2</value>
									<description>CP max current to 12 mA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDCP_PTRIM_16MA</name>
									<value>3</value>
									<description>CP max current to 16 mA</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>ACS_VDDC_CTRL</name>
					<description>Digital Core Voltage Regulator control register</description>
					<addressOffset>0x0C</addressOffset>
					<size>32</size>
					<resetValue>0x2D0023</resetValue>
					<resetMask>0x13F113F</resetMask>
					<fields>
						<field>
							<name>READY</name>
							<bitRange>[24:24]</bitRange>
							<description>Supply ready</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDC_NOT_READY</name>
									<value>0</value>
									<description>Supply voltage not ready</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDC_READY</name>
									<value>1</value>
									<description>Supply voltage ready</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STANDBY_VTRIM</name>
							<bitRange>[21:16]</bitRange>
							<description>VDDC standby voltage trimming (10 mV steps)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDC_STANDBY_TRIM_0P75V</name>
									<value>0</value>
									<description>0.75 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDC_STANDBY_TRIM_0P76V</name>
									<value>1</value>
									<description>0.76 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDC_STANDBY_TRIM_1P20V</name>
									<value>45</value>
									<description>1.2 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDC_STANDBY_TRIM_1P32V</name>
									<value>57</value>
									<description>1.32 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDC_STANDBY_TRIM_1P38V</name>
									<value>63</value>
									<description>1.38 V</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENABLE_LOW_BIAS</name>
							<bitRange>[12:12]</bitRange>
							<description>Low power mode control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDC_NOMINAL_BIAS</name>
									<value>0</value>
									<description>Nominal regulator biasing</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDC_LOW_BIAS</name>
									<value>1</value>
									<description>Low regulator biasing</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SLEEP_CLAMP</name>
							<bitRange>[8:8]</bitRange>
							<description>Sleep mode clamp control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDC_SLEEP_HIZ</name>
									<value>0</value>
									<description>Set the output HIZ (floating) in sleep mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDC_SLEEP_GND</name>
									<value>1</value>
									<description>Clamp output to ground in sleep mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VTRIM</name>
							<bitRange>[5:0]</bitRange>
							<description>Output voltage trimming configuration in 10 mV steps</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDC_TRIM_0P75V</name>
									<value>0</value>
									<description>0.75 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDC_TRIM_0P76V</name>
									<value>1</value>
									<description>0.76 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDC_TRIM_1P00V</name>
									<value>25</value>
									<description>1.0 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDC_TRIM_1P08V</name>
									<value>33</value>
									<description>1.08 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDC_TRIM_1P10V</name>
									<value>35</value>
									<description>1.1 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDC_TRIM_1P20V</name>
									<value>45</value>
									<description>1.2 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDC_TRIM_1P25V</name>
									<value>50</value>
									<description>1.25 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDC_TRIM_1P32V</name>
									<value>57</value>
									<description>1.32 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDC_TRIM_1P38V</name>
									<value>63</value>
									<description>1.38 V</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>ACS_VDDM_CTRL</name>
					<description>Digital Core Voltage Regulator control register</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<resetValue>0x2D0028</resetValue>
					<resetMask>0x13F113F</resetMask>
					<fields>
						<field>
							<name>READY</name>
							<bitRange>[24:24]</bitRange>
							<description>Supply ready</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDM_NOT_READY</name>
									<value>0</value>
									<description>Supply voltage not ready</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDM_READY</name>
									<value>1</value>
									<description>Supply voltage ready</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STANDBY_VTRIM</name>
							<bitRange>[21:16]</bitRange>
							<description>VDDM standby voltage trimming (10 mV steps)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDM_STANDBY_TRIM_0P75V</name>
									<value>0</value>
									<description>0.75 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDM_STANDBY_TRIM_0P76V</name>
									<value>1</value>
									<description>0.76 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDM_STANDBY_TRIM_1P20V</name>
									<value>45</value>
									<description>1.2 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDM_STANDBY_TRIM_1P32V</name>
									<value>57</value>
									<description>1.32 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDM_STANDBY_TRIM_1P38V</name>
									<value>63</value>
									<description>1.38 V</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENABLE_LOW_BIAS</name>
							<bitRange>[12:12]</bitRange>
							<description>Low power mode control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDM_NOMINAL_BIAS</name>
									<value>0</value>
									<description>Nominal regulator biasing</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDM_LOW_BIAS</name>
									<value>1</value>
									<description>Low regulator biasing</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SLEEP_CLAMP</name>
							<bitRange>[8:8]</bitRange>
							<description>Sleep mode clamp control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDM_SLEEP_HIZ</name>
									<value>0</value>
									<description>Set the output HIZ (floating) in sleep mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDM_SLEEP_GND</name>
									<value>1</value>
									<description>Clamp output to ground in sleep mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VTRIM</name>
							<bitRange>[5:0]</bitRange>
							<description>Output voltage trimming configuration in 10 mV steps</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDM_TRIM_0P75V</name>
									<value>0</value>
									<description>0.75 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDM_TRIM_0P76V</name>
									<value>1</value>
									<description>0.76 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDM_TRIM_1P00V</name>
									<value>25</value>
									<description>1.0 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDM_TRIM_1P08V</name>
									<value>33</value>
									<description>1.08 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDM_TRIM_1P10V</name>
									<value>35</value>
									<description>1.1 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDM_TRIM_1P15V</name>
									<value>40</value>
									<description>1.15 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDM_TRIM_1P20V</name>
									<value>45</value>
									<description>1.2 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDM_TRIM_1P25V</name>
									<value>50</value>
									<description>1.25 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDM_TRIM_1P32V</name>
									<value>57</value>
									<description>1.32 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDM_TRIM_1P38V</name>
									<value>63</value>
									<description>1.38 V</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>ACS_VDDPA_CTRL</name>
					<description>RF Block Regulator Configuration / Control register</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<resetValue>0x37</resetValue>
					<resetMask>0xF133F</resetMask>
					<fields>
						<field>
							<name>INITIAL_VTRIM</name>
							<bitRange>[19:16]</bitRange>
							<description>Initial output voltage trimming configuration in 10 mV steps</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDPA_INITIAL_TRIM_1P05V</name>
									<value>0</value>
									<description>1.05 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDPA_INITIAL_TRIM_1P10V</name>
									<value>5</value>
									<description>1.10 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDPA_INITIAL_TRIM_1P20V</name>
									<value>15</value>
									<description>1.20 V</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VDDPA_SW_CTRL</name>
							<bitRange>[12:12]</bitRange>
							<description>Power amplifier supply control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDPA_SW_HIZ</name>
									<value>0</value>
									<description>Set the output HIZ (floating) in disable mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDPA_SW_VDDRF</name>
									<value>1</value>
									<description>Connect switched output to VDDRF regulator (ENABLE bit must be reset)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENABLE_ISENSE</name>
							<bitRange>[9:9]</bitRange>
							<description>Enable current sensing circuit</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDPA_ISENSE_DISABLE</name>
									<value>0</value>
									<description>Disable the VDDPA regulator current sensing circuit</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDPA_ISENSE_ENABLE</name>
									<value>1</value>
									<description>Enable the VDDPA regulator current sensing circuit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENABLE</name>
							<bitRange>[8:8]</bitRange>
							<description>Enable control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDPA_DISABLE</name>
									<value>0</value>
									<description>Disable the VDDPA regulator</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDPA_ENABLE</name>
									<value>1</value>
									<description>Enable the VDDPA regulator</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VTRIM</name>
							<bitRange>[5:0]</bitRange>
							<description>Output voltage trimming configuration in 10 mV steps</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDPA_TRIM_1P05V</name>
									<value>0</value>
									<description>1.05 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDPA_TRIM_1P06V</name>
									<value>1</value>
									<description>1.06 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDPA_TRIM_1P59V</name>
									<value>54</value>
									<description>1.59 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDPA_TRIM_1P60V</name>
									<value>55</value>
									<description>1.60 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDPA_TRIM_1P61V</name>
									<value>56</value>
									<description>1.61 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDPA_TRIM_1P68V</name>
									<value>63</value>
									<description>1.68 V</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>ACS_VDDIF_CTRL</name>
					<description>VDDIF Block Regulator Configuration / Control register</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<resetValue>0x72A</resetValue>
					<resetMask>0x100073F</resetMask>
					<fields>
						<field>
							<name>READY</name>
							<bitRange>[24:24]</bitRange>
							<description>Supply ready</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDIF_NOT_READY</name>
									<value>0</value>
									<description>Supply voltage not ready</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDIF_READY</name>
									<value>1</value>
									<description>Supply voltage ready</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SOFT_START</name>
							<bitRange>[10:10]</bitRange>
							<description>Current limiter threshold setting</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDIF_LIMITER_70MA</name>
									<value>0</value>
									<description>Limiter current threshold at 70mA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDIF_LIMITER_4MA</name>
									<value>1</value>
									<description>Limiter current threshold at 4mA</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENABLE_LIMITER</name>
							<bitRange>[9:9]</bitRange>
							<description>Enable current limiter circuit</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDIF_LIMITER_DISABLE</name>
									<value>0</value>
									<description>Disable the VDDIF regulator current limiter circuit</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDIF_LIMITER_ENABLE</name>
									<value>1</value>
									<description>Enable the VDDIF regulator current limiter circuit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENABLE</name>
							<bitRange>[8:8]</bitRange>
							<description>Enable control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDIF_DISABLE</name>
									<value>0</value>
									<description>Disable the VDDIF regulator</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDIF_ENABLE</name>
									<value>1</value>
									<description>Enable the VDDIF regulator</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VTRIM</name>
							<bitRange>[5:0]</bitRange>
							<description>Output voltage trimming configuration in 25 mV steps</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDIF_TRIM_0P750V</name>
									<value>0</value>
									<description>0.750V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDIF_TRIM_0P775V</name>
									<value>1</value>
									<description>0.775V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDIF_TRIM_1P775V</name>
									<value>41</value>
									<description>1.775V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDIF_TRIM_1P800V</name>
									<value>42</value>
									<description>1.800V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDIF_TRIM_1P825V</name>
									<value>43</value>
									<description>1.825V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDIF_TRIM_2P300V</name>
									<value>62</value>
									<description>2.300V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDIF_TRIM_2P325V</name>
									<value>63</value>
									<description>2.325V</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>ACS_VDDRF_CTRL</name>
					<description>RF Regulator control register</description>
					<addressOffset>0x1C</addressOffset>
					<size>32</size>
					<resetValue>0x23</resetValue>
					<resetMask>0x100113F</resetMask>
					<fields>
						<field>
							<name>READY</name>
							<bitRange>[24:24]</bitRange>
							<description>Supply ready</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDRF_NOT_READY</name>
									<value>0</value>
									<description>Supply voltage not ready</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDRF_READY</name>
									<value>1</value>
									<description>Supply voltage ready</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLAMP</name>
							<bitRange>[12:12]</bitRange>
							<description>Disable mode clamp control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDRF_DISABLE_HIZ</name>
									<value>0</value>
									<description>Set the output HIZ (floating) in disable mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDRF_DISABLE_GND</name>
									<value>1</value>
									<description>Clamp output to ground in disable mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENABLE</name>
							<bitRange>[8:8]</bitRange>
							<description>Enable control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDRF_DISABLE</name>
									<value>0</value>
									<description>Disable the VDDRF regulator</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDRF_ENABLE</name>
									<value>1</value>
									<description>Enable the VDDRF regulator</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VTRIM</name>
							<bitRange>[5:0]</bitRange>
							<description>Output voltage trimming configuration in 10 mV steps</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDRF_TRIM_0P75V</name>
									<value>0</value>
									<description>0.75 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDRF_TRIM_0P76V</name>
									<value>1</value>
									<description>0.76 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDRF_TRIM_1P00V</name>
									<value>25</value>
									<description>1.0 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDRF_TRIM_1P08V</name>
									<value>33</value>
									<description>1.08 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDRF_TRIM_1P10V</name>
									<value>35</value>
									<description>1.1 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDRF_TRIM_1P20V</name>
									<value>45</value>
									<description>1.2 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDRF_TRIM_1P32V</name>
									<value>57</value>
									<description>1.32 V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDRF_TRIM_1P38V</name>
									<value>63</value>
									<description>1.38 V</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>ACS_VDDFLASH_CTRL</name>
					<description>VDDFLASH Block Regulator Configuration / Control register</description>
					<addressOffset>0x20</addressOffset>
					<size>32</size>
					<resetValue>0x728</resetValue>
					<resetMask>0x1000F3F</resetMask>
					<fields>
						<field>
							<name>READY</name>
							<bitRange>[24:24]</bitRange>
							<description>Supply ready</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDFLASH_NOT_READY</name>
									<value>0</value>
									<description>Supply voltage not ready</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDFLASH_READY</name>
									<value>1</value>
									<description>Supply voltage ready</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MASK_READY</name>
							<bitRange>[11:11]</bitRange>
							<description>Apply a mask to reset logic to ignore VDDFLASH ready signal</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDFLASH_USE_READY</name>
									<value>0</value>
									<description>Reset logic use VDDFLASH ready</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDFLASH_MASK_READY</name>
									<value>1</value>
									<description>Reset ignore VDDFLASH ready</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SOFT_START</name>
							<bitRange>[10:10]</bitRange>
							<description>Current limiter threshold setting</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDFLASH_LIMITER_70MA</name>
									<value>0</value>
									<description>Limiter current threshold at 70mA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDFLASH_LIMITER_4MA</name>
									<value>1</value>
									<description>Limiter current threshold at 4mA</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENABLE_LIMITER</name>
							<bitRange>[9:9]</bitRange>
							<description>Enable current limiter circuit</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDFLASH_LIMITER_DISABLE</name>
									<value>0</value>
									<description>Disable the VDDFLASH regulator current limiter circuit</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDFLASH_LIMITER_ENABLE</name>
									<value>1</value>
									<description>Enable the VDDFLASH regulator current limiter circuit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENABLE</name>
							<bitRange>[8:8]</bitRange>
							<description>Enable control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDFLASH_DISABLE</name>
									<value>0</value>
									<description>Disable the VDDFLASH regulator</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDFLASH_ENABLE</name>
									<value>1</value>
									<description>Enable the VDDFLASH regulator</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VTRIM</name>
							<bitRange>[5:0]</bitRange>
							<description>Output voltage trimming configuration in 25 mV steps</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDFLASH_TRIM_0P750V</name>
									<value>0</value>
									<description>0.750V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDFLASH_TRIM_0P775V</name>
									<value>1</value>
									<description>0.775V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDFLASH_TRIM_1P725V</name>
									<value>39</value>
									<description>1.725V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDFLASH_TRIM_1P750V</name>
									<value>40</value>
									<description>1.750V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDFLASH_TRIM_1P775V</name>
									<value>41</value>
									<description>1.775V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDFLASH_TRIM_2P300V</name>
									<value>62</value>
									<description>2.300V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDFLASH_TRIM_2P325V</name>
									<value>63</value>
									<description>2.325V</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>ACS_VDDRET_CTRL</name>
					<description>Retention Regulator control register</description>
					<addressOffset>0x24</addressOffset>
					<size>32</size>
					<resetValue>0x60606</resetValue>
					<resetMask>0x70707</resetMask>
					<fields>
						<field>
							<name>VDDMRET_VTRIM</name>
							<bitRange>[18:17]</bitRange>
							<description>VDDMRET retention regulator voltage trimming</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDMRET_TRIM_VALUE</name>
									<value>3</value>
									<description>VDDMRET trimming value</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VDDMRET_ENABLE</name>
							<bitRange>[16:16]</bitRange>
							<description>Enable/Disable the VDDMRET retention regulator</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDMRET_DISABLE</name>
									<value>0</value>
									<description>The VDDMRET retention regulator is disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDMRET_ENABLE</name>
									<value>1</value>
									<description>The VDDMRET retention regulator is enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VDDACS_VTRIM</name>
							<bitRange>[10:9]</bitRange>
							<description>VDDACS regulator voltage trimming</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDACS_TRIM_VALUE</name>
									<value>3</value>
									<description>VDDACS trimming value</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VDDTRET_ENABLE</name>
							<bitRange>[8:8]</bitRange>
							<description>Enables the VDDT retention power (activate switch from VDDACS)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDTRET_DISABLE</name>
									<value>0</value>
									<description>Disable BB timer retention supply (VDDT)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDTRET_ENABLE</name>
									<value>1</value>
									<description>Enable BB timer retention supply (VDDT)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VDDCRET_VTRIM</name>
							<bitRange>[2:1]</bitRange>
							<description>VDDCRET Retention regulator voltage trimming</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDCRET_TRIM_VALUE</name>
									<value>3</value>
									<description>VDDCRET trimming value</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VDDCRET_ENABLE</name>
							<bitRange>[0:0]</bitRange>
							<description>Enables the VDDCRET Retention regulator</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDCRET_DISABLE</name>
									<value>0</value>
									<description>The VDDCRET retention regulator is disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDCRET_ENABLE</name>
									<value>1</value>
									<description>The VDDCRET retention regulator is enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>ACS_RCOSC_CTRL</name>
					<description>RC Oscillator control register</description>
					<addressOffset>0x28</addressOffset>
					<size>32</size>
					<resetValue>0x200020</resetValue>
					<resetMask>0x7FF01FF</resetMask>
					<fields>
						<field>
							<name>RC_FSEL</name>
							<bitRange>[26:25]</bitRange>
							<description>Select RC oscillator frequency</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RC_OSC_3MHZ</name>
									<value>0</value>
									<description>The RC Oscillator is at 3 MHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RC_OSC_12MHZ</name>
									<value>1</value>
									<description>The RC Oscillator is at 12 MHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RC_OSC_24MHZ</name>
									<value>2</value>
									<description>The RC Oscillator is at 24 MHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RC_OSC_48MHZ</name>
									<value>3</value>
									<description>The RC Oscillator is at 48 MHz</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RC_OSC_EN</name>
							<bitRange>[24:24]</bitRange>
							<description>Enable/Disable the RC Oscillator</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RC_OSC_AUTO</name>
									<value>0</value>
									<description>The RC Oscillator is in auto mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RC_OSC_ENABLE</name>
									<value>1</value>
									<description>The RC Oscillator is enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RC_FTRIM_FLAG</name>
							<bitRange>[23:23]</bitRange>
							<description>RC Oscillator Trimming flag</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RC_OSC_UNCALIBRATED</name>
									<value>0</value>
									<description>The oscillators are not calibrated</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RC_OSC_CALIBRATED</name>
									<value>1</value>
									<description>The oscillators are calibrated</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RC_FTRIM_ADJ</name>
							<bitRange>[22:22]</bitRange>
							<description>Adjust RC oscillator frequency range</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RC_OSC_RANGE_NOM</name>
									<value>0</value>
									<description>The RC Oscillator frequency range is nominal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RC_OSC_RANGE_M15</name>
									<value>1</value>
									<description>The RC Osc higher trim freq is decreased by 15 percent</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RC_FTRIM</name>
							<bitRange>[21:16]</bitRange>
							<description>RC oscillator frequency trimming</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RC_OSC_M48</name>
									<value>0</value>
									<description>-48  percent trimming</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RC_OSC_M46P5</name>
									<value>1</value>
									<description>-46.5 percent trimming</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RC_OSC_NOM</name>
									<value>32</value>
									<description>Nominal frequency</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RC_OSC_P46P5</name>
									<value>63</value>
									<description>+46.5 percent trimming</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RC32_OSC_EN</name>
							<bitRange>[8:8]</bitRange>
							<description>Enable/Disable the 32 kHz RC Oscillator</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RC32_OSC_DISABLE</name>
									<value>0</value>
									<description>The 32kHz RC Oscillator is disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RC32_OSC_ENABLE</name>
									<value>1</value>
									<description>The 32kHz RC Oscillator is enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RC32_TEMP_COMP_EN</name>
							<bitRange>[7:7]</bitRange>
							<description>Enable/Disable the 32 kHz RC Oscillator</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RC32_TEMP_COMP_DISABLE</name>
									<value>0</value>
									<description>The 32kHz RC Oscillator temperature compensation is disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RC32_TEMP_COMP_ENABLE</name>
									<value>1</value>
									<description>The 32kHz RC Oscillator temperature compensation is enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RC32_FTRIM_ADJ</name>
							<bitRange>[6:6]</bitRange>
							<description>Adjust 32 kHz RC oscillator frequency range</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RC32_OSC_RANGE_NOM</name>
									<value>0</value>
									<description>The 32 kHz RC Oscillator frequency range is nominal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RC32_OSC_RANGE_M25</name>
									<value>1</value>
									<description>The 32 kHz RC Oscillator frequency range is lowered by 25 percent</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RC32_FTRIM</name>
							<bitRange>[5:0]</bitRange>
							<description>32 kHz RC oscillator frequency trimming</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RC32_OSC_M48</name>
									<value>0</value>
									<description>-48  percent trimming</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RC32_OSC_M46P5</name>
									<value>1</value>
									<description>-46.5 percent trimming</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RC32_OSC_NOM</name>
									<value>32</value>
									<description>Nominal frequency</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RC32_OSC_P46P5</name>
									<value>63</value>
									<description>+46.5 percent trimming</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>ACS_XTAL32K_CTRL</name>
					<description>Xtal 32 kHz configuration register</description>
					<addressOffset>0x2C</addressOffset>
					<size>32</size>
					<resetValue>0x21671</resetValue>
					<resetMask>0x3073FF3</resetMask>
					<fields>
						<field>
							<name>XTAL_N_OK_RESET</name>
							<bitRange>[26:26]</bitRange>
							<description>Reset Xtal not ok sticky flag</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL32K_NOT_OK_RESET</name>
									<value>1</value>
									<description>Xtal 32K not reset</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_N_OK</name>
							<bitRange>[25:25]</bitRange>
							<description>Xtal not ready sticky flag</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_OK</name>
									<value>0</value>
									<description>Xtal 32K NOT OK sticky flag was not set</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_N_OK</name>
									<value>1</value>
									<description>Xtal 32K NOT OK sticky flag was set</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>READY</name>
							<bitRange>[24:24]</bitRange>
							<description>Xtal ready status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL32K_NOT_OK</name>
									<value>0</value>
									<description>Xtal 32K not available</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL32K_OK</name>
									<value>1</value>
									<description>Xtal 32K is OK</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XIN_CAP_BYPASS_EN</name>
							<bitRange>[18:18]</bitRange>
							<description>Switch to bypass the added XIN serial cap to reduce the leakage</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL32K_XIN_CAP_BYPASS_DISABLE</name>
									<value>0</value>
									<description>Disable the Xtal bypass switch of the XIN serial cap</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL32K_XIN_CAP_BYPASS_ENABLE</name>
									<value>1</value>
									<description>Enable the Xtal bypass switch of the XIN serial cap</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>EN_AMPL_CTRL</name>
							<bitRange>[17:17]</bitRange>
							<description>Xtal enable amplitude control (regulation)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL32K_AMPL_CTRL_DISABLE</name>
									<value>0</value>
									<description>Xtal 32K amplitude control disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL32K_AMPL_CTRL_ENABLE</name>
									<value>1</value>
									<description>Xtal 32K amplitude control enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FORCE_READY</name>
							<bitRange>[16:16]</bitRange>
							<description>Xtal bypass the ready detector</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL32K_NOT_FORCE_READY</name>
									<value>0</value>
									<description>Xtal 32K ready not forced</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL32K_FORCE_READY</name>
									<value>1</value>
									<description>Xtal 32K ready forced</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLOAD_TRIM</name>
							<bitRange>[13:8]</bitRange>
							<description>Xtal load capacitance configuration</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL32K_CTRIM_0P0PF</name>
									<value>0</value>
									<description>0 pF internal capacitor</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL32K_CTRIM_0P4PF</name>
									<value>1</value>
									<description>0.4 pF internal capacitor</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL32K_CTRIM_8P8PF</name>
									<value>22</value>
									<description>8.8 pF internal capacitor</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL32K_CTRIM_25P2PF</name>
									<value>63</value>
									<description>25.2 pF internal capacitor</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ITRIM</name>
							<bitRange>[7:4]</bitRange>
							<description>Xtal current trimming</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL32K_ITRIM_20NA</name>
									<value>0</value>
									<description>20 nA startup current</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL32K_ITRIM_80NA</name>
									<value>3</value>
									<description>80 nA startup current</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL32K_ITRIM_160NA</name>
									<value>7</value>
									<description>160 nA startup current</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL32K_ITRIM_320NA</name>
									<value>15</value>
									<description>320 nA startup current</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IBOOST</name>
							<bitRange>[1:1]</bitRange>
							<description>Xtal current boosting (4x)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL32K_IBOOST_DISABLE</name>
									<value>0</value>
									<description>Disable the Xtal 32 kHz current boosting mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL32K_IBOOST_ENABLE</name>
									<value>1</value>
									<description>Disable the Xtal 32 kHz enable boosting mode (4x itrim currents)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENABLE</name>
							<bitRange>[0:0]</bitRange>
							<description>Enable the Xtal 32 kHz oscillator</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL32K_DISABLE</name>
									<value>0</value>
									<description>Disable the Xtal 32 kHz oscillator</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL32K_ENABLE</name>
									<value>1</value>
									<description>Enable the Xtal 32 kHz oscillator</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>ACS_BB_TIMER_CTRL</name>
					<description>Baseband timer and standby clock control register</description>
					<addressOffset>0x30</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x301</resetMask>
					<fields>
						<field>
							<name>BB_CLK_PRESCALE</name>
							<bitRange>[9:8]</bitRange>
							<description>Prescale value for the baseband timer clock</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BB_CLK_PRESCALE_1</name>
									<value>0</value>
									<description>Use 32 kHz clock from RTC</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_CLK_PRESCALE_2</name>
									<value>1</value>
									<description>Use 16 kHz clock from RTC (counter bit0)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_CLK_PRESCALE_4</name>
									<value>2</value>
									<description>Use 8 kHz clock from RTC (counter bit1)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_CLK_PRESCALE_8</name>
									<value>3</value>
									<description>Use 4 kHz clock from RTC (counter bit2)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BB_TIMER_NRESET</name>
							<bitRange>[0:0]</bitRange>
							<description>nReset signal for the baseband timer</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BB_TIMER_RESET</name>
									<value>0</value>
									<description>Baseband timer is in reset state</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_TIMER_NRESET</name>
									<value>1</value>
									<description>Baseband timer reset is released</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>ACS_CLK_DET_CTRL</name>
					<description>Clock Detector configuration register</description>
					<addressOffset>0x34</addressOffset>
					<size>32</size>
					<resetValue>0x101</resetValue>
					<resetMask>0x103</resetMask>
					<fields>
						<field>
							<name>CLOCK_PRESENT</name>
							<bitRange>[8:8]</bitRange>
							<description>Clock present flag</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACS_CLK_DET_NO_CLOCK</name>
									<value>0</value>
									<description>No clock detected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACS_CLK_DET_CLOCK_PRESENT</name>
									<value>1</value>
									<description>Clock detected</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESET_IGNORE</name>
							<bitRange>[1:1]</bitRange>
							<description>Clock detector reset condition ignore</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACS_CLK_DET_RESET_DISABLE</name>
									<value>1</value>
									<description>Clock detector reset condition ignore</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACS_CLK_DET_RESET_ENABLE</name>
									<value>0</value>
									<description>Clock detector reset condition accept</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENABLE</name>
							<bitRange>[0:0]</bitRange>
							<description>Clock detector enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACS_CLK_DET_ENABLE</name>
									<value>1</value>
									<description>Clock detector enable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACS_CLK_DET_DISABLE</name>
									<value>0</value>
									<description>Clock detector disable</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>ACS_RTC_CFG</name>
					<description>RTC Timer Counter Preload</description>
					<addressOffset>0x38</addressOffset>
					<size>32</size>
					<resetValue>0x7FFF</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>START_VALUE</name>
							<bitRange>[31:0]</bitRange>
							<description>Start value for the RTC timer counter (counts from start_value down to 0)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RTC_CNT_START_0</name>
									<value>0</value>
									<description>Divide by 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RTC_CNT_START_1</name>
									<value>1</value>
									<description>Divide by 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RTC_CNT_START_32767</name>
									<value>32767</value>
									<description>Divide by 32768</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RTC_CNT_START_4294967295</name>
									<value>4294967295</value>
									<description>Divide by 2**32</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>ACS_RTC_COUNT</name>
					<description>RTC Timer Counter Current Value</description>
					<addressOffset>0x3C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>VALUE</name>
							<bitRange>[31:0]</bitRange>
							<description>RTC timer current value</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>ACS_RTC_CTRL</name>
					<description>RTC control Register</description>
					<addressOffset>0x40</addressOffset>
					<size>32</size>
					<resetValue>0x02</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>FORCE_CLOCK</name>
							<bitRange>[25:25]</bitRange>
							<description>Force a clock on RTC timer (Test Purpose)</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RTC_FORCE_CLOCK</name>
									<value>1</value>
									<description>Clock the RTC timer (has an effect only if the source clock is low)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESET</name>
							<bitRange>[24:24]</bitRange>
							<description>Reset the RTC timer</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RTC_RESET</name>
									<value>1</value>
									<description>The RTC timer is reset</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ALARM_CFG</name>
							<bitRange>[7:4]</bitRange>
							<description>Configure RTC timer alarm</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RTC_ALARM_DISABLE</name>
									<value>0</value>
									<description>RTC alarm is disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RTC_ALARM_7P8125MS</name>
									<value>1</value>
									<description>RTC alarm on counter bit 7th rising edge (7.8125 ms  = 2^(n+1)*1/32.768kHz)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RTC_ALARM_15P625MS</name>
									<value>2</value>
									<description>RTC alarm on counter bit 8th rising edge (15.625 ms  = 2^(n+1)*1/32.768kHz)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RTC_ALARM_31P25MS</name>
									<value>3</value>
									<description>RTC alarm on counter bit 9th rising edge (31.25 ms  = 2^(n+1)*1/32.768kHz)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RTC_ALARM_62P5MS</name>
									<value>4</value>
									<description>RTC alarm on counter bit 10th rising edge (62.5 ms  = 2^(n+1)*1/32.768kHz)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RTC_ALARM_125MS</name>
									<value>5</value>
									<description>RTC alarm on counter bit 11th rising edge (125 ms  = 2^(n+1)*1/32.768kHz)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RTC_ALARM_250MS</name>
									<value>6</value>
									<description>RTC alarm on counter bit 12th rising edge (250 ms  = 2^(n+1)*1/32.768kHz)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RTC_ALARM_500MS</name>
									<value>7</value>
									<description>RTC alarm on counter bit 13th rising edge (500 ms  = 2^(n+1)*1/32.768kHz)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RTC_ALARM_1S</name>
									<value>8</value>
									<description>RTC alarm on counter bit 14th rising edge (1 s  = 2^(n+1)*1/32.768kHz)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RTC_ALARM_2S</name>
									<value>9</value>
									<description>RTC alarm on counter bit 15th rising edge (2 s  = 2^(n+1)*1/32.768kHz)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RTC_ALARM_4S</name>
									<value>10</value>
									<description>RTC alarm on counter bit 16th rising edge (4 s  = 2^(n+1)*1/32.768kHz)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RTC_ALARM_8S</name>
									<value>11</value>
									<description>RTC alarm on counter bit 17th rising edge (8 s  = 2^(n+1)*1/32.768kHz)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RTC_ALARM_16S</name>
									<value>12</value>
									<description>RTC alarm on counter bit 18th rising edge (16 s  = 2^(n+1)*1/32.768kHz)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RTC_ALARM_32S</name>
									<value>13</value>
									<description>RTC alarm on counter bit 19th rising edge (32 s  = 2^(n+1)*1/32.768kHz)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RTC_ALARM_64S</name>
									<value>14</value>
									<description>RTC alarm on counter bit 20th rising edge (64 s  = 2^(n+1)*1/32.768kHz)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RTC_ALARM_ZERO</name>
									<value>15</value>
									<description>RTC alarm on (down with RTC clock input is 32.768 kHz) counter reaching zero (up to 36.4 hours)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_SRC_SEL</name>
							<bitRange>[3:1]</bitRange>
							<description>Select the RTC, standby, bb timer, and sensor block clock source</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RTC_CLK_SRC_RC_OSC</name>
									<value>0</value>
									<description>Select the internal RC Oscillator clock</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RTC_CLK_SRC_XTAL32K</name>
									<value>1</value>
									<description>Select the internal XTAL 32 kHz clock</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RTC_CLK_SRC_GPIO0</name>
									<value>2</value>
									<description>Select GPIO0 as a clock source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RTC_CLK_SRC_GPIO1</name>
									<value>3</value>
									<description>Select GPIO1 as a clock source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RTC_CLK_SRC_GPIO2</name>
									<value>4</value>
									<description>Select GPIO2 as a clock source (not functional, test purpose only)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RTC_CLK_SRC_GPIO3</name>
									<value>5</value>
									<description>Select GPIO3 as a clock source (not functional, test purpose only)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENABLE</name>
							<bitRange>[0:0]</bitRange>
							<description>Enable counter and RTC interrupt every 1s</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RTC_DISABLE</name>
									<value>0</value>
									<description>The RTC is disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RTC_ENABLE</name>
									<value>1</value>
									<description>The RTC is enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>ACS_PWR_MODES_CTRL</name>
					<description>Power Modes control Register</description>
					<addressOffset>0x44</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields>
						<field>
							<name>POWER_MODE</name>
							<bitRange>[31:0]</bitRange>
							<description>32-bit key to enter STANDBY, SLEEP, or DEEP_SLEEP mode. This register must be written using a 32-bit access.</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PWR_RUN_MODE</name>
									<value>0</value>
									<description>Keep the system in normal RUN mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWR_STANDBY_MODE</name>
									<value>2602400160</value>
									<description>Enter STANDBY mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWR_SLEEP_MODE</name>
									<value>3758380624</value>
									<description>Enter SLEEP mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PWR_DEEP_SLEEP_MODE</name>
									<value>1405102224</value>
									<description>Enter DEEP_SLEEP mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>ACS_WAKEUP_CTRL</name>
					<description>Wake-Up control / Status Register</description>
					<addressOffset>0x48</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFF0000</resetMask>
					<fields>
						<field>
							<name>NFC_FIELD_WAKEUP</name>
							<bitRange>[27:27]</bitRange>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WAKEUP_NFC_FIELD_EVENT_NOT_SET</name>
									<value>0</value>
									<description>NFC field has not triggered a wakeup event</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_NFC_FIELD_EVENT_SET</name>
									<value>1</value>
									<description>NFC field has triggered a wakeup event at least once</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>THRESHOLD_WAKEUP</name>
							<bitRange>[26:26]</bitRange>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WAKEUP_THRESHOLD_EVENT_NOT_SET</name>
									<value>0</value>
									<description>The ADC threshold has not triggered a wakeup event</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_THRESHOLD_EVENT_SET</name>
									<value>1</value>
									<description>The ADC threshold has triggered a wakeup event at least once</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_FULL_WAKEUP</name>
							<bitRange>[25:25]</bitRange>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WAKEUP_FIFO_FULL_EVENT_NOT_SET</name>
									<value>0</value>
									<description>The ADC FIFO has not triggered a wakeup event</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_FIFO_FULL_EVENT_SET</name>
									<value>1</value>
									<description>The ADC FIFO has triggered a wakeup event at least once</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SENSOR_DET_WAKEUP</name>
							<bitRange>[24:24]</bitRange>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WAKEUP_SENSOR_DET_EVENT_NOT_SET</name>
									<value>0</value>
									<description>Sensor detector has not triggered a wakeup event</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_SENSOR_DET_EVENT_SET</name>
									<value>1</value>
									<description>Sensor detector has triggered a wakeup event at least once</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DCDC_OVERLOAD_WAKEUP</name>
							<bitRange>[23:23]</bitRange>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WAKEUP_DCDC_OVERLOAD_EVENT_NOT_SET</name>
									<value>0</value>
									<description>DCDC overload has not triggered a wakeup event</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_DCDC_OVERLOAD_EVENT_SET</name>
									<value>1</value>
									<description>DCDC overload has triggered a wakeup event at least once</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP_PAD_WAKEUP</name>
							<bitRange>[22:22]</bitRange>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WAKEUP_PAD_EVENT_NOT_SET</name>
									<value>0</value>
									<description>Wakeup pad has not triggered a wakeup event</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_PAD_EVENT_SET</name>
									<value>1</value>
									<description>Wakeup pad has triggered a wakeup event at least once</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RTC_ALARM_WAKEUP</name>
							<bitRange>[21:21]</bitRange>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WAKEUP_RTC_ALARM_EVENT_NOT_SET</name>
									<value>0</value>
									<description>RTC alarm has not triggered a wakeup event</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_RTC_ALARM_EVENT_SET</name>
									<value>1</value>
									<description>RTC alarm has triggered a wakeup event at least once</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BB_TIMER_WAKEUP</name>
							<bitRange>[20:20]</bitRange>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WAKEUP_BB_TIMER_EVENT_NOT_SET</name>
									<value>0</value>
									<description>BB timer has not triggered a wakeup event</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_BB_TIMER_EVENT_SET</name>
									<value>1</value>
									<description>BB timer has triggered a wakeup event at least once</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3_WAKEUP</name>
							<bitRange>[19:19]</bitRange>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WAKEUP_GPIO3_EVENT_NOT_SET</name>
									<value>0</value>
									<description>GPIO3 has not triggered a wakeup event</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_GPIO3_EVENT_SET</name>
									<value>1</value>
									<description>GPIO3 has triggered a wakeup event at least once</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2_WAKEUP</name>
							<bitRange>[18:18]</bitRange>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WAKEUP_GPIO2_EVENT_NOT_SET</name>
									<value>0</value>
									<description>GPIO2 has not triggered a wakeup event</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_GPIO2_EVENT_SET</name>
									<value>1</value>
									<description>GPIO2 has triggered a wakeup event at least once</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1_WAKEUP</name>
							<bitRange>[17:17]</bitRange>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WAKEUP_GPIO1_EVENT_NOT_SET</name>
									<value>0</value>
									<description>GPIO1 has not triggered a wakeup event</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_GPIO1_EVENT_SET</name>
									<value>1</value>
									<description>GPIO1 has triggered a wakeup event at least once</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0_WAKEUP</name>
							<bitRange>[16:16]</bitRange>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WAKEUP_GPIO0_EVENT_NOT_SET</name>
									<value>0</value>
									<description>GPIO0 has not triggered a wakeup event</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_GPIO0_EVENT_SET</name>
									<value>1</value>
									<description>GPIO0 has triggered a wakeup event at least once</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NFC_FIELD_WAKEUP_CLEAR</name>
							<bitRange>[11:11]</bitRange>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WAKEUP_NFC_FIELD_EVENT_CLEAR</name>
									<value>1</value>
									<description>Reset the sticky WAKEUP_NFC_FIELD_EVENT flag</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>THRESHOLD_WAKEUP_CLEAR</name>
							<bitRange>[10:10]</bitRange>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>THRESHOLD_FULL_EVENT_CLEAR</name>
									<value>1</value>
									<description>Reset the sticky WAKEUP_THRESHOLD_EVENT flag</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_FULL_WAKEUP_CLEAR</name>
							<bitRange>[9:9]</bitRange>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WAKEUP_FIFO_FULL_EVENT_CLEAR</name>
									<value>1</value>
									<description>Reset the sticky WAKEUP_FIFO_FULL_EVENT flag</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SENSOR_DET_WAKEUP_CLEAR</name>
							<bitRange>[8:8]</bitRange>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WAKEUP_SENSOR_DET_EVENT_CLEAR</name>
									<value>1</value>
									<description>Reset the sticky WAKEUP_SENSOR_DET_EVENT flag</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DCDC_OVERLOAD_WAKEUP_CLEAR</name>
							<bitRange>[7:7]</bitRange>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WAKEUP_DCDC_OVERLOAD_EVENT_CLEAR</name>
									<value>1</value>
									<description>Reset the sticky WAKEUP_DCDC_OVERLOAD flag</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP_PAD_WAKEUP_CLEAR</name>
							<bitRange>[6:6]</bitRange>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WAKEUP_PAD_EVENT_CLEAR</name>
									<value>1</value>
									<description>Reset the sticky WAKEUP_PAD_EVENT flag</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RTC_ALARM_WAKEUP_CLEAR</name>
							<bitRange>[5:5]</bitRange>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WAKEUP_RTC_ALARM_EVENT_CLEAR</name>
									<value>1</value>
									<description>Reset the sticky WAKEUP_RTC_ALARM_EVENT flag</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BB_TIMER_WAKEUP_CLEAR</name>
							<bitRange>[4:4]</bitRange>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WAKEUP_BB_TIMER_CLEAR</name>
									<value>1</value>
									<description>Reset the sticky WAKEUP_BB_TIMER_EVENT flag</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3_WAKEUP_CLEAR</name>
							<bitRange>[3:3]</bitRange>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WAKEUP_GPIO3_EVENT_CLEAR</name>
									<value>1</value>
									<description>Reset the sticky WAKEUP_GPIO3_EVENT flag</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2_WAKEUP_CLEAR</name>
							<bitRange>[2:2]</bitRange>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WAKEUP_GPIO2_EVENT_CLEAR</name>
									<value>1</value>
									<description>Reset the sticky WAKEUP_GPIO2_EVENT flag</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1_WAKEUP_CLEAR</name>
							<bitRange>[1:1]</bitRange>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WAKEUP_GPIO1_EVENT_CLEAR</name>
									<value>1</value>
									<description>Reset the sticky WAKEUP_GPIO1_EVENT flag</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0_WAKEUP_CLEAR</name>
							<bitRange>[0:0]</bitRange>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WAKEUP_GPIO0_EVENT_CLEAR</name>
									<value>1</value>
									<description>Reset the sticky WAKEUP_GPIO0_EVENT flag</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>ACS_WAKEUP_CFG</name>
					<description>Wakeup configuration</description>
					<addressOffset>0x4C</addressOffset>
					<size>32</size>
					<resetValue>0x44000</resetValue>
					<resetMask>0x77FFF</resetMask>
					<fields>
						<field>
							<name>DELAY</name>
							<bitRange>[18:16]</bitRange>
							<description>Delay from VDDC ready &amp; VDDM ready to digital clock enable (power of 2)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WAKEUP_DELAY_1</name>
									<value>0</value>
									<description>Wait for 1 32kHz clock cycle</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_DELAY_2</name>
									<value>1</value>
									<description>Wait for 2 32kHz clock cycles</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_DELAY_4</name>
									<value>2</value>
									<description>Wait for 4 32kHz clock cycles</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_DELAY_8</name>
									<value>3</value>
									<description>Wait for 8 32kHz clock cycles</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_DELAY_16</name>
									<value>4</value>
									<description>Wait for 16 32kHz clock cycles</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_DELAY_32</name>
									<value>5</value>
									<description>Wait for 32 32kHz clock cycles</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_DELAY_64</name>
									<value>6</value>
									<description>Wait for 64 32kHz clock cycles</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_DELAY_128</name>
									<value>7</value>
									<description>Wait for 128 32kHz clock cycles</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>USE_HF_OK</name>
							<bitRange>[14:14]</bitRange>
							<description>Ignore the status of HF clock frequency to wake-up the SoC</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WAKEUP_NOT_USE_HF_OK</name>
									<value>0</value>
									<description>Wake-up don't use HF OK</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_USE_HF_OK</name>
									<value>1</value>
									<description>Wake-up use HF OK</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NFC_LEVEL</name>
							<bitRange>[13:12]</bitRange>
							<description>Level of the NFC field to wake up the SoC</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NFC_FIELD_0</name>
									<value>0</value>
									<description>Level 0 of the field triggers wake-up</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NFC_FIELD_1</name>
									<value>1</value>
									<description>Level 1 of the field triggers wake-up</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NFC_FIELD_2</name>
									<value>2</value>
									<description>Level 2 of the field triggers wake-up</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NFC_FIELD_EN</name>
							<bitRange>[11:11]</bitRange>
							<description>Enable the wake-up on NFC field</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WAKEUP_NFC_FIELD_DISABLE</name>
									<value>0</value>
									<description>Disable NFC field wake-up</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_NFC_FIELD_ENABLE</name>
									<value>1</value>
									<description>Enable NFC field interrupt wake-up</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GP_BIT</name>
							<bitRange>[10:10]</bitRange>
							<description>This bit is a RW flop that is not used by the HW</description>
							<access>read-write</access>
						</field>
						<field>
							<name>FIFO_FULL_EN</name>
							<bitRange>[9:9]</bitRange>
							<description>Enable the wake-up on full FIFO</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WAKEUP_FIFO_DISABLE</name>
									<value>0</value>
									<description>Disable the wake-up functionality on the ADC FIFO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_FIFO_ENABLE</name>
									<value>1</value>
									<description>Enable the wake-up functionality on the ADC FIFO</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DCDC_OVERLOAD_EN</name>
							<bitRange>[8:8]</bitRange>
							<description>Enable / Disable the Wake-up functionality on the DCDC overload flag</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WAKEUP_DCDC_OVERLOAD_DISABLE</name>
									<value>0</value>
									<description>Disable the Wake-up functionality on the DCDC overload flag</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_DCDC_OVERLOAD_ENABLE</name>
									<value>1</value>
									<description>Enable the Wake-up functionality on the DCDC overload flag</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3_POL</name>
							<bitRange>[7:7]</bitRange>
							<description>Wake-up polarity on the GPIO3 pad</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WAKEUP_GPIO3_RISING</name>
									<value>0</value>
									<description>Wake-up on the GPIO3 rising edge</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_GPIO3_FALLING</name>
									<value>1</value>
									<description>Wake-up on the GPIO3 falling edge</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2_POL</name>
							<bitRange>[6:6]</bitRange>
							<description>Wake-up polarity on the GPIO2 pad</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WAKEUP_GPIO2_RISING</name>
									<value>0</value>
									<description>Wake-up on the GPIO2 rising edge</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_GPIO2_FALLING</name>
									<value>1</value>
									<description>Wake-up on the GPIO2 falling edge</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1_POL</name>
							<bitRange>[5:5]</bitRange>
							<description>Wake-up polarity on the GPIO1 pad</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WAKEUP_GPIO1_RISING</name>
									<value>0</value>
									<description>Wake-up on the GPIO1 rising edge</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_GPIO1_FALLING</name>
									<value>1</value>
									<description>Wake-up on the GPIO1 falling edge</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0_POL</name>
							<bitRange>[4:4]</bitRange>
							<description>Wake-up polarity on the GPIO0 pad</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WAKEUP_GPIO0_RISING</name>
									<value>0</value>
									<description>Wake-up on the GPIO0 rising edge</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_GPIO0_FALLING</name>
									<value>1</value>
									<description>Wake-up on the GPIO0 falling edge</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3_EN</name>
							<bitRange>[3:3]</bitRange>
							<description>Enable the wake-up functionality on the GPIO3 pad</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WAKEUP_GPIO3_DISABLE</name>
									<value>0</value>
									<description>Disable the wake-up functionality on the GPIO3 pad</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_GPIO3_ENABLE</name>
									<value>1</value>
									<description>Enable the wake-up functionality on the GPIO3 pad</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2_EN</name>
							<bitRange>[2:2]</bitRange>
							<description>Enable the wake-up functionality on the GPIO2 pad</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WAKEUP_GPIO2_DISABLE</name>
									<value>0</value>
									<description>Disable the wake-up functionality on the GPIO2 pad</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_GPIO2_ENABLE</name>
									<value>1</value>
									<description>Enable the wake-up functionality on the GPIO2 pad</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1_EN</name>
							<bitRange>[1:1]</bitRange>
							<description>Enable the wake-up functionality on the GPIO1 pad</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WAKEUP_GPIO1_DISABLE</name>
									<value>0</value>
									<description>Disable the wake-up functionality on the GPIO1 pad</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_GPIO1_ENABLE</name>
									<value>1</value>
									<description>Enable the wake-up functionality on the GPIO1 pad</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0_EN</name>
							<bitRange>[0:0]</bitRange>
							<description>Enable the wake-up functionality on the GPIO0 pad</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WAKEUP_GPIO0_DISABLE</name>
									<value>0</value>
									<description>Disable the wake-up functionality on the GPIO0 pad</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_GPIO0_ENABLE</name>
									<value>1</value>
									<description>Enable the wake-up functionality on the GPIO0 pad</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>ACS_WAKEUP_STATE</name>
					<description>RTC Timer wakeup value and wakeup source</description>
					<addressOffset>0x50</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xF00FF</resetMask>
					<fields>
						<field>
							<name>WAKEUP_SRC</name>
							<bitRange>[19:16]</bitRange>
							<description>Status register indicates the last wake-up source</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WAKEUP_DUE_TO_NFC_FIELD</name>
									<value>11</value>
									<description>The last wake-up was due to the NFC field</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_DUE_TO_THRESHOLD</name>
									<value>10</value>
									<description>The last wake-up was due to the ADC threshold</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_DUE_TO_FIFO</name>
									<value>9</value>
									<description>The last wake-up was due to the ADC FIFO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_DUE_TO_SENSOR_DET</name>
									<value>8</value>
									<description>The last wake-up was due to the sensor detector</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_DUE_TO_DCDC_OVERLOAD</name>
									<value>7</value>
									<description>The last wake-up was due to the dcdc overload</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_DUE_TO_WAKEUP_PAD</name>
									<value>6</value>
									<description>The last wake-up was due to the WAKEUP pad</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_DUE_TO_RTC_ALARM</name>
									<value>5</value>
									<description>The last wake-up was due to the RTC Timer alarm</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_DUE_TO_BB_TIMER</name>
									<value>4</value>
									<description>The last wake-up was due to the baseband timer alarm</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_DUE_TO_GPIO3</name>
									<value>3</value>
									<description>The last wake-up was due to the GPIO3 pad</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_DUE_TO_GPIO2</name>
									<value>2</value>
									<description>The last wake-up was due to the GPIO2 pad</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_DUE_TO_GPIO1</name>
									<value>1</value>
									<description>The last wake-up was due to the GPIO1 pad</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAKEUP_DUE_TO_GPIO0</name>
									<value>0</value>
									<description>The last wake-up was due to the GPIO0 pad</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RTC_VALUE</name>
							<bitRange>[7:0]</bitRange>
							<description>RTC counter value captured at wakeup event (only 8 LSBs, corresponds to 7.8 ms)</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>ACS_BOOT_CFG</name>
					<description>Boot configuration</description>
					<addressOffset>0x54</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x17F</resetMask>
					<fields>
						<field>
							<name>PADS_RETENTION_EN</name>
							<bitRange>[8:8]</bitRange>
							<description>Enable / Disable the retention mode of the pads</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PADS_RETENTION_DISABLE</name>
									<value>0</value>
									<description>Disable the pad retention mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PADS_RETENTION_ENABLE</name>
									<value>1</value>
									<description>Enable the pad retention mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BOOT_ROT_BYPASS</name>
							<bitRange>[6:6]</bitRange>
							<description>Boot bypass execution of root of trust</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BOOT_ROT_BYPASS_DISABLE</name>
									<value>0</value>
									<description>ROM will execute ROT</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BOOT_ROT_BYPASS_ENABLE</name>
									<value>1</value>
									<description>ROM will not execute ROT</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BOOT_PWR_CAL_BYPASS</name>
							<bitRange>[5:5]</bitRange>
							<description>Boot bypass execution of system calibration</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BOOT_PWR_CAL_BYPASS_DISABLE</name>
									<value>0</value>
									<description>ROM will execute calibration of system</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BOOT_PWR_CAL_BYPASS_ENABLE</name>
									<value>1</value>
									<description>ROM will not execute calibration of system</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RC_CLOCK_FSEL</name>
							<bitRange>[4:3]</bitRange>
							<description>RC oscillator clock multiplier read only flag (mirror of CLOCK_MULT of ACS_RCOSC_CTRL register)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RC_OSC_STATUS_3MHZ</name>
									<value>0</value>
									<description>The RC Oscillator is at 3 MHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RC_OSC_STATUS_12MHZ</name>
									<value>1</value>
									<description>The RC Oscillator is at 12 MHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RC_OSC_STATUS_24MHZ</name>
									<value>2</value>
									<description>The RC Oscillator is at 24 MHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RC_OSC_STATUS_48MHZ</name>
									<value>3</value>
									<description>The RC Oscillator is at 48 MHz</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RC_FTRIM_FLAG</name>
							<bitRange>[2:2]</bitRange>
							<description>RC oscillator trimming read only flag (mirror of FTRIM_FLAG of ACS_RCOSC_CTRL register</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RC_OSC_STATUS_UNCALIBRATED</name>
									<value>0</value>
									<description>The oscillators are not calibrated</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RC_OSC_STATUS_CALIBRATED</name>
									<value>1</value>
									<description>The oscillators are calibrated</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BOOT_SELECT</name>
							<bitRange>[1:0]</bitRange>
							<description>Boot selection to indicate boot source</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BOOT_FLASH_XTAL_DISABLE</name>
									<value>0</value>
									<description>The CM33 executes code from the flash and the XTAL will not be started at boot</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BOOT_CUSTOM</name>
									<value>1</value>
									<description>The CM33 executes code from the address specified in the wakeup information in retention RAM and the XTAL will not be started at boot</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BOOT_FLASH_XTAL_DEFAULT_TRIM</name>
									<value>2</value>
									<description>The CM33 executes code from the flash and the XTAL will be started at boot with the default trim</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BOOT_FLASH_XTAL_CUSTOM_TRIM</name>
									<value>3</value>
									<description>The CM33 executes code from the flash and the XTAL will be started at boot with trim from ACS_WAKEUP_GP_DATA</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>ACS_BOOT_GP_DATA</name>
					<description>Boot control Register registers</description>
					<addressOffset>0x58</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>GP_DATA</name>
							<bitRange>[31:0]</bitRange>
							<description>32-bit General-Purpose RW Data</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>ACS_RESET_STATUS</name>
					<description>ACS reset source status registers</description>
					<addressOffset>0x5C</addressOffset>
					<size>32</size>
					<resetValue>0x3FF0000</resetValue>
					<resetMask>0x3FF0000</resetMask>
					<fields>
						<field>
							<name>WRONG_STATE_RESET_FLAG</name>
							<bitRange>[25:25]</bitRange>
							<description>Sticky flag that detects that a wrong state reset occurred</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WRONG_STATE_RESET_FLAG_NOT_SET</name>
									<value>0</value>
									<description>The wrong state reset has not triggered at least once</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WRONG_STATE_RESET_FLAG_SET</name>
									<value>1</value>
									<description>The wrong state reset was triggered at least once since this status bit was last cleared</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SOC_WDG_RESET_FLAG</name>
							<bitRange>[24:24]</bitRange>
							<description>Sticky flag that detects that a SoC watchdog reset occurred</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SOC_WDG_RESET_FLAG_NOT_SET</name>
									<value>0</value>
									<description>The SoC watchdog reset has not triggered at least once</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SOC_WDG_RESET_FLAG_SET</name>
									<value>1</value>
									<description>The SoC watchdog reset was triggered at least once since this status bit was last cleared</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMEOUT_RESET_FLAG</name>
							<bitRange>[23:23]</bitRange>
							<description>Sticky flag that detects that a timeout in the power up sequence</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMEOUT_RESET_FLAG_NOT_SET</name>
									<value>0</value>
									<description>The timeout reset has not triggered at least once</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMEOUT_RESET_FLAG_SET</name>
									<value>1</value>
									<description>The timeout reset was triggered at least once since this status bit was last cleared</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DET_RESET_FLAG</name>
							<bitRange>[22:22]</bitRange>
							<description>Sticky flag that detects that a clock detector reset occurred</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_DET_RESET_FLAG_NOT_SET</name>
									<value>0</value>
									<description>The clock detector reset has not triggered at least once</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_DET_RESET_FLAG_SET</name>
									<value>1</value>
									<description>The clock detector reset was triggered at least once since this status bit was last cleared</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VDDFLASH_RESET_FLAG</name>
							<bitRange>[21:21]</bitRange>
							<description>Sticky flag that detects that a VDDFLASH reset occurred (triggered by VDDFLASH_ready = 0)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDFLASH_RESET_FLAG_NOT_SET</name>
									<value>0</value>
									<description>The VDDFLASH reset has not triggered at least once</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDFLASH_RESET_FLAG_SET</name>
									<value>1</value>
									<description>The VDDFLASH reset was triggered at least once since this status bit was last cleared</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VDDM_RESET_FLAG</name>
							<bitRange>[20:20]</bitRange>
							<description>Sticky flag that detects that a VDDM reset occurred (triggered by VDDM_ready = 0)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDM_RESET_FLAG_NOT_SET</name>
									<value>0</value>
									<description>The VDDM reset has not triggered at least once</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDM_RESET_FLAG_SET</name>
									<value>1</value>
									<description>The VDDM reset was triggered at least once since this status bit was last cleared</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VDDC_RESET_FLAG</name>
							<bitRange>[19:19]</bitRange>
							<description>Sticky flag that detects that a VDDC reset occurred (triggered by VDDC_ready = 0)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDC_RESET_FLAG_NOT_SET</name>
									<value>0</value>
									<description>The VDDC reset has not triggered at least once</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>VDDC_RESET_FLAG_SET</name>
									<value>1</value>
									<description>The VDDC reset was triggered at least once since this status bit was last cleared</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BG_VREF_RESET_FLAG</name>
							<bitRange>[18:18]</bitRange>
							<description>Sticky flag that detects that a  Bandagap reference voltage reset occurred</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BG_VREF_RESET_FLAG_NOT_SET</name>
									<value>0</value>
									<description>The Bandagap reference voltage reset has not triggered at least once</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BG_VREF_RESET_FLAG_SET</name>
									<value>1</value>
									<description>The  Bandagap reference voltage was triggered at least once since this status bit was last cleared</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PAD_RESET_FLAG</name>
							<bitRange>[17:17]</bitRange>
							<description>Sticky flag that detects that a reset occurred due to pad NRESET</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_RESET_FLAG_NOT_SET</name>
									<value>0</value>
									<description>The NRESET pad reset has not triggered at least once</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_RESET_FLAG_SET</name>
									<value>1</value>
									<description>The NRESET pad reset was triggered at least once since this status bit was last cleared</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>POR_RESET_FLAG</name>
							<bitRange>[16:16]</bitRange>
							<description>Sticky flag that detects that a POR reset occurred</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POR_RESET_FLAG_NOT_SET</name>
									<value>0</value>
									<description>The POR reset has not triggered at least once</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>POR_RESET_FLAG_SET</name>
									<value>1</value>
									<description>The POR reset was triggered at least once since this status bit was last cleared</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WRONG_STATE_RESET_FLAG_CLEAR</name>
							<bitRange>[9:9]</bitRange>
							<description>Reset the sticky WRONG_STATE_RESET flag.</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WRONG_STATE_RESET_FLAG_CLEAR</name>
									<value>1</value>
									<description>Reset the sticky WRONG_STATE_RESET flag.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SOC_WDG_RESET_FLAG_CLEAR</name>
							<bitRange>[8:8]</bitRange>
							<description>Reset the sticky SOC_WDG_RESET flag.</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SOC_WDG_RESET_FLAG_CLEAR</name>
									<value>1</value>
									<description>Reset the sticky SOC_WDG_RESET flag.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMEOUT_RESET_FLAG_CLEAR</name>
							<bitRange>[7:7]</bitRange>
							<description>Reset the sticky TIMEOUT_RESET flag.</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMEOUT_RESET_FLAG_CLEAR</name>
									<value>1</value>
									<description>Reset the sticky TIMEOUT_RESET flag.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_DET_RESET_FLAG_CLEAR</name>
							<bitRange>[6:6]</bitRange>
							<description>Reset the sticky CLK_DET_RESET flag.</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_DET_RESET_FLAG_CLEAR</name>
									<value>1</value>
									<description>Reset the sticky CLK_DET_RESET flag.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VDDFLASH_RESET_FLAG_CLEAR</name>
							<bitRange>[5:5]</bitRange>
							<description>Reset the sticky VDDFLASH_RESET flag.</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDFLASH_RESET_FLAG_CLEAR</name>
									<value>1</value>
									<description>Reset the sticky VDDFLASH_RESET flag.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VDDM_RESET_FLAG_CLEAR</name>
							<bitRange>[4:4]</bitRange>
							<description>Reset the sticky VDDM_RESET flag.</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDM_RESET_FLAG_CLEAR</name>
									<value>1</value>
									<description>Reset the sticky VDDM_RESET flag.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VDDC_RESET_FLAG_CLEAR</name>
							<bitRange>[3:3]</bitRange>
							<description>Reset the sticky VDDC_RESET flag.</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>VDDC_RESET_FLAG_CLEAR</name>
									<value>1</value>
									<description>Reset the sticky VDDC_RESET flag.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BG_VREF_RESET_FLAG_CLEAR</name>
							<bitRange>[2:2]</bitRange>
							<description>Reset the sticky BG_VREF_RESET flag.</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BG_VREF_RESET_FLAG_CLEAR</name>
									<value>1</value>
									<description>Reset the sticky BG_VREF_RESET flag.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PAD_RESET_FLAG_CLEAR</name>
							<bitRange>[1:1]</bitRange>
							<description>Reset the sticky PAD_RESET flag.</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_RESET_FLAG_CLEAR</name>
									<value>1</value>
									<description>Reset the sticky PAD_RESET flag.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>POR_RESET_FLAG_CLEAR</name>
							<bitRange>[0:0]</bitRange>
							<description>Reset the sticky POR_RESET flag.</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>POR_RESET_FLAG_CLEAR</name>
									<value>1</value>
									<description>Reset the sticky POR_RESET flag.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>ACS_AOUT_CTRL</name>
					<description>Analog output configuration register</description>
					<addressOffset>0x60</addressOffset>
					<size>32</size>
					<resetValue>0x3000</resetValue>
					<resetMask>0x3F3F3F</resetMask>
					<fields>
						<field>
							<name>RTC_CLOCK_GPIO0_STOP_EDGE</name>
							<bitRange>[21:21]</bitRange>
							<description>Stop edge for RTC clock output on AOUT</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO0_RTC_CLK_STOP_RISING</name>
									<value>0</value>
									<description>Stop to output RTC clock on rising edge</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO0_RTC_CLK_STOP_FALLING</name>
									<value>1</value>
									<description>Stop to output RTC clock on falling edge</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RTC_CLOCK_GPIO0_STOP_SRC</name>
							<bitRange>[20:19]</bitRange>
							<description>Stop source for RTC clock output on AOUT</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO0_RTC_CLK_STOP_GPIO0</name>
									<value>0</value>
									<description>Stop to output RTC clock on GPIO0 event</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO0_RTC_CLK_STOP_GPIO1</name>
									<value>1</value>
									<description>Stop to output RTC clock on GPIO1 event</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO0_RTC_CLK_STOP_GPIO2</name>
									<value>2</value>
									<description>Stop to output RTC clock on GPIO2 event</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO0_RTC_CLK_STOP_GPIO3</name>
									<value>3</value>
									<description>Stop to output RTC clock on GPIO3 event</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RTC_CLOCK_GPIO0_START</name>
							<bitRange>[18:16]</bitRange>
							<description>Start event for RTC clock output on AOUT (RTC prescaler and counter need to be enabled)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>GPIO0_RTC_CLK_DISABLE</name>
									<value>0</value>
									<description>No start event (GPIO0 not driven)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO0_RTC_CLK_125MS</name>
									<value>1</value>
									<description>Start to output RTC clock every 125 ms</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO0_RTC_CLK_250MS</name>
									<value>2</value>
									<description>Start to output RTC clock every 250 ms</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO0_RTC_CLK_500MS</name>
									<value>3</value>
									<description>Start to output RTC clock every 500 ms</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO0_RTC_CLK_1S</name>
									<value>4</value>
									<description>Start to output RTC clock every 1 s</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO0_RTC_CLK_2S</name>
									<value>5</value>
									<description>Start to output RTC clock every 2 s</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO0_RTC_CLK_4S</name>
									<value>6</value>
									<description>Start to output RTC clock every 4 s</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GPIO0_RTC_CLK_8S</name>
									<value>7</value>
									<description>Start to output RTC clock every 8 s</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AOUT_IOUT_SEL_TO_GPIO</name>
							<bitRange>[13:13]</bitRange>
							<description>Selection between AOUT voltage / current or thermistor current source to GPIO</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SEL_IOUT_TO_GPIO</name>
									<value>0</value>
									<description>Select thermistor IOUT current source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SEL_AOUT_TO_GPIO</name>
									<value>1</value>
									<description>Select AOUT voltage / current source</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AOUT_TO_GPIO</name>
							<bitRange>[12:8]</bitRange>
							<description>Select to which GPIO the AOUT voltage or PTAT current provided</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AOUT_TO_GPIO_0</name>
									<value>0</value>
									<description>Select GPIO[0] as output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_TO_GPIO_1</name>
									<value>1</value>
									<description>Select GPIO[1] as output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_TO_GPIO_2</name>
									<value>2</value>
									<description>Select GPIO[2] as output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_TO_GPIO_3</name>
									<value>3</value>
									<description>Select GPIO[3] as output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_TO_GPIO_4</name>
									<value>4</value>
									<description>Select GPIO[4] as output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_TO_GPIO_5</name>
									<value>5</value>
									<description>Select GPIO[5] as output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_TO_GPIO_6</name>
									<value>6</value>
									<description>Select GPIO[6] as output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_TO_GPIO_7</name>
									<value>7</value>
									<description>Select GPIO[7] as output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_TO_GPIO_8</name>
									<value>8</value>
									<description>Select GPIO[8] as output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_TO_GPIO_9</name>
									<value>9</value>
									<description>Select GPIO[9] as output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_TO_GPIO_10</name>
									<value>10</value>
									<description>Select GPIO[10] as output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_TO_GPIO_11</name>
									<value>11</value>
									<description>Select GPIO[11] as output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_TO_GPIO_12</name>
									<value>12</value>
									<description>Select GPIO[12] as output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_TO_GPIO_13</name>
									<value>13</value>
									<description>Select GPIO[13] as output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_TO_GPIO_14</name>
									<value>14</value>
									<description>Select GPIO[14] as output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_TO_GPIO_15</name>
									<value>15</value>
									<description>Select GPIO[15] as output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_NOT_CONNECTED_TO_GPIO</name>
									<value>16</value>
									<description>None selected</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TEST_AOUT</name>
							<bitRange>[5:0]</bitRange>
							<description>AOUT test signal selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AOUT_VSSA</name>
									<value>0</value>
									<description>AOUT grounded</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_VCC</name>
									<value>1</value>
									<description>VCC</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_IPTAT</name>
									<value>2</value>
									<description>Bandgap ptat pmos current source (typically 11nA at 25C)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_IVBE</name>
									<value>3</value>
									<description>Bandgap vbe ptat current source (typically 18nA at 25C)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_IREF_1U</name>
									<value>4</value>
									<description>Bandgap 1uA pmos current source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_IREF_50N</name>
									<value>5</value>
									<description>Bandgap 50nA pmos current source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_IREF_10N</name>
									<value>6</value>
									<description>Bandgap 10nA nmos current source</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_VREG_BG</name>
									<value>7</value>
									<description>Bandgap regulated supply voltage / flash reference voltage (1.2V)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_VREF_0P75V</name>
									<value>8</value>
									<description>Bandgap reference voltage 0p75V (test purpose only, can reset the chip)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_VREF_0P75V_buf</name>
									<value>9</value>
									<description>Bandgap reference voltage 0p75V after internal buffer</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_VREF_0P67V</name>
									<value>10</value>
									<description>Bandgap reference voltage 0p67V (test purpose only, can reset the chip)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_WE_DAC</name>
									<value>11</value>
									<description>Bandgap we_dac reference voltage. Depending on WEDAC_LOW and WEDAC_HIGH configuration in sensor we_dac will toggle between the two values (ACS will change the bandgap trimming accordingly) (test purpose only, can reset the chip)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_TEMP_SENSOR_VPTAT</name>
									<value>12</value>
									<description>Temperature sensor output voltage (typically 0.95V at 25C)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_ADC_SENSOR_IRANGE</name>
									<value>13</value>
									<description>ADC sensor irange</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_LSAD_INTERNAL_VREF</name>
									<value>14</value>
									<description>LSAD internal vref (1.0V)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_THERMISTOR_CURRENT</name>
									<value>15</value>
									<description>Thermistor current</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_IREF_1N_OUTPUT</name>
									<value>16</value>
									<description>PMU PTAT iref current source (typically 0.9uA at 25C)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_VDDACS_OUTPUT</name>
									<value>17</value>
									<description>PMU vddacs voltage</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_RC_INTENAL_SUPPLY</name>
									<value>18</value>
									<description>RC intenal supply (typically 0.8V at 25C)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_RC32_INTENAL_SUPPLY</name>
									<value>19</value>
									<description>RC32 intenal supply (typically 0.65V at 25C)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_VDDA_SW</name>
									<value>20</value>
									<description>Vdda switch voltage</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_VDDSYN_SW</name>
									<value>21</value>
									<description>Vddsyn switch voltage</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_VDDRF_SW</name>
									<value>22</value>
									<description>Vddrf switch voltage</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_VDDT</name>
									<value>23</value>
									<description>VDDT switch voltage</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_VDDCCAO</name>
									<value>24</value>
									<description>VDDCCAO switch voltage</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_VDDSENSOR</name>
									<value>25</value>
									<description>VDDSENSOR switch voltage</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_VDDM</name>
									<value>26</value>
									<description>VDDM voltage output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_VDDC</name>
									<value>27</value>
									<description>VDDC voltage output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_VDDPA</name>
									<value>28</value>
									<description>VDDPA voltage output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_VDDPA_ISENSE</name>
									<value>29</value>
									<description>VDDPA current sensing (image of VDDPA load for test purpose, 0V when VDDPA is unloaded)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_FLASH1_TM0</name>
									<value>30</value>
									<description>Instance Flash 1 TM0 connected to AOUT</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_FLASH0_TM0</name>
									<value>31</value>
									<description>Instance Flash 0 TM0 connected to AOUT</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_VDDCP</name>
									<value>32</value>
									<description>VDDCP voltage output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_VDDRF</name>
									<value>33</value>
									<description>VDDRF voltage output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_VDDIF</name>
									<value>34</value>
									<description>VDDIF voltage output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_VDDFLASH</name>
									<value>35</value>
									<description>VDDFLASH voltage output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_HIZ</name>
									<value>36</value>
									<description>HIZ (mesure leakage)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_RC32_IBP_12N_NTC</name>
									<value>37</value>
									<description>RC32 NTC current</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_SP1</name>
									<value>38</value>
									<description>Analog spare signal 1, (not implemented yet but ADC sensor offset if a SV4 is done)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_SP2</name>
									<value>39</value>
									<description>Analog spare signal 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AOUT_SP3</name>
									<value>40</value>
									<description>Analog spare signal 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOUT_ADC_PULSE</name>
									<value>41</value>
									<description>adc_pulse signal from sensor IF (through ACS)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOUT_SENSOR_DET</name>
									<value>42</value>
									<description>sensor_det_active signal from detector</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOUT_BG_READY</name>
									<value>43</value>
									<description>Bandgap ready signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOUT_VDDRF_READY</name>
									<value>44</value>
									<description>vddrf ready signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOUT_VDDC_READY</name>
									<value>45</value>
									<description>Vddc ready signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOUT_VDDM_READY</name>
									<value>46</value>
									<description>Vddm ready signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOUT_VDDCP_READY</name>
									<value>47</value>
									<description>vddcp ready signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOUT_VDDIF_READY</name>
									<value>48</value>
									<description>vddif ready signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOUT_VDDFLASH_READY</name>
									<value>49</value>
									<description>vddflash ready signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOUT_CLK_PRESENT</name>
									<value>50</value>
									<description>Clock present from clock detector</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOUT_XTAL_OK</name>
									<value>51</value>
									<description>Xtal 32kHz ok</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOUT_XTAL_CLK</name>
									<value>52</value>
									<description>Xtal 32kHz clock</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOUT_RC32_CLK</name>
									<value>53</value>
									<description>RC 32kHz clock</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOUT_DCDC_ACTIVATED</name>
									<value>54</value>
									<description>DC-DC converter activated signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOUT_DCDC_OVERLOAD</name>
									<value>55</value>
									<description>DC-DC converter overload signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOUT_DCDC_VCC_READY</name>
									<value>56</value>
									<description>DC-DC converter vcc ready signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOUT_NFC_WAKEUP</name>
									<value>57</value>
									<description>NFC wakeup signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOUT_NFC_FIELD_0</name>
									<value>58</value>
									<description>Nfc_Field 0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOUT_NFC_FIELD_1</name>
									<value>59</value>
									<description>Nfc_Field 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOUT_NFC_FIELD_2</name>
									<value>60</value>
									<description>Nfc_Field 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOUT_NFC_FIELD_3</name>
									<value>61</value>
									<description>Nfc_Field 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOUT_SP1</name>
									<value>62</value>
									<description>Digital spare signal 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DOUT_SP2</name>
									<value>63</value>
									<description>Digital spare signal 2</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>ACS_JIC_READ</name>
					<description>Just In Case register in the ACS block</description>
					<addressOffset>0x64</addressOffset>
					<size>32</size>
					<resetValue>0xFF</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>BYTE0_RO</name>
							<bitRange>[7:0]</bitRange>
							<description>JIC read only register bits (returning signals from analog part: tied to 1)</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>ACS_TEMP_SENSOR_CFG</name>
					<description>Temperature sensor configuration register</description>
					<addressOffset>0x68</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x03</resetMask>
					<fields>
						<field>
							<name>DUTY_TEMP_SENS</name>
							<bitRange>[1:1]</bitRange>
							<description>Duty cycling temperature sensor</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LSAD_TEMP_SENS_NORMAL</name>
									<value>0</value>
									<description>Normal mode: temperature sensor enable only controlled by TEMP_SENS_ENABLE</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_TEMP_SENS_DUTY</name>
									<value>1</value>
									<description>Duty cycling temperature sensor (enabled only during LSAD conversion)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENABLE</name>
							<bitRange>[0:0]</bitRange>
							<description>Internal temperature sensor enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TEMP_SENS_DISABLE</name>
									<value>0</value>
									<description>Disable the internal Temperature Sensor</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TEMP_SENS_ENABLE</name>
									<value>1</value>
									<description>Enable the internal Temperature Sensor</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>ACS_TEMP_CURR_CFG</name>
					<description>Temperature current configuratio</description>
					<addressOffset>0x6C</addressOffset>
					<size>32</size>
					<resetValue>0x90000</resetValue>
					<resetMask>0xF3FF3</resetMask>
					<fields>
						<field>
							<name>CURRENT_VALUE</name>
							<bitRange>[19:16]</bitRange>
							<description>Temperature current value</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TEMP_CURR_1UA</name>
									<value>0</value>
									<description>Temperature current set to 1 uA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TEMP_CURR_10UA</name>
									<value>9</value>
									<description>Temperature current set to 10 uA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TEMP_CURR_16UA</name>
									<value>15</value>
									<description>Temperature current set to 16 uA</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CURRENT_TRIM</name>
							<bitRange>[13:8]</bitRange>
							<description>Temperature current trimming</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TEMP_CURR_TRIM_M32</name>
									<value>0</value>
									<description>-10 percent trimming</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TEMP_CURR_TRIM_0</name>
									<value>32</value>
									<description>Default trimming</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TEMP_CURR_TRIM_P31</name>
									<value>63</value>
									<description>+10 percent trimming</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO_IN_USE</name>
							<bitRange>[7:4]</bitRange>
							<description>GPIO from which the duty cycle is used</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TEMP_CURR_GPIO0</name>
									<value>0</value>
									<description>Duty cycle of GPIO0 is used</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TEMP_CURR_GPIO1</name>
									<value>1</value>
									<description>Duty cycle of GPIO1 is used</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TEMP_CURR_GPIO2</name>
									<value>2</value>
									<description>Duty cycle of GPIO2 is used</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TEMP_CURR_GPIO3</name>
									<value>3</value>
									<description>Duty cycle of GPIO3 is used</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TEMP_CURR_GPIO4</name>
									<value>4</value>
									<description>Duty cycle of GPIO4 is used</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TEMP_CURR_GPIO5</name>
									<value>5</value>
									<description>Duty cycle of GPIO5 is used</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TEMP_CURR_GPIO6</name>
									<value>6</value>
									<description>Duty cycle of GPIO6 is used</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TEMP_CURR_GPIO7</name>
									<value>7</value>
									<description>Duty cycle of GPIO7 is used</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TEMP_CURR_GPIO8</name>
									<value>8</value>
									<description>Duty cycle of GPIO8 is used</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TEMP_CURR_GPIO9</name>
									<value>9</value>
									<description>Duty cycle of GPIO9 is used</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TEMP_CURR_GPIO10</name>
									<value>10</value>
									<description>Duty cycle of GPIO10 is used</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TEMP_CURR_GPIO11</name>
									<value>11</value>
									<description>Duty cycle of GPIO11 is used</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TEMP_CURR_GPIO12</name>
									<value>12</value>
									<description>Duty cycle of GPIO12 is used</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TEMP_CURR_GPIO13</name>
									<value>13</value>
									<description>Duty cycle of GPIO13 is used</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TEMP_CURR_GPIO14</name>
									<value>14</value>
									<description>Duty cycle of GPIO14 is used</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TEMP_CURR_GPIO15</name>
									<value>15</value>
									<description>Duty cycle of GPIO15 is used</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DUTY_CURR</name>
							<bitRange>[1:1]</bitRange>
							<description>Duty cycling current enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LSAD_CURR_NORMAL</name>
									<value>0</value>
									<description>Normal mode: current enable only controlled by CURR_ENABLE</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LSAD_CURR_DUTY</name>
									<value>1</value>
									<description>Duty cycling current enable (enabled only during LSAD conversion)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENABLE</name>
							<bitRange>[0:0]</bitRange>
							<description>Temperature current enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TEMP_CURR_DISABLE</name>
									<value>0</value>
									<description>Disable the temperature current</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TEMP_CURR_ENABLE</name>
									<value>1</value>
									<description>Enable the temperature current</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>ACS_SOC_WATCHDOG_CFG</name>
					<description>SoC Watchdog Configuration Register</description>
					<addressOffset>0x70</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x01</resetMask>
					<fields>
						<field>
							<name>BYPASS_IN_SLEEP</name>
							<bitRange>[0:0]</bitRange>
							<description>Allows to enter in a sleep mode that bypass the watchog. This configuration bit is only used when the system goes to sleep power down. Once is sleep in sleep and during the others mode this bit is not used</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SOC_WATCHDOG_IN_SLEEP</name>
									<value>0</value>
									<description>Use SoC watchdog in sleep</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SOC_WATCHDOG_BYPASS_IN_SLEEP</name>
									<value>1</value>
									<description>Bypass SoC wathdog in sleep</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>ACS_SOC_WATCHDOG_CTRL</name>
					<description>SoC Watchdog Refresh Control Register</description>
					<addressOffset>0x74</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields>
						<field>
							<name>LOAD_COUNTER</name>
							<bitRange>[17:17]</bitRange>
							<description>The SoC watchdog will be loaded with value MAX-1 if EN_TEST pad is one and the FORCE_CLOCK is also set at the same time</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SOC_WATCHDOG_LOAD</name>
									<value>1</value>
									<description>Load the SoC watchdog timer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FORCE_CLOCK</name>
							<bitRange>[16:16]</bitRange>
							<description>Force a clock on SoC watchdog timer (Test Purpose, only when EN_TEST=1)</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SOC_WATCHDOG_FORCE_CLOCK</name>
									<value>1</value>
									<description>Clock the SoC watchdog timer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SOC_WATCHDOG_REFRESH</name>
							<bitRange>[15:0]</bitRange>
							<description>Write a key to reset the watchdog</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SOC_WATCHDOG_REFRESH</name>
									<value>689</value>
									<description>Write 16-bit key to reset the watchdog (others values have no effect)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>ACS_SOC_WATCHDOG_COUNT</name>
					<description>SoC watchdog Counter Current Value</description>
					<addressOffset>0x78</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFF</resetMask>
					<fields>
						<field>
							<name>VALUE</name>
							<bitRange>[23:0]</bitRange>
							<description>SoC watchdog timer current value</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>ACS_DBG_STATUS</name>
					<description>Status of debug enable</description>
					<addressOffset>0x7C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x01</resetMask>
					<fields>
						<field>
							<name>DEBGUG_ENABLE_FLAG</name>
							<bitRange>[0:0]</bitRange>
							<description>Status flag of debug enable</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEBUG_DISABLE</name>
									<value>0</value>
									<description>Debug is enable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEBUG_ENABLE</name>
									<value>1</value>
									<description>Debug is disable</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>ACS_RTC_CLK_STATUS</name>
					<description>Value of RTC clock</description>
					<addressOffset>0x80</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x01</resetMask>
					<fields>
						<field>
							<name>RTC_CLK_VALUE</name>
							<bitRange>[0:0]</bitRange>
							<description>Value of RTC clock</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>ACS_GP_DATA</name>
					<description>JIC RW registers</description>
					<addressOffset>0x84</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>GP_DATA</name>
							<bitRange>[31:0]</bitRange>
							<description>32-bit General-Purpose RW Data</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>ACS_SENSOR_DET_CFG</name>
					<description>Sensor detector configuration register</description>
					<addressOffset>0x88</addressOffset>
					<size>32</size>
					<resetValue>0x02</resetValue>
					<resetMask>0x83</resetMask>
					<fields>
						<field>
							<name>SENSOR_DETECTED</name>
							<bitRange>[7:7]</bitRange>
							<description>Sensor detected flag</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SENSOR_NOT_DETECTED</name>
									<value>0</value>
									<description>Sensor not detected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_DETECTED</name>
									<value>1</value>
									<description>Sensor detected</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SENSOR_DET_RESET</name>
							<bitRange>[1:1]</bitRange>
							<description>Sensor detector reset</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SENSOR_DET_RESET</name>
									<value>0</value>
									<description>Wakeup flip-flop is hold in reset state</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_DET_NOT_RESET</name>
									<value>1</value>
									<description>Wakeup flip-flop is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SENSOR_DET_EN</name>
							<bitRange>[0:0]</bitRange>
							<description>Sensor detector enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SENSOR_DET_DISABLED</name>
									<value>0</value>
									<description>Sensor detector disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_DET_ENABLED</name>
									<value>1</value>
									<description>Sensor detector enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>ACS_NFC_STATUS</name>
					<description>Status of NFC Field status</description>
					<addressOffset>0x8C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x0F</resetMask>
					<fields>
						<field>
							<name>HFDET_STATUS</name>
							<bitRange>[3:0]</bitRange>
							<description>Status of HFDET</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>ACS_PWR_CTRL</name>
					<description>ACS Power Control Register</description>
					<addressOffset>0x90</addressOffset>
					<size>32</size>
					<resetValue>0xA000000</resetValue>
					<resetMask>0xF000000</resetMask>
					<fields>
						<field>
							<name>SENSOR_PWR_EN</name>
							<bitRange>[27:27]</bitRange>
							<description>Sensor power control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACS_SENSOR_SHUTDOWN</name>
									<value>0</value>
									<description>Sensor is powered off</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACS_SENSOR_POWERED</name>
									<value>1</value>
									<description>Sensor is powered on</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SENSOR_ISOLATE</name>
							<bitRange>[26:26]</bitRange>
							<description>Sensor isolation control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACS_SENSOR_NOT_ISOLATED</name>
									<value>0</value>
									<description>Sensor is not isolated</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACS_SENSOR_ISOLATED</name>
									<value>1</value>
									<description>Sensor is isolated</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CCAO_PWR_EN</name>
							<bitRange>[25:25]</bitRange>
							<description>CryptoCell always on power control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACS_CCAO_SHUTDOWN</name>
									<value>0</value>
									<description>CryptoCell Always on is powered off</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACS_CCAO_POWERED</name>
									<value>1</value>
									<description>CryptoCell Always on is powered on</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CCAO_ISOLATE</name>
							<bitRange>[24:24]</bitRange>
							<description>CryptoCell always on isolation control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACS_CCAO_NOT_ISOLATE</name>
									<value>0</value>
									<description>CryptoCell Always on is not isolated</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACS_CCAO_ISOLATE</name>
									<value>1</value>
									<description>CryptoCell Always on is isolated</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>POWER_KEY</name>
							<bitRange>[23:0]</bitRange>
							<description>Write a key to enable the write to power controls</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACS_PWR_KEY</name>
									<value>6504747</value>
									<description>Write 24-bit key to enable the write access to power controls</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>SENSOR</name>
			<baseAddress>0x40001700</baseAddress>
			<description>Sensor domain (Analog Bridge Access)</description>
			<addressBlock>
				<offset>0</offset>
				<size>0x68</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>SENSOR_IF_CFG</name>
					<description>Sensor ADC configuration register</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0x9A620</resetValue>
					<resetMask>0x3FFF7F</resetMask>
					<fields>
						<field>
							<name>GUARD_EN</name>
							<bitRange>[21:21]</bitRange>
							<description>Guard buffer enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SENSOR_GUARD_DISABLED</name>
									<value>0</value>
									<description>Guard buffer disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_GUARD_ENABLED</name>
									<value>1</value>
									<description>Guard buffer enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SENSOR_AMP_EN</name>
							<bitRange>[20:20]</bitRange>
							<description>Sensor amplifier enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SENSOR_AMP_DISABLED</name>
									<value>0</value>
									<description>Sensor amplifier disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_AMP_ENABLED</name>
									<value>1</value>
									<description>Sensor amplifier enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WEDAC_HIGH</name>
							<bitRange>[19:14]</bitRange>
							<description>WEDAC output voltage during WE pulse</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SENSOR_WEDAC_HIGH_0000</name>
									<value>0</value>
									<description>WEDAC_HIGH = 0.000V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_WEDAC_HIGH_0016</name>
									<value>1</value>
									<description>WEDAC_HIGH = 0.016V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_WEDAC_HIGH_0032</name>
									<value>2</value>
									<description>WEDAC_HIGH = 0.032V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_WEDAC_HIGH_0496</name>
									<value>31</value>
									<description>WEDAC_HIGH = 0.496V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_WEDAC_HIGH_0504</name>
									<value>32</value>
									<description>WEDAC_HIGH = 0.504V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_WEDAC_HIGH_0600</name>
									<value>38</value>
									<description>WEDAC_HIGH = 0.600V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_WEDAC_HIGH_0616</name>
									<value>39</value>
									<description>WEDAC_HIGH = 0.616V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_WEDAC_HIGH_0984</name>
									<value>62</value>
									<description>WEDAC_HIGH = 0.984V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_WEDAC_HIGH_1000</name>
									<value>63</value>
									<description>WEDAC_HIGH = 1.000V</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WEDAC_LOW</name>
							<bitRange>[13:8]</bitRange>
							<description>WEDAC output voltage except during WE pulse</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SENSOR_WEDAC_LOW_0000</name>
									<value>0</value>
									<description>WEDAC_LOW = 0.000V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_WEDAC_LOW_0016</name>
									<value>1</value>
									<description>WEDAC_LOW = 0.016V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_WEDAC_LOW_0032</name>
									<value>2</value>
									<description>WEDAC_LOW = 0.032V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_WEDAC_LOW_0496</name>
									<value>31</value>
									<description>WEDAC_LOW = 0.496V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_WEDAC_LOW_0504</name>
									<value>32</value>
									<description>WEDAC_LOW = 0.504V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_WEDAC_LOW_0600</name>
									<value>38</value>
									<description>WEDAC_LOW = 0.600V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_WEDAC_LOW_0616</name>
									<value>39</value>
									<description>WEDAC_LOW = 0.616V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_WEDAC_LOW_0984</name>
									<value>62</value>
									<description>WEDAC_LOW = 0.984V</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_WEDAC_LOW_1000</name>
									<value>63</value>
									<description>WEDAC_LOW = 1.000V</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ADC_CALIB_EN</name>
							<bitRange>[6:6]</bitRange>
							<description>ADC calibration mode enable (switches S2 &amp; S3)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SENSOR_CALIB_DISABLED</name>
									<value>0</value>
									<description>ADC calibration disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_CALIB_ENABLED</name>
									<value>1</value>
									<description>ADC calibration enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IOFFSET</name>
							<bitRange>[5:4]</bitRange>
							<description>Sensor interface offset current setting</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SENSOR_IOFFSET_0NA</name>
									<value>0</value>
									<description>0 nA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_IOFFSET_10NA</name>
									<value>1</value>
									<description>10 nA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_IOFFSET_20NA</name>
									<value>2</value>
									<description>20 nA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_IOFFSET_40NA</name>
									<value>3</value>
									<description>40 nA</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IRANGE</name>
							<bitRange>[3:2]</bitRange>
							<description>Sensor interface measurement range</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SENSOR_IRANGE_50NA</name>
									<value>0</value>
									<description>50 nA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_IRANGE_80NA</name>
									<value>1</value>
									<description>80 nA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_IRANGE_170NA</name>
									<value>2</value>
									<description>170 nA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_IRANGE_240NA</name>
									<value>3</value>
									<description>240 nA</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DISCONNECT_RE</name>
							<bitRange>[1:1]</bitRange>
							<description>RE ground switch control  (switch S1)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SENSOR_RE_VSSA</name>
									<value>0</value>
									<description>RE shorted to VSSA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_RE_HIGHZ</name>
									<value>1</value>
									<description>RE high-Z</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SENSOR_EN</name>
							<bitRange>[0:0]</bitRange>
							<description>Sensor interface enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SENSOR_DISABLED</name>
									<value>0</value>
									<description>Sensor interface disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_ENABLED</name>
									<value>1</value>
									<description>Sensor interface enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SENSOR_CLK_CFG</name>
					<description>Sensor clock configuration register</description>
					<addressOffset>0x04</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x01</resetMask>
					<fields>
						<field>
							<name>CLK_SEL</name>
							<bitRange>[0:0]</bitRange>
							<description>Clock source selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SENSOR_CLK_RTC</name>
									<value>0</value>
									<description>RTC timer clock is used as sensor clock</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_CLK_SLOWCLK</name>
									<value>1</value>
									<description>Divided SLOWCLK is used as sensor clock</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SENSOR_INT_CFG</name>
					<description>Sensor Integration Time Values</description>
					<addressOffset>0x08</addressOffset>
					<size>32</size>
					<resetValue>0x34B000</resetValue>
					<resetMask>0x3FF7FFFF</resetMask>
					<fields>
						<field>
							<name>PULSE_COUNT_INT</name>
							<bitRange>[29:20]</bitRange>
							<description>Duration of &quot;Pulse Count Sample&quot; state</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PULSE_COUNT_INT_0</name>
									<value>0</value>
									<description>Number of periods for &quot;Pulse Count Sample State&quot;: 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PULSE_COUNT_INT_1</name>
									<value>1</value>
									<description>Number of periods for &quot;Pulse Count Sample State&quot;: 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PULSE_COUNT_INT_2</name>
									<value>2</value>
									<description>Number of periods for &quot;Pulse Count Sample State&quot;: 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PULSE_COUNT_INT_3</name>
									<value>3</value>
									<description>Number of periods for &quot;Pulse Count Sample State&quot;: 4</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PULSE_COUNT_INT_255</name>
									<value>255</value>
									<description>Number of periods for &quot;Pulse Count Sample State&quot;: 256</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PULSE_COUNT_INT_1023</name>
									<value>1023</value>
									<description>Number of periods for &quot;Pulse Count Sample State&quot;: 1024</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRE_COUNT_INT</name>
							<bitRange>[18:0]</bitRange>
							<description>Absolute Value of main counter to trigger the change of &quot;Pre Count Sample&quot; state</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PRE_COUNT_INT_0</name>
									<value>0</value>
									<description>Number of periods for &quot;Pre Count Int State&quot;: 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PRE_COUNT_INT_1</name>
									<value>1</value>
									<description>Number of periods for &quot;Pre Count Int State&quot;: 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PRE_COUNT_INT_307199</name>
									<value>307199</value>
									<description>Number of periods for &quot;Pre Count Int State&quot;: 307199</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PRE_COUNT_INT_307200</name>
									<value>307200</value>
									<description>Number of periods for &quot;Pre Count Int State&quot;: 307200</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PRE_COUNT_INT_524288</name>
									<value>524287</value>
									<description>Number of periods for &quot;Pre Count Int State&quot;: 2**19</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SENSOR_DELAY_L_CFG</name>
					<description>Sensor Delays Time Values for Low states</description>
					<addressOffset>0x0C</addressOffset>
					<size>32</size>
					<resetValue>0x4000400</resetValue>
					<resetMask>0x7FF07FF</resetMask>
					<fields>
						<field>
							<name>DLY2_WE_L_DIV_EN</name>
							<bitRange>[26:26]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLY2_WE_L_DIV_DISABLED</name>
									<value>0</value>
									<description>Delay 2 WE_L runs at 32 kHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLY2_WE_L_DIV_ENABLED</name>
									<value>1</value>
									<description>Delay 2 WE_L runs at 1 kHz</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLY2_WE_L</name>
							<bitRange>[25:16]</bitRange>
							<description>Absolute Value of main counter to trigger the change of &quot;Delay 2 WE_L&quot; state</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLY2_WE_L_0</name>
									<value>0</value>
									<description>Number of periods for &quot;Delay 2 WE_L&quot;: 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLY2_WE_L_1</name>
									<value>1</value>
									<description>Number of periods for &quot;Delay 2 WE_L&quot;: 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLY2_WE_L_255</name>
									<value>255</value>
									<description>Number of periods for &quot;Delay 2 WE_L&quot;: 256</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLY2_WE_L_1023</name>
									<value>1023</value>
									<description>Number of periods for &quot;Delay 2 WE_L&quot;: 1024</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLY1_WE_L_DIV_EN</name>
							<bitRange>[10:10]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLY1_WE_L_DIV_DISABLED</name>
									<value>0</value>
									<description>Delay 1 WE_L runs at 32 kHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLY1_WE_L_DIV_ENABLED</name>
									<value>1</value>
									<description>Delay 1 WE_L runs at 1 kHz</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLY1_WE_L</name>
							<bitRange>[9:0]</bitRange>
							<description>Absolute Value of main counter to trigger the change of &quot;Delay 1 WE_L&quot; state</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLY1_WE_L_0</name>
									<value>0</value>
									<description>Number of periods for &quot;Delay 1 WE_L&quot;: 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLY1_WE_L_1</name>
									<value>1</value>
									<description>Number of periods for &quot;Delay 1 WE_L&quot;: 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLY1_WE_L_255</name>
									<value>255</value>
									<description>Number of periods for &quot;Delay 1 WE_L&quot;: 256</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLY1_WE_L_1023</name>
									<value>1023</value>
									<description>Number of periods for &quot;Delay 1 WE_L&quot;: 1024</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SENSOR_DELAY_H_CFG</name>
					<description>Sensor Delays Time Values for High states</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<resetValue>0x4000400</resetValue>
					<resetMask>0x7FF07FF</resetMask>
					<fields>
						<field>
							<name>DLY2_WE_H_DIV_EN</name>
							<bitRange>[26:26]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLY2_WE_H_DIV_DISABLED</name>
									<value>0</value>
									<description>Delay 2 WE_H runs at 32 kHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLY2_WE_H_DIV_ENABLED</name>
									<value>1</value>
									<description>Delay 2 WE_H runs at 1 kHz</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLY2_WE_H</name>
							<bitRange>[25:16]</bitRange>
							<description>Absolute Value of main counter to trigger the change of &quot;Delay 2 WE_H&quot; state</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLY2_WE_H_0</name>
									<value>0</value>
									<description>Number of periods for &quot;Delay 2 WE_H&quot;: 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLY2_WE_H_1</name>
									<value>1</value>
									<description>Number of periods for &quot;Delay 2 WE_H&quot;: 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLY2_WE_H_255</name>
									<value>255</value>
									<description>Number of periods for &quot;Delay 2 WE_H&quot;: 256</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLY2_WE_H_1023</name>
									<value>1023</value>
									<description>Number of periods for &quot;Delay 2 WE_H&quot;: 1024</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLY1_WE_H_DIV_EN</name>
							<bitRange>[10:10]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLY1_WE_H_DIV_DISABLED</name>
									<value>0</value>
									<description>Delay 1 WE_H runs at 32 kHz</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLY1_WE_H_DIV_ENABLED</name>
									<value>1</value>
									<description>Delay 1 WE_H runs at 1 kHz</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLY1_WE_H</name>
							<bitRange>[9:0]</bitRange>
							<description>Absolute Value of main counter to trigger the change of &quot;Delay 1 WE_H&quot; state</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLY1_WE_H_0</name>
									<value>0</value>
									<description>Number of periods for &quot;Delay 1 WE_H&quot;: 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLY1_WE_H_1</name>
									<value>1</value>
									<description>Number of periods for &quot;Delay 1 WE_H&quot;: 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLY1_WE_H_255</name>
									<value>255</value>
									<description>Number of periods for &quot;Delay 1 WE_H&quot;: 256</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLY1_WE_H_1023</name>
									<value>1023</value>
									<description>Number of periods for &quot;Delay 1 WE_H&quot;: 1024</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SENSOR_IDLE_CFG</name>
					<description>Sensor Idle Time Values</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<resetValue>0x4B000</resetValue>
					<resetMask>0x7FFFF</resetMask>
					<fields>
						<field>
							<name>IDLE_TIME</name>
							<bitRange>[18:0]</bitRange>
							<description>Absolute Value of main counter to trigger the change of &quot;Idle Time&quot; state</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IDLE_TIME_0</name>
									<value>0</value>
									<description>Number of periods for: 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE_TIME_1</name>
									<value>1</value>
									<description>Number of periods for: 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE_TIME_307200</name>
									<value>307200</value>
									<description>Number of periods for: 307200</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE_TIME_524288</name>
									<value>524287</value>
									<description>Number of periods for: 2**19</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SENSOR_MAIN_COUNT</name>
					<description>Sensor Main Counter Current Value</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x707FFFF</resetMask>
					<fields>
						<field>
							<name>STATE</name>
							<bitRange>[26:24]</bitRange>
							<description>Sensor timer state</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DELAY_1_L_STATUS</name>
									<value>0</value>
									<description>Sensor Timer is on Delay 1 L state</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PRE_COUNT_STATUS</name>
									<value>1</value>
									<description>Sensor Timer is on Pre Count state</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DELAY_2_L_STATUS</name>
									<value>2</value>
									<description>Sensor Timer is on Delay 2 L state</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DELAY_1_H_STATUS</name>
									<value>3</value>
									<description>Sensor Timer is on Delay 1 H state</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PULSE_COUNT_STATUS</name>
									<value>4</value>
									<description>Sensor Timer is on Pulse Count state</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DELAY_2_H_STATUS</name>
									<value>5</value>
									<description>Sensor Timer is on Delay 2 H state</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE_STATUS</name>
									<value>6</value>
									<description>Sensor Timer is on Idle state</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VALUE</name>
							<bitRange>[18:0]</bitRange>
							<description>Sensor main counter current value</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>SENSOR_TIMER_CTRL</name>
					<description>Sensor Timer Control Register</description>
					<addressOffset>0x1C</addressOffset>
					<size>32</size>
					<resetValue>0x1FC</resetValue>
					<resetMask>0x1FF</resetMask>
					<fields>
						<field>
							<name>RESET</name>
							<bitRange>[16:16]</bitRange>
							<description>Reset the Sensor timer</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SENSOR_CNT_RESET</name>
									<value>1</value>
									<description>The sensor timer counter, the sensor timer enable and the ADC counter are reset</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RE_IDLE_CONNECT</name>
							<bitRange>[8:8]</bitRange>
							<description>During idle state connect or disconnect RE pad</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RE_DISCONNECTED</name>
									<value>0</value>
									<description>The RE pad is disconnected during idle state</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RE_CONNECTED</name>
									<value>1</value>
									<description>The RE pad is connected during idle state</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IDLE_EN</name>
							<bitRange>[7:7]</bitRange>
							<description>Idle state enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IDLE_NOT_USED</name>
									<value>0</value>
									<description>Idle state is not used</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IDLE_USED</name>
									<value>1</value>
									<description>Idle state is used</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLY2_WE_H_EN</name>
							<bitRange>[6:6]</bitRange>
							<description>Delay 2 WE_H state enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLY2_WE_H_NOT_USED</name>
									<value>0</value>
									<description>Delay 2 WE_H state is not used</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLY2_WE_H_USED</name>
									<value>1</value>
									<description>Delay 2 WE_H state is used</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PULSE_COUNT_EN</name>
							<bitRange>[5:5]</bitRange>
							<description>Pulse count state enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PULSE_CNT_NOT_USED</name>
									<value>0</value>
									<description>Pulse count state is not used</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PULSE_CNT_USED</name>
									<value>1</value>
									<description>Pulse count state is used</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLY1_WE_H_EN</name>
							<bitRange>[4:4]</bitRange>
							<description>Delay 1 WE_H state enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLY1_WE_H_NOT_USED</name>
									<value>0</value>
									<description>Delay 1 WE_H state is not used</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLY1_WE_H_USED</name>
									<value>1</value>
									<description>Delay 1 WE_H state is used</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLY2_WE_L_EN</name>
							<bitRange>[3:3]</bitRange>
							<description>Delay 2 WE_L state enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLY2_WE_L_NOT_USED</name>
									<value>0</value>
									<description>Delay 2 WE_L state is not used</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLY2_WE_L_USED</name>
									<value>1</value>
									<description>Delay 2 WE_L state is used</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLY1_WE_L_EN</name>
							<bitRange>[2:2]</bitRange>
							<description>Delay 1 WE_L state enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLY1_WE_L_NOT_USED</name>
									<value>0</value>
									<description>Delay 1 WE_L state is not used</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLY1_WE_L_USED</name>
									<value>1</value>
									<description>Delay 1 WE_L state is used</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAIT_FOR_SLEEP</name>
							<bitRange>[1:1]</bitRange>
							<description>Stop the counter until ASIC is in SLEEP mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WAITSLEEP_DISABLED</name>
									<value>0</value>
									<description>The timer runs independent of the sytem power mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WAITSLEEP_ENABLED</name>
									<value>1</value>
									<description>The timer runs only during SLEEP power mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENABLE</name>
							<bitRange>[0:0]</bitRange>
							<description>Enable timer</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SENSOR_TIMER_DISABLED</name>
									<value>0</value>
									<description>The timer is disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_TIMER_ENABLED</name>
									<value>1</value>
									<description>The timer is enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SENSOR_FIFO_CFG</name>
					<description>Sensor ADC data FIFO configuration</description>
					<addressOffset>0x20</addressOffset>
					<size>32</size>
					<resetValue>0x10</resetValue>
					<resetMask>0x1F1F</resetMask>
					<fields>
						<field>
							<name>FIFO_LEVEL</name>
							<bitRange>[12:8]</bitRange>
							<description>Number of samples stored in FIFO</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SENSOR_FIFO_EMPTY</name>
									<value>0</value>
									<description>FIFO data level is 0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_FIFO_FULL</name>
									<value>16</value>
									<description>FIFO data level is 16</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STORE_EN</name>
							<bitRange>[4:4]</bitRange>
							<description>Enable the storage of sample on the FIFO</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SENSOR_FIFO_STORE_DISABLED</name>
									<value>0</value>
									<description>Samples are not stored in the FIFO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_FIFO_STORE_ENABLED</name>
									<value>1</value>
									<description>Samples are stored in the FIFO</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_SIZE</name>
							<bitRange>[3:0]</bitRange>
							<description>Number of ADC samples stored before waking up the core</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SENSOR_FIFO_SIZE1</name>
									<value>0</value>
									<description>FIFO size 1; core wakes up after first ADC data arrives</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_FIFO_SIZE2</name>
									<value>1</value>
									<description>FIFO size 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_FIFO_SIZE3</name>
									<value>2</value>
									<description>FIFO size 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_FIFO_SIZE4</name>
									<value>3</value>
									<description>FIFO size 4</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_FIFO_SIZE5</name>
									<value>4</value>
									<description>FIFO size 5</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_FIFO_SIZE6</name>
									<value>5</value>
									<description>FIFO size 6</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_FIFO_SIZE7</name>
									<value>6</value>
									<description>FIFO size 7</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_FIFO_SIZE8</name>
									<value>7</value>
									<description>FIFO size 8</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_FIFO_SIZE9</name>
									<value>8</value>
									<description>FIFO size 9</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_FIFO_SIZE10</name>
									<value>9</value>
									<description>FIFO size 10</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_FIFO_SIZE11</name>
									<value>10</value>
									<description>FIFO size 11</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_FIFO_SIZE12</name>
									<value>11</value>
									<description>FIFO size 12</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_FIFO_SIZE13</name>
									<value>12</value>
									<description>FIFO size 13</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_FIFO_SIZE14</name>
									<value>13</value>
									<description>FIFO size 14</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_FIFO_SIZE15</name>
									<value>14</value>
									<description>FIFO size 15</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_FIFO_SIZE16</name>
									<value>15</value>
									<description>FIFO size 16</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SENSOR_PROCESSING</name>
					<description>Sensor ADC wakeup threshold</description>
					<addressOffset>0x24</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FFFFFF</resetMask>
					<fields>
						<field>
							<name>DIFF_MODE</name>
							<bitRange>[25:25]</bitRange>
							<description>Differential mode enable, this mode use difference value between a pair of samples</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SENSOR_DIFF_MODE_DISABLED</name>
									<value>0</value>
									<description>Differential mode is disable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_DIFF_MODE_ENABLED</name>
									<value>1</value>
									<description>Differential mode is enable</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUM_EN</name>
							<bitRange>[24:24]</bitRange>
							<description>Summation enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SENSOR_SUMMATION_DISABLED</name>
									<value>0</value>
									<description>Summation is disable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_SUMMATION_ENABLED</name>
									<value>1</value>
									<description>Summation is enable</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NBR_SAMPLES</name>
							<bitRange>[23:16]</bitRange>
							<description>Number of samples used by Summation and Threshold mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SENSOR_NBR_SAMPLES_1</name>
									<value>0</value>
									<description>1 sample or 1 pair used</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_NBR_SAMPLES_2</name>
									<value>1</value>
									<description>2 sample or 2 pair used</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_NBR_SAMPLES_255</name>
									<value>255</value>
									<description>256 sample or 256 pair used</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>THRESHOLD</name>
							<bitRange>[15:0]</bitRange>
							<description>Sensor data threshold for wakeup</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SENSOR_THRESHOLD_DISABLED</name>
									<value>0</value>
									<description>Sensor threshold functionality is disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_THRESHOLD_1</name>
									<value>1</value>
									<description>Increments counter if sample (LSBs) is &gt;= 0x0001</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SENSOR_THRESHOLD_65535</name>
									<value>65535</value>
									<description>Increments counter if sample (LSBs) is &gt;= 0xFFFF</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SENSOR_ADC_DATA[%s]</name>
					<dim>16</dim>
					<dimIncrement>4</dimIncrement>
					<description>Sensor ADC output data FIFO</description>
					<addressOffset>0x28</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFF</resetMask>
					<fields>
						<field>
							<name>ADC_DATA</name>
							<bitRange>[23:0]</bitRange>
							<description>Sensor ADC output data</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>BBIF</name>
			<baseAddress>0x40001800</baseAddress>
			<description>Baseband Controller Interface</description>
			<addressBlock>
				<offset>0</offset>
				<size>0xFC</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>BBIF_CTRL</name>
					<description>Baseband controller control register</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0x80</resetValue>
					<resetMask>0x3F3</resetMask>
					<fields>
						<field>
							<name>CLK_SEL</name>
							<bitRange>[9:4]</bitRange>
							<description>Configure the internal baseband controller clock divider in order to provide a 1MHz reference clock</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BBCLK_DIVIDER_6</name>
									<value>6</value>
									<description>Divide the BBCLK by 6 (minimum authorized value)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BBCLK_DIVIDER_8</name>
									<value>8</value>
									<description>Divide the BBCLK by 8</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BBCLK_DIVIDER_12</name>
									<value>12</value>
									<description>Divide the BBCLK by 12</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BBCLK_DIVIDER_16</name>
									<value>16</value>
									<description>Divide the BBCLK by 16</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BBCLK_DIVIDER_24</name>
									<value>24</value>
									<description>Divide the BBCLK by 24 (maximum authorized value)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP_REQ</name>
							<bitRange>[1:1]</bitRange>
							<description>External wake up request used to sort-out sleep modes</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BB_DEEP_SLEEP</name>
									<value>0</value>
									<description>Keep the baseband controller in deep sleep mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_WAKEUP</name>
									<value>1</value>
									<description>Wake up the baseband controller and keep it active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_ENABLE</name>
							<bitRange>[0:0]</bitRange>
							<description>Enable the baseband controller clocks generation</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BB_CLK_DISABLE</name>
									<value>0</value>
									<description>Baseband controller clocks are gated</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BB_CLK_ENABLE</name>
									<value>1</value>
									<description>Baseband controller clocks are generated</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BBIF_STATUS</name>
					<description>Baseband controller status register</description>
					<addressOffset>0x04</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1F1F7</resetMask>
					<fields>
						<field>
							<name>LINK_FORMAT</name>
							<bitRange>[16:12]</bitRange>
							<description>BLE link format</description>
							<access>read-only</access>
						</field>
						<field>
							<name>LINK_LABEL</name>
							<bitRange>[8:4]</bitRange>
							<description>BLE link label</description>
							<access>read-only</access>
						</field>
						<field>
							<name>CLK_STATUS</name>
							<bitRange>[2:2]</bitRange>
							<description>Clock status defining the current active clock in use</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MASTER_CLK</name>
									<value>0</value>
									<description>Baseband controller running on master1/2_clk</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LOW_POWER_CLK</name>
									<value>1</value>
									<description>Baseband controller running on low_power_clk</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>OSC_EN</name>
							<bitRange>[1:1]</bitRange>
							<description>Oscillator front-end enabling</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>OSC_DISABLED</name>
									<value>0</value>
									<description>Oscillator can be safely disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>OSC_ENABLED</name>
									<value>1</value>
									<description>Oscillator must be enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RADIO_EN</name>
							<bitRange>[0:0]</bitRange>
							<description>RF front-end enabling</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RF_DISABLED</name>
									<value>0</value>
									<description>RF front-end can be safely disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_ENABLED</name>
									<value>1</value>
									<description>RF front-end must be enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>BBIF_COEX_CTRL</name>
					<description>Coexistence control register</description>
					<addressOffset>0x08</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x03</resetMask>
					<fields>
						<field>
							<name>TX</name>
							<bitRange>[1:1]</bitRange>
							<description>WLAN collocated device transmit active</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>COEX_TX_IDLE</name>
									<value>0</value>
									<description>RF front-end has no non-BLE TX activity</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>COEX_TX_BUSY</name>
									<value>1</value>
									<description>RF front-end performs a non-BLE TX activity</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX</name>
							<bitRange>[0:0]</bitRange>
							<description>WLAN collocated device reception active</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>COEX_RX_IDLE</name>
									<value>0</value>
									<description>RF front-end has no non-BLE RX activity</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>COEX_RX_BUSY</name>
									<value>1</value>
									<description>RF front-end performs a non-BLE RX activity</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BBIF_COEX_STATUS</name>
					<description>Coexistence status register</description>
					<addressOffset>0x0C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xF1F</resetMask>
					<fields>
						<field>
							<name>BLE_PTI</name>
							<bitRange>[11:8]</bitRange>
							<description>BLE packet traffic information</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_PTI_PRIORITY_0</name>
									<value>0</value>
									<description>BLE_PTI lowest priority</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_PTI_PRIORITY_15</name>
									<value>15</value>
									<description>BLE_PTI highest priority</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_SYNC</name>
							<bitRange>[4:4]</bitRange>
							<description>BLE 625us timing pulse reference</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_SYNC_IDLE</name>
									<value>0</value>
									<description>RW-BLE sync idle</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_SYNC_BUSY</name>
									<value>1</value>
									<description>RW-BLE sync active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>EVENT_IN_PROCESS</name>
							<bitRange>[3:3]</bitRange>
							<description>BLE event status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>EVENT_IDLE</name>
									<value>0</value>
									<description>No BLE event is processed</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>EVENT_IN_PROCESS</name>
									<value>1</value>
									<description>BLE event is processed</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_IN_PROCESS</name>
							<bitRange>[2:2]</bitRange>
							<description>BLE in process indicator</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_IDLE</name>
									<value>0</value>
									<description>RW-BLE processes no event</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_IN_PROCESS</name>
									<value>1</value>
									<description>RW-BLE processes an event</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_TX</name>
							<bitRange>[1:1]</bitRange>
							<description>BLE transmit indicator</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_TX_IDLE</name>
									<value>0</value>
									<description>RW-BLE core performs no Tx activity</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_TX_BUSY</name>
									<value>1</value>
									<description>RW-BLE core performs Tx activity</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_RX</name>
							<bitRange>[0:0]</bitRange>
							<description>BLE reception indicator</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_RX_IDLE</name>
									<value>0</value>
									<description>RW-BLE core performs no Rx activity</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_RX_BUSY</name>
									<value>1</value>
									<description>RW-BLE core performs Rx activity</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>BBIF_COEX_INT_CFG</name>
					<description>Coexistence interrupts configuration register</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>EVENT_IN_PROCESS</name>
							<bitRange>[7:6]</bitRange>
							<description>EVENT_IN_PROCESS event interrupt configuration</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>EVENT_IN_PROCESS_NONE</name>
									<value>0</value>
									<description>Interrupt not triggered</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>EVENT_IN_PROCESS_RISING_EDGE</name>
									<value>1</value>
									<description>Interrupt triggered on rising edge</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>EVENT_IN_PROCESS_FALLING_EDGE</name>
									<value>2</value>
									<description>Interrupt triggered on falling edge</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>EVENT_IN_PROCESS_TRANSITION</name>
									<value>3</value>
									<description>Interrupt triggered on any edge</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_IN_PROCESS</name>
							<bitRange>[5:4]</bitRange>
							<description>BLE_IN_PROCESS event interrupt configuration</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_IN_PROCESS_NONE</name>
									<value>0</value>
									<description>Interrupt not triggered</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_IN_PROCESS_RISING_EDGE</name>
									<value>1</value>
									<description>Interrupt triggered on rising edge</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_IN_PROCESS_FALLING_EDGE</name>
									<value>2</value>
									<description>Interrupt triggered on falling edge</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_IN_PROCESS_TRANSITION</name>
									<value>3</value>
									<description>Interrupt triggered on any edge</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_TX</name>
							<bitRange>[3:2]</bitRange>
							<description>BLE_TX event interrupt configuration</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_TX_NONE</name>
									<value>0</value>
									<description>Interrupt not triggered</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_TX_RISING_EDGE</name>
									<value>1</value>
									<description>Interrupt triggered on rising edge</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_TX_FALLING_EDGE</name>
									<value>2</value>
									<description>Interrupt triggered on falling edge</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_TX_TRANSITION</name>
									<value>3</value>
									<description>Interrupt triggered on any edge</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_RX</name>
							<bitRange>[1:0]</bitRange>
							<description>BLE_RX event interrupt configuration</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_RX_NONE</name>
									<value>0</value>
									<description>Interrupt not triggered</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_RX_RISING_EDGE</name>
									<value>1</value>
									<description>Interrupt triggered on rising edge</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_RX_FALLING_EDGE</name>
									<value>2</value>
									<description>Interrupt triggered on falling edge</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_RX_TRANSITION</name>
									<value>3</value>
									<description>Interrupt triggered on any edge</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BBIF_COEX_INT_STATUS</name>
					<description>Coexistence interrupt status register</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xF00</resetMask>
					<fields>
						<field>
							<name>EVENT_IN_PROCESS</name>
							<bitRange>[11:11]</bitRange>
							<description>EVENT_IN_PROCESS interrupt status flag</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>EVENT_IN_PROCESS_NO_INT</name>
									<value>0</value>
									<description>No EVENT_IN_PROCESS_EVENT interrupt has been generated</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>EVENT_IN_PROCESS_INT</name>
									<value>1</value>
									<description>A EVENT_IN_PROCESS_EVENT interrupt has been generated</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_IN_PROCESS</name>
							<bitRange>[10:10]</bitRange>
							<description>BLE_IN_PROCESS interrupt status flag</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_IN_PROCESS_NO_INT</name>
									<value>0</value>
									<description>No BLE_IN_PROCESS_EVENT interrupt has been generated</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_IN_PROCESS_INT</name>
									<value>1</value>
									<description>A BLE_IN_PROCESS_EVENT interrupt has been generated</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_TX</name>
							<bitRange>[9:9]</bitRange>
							<description>BLE_TX interrupt status flag</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_TX_NO_INT</name>
									<value>0</value>
									<description>No BLE_TX_EVENT interrupt has been generated</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_TX_INT</name>
									<value>1</value>
									<description>A BLE_TX_EVENT interrupt has been generated</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_RX</name>
							<bitRange>[8:8]</bitRange>
							<description>BLE_RX interrupt status flag</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_RX_NO_INT</name>
									<value>0</value>
									<description>No BLE_RX_EVENT interrupt has been generated</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_RX_INT</name>
									<value>1</value>
									<description>A BLE_RX_EVENT interrupt has been generated</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>EVENT_IN_PROCESS_CLEAR</name>
							<bitRange>[3:3]</bitRange>
							<description>Clear EVENT_IN_PROCESS status flag</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>EVENT_IN_PROCESS_CLEAR</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_IN_PROCESS_CLEAR</name>
							<bitRange>[2:2]</bitRange>
							<description>Clear BLE_IN_PROCESS_CLEAR status flag</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_IN_PROCESS_CLEAR</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_TX_CLEAR</name>
							<bitRange>[1:1]</bitRange>
							<description>Clear BLE_TX_CLEAR status flag</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_TX_CLEAR</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_RX_CLEAR</name>
							<bitRange>[0:0]</bitRange>
							<description>Clear BLE_RX_CLEAR status flag</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_RX_CLEAR</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>BB</name>
			<baseAddress>0x40001900</baseAddress>
			<description>Baseband Controller</description>
			<addressBlock>
				<offset>0</offset>
				<size>0x188</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>BB_RWBBCNTL</name>
					<description>Baseband control register</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF1FFF0F</resetMask>
					<fields>
						<field>
							<name>MASTER_SOFT_RST</name>
							<bitRange>[31:31]</bitRange>
							<description>Reset the complete system except registers and timing generator</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MASTER_SOFT_RST_0</name>
									<value>0</value>
									<description>No action happens if it is written with 0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MASTER_SOFT_RST_1</name>
									<value>1</value>
									<description>Resets the complete system at 0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MASTER_TGSOFT_RST</name>
							<bitRange>[30:30]</bitRange>
							<description>Reset the timing generator</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MASTER_TGSOFT_RST_0</name>
									<value>0</value>
									<description>No action happens if it is written with 0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MASTER_TGSOFT_RST_1</name>
									<value>1</value>
									<description>Resets the timing generator at 0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>REG_SOFT_RST</name>
							<bitRange>[29:29]</bitRange>
							<description>Reset the complete register block</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>REG_SOFT_RST_0</name>
									<value>0</value>
									<description>No action happens if it is written with 0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REG_SOFT_RST_1</name>
									<value>1</value>
									<description>Resets the complete register block at 0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RADIOCNTL_SOFT_RST</name>
							<bitRange>[28:28]</bitRange>
							<description>Reset the radio controller</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RADIOCNTL_SOFT_RST_0</name>
									<value>0</value>
									<description>No action happens if it is written with 0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RADIOCNTL_SOFT_RST_1</name>
									<value>1</value>
									<description>Reset the radio controller, when written with a 1</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SWINT_REQ</name>
							<bitRange>[27:27]</bitRange>
							<description>Forces the generation of ble_sw_irq</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SWINT_REQ_0</name>
									<value>0</value>
									<description>No action happens if it is written with 0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SWINT_REQ_1</name>
									<value>1</value>
									<description>When written with a 1 and proper masking is set, resets at 0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RFTEST_ABORT</name>
							<bitRange>[26:26]</bitRange>
							<description>Abort the current RF testing defined as per CS-FORMAT</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RFTEST_ABORT_0</name>
									<value>0</value>
									<description>No action happens if it is written with 0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RFTEST_ABORT_1</name>
									<value>1</value>
									<description>Abort the current RF testing</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ADVERT_ABORT</name>
							<bitRange>[25:25]</bitRange>
							<description>Abort the current scan window</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ADVERT_ABORT_0</name>
									<value>0</value>
									<description>No action happens if it is written with 0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ADVERT_ABORT_1</name>
									<value>1</value>
									<description>Abort the current scan window</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SCAN_ABORT</name>
							<bitRange>[24:24]</bitRange>
							<description>Abort the current advertising event</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SCAN_ABORT_0</name>
									<value>0</value>
									<description>No action happens if it is written with 0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SCAN_ABORT_1</name>
									<value>1</value>
									<description>Abort the current advertising event</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MD_DSB</name>
							<bitRange>[20:20]</bitRange>
							<description>Allow a single Tx/Rx exchange whatever the MD bits are</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MD_DSB_0</name>
									<value>0</value>
									<description>Normal operation of MD bits management</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MD_DSB_1</name>
									<value>1</value>
									<description>Allow a single Tx/Rx exchange whatever the MD bits are.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SN_DSB</name>
							<bitRange>[19:19]</bitRange>
							<description>Disable sequence number management</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SN_DSB_0</name>
									<value>0</value>
									<description>Normal operation of sequence number</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SN_DSB_1</name>
									<value>1</value>
									<description>Sequence number management disabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NESN_DSB</name>
							<bitRange>[18:18]</bitRange>
							<description>Disable acknowledge scheme</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NESN_DSB_0</name>
									<value>0</value>
									<description>Normal operation of acknowledge</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NESN_DSB_1</name>
									<value>1</value>
									<description>Acknowledge scheme disabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CRYPT_DSB</name>
							<bitRange>[17:17]</bitRange>
							<description>Disable encryption / decryption</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CRYPT_DSB_0</name>
									<value>0</value>
									<description>Normal operation (encryption / decryption enabled)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CRYPT_DSB_1</name>
									<value>1</value>
									<description>Encryption / decryption disabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LRPMAP_DSB</name>
							<bitRange>[16:16]</bitRange>
							<description>LR pattern mapper/demapper enabled (has effect only if RW_BLE_LONG_RANGE_INST is defined)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LRPMAP_DSB_0</name>
									<value>0</value>
									<description>Normal operation. LR Pattern Mapper/Demapper enabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LRPMAP_DSB_1</name>
									<value>1</value>
									<description>LR Pattern Mapper/Demapper disabled.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LRFEC_DSB</name>
							<bitRange>[15:15]</bitRange>
							<description>LR FEC encoder/decoder enabled (has effect only if RW_BLE_LONG_RANGE_INST is defined)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LRFEC_DSB_0</name>
									<value>0</value>
									<description>Normal operation. LR FEC encoder/decoder enabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LRFEC_DSB_1</name>
									<value>1</value>
									<description>LR FEC encoder/decoder disabled.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WHIT_DSB</name>
							<bitRange>[14:14]</bitRange>
							<description>Disable whitening</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WHIT_DSB_0</name>
									<value>0</value>
									<description>Normal operation (whitening enabled)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WHIT_DSB_1</name>
									<value>1</value>
									<description>Whitening disabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CRC_DSB</name>
							<bitRange>[13:13]</bitRange>
							<description>Disable CRC stripping</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CRC_DSB_0</name>
									<value>0</value>
									<description>Normal operation (CRC removed from data stream)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CRC_DSB_1</name>
									<value>1</value>
									<description>CRC stripping disabled on Rx packets, CRC replaced by 0x000 in Tx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HOP_REMAP_DSB</name>
							<bitRange>[12:12]</bitRange>
							<description>Disable frequency hopping remapping algorithm</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>HOP_REMAP_DSB_0</name>
									<value>0</value>
									<description>Normal operation (requency hopping remapping algorithm enabled)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>HOP_REMAP_DSB_1</name>
									<value>1</value>
									<description>Frequency hopping remapping algorithm disabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXCTEERR_RETX_EN</name>
							<bitRange>[11:11]</bitRange>
							<description>Rx CTE error detection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_CTE_ERROR_DETECTION_0</name>
									<value>0</value>
									<description>RW-BLE Core does not reports anonymous advertiser to RW-BLE Software</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RX_CTE_ERROR_DETECTION_1</name>
									<value>1</value>
									<description>RW-BLE Core reports anonymous advertisers to RW-BLE Software</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANONYMOUS_ADVERT_FILT_EN</name>
							<bitRange>[10:10]</bitRange>
							<description>Anonymous extended advertising filtering enable control (operate in extended active scanner and extended passive scanner modes only, and when white list is used by device filtering policy)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANONYMOUS_ADVERT_FILT_EN_0</name>
									<value>0</value>
									<description>RW-BLE Core does not reports anonymous advertiser to RW-BLE Software</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANONYMOUS_ADVERT_FILT_EN_1</name>
									<value>1</value>
									<description>RW-BLE Core reports anonymous advertisers to RW-BLE Software</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ADVERTFILT_EN</name>
							<bitRange>[9:9]</bitRange>
							<description>Advertising channels error filtering enable control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ADVERTFILT_EN_0</name>
									<value>0</value>
									<description>RW-BLE core reports all errors to RW-BLE software</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ADVERTFILT_EN_1</name>
									<value>1</value>
									<description>RW-BLE core reports only correctly received packet, without error to RW-BLE software</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RWBLE_EN</name>
							<bitRange>[8:8]</bitRange>
							<description>Enable RW-BLE core exchange table pre-fetch mechanism</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RWBLE_EN_0</name>
									<value>0</value>
									<description>Disable RW-BLE core exchange table pre-fetch mechanism</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RWBLE_EN_1</name>
									<value>1</value>
									<description>Enable RW-BLE core exchange table pre-fetch mechanism</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXWINSZDEF</name>
							<bitRange>[3:0]</bitRange>
							<description>Default Rx window size in us (used when device is master connected or performs its second receipt)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXWINSZDEF_0</name>
									<value>0</value>
									<description>Default Rx half Window size in us for uncoded PHY, and in multiple of 2us for coded PHY</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_VERSION</name>
					<description>BLE revision register</description>
					<addressOffset>0x04</addressOffset>
					<size>32</size>
					<resetValue>0xA000D00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TYP</name>
							<bitRange>[31:24]</bitRange>
							<description>RW-BLE core type</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TYP_A</name>
									<value>10</value>
									<description>BLE v5.1 Madrid release</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>REL</name>
							<bitRange>[23:16]</bitRange>
							<description>RW-BLE core version - major release number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>REL_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UPG</name>
							<bitRange>[15:8]</bitRange>
							<description>RW-BLE core upgrade - upgrade number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>UPG_0D</name>
									<value>13</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BUILD</name>
							<bitRange>[7:0]</bitRange>
							<description>RW-BLE core build - build number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BUILD_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>BB_RWBLEBCONF</name>
					<description>Baseband configuration register (compilation options dependant)</description>
					<addressOffset>0x08</addressOffset>
					<size>32</size>
					<resetValue>0x428884E</resetValue>
					<resetMask>0x9D3FFFDF</resetMask>
					<fields>
						<field>
							<name>DMMODE</name>
							<bitRange>[31:31]</bitRange>
							<description>RW-BLE core dual mode</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DMMODE_0</name>
									<value>0</value>
									<description>RW-BLE core is used as a standalone BLE device</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DMMODE_1</name>
									<value>1</value>
									<description>RW-BLE core is used in a dual mode device</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORRELATOR</name>
							<bitRange>[28:28]</bitRange>
							<description>Correlator present</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CORRELATOR_0</name>
									<value>0</value>
									<description>Correlator logic is not present</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CORRELATOR_1</name>
									<value>1</value>
									<description>Correlator logic is present</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>USERXLR</name>
							<bitRange>[27:27]</bitRange>
							<description>Long range Rx present</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>USERXLR_0</name>
									<value>0</value>
									<description>Long Range receive bit-stream logic is not present</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>USERXLR_1</name>
									<value>1</value>
									<description>Long Range receive bit-stream logic is present</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>USETXLR</name>
							<bitRange>[26:26]</bitRange>
							<description>Long range Tx present</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>USETXLR_0</name>
									<value>0</value>
									<description>Long Range transmit bit-stream logic is not present</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>USETXLR_1</name>
									<value>1</value>
									<description>Long Range transmit bit-stream logic is present</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>USEISO</name>
							<bitRange>[24:24]</bitRange>
							<description>Support of isochronous channels</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>USEISO_0</name>
									<value>0</value>
									<description>Isochronous channel feature not supported</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>USEISO_1</name>
									<value>1</value>
									<description>Isochronous channel feature supported</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WLANCOEX</name>
							<bitRange>[21:21]</bitRange>
							<description>WLAN coexistence mechanism</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>COEX_0</name>
									<value>0</value>
									<description>WLAN coexistence mechanism not present</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>COEX_1</name>
									<value>1</value>
									<description>WLAN coexistence mechanism present</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RFIF</name>
							<bitRange>[20:16]</bitRange>
							<description>Support of the RF front-end</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RFIF_RIPPLE</name>
									<value>1</value>
									<description>Ripple and Thesis RF</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RFIF_EXT</name>
									<value>2</value>
									<description>External radio controller support</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RFIF_ICYTRX_V1</name>
									<value>4</value>
									<description>IcyTRx version 1 radio</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RFIF_ICYTRX_V2</name>
									<value>8</value>
									<description>IcyTRx version 2 radio</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RFIF_RESERVED</name>
									<value>16</value>
									<description>Reserved</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>USEDBG</name>
							<bitRange>[15:15]</bitRange>
							<description>Diagnostic port</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>USEDBG_0</name>
									<value>0</value>
									<description>WLAN coexistence mechanism present</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>USEDBG_1</name>
									<value>1</value>
									<description>Diagnostic port instantiated</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DECIPHER</name>
							<bitRange>[14:14]</bitRange>
							<description>AES deciphering present</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DECIPHER_0</name>
									<value>0</value>
									<description>AES deciphering not present</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DECIPHER_1</name>
									<value>1</value>
									<description>AES deciphering present</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_SEL</name>
							<bitRange>[13:8]</bitRange>
							<description>Operating frequency (in MHz)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_SEL_8</name>
									<value>8</value>
									<description>Default value is 8MHz</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>INTMODE</name>
							<bitRange>[7:7]</bitRange>
							<description>Interruption mode</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INTMODE_0</name>
									<value>0</value>
									<description>Interrupts are edge level generated, i.e. pulse</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>INTMODE_1</name>
									<value>1</value>
									<description>Interrupts are trigger level generated, i.e. stays active at 1 till acknowledgement</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BUSTYPE</name>
							<bitRange>[6:6]</bitRange>
							<description>Processor bus type</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BUSTYPE_0</name>
									<value>0</value>
									<description>Processor bus type: AHB bus</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BUSTYPE_1</name>
									<value>1</value>
									<description>Processor bus type: XBAR bus</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ADD_WIDTH</name>
							<bitRange>[4:0]</bitRange>
							<description>Value of the RW_BLE_ADDRESS_WIDTH parameter concerted into binary</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ADD_WIDTH_14</name>
									<value>14</value>
									<description>EM size is 16kB</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>BB_INTCNTL0</name>
					<description>Interrupts control register 0</description>
					<addressOffset>0x0C</addressOffset>
					<size>32</size>
					<resetValue>0x03</resetValue>
					<resetMask>0x1007F</resetMask>
					<fields>
						<field>
							<name>ERRORINTMSK</name>
							<bitRange>[16:16]</bitRange>
							<description>Error interrupt mask</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ERRORINTMSK_0</name>
									<value>0</value>
									<description>Interrupt not generated</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ERRORINTMSK_1</name>
									<value>1</value>
									<description>Interrupt generated</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ISORXINTMSK</name>
							<bitRange>[6:6]</bitRange>
							<description>Isochronous channel Rx interrupt mask</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ISORXINTMSK_0</name>
									<value>0</value>
									<description>Interrupt not reported in FIFO IRQ</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ISORXINTMSK_1</name>
									<value>1</value>
									<description>Interrupt reported in FIFO IRQ</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ISOTXINTMSK</name>
							<bitRange>[5:5]</bitRange>
							<description>Isochronous channel Tx interrupt mask</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ISOTXINTMSK_0</name>
									<value>0</value>
									<description>Interrupt not reported in FIFO IRQ</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ISOTXINTMSK_1</name>
									<value>1</value>
									<description>Interrupt reported in FIFO IRQ</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXINTMSK</name>
							<bitRange>[4:4]</bitRange>
							<description>Rx interrupt mask</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXINTMSK_0</name>
									<value>0</value>
									<description>Interrupt not reported in FIFO IRQ</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXINTMSK_1</name>
									<value>1</value>
									<description>Interrupt reported in FIFO IRQ</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXINTMSK</name>
							<bitRange>[3:3]</bitRange>
							<description>Tx interrupt mask</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXINTMSK_0</name>
									<value>0</value>
									<description>Interrupt not reported in FIFO IRQ</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXINTMSK_1</name>
									<value>1</value>
									<description>Interrupt reported in FIFO IRQ</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SKIPEVTINTMSK</name>
							<bitRange>[2:2]</bitRange>
							<description>Skipped event interrupt mask</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SKIPEVTINTMSK_0</name>
									<value>0</value>
									<description>Interrupt not reported in FIFO IRQ</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SKIPEVTINTMSK1</name>
									<value>1</value>
									<description>Interrupt reported in FIFO IRQ</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENDEVTINTMSK</name>
							<bitRange>[1:1]</bitRange>
							<description>End of event interrupt mask</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENDEVTINTMSK_0</name>
									<value>0</value>
									<description>Interrupt not reported in FIFO IRQ</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENDEVTINTMSK_1</name>
									<value>1</value>
									<description>Interrupt reported in FIFO IRQ</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STARTEVTINTMSK</name>
							<bitRange>[0:0]</bitRange>
							<description>Start of event interrupt mask</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>STARTEVTINTMSK_0</name>
									<value>0</value>
									<description>Interrupt not reported in FIFO IRQ</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>STARTEVTINTMSK_1</name>
									<value>1</value>
									<description>Interrupt reported in FIFO IRQ</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_INTSTAT0</name>
					<description>Interrupts status register 0</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x10000</resetMask>
					<fields>
						<field>
							<name>ERRORINTSTAT</name>
							<bitRange>[16:16]</bitRange>
							<description>Error interrupt status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ERRORINTSTAT_0</name>
									<value>0</value>
									<description>No error interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ERRORINTSTAT_1</name>
									<value>1</value>
									<description>An error interrupt is pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>BB_INTACK0</name>
					<description>Interrupts raw status register 0</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x10000</resetMask>
					<fields>
						<field>
							<name>ERRORINTACK</name>
							<bitRange>[16:16]</bitRange>
							<description>Error interrupt acknowledgement</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ERRORINTACK_0</name>
									<value>0</value>
									<description>No error interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ERRORINTACK_1</name>
									<value>1</value>
									<description>An error interrupt is pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_INTCNTL1</name>
					<description>Interrupts control register 1</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<resetValue>0x8003</resetValue>
					<resetMask>0x7F00807F</resetMask>
					<fields>
						<field>
							<name>CLKNINTSRMSK</name>
							<bitRange>[30:28]</bitRange>
							<description>CLKN / half-slot interrupt sub rating mask (valid range is [0:4])</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLKNINTSRMSK_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLKNINTSRVAL</name>
							<bitRange>[27:24]</bitRange>
							<description>CLKN / half-slot interrupt sub rating value</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLKNINTSRVAL_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFOINTMSK</name>
							<bitRange>[15:15]</bitRange>
							<description>FIFO interrupt mask</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFOINTMSK_0</name>
									<value>0</value>
									<description>Interrupt not generated</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFOINTMSK_1</name>
									<value>1</value>
									<description>Interrupt generated</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMESTAMPTGT2INTMSK</name>
							<bitRange>[6:6]</bitRange>
							<description>Time stamp target timer 2 interrupt mask</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMESTAMPTGT2INTMSK_0</name>
									<value>0</value>
									<description>Interrupt not generated</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMESTAMPTGT2INTMSK_1</name>
									<value>1</value>
									<description>Interrupt generated</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMESTAMPTGT1INTMSK</name>
							<bitRange>[5:5]</bitRange>
							<description>Time stamp target timer 1 interrupt mask</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMESTAMPTGT1INTMSK_0</name>
									<value>0</value>
									<description>Interrupt not generated</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMESTAMPTGT1INTMSK_1</name>
									<value>1</value>
									<description>Interrupt generated</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FINETGTIMINTMSK</name>
							<bitRange>[4:4]</bitRange>
							<description>Fine target timer interrupt mask</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FINETGTIMINTMSK_0</name>
									<value>0</value>
									<description>Interrupt not generated</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FINETGTIMINTMSK_1</name>
									<value>1</value>
									<description>Interrupt generated</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SWINTMSK</name>
							<bitRange>[3:3]</bitRange>
							<description>SW triggered interrupt mask</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SWINTMSK_0</name>
									<value>0</value>
									<description>Interrupt not generated</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SWINTMSK_1</name>
									<value>1</value>
									<description>Interrupt generated</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CRYPTINTMSK</name>
							<bitRange>[2:2]</bitRange>
							<description>Encryption engine interrupt mask</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CRYPTINTMSK_0</name>
									<value>0</value>
									<description>Interrupt not generated</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CRYPTINTMSK_1</name>
									<value>1</value>
									<description>Interrupt generated</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SLPINTMSK</name>
							<bitRange>[1:1]</bitRange>
							<description>Sleep mode interrupt mask</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SLPINTMSK_0</name>
									<value>0</value>
									<description>Interrupt not generated</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SLPINTMSK_1</name>
									<value>1</value>
									<description>Interrupt generated</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLKNINTMSK</name>
							<bitRange>[0:0]</bitRange>
							<description>CLKN / half slot interrupt mask</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLKNINTMSK_0</name>
									<value>0</value>
									<description>Interrupt not generated</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLKNINTMSK_1</name>
									<value>1</value>
									<description>Interrupt generated</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_INTSTAT1</name>
					<description>Interrupts status register 1</description>
					<addressOffset>0x1C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x807F</resetMask>
					<fields>
						<field>
							<name>FIFOINTSTAT</name>
							<bitRange>[15:15]</bitRange>
							<description>FIFO interrupt status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFOINTSTAT_0</name>
									<value>0</value>
									<description>No FIFO interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFOINTSTAT_1</name>
									<value>1</value>
									<description>A FIFO interrupt is pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMESTAMPTGT2INTSTAT</name>
							<bitRange>[6:6]</bitRange>
							<description>Time stamp target timer 2 interrupt status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMESTAMPTGT2INTSTAT_0</name>
									<value>0</value>
									<description>No fine target timer 2 interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMESTAMPTGT2INTSTAT_1</name>
									<value>1</value>
									<description>A fine target timer 2 interrupt is pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMESTAMPTGT1INTSTAT</name>
							<bitRange>[5:5]</bitRange>
							<description>Time stamp target timer 1 interrupt status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMESTAMPTGT1INTSTAT_0</name>
									<value>0</value>
									<description>No fine target timer 1 interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMESTAMPTGT1INTSTAT_1</name>
									<value>1</value>
									<description>A fine target timer 1 interrupt is pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FINETGTIMINTSTAT</name>
							<bitRange>[4:4]</bitRange>
							<description>Fine target timer interrupt status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FINETGTIMINTSTAT_0</name>
									<value>0</value>
									<description>No fine target timer interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FINETGTIMINTSTAT_1</name>
									<value>1</value>
									<description>A fine target timer interrupt is pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SWINTSTAT</name>
							<bitRange>[3:3]</bitRange>
							<description>SW triggered interrupt status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SWINTSTAT_0</name>
									<value>0</value>
									<description>No SW triggered interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SWINTSTAT_1</name>
									<value>1</value>
									<description>A SW triggered interrupt is pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CRYPTINTSTAT</name>
							<bitRange>[2:2]</bitRange>
							<description>Encryption engine interrupt status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CRYPTINTSTAT_0</name>
									<value>0</value>
									<description>No encryption / decryption interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CRYPTINTSTAT_1</name>
									<value>1</value>
									<description>An encryption / decryption interrupt is pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SLPINTSTAT</name>
							<bitRange>[1:1]</bitRange>
							<description>Sleep mode interrupt status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SLPINTSTAT_0</name>
									<value>0</value>
									<description>No end of sleep mode interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SLPINTSTAT_1</name>
									<value>1</value>
									<description>An end of sleep mode interrupt is pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLKNINTSTAT</name>
							<bitRange>[0:0]</bitRange>
							<description>CLKN / half slot interrupt status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLKNINTSTAT_0</name>
									<value>0</value>
									<description>No half slot interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLKNINTSTAT_1</name>
									<value>1</value>
									<description>A half slot interrupt is pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>BB_INTACK1</name>
					<description>Interrupts acknowledgement register 1</description>
					<addressOffset>0x20</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x807F</resetMask>
					<fields>
						<field>
							<name>FIFOINTACK</name>
							<bitRange>[15:15]</bitRange>
							<description>FIFO interrupt acknowledgement</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFOINTACK_0</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFOINTACK_1</name>
									<value>1</value>
									<description>Acknowledge the FIFO interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMESTAMPTGT2INTACK</name>
							<bitRange>[6:6]</bitRange>
							<description>Time stamp target timer 2 interrupt acknowledgement</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMESTAMPTGT2INTACK_0</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMESTAMPTGT2INTACK_1</name>
									<value>1</value>
									<description>Acknowledge the time stamp target timer 2 interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMESTAMPTGT1INTACK</name>
							<bitRange>[5:5]</bitRange>
							<description>Time stamp target timer 1 interrupt acknowledgement</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMESTAMPTGT1INTACK_0</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMESTAMPTGT1INTACK_1</name>
									<value>1</value>
									<description>Acknowledge the time stamp target timer 1 interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FINETGTIMINTACK</name>
							<bitRange>[4:4]</bitRange>
							<description>Fine target timer interrupt acknowledgement</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FINETGTIMINTACK_0</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FINETGTIMINTACK_1</name>
									<value>1</value>
									<description>Acknowledge the fine timer interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SWINTACK</name>
							<bitRange>[3:3]</bitRange>
							<description>SW triggered interrupt acknowledgement</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SWINTACK_0</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SWINTACK_1</name>
									<value>1</value>
									<description>Acknowledge the SW triggered timer interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CRYPTINTACK</name>
							<bitRange>[2:2]</bitRange>
							<description>Encryption engine interrupt acknowledgement</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CRYPTINTACK_0</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CRYPTINTACK_1</name>
									<value>1</value>
									<description>Acknowledge the encryption timer interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SLPINTACK</name>
							<bitRange>[1:1]</bitRange>
							<description>Sleep mode interrupt acknowledgement</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SLPINTACK_0</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SLPINTACK_1</name>
									<value>1</value>
									<description>Acknowledge the end of sleep interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLKNINTACK</name>
							<bitRange>[0:0]</bitRange>
							<description>CLKN / half slot interrupt acknowledgement</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLKNINTACK_0</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLKNINTACK_1</name>
									<value>1</value>
									<description>Acknowledge the half slot interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_ACTFIFOSTAT</name>
					<description>Actif FIFO status register</description>
					<addressOffset>0x24</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF00807F</resetMask>
					<fields>
						<field>
							<name>SKIP_ET_IDX</name>
							<bitRange>[31:28]</bitRange>
							<description>Exchange table entry index of the reported skipped event (valid when SKIPACTINTSTAT is set)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SKIP_ET_IDX_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CURRENT_ET_IDX</name>
							<bitRange>[27:24]</bitRange>
							<description>Exchange table entry index of the reported current event (valid for any set reported interrupt except SKIPACTINTSTAT)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CURRENT_ET_IDX_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACTFLAG</name>
							<bitRange>[15:15]</bitRange>
							<description>Forced to 1 in BLE</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACTFLAG_0</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACTFLAG_1</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ISORXINTSTAT</name>
							<bitRange>[6:6]</bitRange>
							<description>Isochronous channel Rx interrupt status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ISORXINTSTAT_0</name>
									<value>0</value>
									<description>No isochronous channel Rx interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ISORXINTSTAT_1</name>
									<value>1</value>
									<description>An isochronous channel Rx interrupt is pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ISOTXINTSTAT</name>
							<bitRange>[5:5]</bitRange>
							<description>Isochronous channel Tx interrupt status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ISOTXINTSTAT_0</name>
									<value>0</value>
									<description>No isochronous channel Tx interrupt.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ISOTXINTSTAT_1</name>
									<value>1</value>
									<description>An isochronous channel Tx interrupt is pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXINTSTAT</name>
							<bitRange>[4:4]</bitRange>
							<description>Rx interrupt status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXINTSTAT_0</name>
									<value>0</value>
									<description>No Rx interrupt.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXINTSTAT_1</name>
									<value>1</value>
									<description>An Rx interrupt is pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXINTSTAT</name>
							<bitRange>[3:3]</bitRange>
							<description>Tx interrupt status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXINTSTAT_0</name>
									<value>0</value>
									<description>No Tx interrupt.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXINTSTAT_1</name>
									<value>1</value>
									<description>A Tx interrupt is pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SKIPACTINTSTAT</name>
							<bitRange>[2:2]</bitRange>
							<description>Skipped event interrupt status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SKIPACTINTSTAT_0</name>
									<value>0</value>
									<description>No skipped event interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SKIPACTINTSTAT_1</name>
									<value>1</value>
									<description>A skipped event interrupt is pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENDACTINTSTAT</name>
							<bitRange>[1:1]</bitRange>
							<description>End of event interrupt status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENDACTINTSTAT_0</name>
									<value>0</value>
									<description>No end of event interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENDACTINTSTAT_1</name>
									<value>1</value>
									<description>An end of event interrupt is pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STARTACTINTSTAT</name>
							<bitRange>[0:0]</bitRange>
							<description>Start of event interrupt status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>STARTACTINTSTAT_0</name>
									<value>0</value>
									<description>No start of event interrupt</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>STARTACTINTSTAT_1</name>
									<value>1</value>
									<description>A start of event interrupt is pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>BB_CURRENTRXDESCPTR</name>
					<description>Rx descriptor pointer register</description>
					<addressOffset>0x28</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FFF</resetMask>
					<fields>
						<field>
							<name>CURRENTRXDESCPTR</name>
							<bitRange>[13:0]</bitRange>
							<description>Rx descriptor pointer that determines the starting point of the receive buffer chained list</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CURRENTRXDESCPTR_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_ETPR</name>
					<description>Rx descriptor pointer register</description>
					<addressOffset>0x2C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FFF</resetMask>
					<fields>
						<field>
							<name>ETPTR</name>
							<bitRange>[13:0]</bitRange>
							<description>Exchange table pointer that determines the starting point of the exchange table</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ETPTR_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_DEEPSLCNTL</name>
					<description>Deep sleep control register</description>
					<addressOffset>0x30</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x8000800F</resetMask>
					<fields>
						<field>
							<name>EXTWKUPDSB</name>
							<bitRange>[31:31]</bitRange>
							<description>External wake-up disable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>EXTWKUPDSB_0</name>
									<value>0</value>
									<description>RW-BLE core can be woken by external wake-up</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>EXTWKUPDSB_1</name>
									<value>1</value>
									<description>RW-BLE core cannot be woken up by external wake-up</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEEP_SLEEP_STAT</name>
							<bitRange>[15:15]</bitRange>
							<description>Indicator of current deep sleep clock mux status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEEP_SLEEP_STAT_0</name>
									<value>0</value>
									<description>RW-BLE core is not yet in deep sleep mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEEP_SLEEP_STAT_1</name>
									<value>1</value>
									<description>RW-BLE core is in deep sleep mode (only low_power_clk is running)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEEP_SLEEP_CORR_EN</name>
							<bitRange>[3:3]</bitRange>
							<description>Half slot counter integer and fractional part correction (applies when system has been woken-up from deep sleep mode)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEEP_SLEEP_CORR_EN_0</name>
									<value>0</value>
									<description>No action happens if it is written with 0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEEP_SLEEP_CORR_EN_1</name>
									<value>1</value>
									<description>Enables fine counter and base time counter when written</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEEP_SLEEP_ON</name>
							<bitRange>[2:2]</bitRange>
							<description>RW-BLE core power mode control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEEP_SLEEP_ON_0</name>
									<value>0</value>
									<description>RW-BLE core in normal active mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEEP_SLEEP_ON_1</name>
									<value>1</value>
									<description>Request RW-BLE core to switch in deep sleep mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RADIO_SLEEP_EN</name>
							<bitRange>[1:1]</bitRange>
							<description>Controls the radio module</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RADIO_SLEEP_EN_0</name>
									<value>0</value>
									<description>Radio stands in normal active mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RADIO_SLEEP_EN_1</name>
									<value>1</value>
									<description>Allow to disable radio</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>OSC_SLEEP_EN</name>
							<bitRange>[0:0]</bitRange>
							<description>Controls the RF high frequency crystal oscillator</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>OSC_SLEEP_EN_0</name>
									<value>0</value>
									<description>High frequency crystal oscillator stands in normal active mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>OSC_SLEEP_EN_1</name>
									<value>1</value>
									<description>Allow to disable high frequency crystal oscillator</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_DEEPSLWKUP</name>
					<description>Deep sleep wakeup register</description>
					<addressOffset>0x34</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DEEPSLTIME</name>
							<bitRange>[31:0]</bitRange>
							<description>Determines the time in low_power_clk clock cycles to spend in deep sleep mode before waking-up the device</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEEPSLTIME_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_DEEPSLSTAT</name>
					<description>Deep sleep status register</description>
					<addressOffset>0x38</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DEEPSLDUR</name>
							<bitRange>[31:0]</bitRange>
							<description>Actual duration of the last deep sleep phase measured in low_power_clk clock cycle</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEEPSLDUR_0</name>
									<value>0</value>
									<description>DEEPSLDUR is set to zero at the beginning of the deep sleep phase, and is incremented at each low_power_clk clock cycle until the end of the deep sleep phase.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>BB_ENBPRESET</name>
					<description>Stabilization times</description>
					<addressOffset>0x3C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TWEXT</name>
							<bitRange>[31:21]</bitRange>
							<description>Time in low power oscillator cycles allowed for stabilization of the high frequency oscillator following an external wake-up request (signal wakeup_req)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TWEXT_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TWOSC</name>
							<bitRange>[20:10]</bitRange>
							<description>Time in low power oscillator cycles allowed for stabilization of the high frequency oscillator when the deep-sleep mode has been left due to sleep-timer expiry (DEEPSLWKUP-DEEPSLTIME])</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TWOSC_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TWRM</name>
							<bitRange>[9:0]</bitRange>
							<description>Time in low power oscillator cycles allowed for the radio module to leave low-power mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TWRM_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_FINECNTCORR</name>
					<description>Fine timer correction register</description>
					<addressOffset>0x40</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FF</resetMask>
					<fields>
						<field>
							<name>FINECNTCORR</name>
							<bitRange>[9:0]</bitRange>
							<description>Phase correction value for the 312.5us reference counter (i.e. fine counter) in half us.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FINECNTCORR_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_CLKNCNTCORR</name>
					<description>Slot clock correction register</description>
					<addressOffset>0x44</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x8FFFFFFF</resetMask>
					<fields>
						<field>
							<name>ABS_DELTA</name>
							<bitRange>[31:31]</bitRange>
							<description>Determines whether CLKNCNTCORR is an absolute correction or a signed &quot;delta&quot; increment correction</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ABS_DELTA_0</name>
									<value>0</value>
									<description>Absolute correction</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ABS_DELTA_1</name>
									<value>1</value>
									<description>Signed &quot;delta&quot; increment correction.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLKNCNTCORR</name>
							<bitRange>[27:0]</bitRange>
							<description>CLKN Counter correction value</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLKNCNTCORR_0</name>
									<value>0</value>
									<description>CLKN Counter correction value</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_DIAGCNTL</name>
					<description>Diagnostic ports control register</description>
					<addressOffset>0x50</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DIAG3_EN</name>
							<bitRange>[31:31]</bitRange>
							<description>Enable diagnostic port 3 output</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DIAG3_EN_0</name>
									<value>0</value>
									<description>Disable diagnostic port 3 output. All outputs are set to 0x0.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DIAG3_EN_1</name>
									<value>1</value>
									<description>Enable diagnostic port 3 output</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DIAG3</name>
							<bitRange>[30:24]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DIAG3_0</name>
									<value>0</value>
									<description>Selection of the outputs that must be driven to the diagnostic port 3</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DIAG2_EN</name>
							<bitRange>[23:23]</bitRange>
							<description>Enable diagnostic port 2 output</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DIAG2_EN_0</name>
									<value>0</value>
									<description>Disable diagnostic port 2 output. All outputs are set to 0x0.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DIAG2_EN_1</name>
									<value>1</value>
									<description>Enable diagnostic port 2 output</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DIAG2</name>
							<bitRange>[22:16]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DIAG2_0</name>
									<value>0</value>
									<description>Selection of the outputs that must be driven to the diagnostic port 2</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DIAG1_EN</name>
							<bitRange>[15:15]</bitRange>
							<description>Enable diagnostic port 1 output</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DIAG1_EN_0</name>
									<value>0</value>
									<description>Disable diagnostic port 1 output. All outputs are set to 0x0.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DIAG1_EN_1</name>
									<value>1</value>
									<description>Enable diagnostic port 1 output</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DIAG1</name>
							<bitRange>[14:8]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DIAG1_0</name>
									<value>0</value>
									<description>Selection of the outputs that must be driven to the diagnostic port 1</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DIAG0_EN</name>
							<bitRange>[7:7]</bitRange>
							<description>Enable diagnostic port 0 output</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DIAG0_EN_0</name>
									<value>0</value>
									<description>Disable diagnostic port 0 output. All outputs are set to 0x0.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DIAG0_EN_1</name>
									<value>1</value>
									<description>Enable diagnostic port 0 output</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DIAG0</name>
							<bitRange>[6:0]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DIAG0_0</name>
									<value>0</value>
									<description>Selection of the outputs that must be driven to the diagnostic port 0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_DIAGSTAT</name>
					<description>Diagnostic ports status register</description>
					<addressOffset>0x54</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DIAG3STAT</name>
							<bitRange>[31:24]</bitRange>
							<description>Directly connected to ble_dbg3[7:0] output (debug use only)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DIAG3STAT_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DIAG2STAT</name>
							<bitRange>[23:16]</bitRange>
							<description>Directly connected to ble_dbg2[7:0] output (debug use only)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DIAG2STAT_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DIAG1STAT</name>
							<bitRange>[15:8]</bitRange>
							<description>Directly connected to ble_dbg1[7:0] output (debug use only)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DIAG1STAT_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DIAG0STAT</name>
							<bitRange>[7:0]</bitRange>
							<description>Directly connected to ble_dbg0[7:0] output (debug use only)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DIAG0STAT_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>BB_DEBUGADDMAX</name>
					<description>Diagnostic ports upper limit</description>
					<addressOffset>0x58</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>REG_ADDMAX</name>
							<bitRange>[31:16]</bitRange>
							<description>Upper limit for the register zone indicated by the reg_inzone flag</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>REG_ADDMAX_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>EM_ADDMAX</name>
							<bitRange>[15:0]</bitRange>
							<description>Upper limit for the exchange memory zone indicated by the em_inzone flag</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>EM_ADDMAX_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_DEBUGADDMIN</name>
					<description>Diagnostic ports lower limit</description>
					<addressOffset>0x5C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>REG_ADDMIN</name>
							<bitRange>[31:16]</bitRange>
							<description>Lower limit for the register zone indicated by the reg_inzone flag</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>REG_ADDMIN_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>EM_ADDMIN</name>
							<bitRange>[15:0]</bitRange>
							<description>Lower limit for the exchange memory zone indicated by the em_inzone flag</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>EM_ADDMIN_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_ERRORTYPESTAT</name>
					<description>Diagnostic ports errors register</description>
					<addressOffset>0x60</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x7FFFFF</resetMask>
					<fields>
						<field>
							<name>DFCNTL_EMACC_ERROR</name>
							<bitRange>[22:22]</bitRange>
							<description>Indicate that direction finding controller has an EM Access error (happens when exchange memory accesses are not served in time and data are corrupted)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DFCNTL_EMACC_ERROR_0</name>
									<value>0</value>
									<description>No error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DFCNTL_EMACC_ERROR_1</name>
									<value>1</value>
									<description>Error occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFOINTOVF</name>
							<bitRange>[21:21]</bitRange>
							<description>Indicate that the FIFO IRQ is overflowed</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFOINTOVF_0</name>
									<value>0</value>
									<description>No error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFOINTOVF_1</name>
									<value>1</value>
									<description>Error occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PHY_ERROR</name>
							<bitRange>[20:20]</bitRange>
							<description>Indicate that the programmed CS-AUX/TX/RX-RATE fields are not matching with the RADIOCNTL2-PHYMSK fields which indicate which PHY the radio is currently supporting</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PHY_ERROR_0</name>
									<value>0</value>
									<description>No error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PHY_ERROR_1</name>
									<value>1</value>
									<description>Error occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXAEHEADER_PTR_ERROR</name>
							<bitRange>[19:19]</bitRange>
							<description>Indicate Tx pointer to the extended advertising packet that has to be sent is null, while the extended header length is not null and the packet to be sent is an extended advertising packet</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXAEHEADER_PTR_ERROR_0</name>
									<value>0</value>
									<description>No error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXAEHEADER_PTR_ERROR_1</name>
									<value>1</value>
									<description>Error occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TMAFS_ERROR</name>
							<bitRange>[18:18]</bitRange>
							<description>Indicate T_MAFS is smaller than 300us in between a transmitted advertising packet containing an AuxPtr field and its chained packet (this comes from bad settings of Aux_Offset and/or Offset_Unit values)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TMAFS_ERROR_0</name>
									<value>0</value>
									<description>No error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TMAFS_ERROR_1</name>
									<value>1</value>
									<description>Error occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RAL_UNDERRUN</name>
							<bitRange>[17:17]</bitRange>
							<description>Indicate resolving address list engine under run issue, happens when RAL List parsing not finished on time</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RAL_UNDERRUN_0</name>
									<value>0</value>
									<description>No error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RAL_UNDERRUN_1</name>
									<value>1</value>
									<description>Error occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RAL_ERROR</name>
							<bitRange>[16:16]</bitRange>
							<description>Indicate resolving address list engine faced a bad setting</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RAL_ERROR_0</name>
									<value>0</value>
									<description>No error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RAL_ERROR_1</name>
									<value>1</value>
									<description>Error occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXDATA_PTR_ERROR</name>
							<bitRange>[15:15]</bitRange>
							<description>Indicate whether Rx data buffer pointer value programmed is null (major failure)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXDATA_PTR_ERROR_0</name>
									<value>0</value>
									<description>No error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXDATA_PTR_ERROR_1</name>
									<value>1</value>
									<description>Error occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXDATA_PTR_ERROR</name>
							<bitRange>[14:14]</bitRange>
							<description>Indicate whether Tx data buffer pointer value programmed is null during advertising / scanning / initiating events, or during master / slave connections with non-null packet length (major failure)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXDATA_PTR_ERROR_0</name>
									<value>0</value>
									<description>No error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXDATA_PTR_ERROR_1</name>
									<value>1</value>
									<description>Error occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXDESC_EMPTY_ERROR</name>
							<bitRange>[13:13]</bitRange>
							<description>Indicate whether Rx descriptor pointer value programmed in register is null (major failure)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXDESC_EMPTY_ERROR_0</name>
									<value>0</value>
									<description>No error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXDESC_EMPTY_ERROR_1</name>
									<value>1</value>
									<description>Error occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXDESC_EMPTY_ERROR</name>
							<bitRange>[12:12]</bitRange>
							<description>Indicate whether Tx descriptor pointer value programmed in control structure is null during advertising / scanning / initiating events (major failure)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXDESC_EMPTY_ERROR_0</name>
									<value>0</value>
									<description>No error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXDESC_EMPTY_ERROR_1</name>
									<value>1</value>
									<description>Error occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CSFORMAT_ERROR</name>
							<bitRange>[11:11]</bitRange>
							<description>Indicate whether CS-FORMAT has been programmed with an invalid value (major failure)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CSFORMAT_ERROR_0</name>
									<value>0</value>
									<description>No error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CSFORMAT_ERROR_1</name>
									<value>1</value>
									<description>Error occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LLCHMAP_ERROR</name>
							<bitRange>[10:10]</bitRange>
							<description>Indicate Link Layer channel map error, happens when actual number of CS-LLCHMAP bit set to one is different from CS-NBCHGOOD at the beginning of frequency hopping process</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LLCHMAP_ERROR_0</name>
									<value>0</value>
									<description>No error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LLCHMAP_ERROR_1</name>
									<value>1</value>
									<description>Error occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ADV_UNDERRUN</name>
							<bitRange>[9:9]</bitRange>
							<description>Indicate advertising interval under run</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ADV_UNDERRUN_0</name>
									<value>0</value>
									<description>No error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ADV_UNDERRUN_1</name>
									<value>1</value>
									<description>Error occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IFS_UNDERRUN</name>
							<bitRange>[8:8]</bitRange>
							<description>Indicate inter frame space under run, occurs if IFS time is not enough to update and read control structure / descriptors, and/or white list parsing is not finished and/or decryption time is too long to be finished on time</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IFS_UNDERRUN_0</name>
									<value>0</value>
									<description>No error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IFS_UNDERRUN_1</name>
									<value>1</value>
									<description>Error occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LIST_ERROR</name>
							<bitRange>[7:7]</bitRange>
							<description>Indicate a software programming issue (white list or periodic advertiser list or ADI list search request with empty list, or null base pointer)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LIST_ERROR_0</name>
									<value>0</value>
									<description>No error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>LIST_ERROR_1</name>
									<value>1</value>
									<description>Error occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>EVT_CNTL_APFM_ERROR</name>
							<bitRange>[6:6]</bitRange>
							<description>Indicate anticipated pre-fetch mechanism error (happens when 2 consecutive events are programmed, and when the first event is not completely finished while second pre-fetch instant is reached)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>EVT_CNTL_APFM_ERROR_0</name>
									<value>0</value>
									<description>No error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>EVT_CNTL_APFM_ERROR_1</name>
									<value>1</value>
									<description>Error occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACT_SCHDL_APFM_ERROR</name>
							<bitRange>[5:5]</bitRange>
							<description>Indicate anticipated pre-fetch mechanism error (happens when 2 consecutive events are programmed, and when the first event is not completely finished while second pre-fetch instant is reached)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACT_SCHDL_APFM_ERROR_0</name>
									<value>0</value>
									<description>No error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACT_SCHDL_APFM_ERROR_1</name>
									<value>1</value>
									<description>Error occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACT_SCHDL_ENTRY_ERROR</name>
							<bitRange>[4:4]</bitRange>
							<description>Indicate activity scheduler faced Invalid timing programing on two consecutive ET entries</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACT_SCHDL_ENTRY_ERROR_0</name>
									<value>0</value>
									<description>No error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ACT_SCHDL_ENTRY_ERROR_1</name>
									<value>1</value>
									<description>Error occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RADIO_EMACC_ERROR</name>
							<bitRange>[3:3]</bitRange>
							<description>Indicate radio controller exchange memory access error (happens when exchange memory accesses are not served in time and data are corrupted)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RADIO_EMACC_ERROR_0</name>
									<value>0</value>
									<description>No error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RADIO_EMACC_ERROR_1</name>
									<value>1</value>
									<description>Error occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PKTCNTL_EMACC_ERROR</name>
							<bitRange>[2:2]</bitRange>
							<description>Indicate packet controller exchange memory access error (happens when exchange memory accesses are not served in time and Tx/Rx data are corrupted)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PKTCNTL_EMACC_ERROR_0</name>
									<value>0</value>
									<description>No error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PKTCNTL_EMACC_ERROR_1</name>
									<value>1</value>
									<description>Error occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXCRYPT_ERROR</name>
							<bitRange>[1:1]</bitRange>
							<description>Indicate real time decryption error (happens when AES-CCM decryption is too slow compared to packet controller requests)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXCRYPT_ERROR_0</name>
									<value>0</value>
									<description>No error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXCRYPT_ERROR_1</name>
									<value>1</value>
									<description>Error occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXCRYPT_ERROR</name>
							<bitRange>[0:0]</bitRange>
							<description>Indicate real time encryption error (happens when AES-CCM encryption is too slow compared to packet controller requests)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXCRYPT_ERROR_0</name>
									<value>0</value>
									<description>No error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXCRYPT_ERROR_1</name>
									<value>1</value>
									<description>Error occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>BB_SWPROFILING</name>
					<description>Software profiling register</description>
					<addressOffset>0x64</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SWPROF</name>
							<bitRange>[31:0]</bitRange>
							<description>Software profiling register (used by RW-BLE software for profiling purpose)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SWPROF_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_RADIOCNTL0</name>
					<description>Principal control register for the radio interface</description>
					<addressOffset>0x70</addressOffset>
					<size>32</size>
					<resetValue>0x02</resetValue>
					<resetMask>0x3FFF00B3</resetMask>
					<fields>
						<field>
							<name>SPIPTR</name>
							<bitRange>[29:16]</bitRange>
							<description>Pointer to the buffer containing data to be transferred to or received from the SPI port</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPIPTR_0</name>
									<value>0</value>
									<description>SPI pointer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SPICFG</name>
							<bitRange>[7:7]</bitRange>
							<description>SPI configuration / used for SW-driven access and SPI structure interpretation (interpretation is radio dependent)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPICFG_0</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPICFG_1</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SPIFREQ</name>
							<bitRange>[5:4]</bitRange>
							<description>SPI clock frequency</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPIFREQ_0</name>
									<value>0</value>
									<description>SPI clock is master1_gclk / 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPIFREQ_1</name>
									<value>1</value>
									<description>NA for IcyTRX</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPIFREQ_2</name>
									<value>2</value>
									<description>NA for IcyTRX</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPIFREQ_3</name>
									<value>3</value>
									<description>NA for IcyTRX</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SPICOMP</name>
							<bitRange>[1:1]</bitRange>
							<description>SPI transfer status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPICOMP_0</name>
									<value>0</value>
									<description>Indicates SPI transfer in progress</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPICOMP_1</name>
									<value>1</value>
									<description>Indicates SPI transfer is completed. RW-BLE core is ready to start a new transfer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SPIGO</name>
							<bitRange>[0:0]</bitRange>
							<description>Start SPI transfer when writing a 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SPIGO_0</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SPIGO_1</name>
									<value>1</value>
									<description>Triggers the SPI transfer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_RADIOCNTL1</name>
					<description>Second control register for the radio interface</description>
					<addressOffset>0x74</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFF3FF</resetMask>
					<fields>
						<field>
							<name>FORCEAGC_EN</name>
							<bitRange>[31:31]</bitRange>
							<description>Control AGC force mode based onto FORCEAGC_LENGTH value</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FORCEAGC_EN_0</name>
									<value>0</value>
									<description>Disable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FORCEAGC_EN_1</name>
									<value>1</value>
									<description>Enable</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FORCEIQ</name>
							<bitRange>[30:30]</bitRange>
							<description>Control modulation mode in between FM and I&amp;Q</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FORCEBLEIQ_0</name>
									<value>0</value>
									<description>FM modulation mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FORCEBLEIQ_1</name>
									<value>1</value>
									<description>I&amp;Q modulation mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXDNSL</name>
							<bitRange>[29:29]</bitRange>
							<description>Do not send length (over SPI) during Tx operation</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXDNSL_0</name>
									<value>0</value>
									<description>Normal operations</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXDNSL_1</name>
									<value>1</value>
									<description>Prevent from sending valid transmit length indication to the RF over SPI</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXDNSL</name>
							<bitRange>[28:28]</bitRange>
							<description>Do not send length (over SPI) during Rx operation</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXDNSL_0</name>
									<value>0</value>
									<description>Normal operations</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXDNSL_1</name>
									<value>1</value>
									<description>Prevent from sending valid reception length indication to the RF over SPI</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FORCEAGC_LENGTH</name>
							<bitRange>[27:16]</bitRange>
							<description>Control ATLAS/Ripple AGC force mode based on radioCNTL2-FORCEAGC_LENGTH value</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FORCEAGC_LENGTH_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SYNC_PULSE_MODE</name>
							<bitRange>[15:15]</bitRange>
							<description>Define whether the SYNC_P pulse is generated as pulse or level</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SYNC_PULSE_MODE_0</name>
									<value>0</value>
									<description>SYNC_P generated as pulse</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SYNC_PULSE_MODE_1</name>
									<value>1</value>
									<description>SYNC_P generated as level</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SYNC_PULSE_SRC</name>
							<bitRange>[14:14]</bitRange>
							<description>Defines whether access address synchronization detection is generated internally or comes from the radio</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SYNC_PULSE_SRC_0</name>
									<value>0</value>
									<description>Internal detection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SYNC_PULSE_SRC_1</name>
									<value>1</value>
									<description>External detection</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DPCORR_EN</name>
							<bitRange>[13:13]</bitRange>
							<description>Enable the use of delayed DC compensated data path in radio correlator block</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DPCORR_EN_0</name>
									<value>0</value>
									<description>Disable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DPCORR_EN_1</name>
									<value>1</value>
									<description>Enable</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>JEF_SELECT</name>
							<bitRange>[12:12]</bitRange>
							<description>Selects jitter elimination FIFO</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>JEF_SELECT_0</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>JEF_SELECT_1</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XRFSEL</name>
							<bitRange>[9:4]</bitRange>
							<description>Extended radio selection field</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NONE</name>
									<value>0</value>
									<description>No radio selected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RIPPLE</name>
									<value>1</value>
									<description>Ripple radio (BT4.0)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>EXTERNAL</name>
									<value>2</value>
									<description>External radio controller</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ICYTRX_V2</name>
									<value>4</value>
									<description>ICYTRX radio (BLE)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BTIPT</name>
									<value>5</value>
									<description>BTIPT Radio Controller</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBVERSION</name>
							<bitRange>[3:0]</bitRange>
							<description>CSEM RF Sub-version selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>GCS2_LR</name>
									<value>0</value>
									<description>IcyTRx GCS2 withLong Range (BLE 5.0)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>GCS3</name>
									<value>1</value>
									<description>IcyTRx GCS3 (BLE 5.1)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_RADIOCNTL2</name>
					<description>Third control register for the radio interface</description>
					<addressOffset>0x78</addressOffset>
					<size>32</size>
					<resetValue>0xC8000040</resetValue>
					<resetMask>0xFFF73FFF</resetMask>
					<fields>
						<field>
							<name>LRSYNCCOMPMODE</name>
							<bitRange>[31:30]</bitRange>
							<description>Long-range synchronization compensation operating mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LRSYNCCOMPMODE_3</name>
									<value>3</value>
									<description>Bit 0 controls 125kbps LR packet part using synchro tracking and Bit 1 controls 500kbps LR packet part using synchro tracking</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXCITERMBYPASS</name>
							<bitRange>[29:29]</bitRange>
							<description>Long-range CI bit[1] and TERM1 bypass mode / Allow to receive only CI bit 0 and then wait for Rx payload directly</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXCITERMBYPASS_0</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXCITERMBYPASS_1</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LRVTBFLUSH</name>
							<bitRange>[28:24]</bitRange>
							<description>Indicates long range Viterbi flush instant (this value corresponds to the Viterbi trace back depth used in the selected design, hence corresponding to the number of remaining samples flush out just before the end of the packet)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LRVTBFLUSH_8</name>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PHYMSK</name>
							<bitRange>[23:22]</bitRange>
							<description>Indicates selected radio PHY support capabilities, in addition to 1Mbps that is mandatory</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PHYMSK_0</name>
									<value>0</value>
									<description>Bit 0 indicates 2Mbps support when set. Bit 1 indicates Coded HPY support when set</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LRSYNCERR</name>
							<bitRange>[21:20]</bitRange>
							<description>Number of errors allowed during long range Rx stream detection (when performed internally),</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LRSYNCERR_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SYNCERR</name>
							<bitRange>[18:16]</bitRange>
							<description>Indicates the maximum number of errors allowed to recognize the synchronization word</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SYNCERR_0</name>
									<value>0</value>
									<description>Has to be set to 0x0 for normal operations</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FREQTABLE_PTR</name>
							<bitRange>[13:0]</bitRange>
							<description>Frequency table pointer</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FREQTABLE_PTR_64</name>
									<value>64</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_RADIOCNTL3</name>
					<description>Fourth control register for the radio interface</description>
					<addressOffset>0x7C</addressOffset>
					<size>32</size>
					<resetValue>0xE400E400</resetValue>
					<resetMask>0xFF07FF03</resetMask>
					<fields>
						<field>
							<name>RXRATE3CFG</name>
							<bitRange>[31:30]</bitRange>
							<description>Rate out programmable value in Rx when CS-RXRATE is set to 0x3 (i.e 500kbps Long range)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXRATE3CFG_3</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXRATE2CFG</name>
							<bitRange>[29:28]</bitRange>
							<description>Rate out programmable value in Rx when CS-RXRATE is set to 0x2 (i.e 125kbps Long range)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXRATE3CFG_2</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXRATE1CFG</name>
							<bitRange>[27:26]</bitRange>
							<description>Rate out programmable value in Rx when CS-RXRATE is set to 0x1 (i.e 2Mbps)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXRATE3CFG_1</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXRATE0CFG</name>
							<bitRange>[25:24]</bitRange>
							<description>Rate out programmable value in Rx when CS-RXRATE is set to 0x0 (i.e 1Mbps)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXRATE3CFG_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXSYNC_ROUTING</name>
							<bitRange>[18:18]</bitRange>
							<description>Access address detection information routing</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXSYNC_ROUTING_0</name>
									<value>0</value>
									<description>Uses radio_in[16] (i.e sync_p)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXSYNC_ROUTING_1</name>
									<value>1</value>
									<description>Uses first radio_in[3] edge (Rx Valid)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXVALID_BEH</name>
							<bitRange>[17:16]</bitRange>
							<description>Defines radio_in[3] expected behavior</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXVALID_BEH_0</name>
									<value>0</value>
									<description>Rx data aligned on radio_in[3] rising edges</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXVALID_BEH_1</name>
									<value>1</value>
									<description>Rx data aligned on radio_in[3] falling edges</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXVALID_BEH_2</name>
									<value>2</value>
									<description>Rx data aligned on radio_in[3] edges (toggle mode)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXVALID_BEH_3</name>
									<value>3</value>
									<description>NA</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXRATE3CFG</name>
							<bitRange>[15:14]</bitRange>
							<description>Rate out programmable value in Tx when CS-TX/AUX-RATE is set to 0x3 (i.e 500kbps Long range)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXRATE3CFG_3</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXRATE2CFG</name>
							<bitRange>[13:12]</bitRange>
							<description>Rate out programmable value in Tx when CS-TX/AUX-RATE is set to 0x2 (i.e 125kbps Long range)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXRATE3CFG_2</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXRATE1CFG</name>
							<bitRange>[11:10]</bitRange>
							<description>Rate out programmable value in Tx when CS-TX/AUX-RATE is set to 0x1 (i.e 2Mbps)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXRATE3CFG_1</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXRATE0CFG</name>
							<bitRange>[9:8]</bitRange>
							<description>Rate out programmable value in Tx when CS-TX/AUX-RATE is set to 0x0 (i.e 1Mbps)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXRATE3CFG_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXVALID_BEH</name>
							<bitRange>[1:0]</bitRange>
							<description>Defines radio_out [3] expected behavior</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXVALID_BEH_0</name>
									<value>0</value>
									<description>Tx data aligned on radio_out[3] rising edges</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXVALID_BEH_1</name>
									<value>1</value>
									<description>Tx data aligned on radio_out[3] falling edges</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXVALID_BEH_2</name>
									<value>2</value>
									<description>Tx data aligned on radio_out[3] edges (toggle mode)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXVALID_BEH_3</name>
									<value>3</value>
									<description>NA</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_RADIOPWRUPDN0</name>
					<description>Principal control register for the radio interface power up/down delays</description>
					<addressOffset>0x80</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFF7FFF</resetMask>
					<fields>
						<field>
							<name>SYNC_POSITION0</name>
							<bitRange>[31:24]</bitRange>
							<description>Access address detection pulse/level position for uncoded PHY at 1Mbps</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SYNC_POSITION0_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXPWRUP0</name>
							<bitRange>[23:16]</bitRange>
							<description>Radio Rx power up (in us) for uncoded PHY at 1Mbps</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXPWRUP0_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXPWRDN0</name>
							<bitRange>[14:8]</bitRange>
							<description>Radio Tx power down (in us) for uncoded PHY at 1Mbps.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXPWRDN0_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXPWRUP0</name>
							<bitRange>[7:0]</bitRange>
							<description>Radio Tx power up (in us) for uncoded PHY at 1Mbps</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXPWRUP0_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_RADIOPWRUPDN1</name>
					<description>Second control register for the radio interface power up/down delays</description>
					<addressOffset>0x84</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFF7FFF</resetMask>
					<fields>
						<field>
							<name>SYNC_POSITION1</name>
							<bitRange>[31:24]</bitRange>
							<description>Access address detection pulse/level position for uncoded PHY at 2Mbps.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SYNC_POSITION1_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXPWRUP1</name>
							<bitRange>[23:16]</bitRange>
							<description>Radio Rx power up (in us) for uncoded PHY at 2Mbps</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXPWRUP1_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXPWRDN1</name>
							<bitRange>[14:8]</bitRange>
							<description>Radio Tx power down (in us) for uncoded PHY at 2Mbps</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXPWRDN1_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXPWRUP1</name>
							<bitRange>[7:0]</bitRange>
							<description>Radio Tx power up (in us) for uncoded PHY at 2Mbps</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXPWRUP1_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_RADIOPWRUPDN2</name>
					<description>Third control register for the radio interface power up/down delays (only when LR is instantiated)</description>
					<addressOffset>0x88</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFF7FFF</resetMask>
					<fields>
						<field>
							<name>SYNC_POSITION2</name>
							<bitRange>[31:24]</bitRange>
							<description>Access address detection pulse/level position for coded PHY at 125kbps</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SYNC_POSITION2_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXPWRUP2</name>
							<bitRange>[23:16]</bitRange>
							<description>Radio Rx power up (in us) for coded PHY at 125kbps</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXPWRUP2_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXPWRDN2</name>
							<bitRange>[14:8]</bitRange>
							<description>Radio Tx power down (in us) for coded PHY at 125kbps</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXPWRDN2_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXPWRUP2</name>
							<bitRange>[7:0]</bitRange>
							<description>Radio Tx power up (in us) for coded PHY at 125kbps</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXPWRUP2_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_RADIOPWRUPDN3</name>
					<description>Fourth control register for the radio interface power up/down delays (only when LR is instantiated)</description>
					<addressOffset>0x8C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x7FFF</resetMask>
					<fields>
						<field>
							<name>TXPWRDN3</name>
							<bitRange>[14:8]</bitRange>
							<description>Radio Tx power down (in us) for coded PHY at 500kbps</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXPWRDN3_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXPWRUP3</name>
							<bitRange>[7:0]</bitRange>
							<description>Radio Tx power up for (in us) PHY at 500kbps</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXPWRUP3_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_RADIOTXRXTIM0</name>
					<description>Principal control register for the radio interface timing compensation delays</description>
					<addressOffset>0x90</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x7F7F7F</resetMask>
					<fields>
						<field>
							<name>RFRXTMDA0</name>
							<bitRange>[22:16]</bitRange>
							<description>RF Rx test mode delay adjustment for uncoded PHY at 1Mbps</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RFRXTMDA0_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXPATHDLY0</name>
							<bitRange>[14:8]</bitRange>
							<description>Rx path delay (in us) for uncoded PHY at 1Mbps</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXPATHDLY0_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXPATHDLY0</name>
							<bitRange>[6:0]</bitRange>
							<description>Rx path delay (in us) for uncoded PHY at 1Mbps</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXPATHDLY0_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_RADIOTXRXTIM1</name>
					<description>Second control register for the radio interface timing compensation delays</description>
					<addressOffset>0x94</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x7F7F7F</resetMask>
					<fields>
						<field>
							<name>RFRXTMDA1</name>
							<bitRange>[22:16]</bitRange>
							<description>RF Rx test mode delay adjustment for uncoded PHY at 2Mbps</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RFRXTMDA1_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXPATHDLY1</name>
							<bitRange>[14:8]</bitRange>
							<description>Rx path delay (in us) for uncoded PHY at 2Mbps</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXPATHDLY1_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXPATHDLY1</name>
							<bitRange>[6:0]</bitRange>
							<description>Rx path delay (in us) for uncoded PHY at 2Mbps</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXPATHDLY1_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_RADIOTXRXTIM2</name>
					<description>Third control register for the radio interface timing compensation delays (only when LR is instantiated)</description>
					<addressOffset>0x98</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFF7F</resetMask>
					<fields>
						<field>
							<name>RXFLUSHPATHDLY2</name>
							<bitRange>[31:24]</bitRange>
							<description>Rx path delay (in us) for coded PHY at 125kbps</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFLUSHPATHDLY2_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RFRXTMDA2</name>
							<bitRange>[23:16]</bitRange>
							<description>RF Rx test mode delay adjustment for uncoded PHY at 125kbps</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RFRXTMDA2_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXPATHDLY2</name>
							<bitRange>[15:8]</bitRange>
							<description>Rx path delay (in us) for uncoded PHY at 125kbps</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXPATHDLY2_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXPATHDLY2</name>
							<bitRange>[6:0]</bitRange>
							<description>Rx path delay (in us) for uncoded PHY at 125kbps</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXPATHDLY2_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_RADIOTXRXTIM3</name>
					<description>Fourth control register for the radio interface timing compensation delays (only when LR is instantiated)</description>
					<addressOffset>0x9C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF7F007F</resetMask>
					<fields>
						<field>
							<name>RXFLUSHPATHDLY3</name>
							<bitRange>[31:24]</bitRange>
							<description>Rx path delay (in us) for coded PHY at 500kbps</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFLUSHPATHDLY3_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RFRXTMDA3</name>
							<bitRange>[22:16]</bitRange>
							<description>RF Rx test mode delay adjustment for coded PHY at 500kbps</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RFRXTMDA3_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXPATHDLY3</name>
							<bitRange>[6:0]</bitRange>
							<description>Rx path delay (in us) for coded PHY at 500kbps</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXPATHDLY3_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_SPIPTRCNTL0</name>
					<description>First control register for the radio interface SPI pointers</description>
					<addressOffset>0xA0</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FFF3FFF</resetMask>
					<fields>
						<field>
							<name>TXOFFPTR</name>
							<bitRange>[29:16]</bitRange>
							<description>Pointer to the TxOFF sequence address section</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXOFFPTR_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXONPTR</name>
							<bitRange>[13:0]</bitRange>
							<description>Pointer to the TxON sequence address section</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXONPTR_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_SPIPTRCNTL1</name>
					<description>Second control register for the radio interface SPI pointers</description>
					<addressOffset>0xA4</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FFF3FFF</resetMask>
					<fields>
						<field>
							<name>RXOFFPTR</name>
							<bitRange>[29:16]</bitRange>
							<description>Pointer to the RxOFF sequence address section</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXOFFPTR_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXONPTR</name>
							<bitRange>[13:0]</bitRange>
							<description>Pointer to the RxON sequence address section</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXONPTR_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_SPIPTRCNTL2</name>
					<description>Third control register for the radio interface SPI pointers</description>
					<addressOffset>0xA8</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FFF3FFF</resetMask>
					<fields>
						<field>
							<name>RXLENGTHPTR</name>
							<bitRange>[29:16]</bitRange>
							<description>Pointer to the received length write sequence address section</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXLENGTHPTR_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSIPTR</name>
							<bitRange>[13:0]</bitRange>
							<description>Pointer to the RSSI read sequence address section</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSIPTR_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_SPIPTRCNTL3</name>
					<description>Fourth control register for the radio interface SPI pointers</description>
					<addressOffset>0xAC</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FFF</resetMask>
					<fields>
						<field>
							<name>RXPKTTYPPTR</name>
							<bitRange>[13:0]</bitRange>
							<description>Pointer to the received packet type indication sequence address section</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXPKTTYPPTR_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_AESCNTL</name>
					<description>AES-128 ciphering control register</description>
					<addressOffset>0xB0</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x03</resetMask>
					<fields>
						<field>
							<name>AES_MODE</name>
							<bitRange>[1:1]</bitRange>
							<description>Cipher mode control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AES_MODE_0</name>
									<value>0</value>
									<description>Cipher mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AES_MODE_1</name>
									<value>1</value>
									<description>Decipher mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AES_START</name>
							<bitRange>[0:0]</bitRange>
							<description>Starts AES-128 ciphering/deciphering process</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AES_START_0</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>AES_START_1</name>
									<value>1</value>
									<description>Starts AES-128 ciphering/deciphering process (the bit is reset once the process is finished)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_AESKEY31_0</name>
					<description>AES encryption 128-bit key register (bits 31:0)</description>
					<addressOffset>0xB4</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>AESKEY31_0</name>
							<bitRange>[31:0]</bitRange>
							<description>AES encryption 128-bit key (bits 31 down to 0)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AESKEY31_0_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_AESKEY63_32</name>
					<description>AES encryption 128-bit key register (bits 63:32)</description>
					<addressOffset>0xB8</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>AESKEY63_32</name>
							<bitRange>[31:0]</bitRange>
							<description>AES encryption 128-bit key (bits 63 down to 32)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AESKEY63_32_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_AESKEY95_64</name>
					<description>AES encryption 128-bit key register (bits 95:64)</description>
					<addressOffset>0xBC</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>AESKEY95_64</name>
							<bitRange>[31:0]</bitRange>
							<description>AES encryption 128-bit key (bits 95 down to 64)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AESKEY95_64_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_AESKEY127_96</name>
					<description>AES encryption 128-bit key register (bits 127:96)</description>
					<addressOffset>0xC0</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>AESKEY127_96</name>
							<bitRange>[31:0]</bitRange>
							<description>AES encryption 128-bit key (bits 127 down to 96)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AESKEY127_96_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_AESPTR</name>
					<description>AES memory zone pointer</description>
					<addressOffset>0xC4</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FFF</resetMask>
					<fields>
						<field>
							<name>AESPTR</name>
							<bitRange>[13:0]</bitRange>
							<description>Pointer to the memory zone where the block to cipher/decipher using AES-128 is stored</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AESPTR_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_TXMICVAL</name>
					<description>AES-CCM plain MIC value register in Tx</description>
					<addressOffset>0xC8</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TXMICVAL</name>
							<bitRange>[31:0]</bitRange>
							<description>AES-CCM plain MIC value (valid on when MIC has been calculated in Tx)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXMICVAL_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>BB_RXMICVAL</name>
					<description>AES-CCM plain MIC value register in Rx</description>
					<addressOffset>0xCC</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RXMICVAL</name>
							<bitRange>[31:0]</bitRange>
							<description>AES-CCM plain MIC value (valid on once MIC has been extracted from Rx packet)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXMICVAL_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>BB_RFTESTCNTL</name>
					<description>RF testing and regulatory body support register</description>
					<addressOffset>0xD0</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x8B00F8FF</resetMask>
					<fields>
						<field>
							<name>INFINITERX</name>
							<bitRange>[31:31]</bitRange>
							<description>Applicable in RF test mode only</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INFINITERX_0</name>
									<value>0</value>
									<description>Normal mode of operation</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>INFINITERX_1</name>
									<value>1</value>
									<description>Infinite Rx window</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXPKTCNTEN</name>
							<bitRange>[27:27]</bitRange>
							<description>Applicable in RF test mode only</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXPKTCNTEN_0</name>
									<value>0</value>
									<description>Rx packet count disabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PERCOUNT_MODE</name>
							<bitRange>[25:24]</bitRange>
							<description>Applicable in RF direct Rx test mode only, and when RXPKTCNTEN equals to 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PERCOUNT_MODE_0</name>
									<value>0</value>
									<description>Counts number of correctly received packets (no error)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PERCOUNT_MODE_1</name>
									<value>1</value>
									<description>Counts number of Access Address error detection only</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PERCOUNT_MODE_2</name>
									<value>2</value>
									<description>Counts number of CRC Error detection only (or any error leading to CRC error, such as length error or Rx time error)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PERCOUNT_MODE_3</name>
									<value>3</value>
									<description>Counts Reception Error detected</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>INFINITETX</name>
							<bitRange>[15:15]</bitRange>
							<description>Applicable in RF test mode only</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INFINITETX_0</name>
									<value>0</value>
									<description>Normal mode of operation</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>INFINITETX_1</name>
									<value>1</value>
									<description>Infinite Tx packet / Normal start of a packet but endless payload</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXLENGTHSRC</name>
							<bitRange>[14:14]</bitRange>
							<description>Applicable only in Tx/Rx RF test mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXLENGTHSRC_0</name>
									<value>0</value>
									<description>Normal mode of operation: TxDESC-TXADVLEN controls the Tx packet payload size</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXLENGTHSRC_1</name>
									<value>1</value>
									<description>Uses RFTESTCTRL-TXLENGTH packet length (can support up to 512 bytes transmit)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRBSTYPE</name>
							<bitRange>[13:13]</bitRange>
							<description>Applicable only in Tx/Rx RF test mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PRBSTYPE_0</name>
									<value>0</value>
									<description>Tx packet payload are PRBS9 type</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PRBSTYPE_1</name>
									<value>1</value>
									<description>Tx packet payload are PRBS15 type</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXPLDSRC</name>
							<bitRange>[12:12]</bitRange>
							<description>Applicable only in Tx/Rx RF test mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXPLDSRC_0</name>
									<value>0</value>
									<description>Tx packet payload source is the control structure</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXPLDSRC_1</name>
									<value>1</value>
									<description>Tx packet payload are PRBS generator</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXPKTCNTEN</name>
							<bitRange>[11:11]</bitRange>
							<description>Applicable in RF test mode only</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXPKTCNTEN_0</name>
									<value>0</value>
									<description>Tx packet count disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXPKTCNTEN_1</name>
									<value>1</value>
									<description>Tx packet count enabled, and reported in CS-TXCCMPKTCNT and RFTESTTXSTAT-TXPKTCNT on RF abort command</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXLENGTH</name>
							<bitRange>[7:0]</bitRange>
							<description>Tx packet length in number of byte</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXLENGTH_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_RFTESTTXSTAT</name>
					<description>Number of transmitted packet during test modes</description>
					<addressOffset>0xD4</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TXPKTCNT</name>
							<bitRange>[31:0]</bitRange>
							<description>Reports number of transmitted packet during test modes</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXPKTCNT_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>BB_RFTESTRXSTAT</name>
					<description>Number of correctly received packet during test modes</description>
					<addressOffset>0xD8</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RXPKTCNT</name>
							<bitRange>[31:0]</bitRange>
							<description>Reports number of correctly received packet during test modes</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXPKTCNT_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>BB_TIMGENCNTL</name>
					<description>Timing generator control register</description>
					<addressOffset>0xE0</addressOffset>
					<size>32</size>
					<resetValue>0x1FE0096</resetValue>
					<resetMask>0x3FF01FF</resetMask>
					<fields>
						<field>
							<name>PREFETCHABORT_TIME</name>
							<bitRange>[25:16]</bitRange>
							<description>Defines the instant in us at which immediate abort is required after anticipated pre-fetch abort</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PREFETCHABORT_TIME_254</name>
									<value>510</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PREFETCH_TIME</name>
							<bitRange>[8:0]</bitRange>
							<description>Defines exchange table pre-fetch instant in us</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PREFETCH_TIME_150</name>
									<value>150</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_FINETIMTGT</name>
					<description>Fine timer control register</description>
					<addressOffset>0xE4</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFF</resetMask>
					<fields>
						<field>
							<name>FINETARGET</name>
							<bitRange>[27:0]</bitRange>
							<description>Fine Timer Target value on which a ble_finetgtim_irq must be generated (this timer has a precision of 312.5us and interrupt is generated only when FINETARGET = CLKN)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FINETARGET_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_CLKNTGT1</name>
					<description>CLKN target value 1</description>
					<addressOffset>0xE8</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLKNTGT1</name>
							<bitRange>[27:0]</bitRange>
							<description>This timer has a precision of 312.5us (interrupt is generated only when CLKNTGT = CLKN and HMICROSECTGT = FINECNT)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLKNTGT1_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_HMICROSECTGT1</name>
					<description>Half microsecond target value 1</description>
					<addressOffset>0xEC</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FF</resetMask>
					<fields>
						<field>
							<name>HMICROSECTGT1</name>
							<bitRange>[9:0]</bitRange>
							<description>This timer has a precision of 0.5us (interrupt is generated only when CLKNTGT = CLKN and HMICROSECTGT = FINECNT)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>HMICROSECTGT1_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_CLKNTGT2</name>
					<description>CLKN target value 2</description>
					<addressOffset>0xF0</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLKNTGT2</name>
							<bitRange>[27:0]</bitRange>
							<description>This timer has a precision of 312.5us (interrupt is generated only when CLKNTGT = CLKN and HMICROSECTGT = FINECNT)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLKNTGT2_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_HMICROSECTGT2</name>
					<description>Half microsecond target value 2</description>
					<addressOffset>0xF4</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FF</resetMask>
					<fields>
						<field>
							<name>HMICROSECTGT2</name>
							<bitRange>[9:0]</bitRange>
							<description>This timer has a precision of 0.5us (interrupt is generated only when CLKNTGT = CLKN and HMICROSECTGT = FINECNT)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>HMICROSECTGT2_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_SLOTCLK</name>
					<description>Value of the 312.5us CLKN counter</description>
					<addressOffset>0xF8</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xCFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SAMP</name>
							<bitRange>[31:31]</bitRange>
							<description>Sample the CLKN counter value in SCLK register field</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SAMP_0</name>
									<value>0</value>
									<description>No action happens if it is written with 0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SAMP_1</name>
									<value>1</value>
									<description>Sample the CLKN Counter value in SCLK register field</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLKN_UPD</name>
							<bitRange>[30:30]</bitRange>
							<description>Update CLKN counter</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLKN_UPD_0</name>
									<value>0</value>
									<description>No action happens if it is written with 0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLKN_UPD_1</name>
									<value>1</value>
									<description>Update CLKN counter</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SCLK</name>
							<bitRange>[27:0]</bitRange>
							<description>Value of the 312.5us CLKN counter</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SCLK_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_FINETIMECNT</name>
					<description>Value of the current half us fine time reference counter</description>
					<addressOffset>0xFC</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FF</resetMask>
					<fields>
						<field>
							<name>FINECNT</name>
							<bitRange>[9:0]</bitRange>
							<description>This timer has a precision of 0.5us: interrupt is generated only when CLKNTGT = CLKN and HMICROSECTGT = FINECNT</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FINECNT_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_ACTSCHCNTL</name>
					<description>Value of the 312.5us CLKN counter</description>
					<addressOffset>0x100</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x8000000F</resetMask>
					<fields>
						<field>
							<name>START_ACT</name>
							<bitRange>[31:31]</bitRange>
							<description>Request the RW-BLE Core to start an event</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>START_ACT_0</name>
									<value>0</value>
									<description>No action happens if it is written with 0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>START_ACT_1</name>
									<value>1</value>
									<description>Request the RW-BLE Core to start an event</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENTRY_IDX</name>
							<bitRange>[3:0]</bitRange>
							<description>Indicate the activity scheduler entry index which has to be used when START_ACT is set</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENTRY_IDX_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_STARTEVTCLKNTS</name>
					<description>Value of the CLKN counter when ble_start_int is generated</description>
					<addressOffset>0x104</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFF</resetMask>
					<fields>
						<field>
							<name>STARTEVTCLKNTS</name>
							<bitRange>[27:0]</bitRange>
							<description>Value of the CLKN counter when ble_start_int is generated</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>STARTEVTCLKNTS_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_STARTEVTFINECNTTS</name>
					<description>Value of the fine counter when ble_start_int is generated</description>
					<addressOffset>0x108</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FF</resetMask>
					<fields>
						<field>
							<name>STARTEVTFINECNTTS</name>
							<bitRange>[9:0]</bitRange>
							<description>Value of the fine counter when ble_start_int is generated</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>STARTEVTFINECNTTS_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_ENDEVTCLKNTS</name>
					<description>Value of the CLKN counter when ble_end_int is generated</description>
					<addressOffset>0x10C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFF</resetMask>
					<fields>
						<field>
							<name>ENDEVTCLKNTS</name>
							<bitRange>[27:0]</bitRange>
							<description>Value of the CLKN counter when ble_end_int is generated</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENDEVTCLKNTS_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_ENDEVTFINECNTTS</name>
					<description>Value of the fine counter when ble_end_int is generated</description>
					<addressOffset>0x110</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FF</resetMask>
					<fields>
						<field>
							<name>ENDEVTFINECNTTS</name>
							<bitRange>[9:0]</bitRange>
							<description>Value of the fine counter when ble_end_int is generated</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENDEVTFINECNTTS_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_SKIPEVTCLKNTS</name>
					<description>Value of the CLKN counter when ble_skip_int is generated</description>
					<addressOffset>0x114</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SKIPEVTCLKNTS</name>
							<bitRange>[27:0]</bitRange>
							<description>Value of the CLKN counter when ble_skip_int is generated</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SKIPEVTCLKNTS_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_SKIPEVTFINECNTTS</name>
					<description>Value of the fine counter when ble_skip_int is generated</description>
					<addressOffset>0x118</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FF</resetMask>
					<fields>
						<field>
							<name>SKIPEVTFINECNTTS</name>
							<bitRange>[9:0]</bitRange>
							<description>Value of the fine counter when ble_skip_int is generated</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SKIPEVTFINECNTTS_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_ADVTIM</name>
					<description>Delay information register handling advertising event timers</description>
					<addressOffset>0x120</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFF3FFF</resetMask>
					<fields>
						<field>
							<name>TX_AUXPTR_THR</name>
							<bitRange>[31:24]</bitRange>
							<description>Extended Advertising AuxPtr threshold value in Tx (granularity 16us)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_AUXPTR_THR_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_AUXPTR_THR</name>
							<bitRange>[23:16]</bitRange>
							<description>Extended Advertising AuxPtr threshold value in Rx (granularity 16us)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_AUXPTR_THR_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ADVINT</name>
							<bitRange>[13:0]</bitRange>
							<description>Advertising packet interval defines the time interval in between two ADV_xxx packet sent (value in us)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ADVINT_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_ACTSCANCNTL</name>
					<description>Active scan mode control register</description>
					<addressOffset>0x124</addressOffset>
					<size>32</size>
					<resetValue>0x10001</resetValue>
					<resetMask>0x1FF01FF</resetMask>
					<fields>
						<field>
							<name>BACKOFF</name>
							<bitRange>[24:16]</bitRange>
							<description>Active scan mode back-off counter initialization value</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BACKOFF_1</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UPPERLIMIT</name>
							<bitRange>[8:0]</bitRange>
							<description>Active scan mode upper limit counter value</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>UPPERLIMIT_1</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>BB_WPALCNTL</name>
					<description>Devices in white list</description>
					<addressOffset>0x130</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF3FFF</resetMask>
					<fields>
						<field>
							<name>WPALNBDEV</name>
							<bitRange>[23:16]</bitRange>
							<description>Number of devices in the White List</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WPALNBDEV_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WPALBASEPTR</name>
							<bitRange>[13:0]</bitRange>
							<description>Base address pointer of the White List</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WPALBASEPTR_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_WPALCURRENPTR</name>
					<description>Current pointer in use for the White List</description>
					<addressOffset>0x134</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FFF</resetMask>
					<fields>
						<field>
							<name>WPALCURRENPTR</name>
							<bitRange>[13:0]</bitRange>
							<description>Current pointer in use for the White List</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WPALCURRENPTR_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_SEARCH_TIMEOUT</name>
					<description>RAL and List Search engines timeout delay in us</description>
					<addressOffset>0x138</addressOffset>
					<size>32</size>
					<resetValue>0x10</resetValue>
					<resetMask>0x3F</resetMask>
					<fields>
						<field>
							<name>SEARCH_TIMEOUT</name>
							<bitRange>[5:0]</bitRange>
							<description>RAL and List Search engines timeout delay in us</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SEARCH_TIMEOUT_16</name>
									<value>16</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_COEXIFCNTL0</name>
					<description>WLAN coexistence control register 0</description>
					<addressOffset>0x140</addressOffset>
					<size>32</size>
					<resetValue>0x10</resetValue>
					<resetMask>0x3FFFFF</resetMask>
					<fields>
						<field>
							<name>MWSSCANFREQMSK</name>
							<bitRange>[21:20]</bitRange>
							<description>Determines how mws_scan_frequency impacts BLE Tx and Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MWSSCANFREQMSK_0</name>
									<value>0</value>
									<description>mws_scan_frequency has no impact</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MWSSCANFREQMSK_1</name>
									<value>1</value>
									<description>mws_scan_frequency can stop BLE Tx, no impact on BLE Rx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MWSSCANFREQMSK_2</name>
									<value>2</value>
									<description>mws_scan_frequency can stop BLE Rx, no impact on BLE Tx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MWSSCANFREQMSK_3</name>
									<value>3</value>
									<description>mws_scan_frequency can stop both BLE Tx and BLE Rx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WLCRXPRIOMODE</name>
							<bitRange>[19:18]</bitRange>
							<description>Defines BLE packet ble_rx mode behavior</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WLCRXPRIOMODE_0</name>
									<value>0</value>
									<description>Rx indication excluding Rx power up delay (starts when correlator is enabled)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WLCRXPRIOMODE_1</name>
									<value>1</value>
									<description>Rx indication including Rx power up delay</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WLCRXPRIOMODE_2</name>
									<value>2</value>
									<description>Rx High priority indicator</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WLCRXPRIOMODE_3</name>
									<value>3</value>
									<description>NA</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WLCTXPRIOMODE</name>
							<bitRange>[17:16]</bitRange>
							<description>Defines BLE packet ble_tx mode behavior</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WLCTXPRIOMODE_0</name>
									<value>0</value>
									<description>Tx indication excluding Tx power up delay</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WLCTXPRIOMODE_1</name>
									<value>1</value>
									<description>Tx indication including Tx power up delay</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WLCTXPRIOMODE_2</name>
									<value>2</value>
									<description>Tx High priority indicator</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WLCTXPRIOMODE_3</name>
									<value>3</value>
									<description>NA</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MWSTXFREQMSK</name>
							<bitRange>[15:14]</bitRange>
							<description>Determines how MWS Tx Frequency impacts BLE Tx and Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MWSTXFREQMSK_0</name>
									<value>0</value>
									<description>mws Tx Frequency has no impact</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MWSTXFREQMSK_1</name>
									<value>1</value>
									<description>mws Tx Frequency can stop BLE Tx, no impact on BLE Rx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MWSTXFREQMSK_2</name>
									<value>2</value>
									<description>mws Tx Frequency can stop BLE Rx, no impact on BLE Tx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MWSTXFREQMSK_3</name>
									<value>3</value>
									<description>mws Tx Frequency can stop both BLE Tx and BLE Rx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MWSRXFREQMSK</name>
							<bitRange>[13:12]</bitRange>
							<description>Determines how MWS Rx Frequency impacts BLE Tx and Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MWSRXFREQMSK_0</name>
									<value>0</value>
									<description>mws Tx Frequency has no impact</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MWSRXFREQMSK_1</name>
									<value>1</value>
									<description>mws Tx Frequency can stop BLE Tx, no impact on BLE Rx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MWSRXFREQMSK_2</name>
									<value>2</value>
									<description>mws Tx Frequency can stop BLE Rx, no impact on BLE Tx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MWSRXFREQMSK_3</name>
									<value>3</value>
									<description>mws Tx Frequency can stop both BLE Tx and BLE Rx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MWSTXMSK</name>
							<bitRange>[11:10]</bitRange>
							<description>Determines how mws_tx impacts BLE Tx and Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MWSTXMSK_0</name>
									<value>0</value>
									<description>mws_tx has no impact</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MWSTXMSK_1</name>
									<value>1</value>
									<description>mws_tx can stop BLE Tx, no impact on BLE Rx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MWSTXMSK_2</name>
									<value>2</value>
									<description>mws_tx can stop BLE Rx, no impact on BLE Tx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MWSTXMSK_3</name>
									<value>3</value>
									<description>mws_tx can stop both BLE Tx and BLE Rx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MWSRXMSK</name>
							<bitRange>[9:8]</bitRange>
							<description>Determines how mws_rx impacts BLE Tx and Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MWSRXMSK_0</name>
									<value>0</value>
									<description>mws_tx has no impact</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MWSRXMSK_1</name>
									<value>1</value>
									<description>mws_tx can stop BLE Tx, no impact on BLE Rx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MWSRXMSK_2</name>
									<value>2</value>
									<description>mws_tx can stop BLE Rx, no impact on BLE Tx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MWSRXMSK_3</name>
									<value>3</value>
									<description>mws_tx can stop both BLE Tx and BLE Rx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WLANTXMSK</name>
							<bitRange>[7:6]</bitRange>
							<description>Determines how wlan_tx impact BLE Tx and Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WLANTXMSK_0</name>
									<value>0</value>
									<description>wlan_tx has no impact</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WLANTXMSK_1</name>
									<value>1</value>
									<description>wlan_tx can stop BLE Tx, no impact on BLE Rx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WLANTXMSK_2</name>
									<value>2</value>
									<description>wlan_tx can stop BLE Rx, no impact on BLE Tx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WLANTXMSK_3</name>
									<value>3</value>
									<description>wlan_tx can stop both BLE Tx and BLE Rx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WLANRXMSK</name>
							<bitRange>[5:4]</bitRange>
							<description>Determines how wlan_rx impact BLE Tx and Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WLANRXMSK_0</name>
									<value>0</value>
									<description>wlan_rx has no impact</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WLANRXMSK_1</name>
									<value>1</value>
									<description>wlan_rx can stop BLE Tx, no impact on BLE Rx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WLANRXMSK_2</name>
									<value>2</value>
									<description>wlan_rx can stop BLE Rx, no impact on BLE Tx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>WLANRXMSK_3</name>
									<value>3</value>
									<description>wlan_rx can stop both BLE Tx and BLE Rx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MWSWCI_EN</name>
							<bitRange>[3:3]</bitRange>
							<description>Enable / Disable control of the WCI MWS Coexistence interface / Valid in Dual Mode only</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MWSWCI_EN_0</name>
									<value>0</value>
									<description>MWS WCI Interface disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MWSWCI_EN_1</name>
									<value>1</value>
									<description>MWS WCI Interface enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MWSCOEX_EN</name>
							<bitRange>[2:2]</bitRange>
							<description>Enable / Disable control of the MWS Coexistence control / Valid in Dual Mode only</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MWSCOEX_EN_0</name>
									<value>0</value>
									<description>MWS Coexistence interface disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MWSCOEX_EN_1</name>
									<value>1</value>
									<description>MWS Coexistence interface enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SYNCGEN_EN</name>
							<bitRange>[1:1]</bitRange>
							<description>Determines whether ble_sync is generated or not</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SYNCGEN_EN_0</name>
									<value>0</value>
									<description>ble_sync pulse not generated</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SYNCGEN_EN_1</name>
									<value>1</value>
									<description>ble_sync pulse generated</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WLANCOEX_EN</name>
							<bitRange>[0:0]</bitRange>
							<description>Enable / disable control of the MWS/WLAN coexistence control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>COEX_EN_0</name>
									<value>0</value>
									<description>Coexistence interface disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>COEX_EN_1</name>
									<value>1</value>
									<description>Coexistence interface enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_COEXIFCNTL1</name>
					<description>WLAN coexistence control register 1</description>
					<addressOffset>0x144</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1F1F7F7F</resetMask>
					<fields>
						<field>
							<name>WLCPRXTHR</name>
							<bitRange>[28:24]</bitRange>
							<description>Determines the threshold for Rx priority setting (applies on ble_rx if WLCRXPRIOMODE equals &quot;10&quot;)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WLCPRXTHR_0</name>
									<value>0</value>
									<description>If ble_pti[3:0] output value is greater than WLCPRXTHR, then Rx BLE priority is considered as high, and must be provided to the WLAN coexistence interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WLCPTXTHR</name>
							<bitRange>[20:16]</bitRange>
							<description>Determines the threshold for priority setting (applies on ble_tx if WLCTXPRIOMODE equals &quot;10&quot;)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WLCPTXTHR_0</name>
									<value>0</value>
									<description>If ble_pti[3:0] output value is greater than WLCPTXTHR, then Tx BLE priority is considered as high, and must be provided to the WLAN coexistence interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WLCPDURATION</name>
							<bitRange>[14:8]</bitRange>
							<description>Determines how many us the priority information must be maintained (applies on ble_tx and ble_rx if WLCTXPRIOMODE equals &quot;10&quot;)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WLCPDURATION_0</name>
									<value>0</value>
									<description>Note that if WLCPDURATION = 0x00, then Tx/Rx priority levels are maintained till Tx/Rx EN are de-asserted.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WLCPDELAY</name>
							<bitRange>[6:0]</bitRange>
							<description>Determines the delay (in us) in Tx/Rx enables rises the time BLE Tx/Rx priority has to be provided  (applies on ble_tx and ble_rx if WLCTXPRIOMODE equals &quot;10&quot;)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>WLCPDELAY_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_COEXIFCNTL2</name>
					<description>WLAN coexistence control register 2</description>
					<addressOffset>0x148</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xF0F</resetMask>
					<fields>
						<field>
							<name>RX_ANT_DELAY</name>
							<bitRange>[11:8]</bitRange>
							<description>Time (in us) by which is anticipated bt_rx to be provided before effective Radio receipt operation</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_ANT_DELAY_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_ANT_DELAY</name>
							<bitRange>[3:0]</bitRange>
							<description>Time (in us) by which is anticipated bt_tx to be provided before effective Radio transmit operation</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_ANT_DELAY_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_BLEMPRIO0</name>
					<description>Priority control register 0</description>
					<addressOffset>0x14C</addressOffset>
					<size>32</size>
					<resetValue>0x3489ADEF</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>BLEM7</name>
							<bitRange>[31:28]</bitRange>
							<description>Set priority value for passive scanning</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLEM7_3</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLEM6</name>
							<bitRange>[27:24]</bitRange>
							<description>Set priority value for non-connectable advertising</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLEM6_4</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLEM5</name>
							<bitRange>[23:20]</bitRange>
							<description>Set priority value for connectable advertising BLE message</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLEM5_8</name>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLEM4</name>
							<bitRange>[19:16]</bitRange>
							<description>Set priority value for active scanning BLE message</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLEM4_9</name>
									<value>9</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLEM3</name>
							<bitRange>[15:12]</bitRange>
							<description>Set priority value for initiating (scanning) BLE message</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLEM3_10</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLEM2</name>
							<bitRange>[11:8]</bitRange>
							<description>Set priority value for data channel transmission BLE message</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLEM2_13</name>
									<value>13</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLEM1</name>
							<bitRange>[7:4]</bitRange>
							<description>Set priority value for LLCP BLE message</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLEM1_14</name>
									<value>14</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLEM0</name>
							<bitRange>[3:0]</bitRange>
							<description>Set priority value for initiating (connection request response) BLE message</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLEM0_15</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_BLEMPRIO1</name>
					<description>Priority control register 1</description>
					<addressOffset>0x150</addressOffset>
					<size>32</size>
					<resetValue>0x3489AFDC</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>BLEM15</name>
							<bitRange>[31:28]</bitRange>
							<description>Set priority value for passive extended passive scanning on secondary advertising channels</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLEM15_3</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLEM14</name>
							<bitRange>[27:24]</bitRange>
							<description>Set priority value for non-connectable extended advertising  on secondary advertising channels</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLEM14_4</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLEM13</name>
							<bitRange>[23:20]</bitRange>
							<description>Set priority value for connectable extended advertising on secondary advertising channels</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLEM13_8</name>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLEM12</name>
							<bitRange>[19:16]</bitRange>
							<description>Set priority value for extended active scanning  on secondary advertising channels</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLEM12_9</name>
									<value>9</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLEM11</name>
							<bitRange>[15:12]</bitRange>
							<description>Set priority value for extended initiating on secondary advertising channels</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLEM11_10</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLEM10</name>
							<bitRange>[11:8]</bitRange>
							<description>Set priority value for connection establishment BLE message on secondary advertising channels</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLEM10_15</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLEM9</name>
							<bitRange>[7:4]</bitRange>
							<description>Set default priority value for ISO Channel subsequent Tx/Rx attempt</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLEM9_13</name>
									<value>13</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLEM8</name>
							<bitRange>[3:0]</bitRange>
							<description>Set default priority value for ISO Channel first Tx/Rx attempt</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLEM8_12</name>
									<value>12</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_BLEMPRIO2</name>
					<description>Priority control register 2</description>
					<addressOffset>0x154</addressOffset>
					<size>32</size>
					<resetValue>0x30000277</resetValue>
					<resetMask>0xF0000FFF</resetMask>
					<fields>
						<field>
							<name>BLEMDEFAULT</name>
							<bitRange>[31:28]</bitRange>
							<description>Set priority value for extended initiating on secondary advertising channels</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLEMDEFAULT_3</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLEM18</name>
							<bitRange>[11:8]</bitRange>
							<description>Set priority value for connection establishment BLE message on secondary advertising channels</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLEM18_2</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLEM17</name>
							<bitRange>[7:4]</bitRange>
							<description>Set default priority value for ISO Channel subsequent Tx/Rx attempt</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLEM17_7</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLEM16</name>
							<bitRange>[3:0]</bitRange>
							<description>Set default priority value for ISO Channel first Tx/Rx attempt</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLEM16_7</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_RALCNTL</name>
					<description>Control of the Resolving Address List engine</description>
					<addressOffset>0x160</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF3FFF</resetMask>
					<fields>
						<field>
							<name>RALNBDEV</name>
							<bitRange>[23:16]</bitRange>
							<description>Number of devices in RAL Structure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RALNBDEV_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RALBASEPTR</name>
							<bitRange>[13:0]</bitRange>
							<description>Start address pointer of the RAL structure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RALBASEPTR_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_RALCURRENTPTR</name>
					<description>Current pointer of the RAL structure</description>
					<addressOffset>0x164</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FFF</resetMask>
					<fields>
						<field>
							<name>RALCURRENTPTR</name>
							<bitRange>[13:0]</bitRange>
							<description>Current pointer of the RAL structure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RALCURRENTPTR_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_RAL_LOCAL_RND</name>
					<description>Register used by the local Resolving Address List engine</description>
					<addressOffset>0x168</addressOffset>
					<size>32</size>
					<resetValue>0x3F0F0F</resetValue>
					<resetMask>0x803FFFFF</resetMask>
					<fields>
						<field>
							<name>LRND_INIT</name>
							<bitRange>[31:31]</bitRange>
							<description>Writing a 1 initializes of local RPA random number generation LFSR</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LRND_INIT_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LRND_VAL</name>
							<bitRange>[21:0]</bitRange>
							<description>Initialization value for local RPA random generation when LRDN_INIT is set to 1, else reports the current Local RPA random number LFSR value</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LRND_VAL_4132623</name>
									<value>4132623</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_RAL_PEER_RND</name>
					<description>Register used by the peer Resolving Address List engine</description>
					<addressOffset>0x16C</addressOffset>
					<size>32</size>
					<resetValue>0x30F0F0</resetValue>
					<resetMask>0x803FFFFF</resetMask>
					<fields>
						<field>
							<name>PRND_INIT</name>
							<bitRange>[31:31]</bitRange>
							<description>Writing a 1 initializes of peer RPA random number generation LFSR</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PRND_INIT_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRND_VAL</name>
							<bitRange>[21:0]</bitRange>
							<description>Initialization value for peer RPA random generation when LRDN_INIT is set to 1, else reports the current Local RPA random number LFSR value</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PRND_VAL_3207408</name>
									<value>3207408</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_DFCNTL0_1US</name>
					<description>AoA/AOD control register 0 (1us)</description>
					<addressOffset>0x170</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFF00FF</resetMask>
					<fields>
						<field>
							<name>RXSAMPSTINST0_1US</name>
							<bitRange>[31:24]</bitRange>
							<description>Adjustement delay in half us of Rx I&amp;Q Sampling Start Instant for LE 1M PHY, with 1us sampling interval</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXSAMPSTINST0_1US_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXSWSTINST0_1US</name>
							<bitRange>[23:16]</bitRange>
							<description>Adjustement delay in half us of Rx Switch Start Instant for LE 1M PHY, with 1us switching interval</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXSWSTINST0_1US_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXSWSTINST0_1US</name>
							<bitRange>[7:0]</bitRange>
							<description>Adjustement delay in half us of Tx Switch Start Instant for LE 1M PHY, with 1us switching interval</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXSWSTINST0_1US_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_DFCNTL0_2US</name>
					<description>AoA/AOD control register 0 (2us)</description>
					<addressOffset>0x174</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFF00FF</resetMask>
					<fields>
						<field>
							<name>RXSAMPSTINST0_2US</name>
							<bitRange>[31:24]</bitRange>
							<description>Adjustement delay in half us of Rx I&amp;Q Sampling Start Instant for LE 1M PHY, with 2us sampling interval</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXSAMPSTINST0_2US_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXSWSTINST0_2US</name>
							<bitRange>[23:16]</bitRange>
							<description>Adjustement delay in half us of Rx Switch Start Instant for LE 1M PHY, with 2us switching interval</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXSWSTINST0_2US_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXSWSTINST0_2US</name>
							<bitRange>[7:0]</bitRange>
							<description>Adjustement delay in half us of Tx Switch Start Instant for LE 1M PHY, with 2us switching interval</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXSWSTINST0_2US_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_DFCNTL1_1US</name>
					<description>AoA/AOD control register 1 (1us)</description>
					<addressOffset>0x178</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFF00FF</resetMask>
					<fields>
						<field>
							<name>RXSAMPSTINST1_1US</name>
							<bitRange>[31:24]</bitRange>
							<description>Adjustement delay in half us of Rx I&amp;Q Sampling Start Instant for LE 2M PHY, with 1us sampling interval</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXSAMPSTINST1_1US_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXSWSTINST1_1US</name>
							<bitRange>[23:16]</bitRange>
							<description>Adjustement delay in half us of Rx Switch Start Instant for LE 2M PHY, with 1us switching interval</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXSWSTINST1_1US_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXSWSTINST1_1US</name>
							<bitRange>[7:0]</bitRange>
							<description>Adjustement delay in half us of Tx Switch Start Instant for LE 2M PHY, with 1us switching interval</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXSWSTINST1_1US_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_DFCNTL1_2US</name>
					<description>AoA/AOD control register 1 (2us)</description>
					<addressOffset>0x17C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFF00FF</resetMask>
					<fields>
						<field>
							<name>RXSAMPSTINST1_2US</name>
							<bitRange>[31:24]</bitRange>
							<description>Adjustement delay in half us of Rx I&amp;Q Sampling Start Instant for LE 2M PHY, with 2us sampling interval</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXSAMPSTINST1_2US_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXSWSTINST1_2US</name>
							<bitRange>[23:16]</bitRange>
							<description>Adjustement delay in half us of Rx Switch Start Instant for LE 2M PHY, with 2us switching interval</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXSWSTINST1_2US_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXSWSTINST1_2US</name>
							<bitRange>[7:0]</bitRange>
							<description>Adjustement delay in half us of Tx Switch Start Instant for LE 2M PHY, with 2us switching interval</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXSWSTINST1_2US_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_DFCURRENTPTR</name>
					<description>Rx CTE descriptor current pointer</description>
					<addressOffset>0x180</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FFF</resetMask>
					<fields>
						<field>
							<name>DFCURRENTPTR</name>
							<bitRange>[13:0]</bitRange>
							<description>Rx CTE descriptor current pointer</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DFCURRENTPTR_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_DFANTCNTL</name>
					<description>AoA/AOD antenna control register</description>
					<addressOffset>0x184</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFF</resetMask>
					<fields>
						<field>
							<name>RXPRIMIDCNTLEN</name>
							<bitRange>[15:15]</bitRange>
							<description>Reception Primary antenna ID enable control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXPRIMIDCNTLEN_0</name>
									<value>0</value>
									<description>RXPRIMANTID not used on each Rx start</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXPRIMIDCNTLEN_1</name>
									<value>1</value>
									<description>RXPRIMANTID used on each Rx start</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXPRIMANTID</name>
							<bitRange>[14:8]</bitRange>
							<description>Primary antenna ID to be used on each Rx start instant</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXPRIMANTID_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXPRIMIDCNTLEN</name>
							<bitRange>[7:7]</bitRange>
							<description>Transmit primary antenna ID enable control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXPRIMIDCNTLEN_0</name>
									<value>0</value>
									<description>TXPRIMANTID not used on each Tx start</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXPRIMIDCNTLEN_1</name>
									<value>1</value>
									<description>TXPRIMANTID used on each Tx start</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXPRIMANTID</name>
							<bitRange>[6:0]</bitRange>
							<description>Primary antenna ID to be used on each Tx start instant</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXPRIMANTID_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>BB_DFIFCNTL</name>
					<description>AoA/AOD interface control register</description>
					<addressOffset>0x188</addressOffset>
					<size>32</size>
					<resetValue>0x3C</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>ANTSWITCH_BEH</name>
							<bitRange>[7:7]</bitRange>
							<description>Defines the Antenna Switch qualifier behavior</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANTSWITCH_BEH_0</name>
									<value>0</value>
									<description>radio_out[28] is a pulse</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANTSWITCH_BEH_1</name>
									<value>1</value>
									<description>radio_out[28] is a toggle</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SAMPREQ_BEH</name>
							<bitRange>[6:6]</bitRange>
							<description>Defines the I&amp;Q sampling request behavior</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SAMPREQ_BEH_0</name>
									<value>0</value>
									<description>radio_out[29] is a pulse</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SAMPREQ_BEH_1</name>
									<value>1</value>
									<description>radio_out[29] is a toggle</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SAMPVALID_BEH</name>
							<bitRange>[5:4]</bitRange>
							<description>Defines the I&amp;Q sample qualifier behavior</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SAMPVALID_BEH_0</name>
									<value>0</value>
									<description>I&amp;Q sample aligned on radio_in[33] rising edges</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SAMPVALID_BEH_1</name>
									<value>1</value>
									<description>I&amp;Q sample aligned on radio_in[33] falling edges</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SAMPVALID_BEH_2</name>
									<value>2</value>
									<description>I&amp;Q sample aligned on radio_in[33] edges (toggle mode)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SAMPVALID_BEH_3</name>
									<value>3</value>
									<description>NA</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IF_WIDTH</name>
							<bitRange>[3:2]</bitRange>
							<description>Defines the I&amp;Q sample interface width</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IF_WIDTH_0</name>
									<value>0</value>
									<description>NA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IF_WIDTH_1</name>
									<value>1</value>
									<description>4-bit interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IF_WIDTH_2</name>
									<value>2</value>
									<description>8-bit interface</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IF_WIDTH_3</name>
									<value>3</value>
									<description>16-bit interface</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MSB_LSB_ORDER</name>
							<bitRange>[1:1]</bitRange>
							<description>Defines whether symbol is sent MSB or LSB first</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MSB_LSB_ORDER_0</name>
									<value>0</value>
									<description>MSB sent first</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MSB_LSB_ORDER_1</name>
									<value>1</value>
									<description>LSB sent first</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SYMBOL_ORDER</name>
							<bitRange>[0:0]</bitRange>
							<description>Defines whether I sample or Q sample is sent first</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SYMBOL_ORDER_0</name>
									<value>0</value>
									<description>I sample is sent first</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SYMBOL_ORDER_1</name>
									<value>1</value>
									<description>Q sample is sent first</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>TOF</name>
			<baseAddress>0x40001B00</baseAddress>
			<description>Time Of Flight Timer</description>
			<addressBlock>
				<offset>0</offset>
				<size>0xFC</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>TOF_CFG</name>
					<description>Time Of Flight Timer Configuration</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3F7773</resetMask>
					<fields>
						<field>
							<name>ERROR_INT_ENABLE</name>
							<bitRange>[21:21]</bitRange>
							<description>Enable the interrupt generation when an error is detected</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TOF_ERROR_INT_DISABLE</name>
									<value>0</value>
									<description>Disable the error interrupt generation</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TOF_ERROR_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the error interrupt generation</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>OVERRUN_INT_ENABLE</name>
							<bitRange>[20:20]</bitRange>
							<description>Enable the interrupt generation when a data or average data overrun is detected</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TOF_OVERRUN_INT_DISABLE</name>
									<value>0</value>
									<description>Disable the overrun interrupt generation</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TOF_OVERRUN_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the overrun interrupt generation</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AVG_DATA_INT_ENABLE</name>
							<bitRange>[19:19]</bitRange>
							<description>Enable the interrupt generation when a new average data is available</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TOF_AVG_DATA_INT_DISABLE</name>
									<value>0</value>
									<description>Disable the average data interrupt generation</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TOF_AVG_DATA_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the average data interrupt generation</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_INT_ENABLE</name>
							<bitRange>[18:18]</bitRange>
							<description>Enable the interrupt generation when a new data is available</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TOF_DATA_INT_DISABLE</name>
									<value>0</value>
									<description>Disable the data interrupt generation</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TOF_DATA_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the data interrupt generation</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AVG_DATA_DMA_ENABLE</name>
							<bitRange>[17:17]</bitRange>
							<description>Enable the DMA request when a new average data is available</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TOF_AVG_DATA_DMA_DISABLE</name>
									<value>0</value>
									<description>Disable the average data DMA request</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TOF_AVG_DATA_DMA_ENABLE</name>
									<value>1</value>
									<description>Enable the average data DMA request</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_DMA_ENABLE</name>
							<bitRange>[16:16]</bitRange>
							<description>Enable the DMA request when a new data is available</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TOF_DATA_DMA_DISABLE</name>
									<value>0</value>
									<description>Disable the data DMA request</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TOF_DATA_DMA_ENABLE</name>
									<value>1</value>
									<description>Enable the data DMA request</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AVG_CFG</name>
							<bitRange>[14:12]</bitRange>
							<description>Select the amount of data for averaging</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TOF_AVG_DATA_1</name>
									<value>0</value>
									<description>Store the latest data until the next stop trigger occurs</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TOF_AVG_DATA_2</name>
									<value>1</value>
									<description>Compute average of 2 consecutive data</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TOF_AVG_DATA_4</name>
									<value>2</value>
									<description>Compute average of 4 consecutive data</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TOF_AVG_DATA_8</name>
									<value>3</value>
									<description>Compute average of 8 consecutive data</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TOF_AVG_DATA_16</name>
									<value>4</value>
									<description>Compute average of 16 consecutive data</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TOF_AVG_DATA_32</name>
									<value>5</value>
									<description>Compute average of 32 consecutive data</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TOF_AVG_DATA_64</name>
									<value>6</value>
									<description>Compute average of 64 consecutive data</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TOF_AVG_DATA_128</name>
									<value>7</value>
									<description>Compute average of 128 consecutive data</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STOP_SRC</name>
							<bitRange>[10:8]</bitRange>
							<description>Select the source of the external stop trigger</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TOF_STOP_SRC_NONE</name>
									<value>0</value>
									<description>Disable external stop trigger</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TOF_STOP_SRC_TX</name>
									<value>1</value>
									<description>Select TX radio interrupt to stop the time of flight timer</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TOF_STOP_SRC_RX_STOP</name>
									<value>2</value>
									<description>Select RX_STOP radio interrupt to stop the time of flight timer</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TOF_STOP_SRC_RX_RECEIVED</name>
									<value>3</value>
									<description>Select RX_RECEIVE radio interrupt to stop the time of flight timer</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TOF_STOP_SRC_SYNC</name>
									<value>4</value>
									<description>Select SYNC radio interrupt to stop the time of flight timer</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TOF_STOP_SRC_TX_FIFO</name>
									<value>5</value>
									<description>Select TX_FIFO radio interrupt to stop the time of flight timer</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TOF_STOP_SRC_RX_FIFO</name>
									<value>6</value>
									<description>Select RX_FIFO radio interrupt to stop the time of flight timer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>START_SRC</name>
							<bitRange>[6:4]</bitRange>
							<description>Select the source of the external start trigger</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TOF_START_SRC_NONE</name>
									<value>0</value>
									<description>Disable external start trigger</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TOF_START_SRC_TX</name>
									<value>1</value>
									<description>Select TX radio interrupt to start the time of flight timer</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TOF_START_SRC_RX_STOP</name>
									<value>2</value>
									<description>Select RX_STOP radio interrupt to start the time of flight timer</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TOF_START_SRC_RX_RECEIVED</name>
									<value>3</value>
									<description>Select RX_RECEIVE radio interrupt to start the time of flight timer</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TOF_START_SRC_SYNC</name>
									<value>4</value>
									<description>Select SYNC radio interrupt to start the time of flight timer</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TOF_START_SRC_TX_FIFO</name>
									<value>5</value>
									<description>Select TX_FIFO radio interrupt to start the time of flight timer</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TOF_START_SRC_RX_FIFO</name>
									<value>6</value>
									<description>Select RX_FIFO radio interrupt to start the time of flight timer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_PRESCALE</name>
							<bitRange>[1:0]</bitRange>
							<description>Select the time of flight timer clock prescale</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TOF_CLK_PRESCALE_1</name>
									<value>0</value>
									<description>Divide the system clock by 1 (SYSCLK @ 8 MHz)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TOF_CLK_PRESCALE_2</name>
									<value>1</value>
									<description>Divide the system clock by 2 (SYSCLK @ 16 MHz)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TOF_CLK_PRESCALE_3</name>
									<value>2</value>
									<description>Divide the system clock by 3 (SYSCLK @ 24 MHz)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TOF_CLK_PRESCALE_6</name>
									<value>3</value>
									<description>Divide the system clock by 6 (SYSCLK @ 48 MHz)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>TOF_CTRL</name>
					<description>Time Of Flight Timer Control</description>
					<addressOffset>0x04</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x100</resetMask>
					<fields>
						<field>
							<name>ENABLE_STATUS</name>
							<bitRange>[8:8]</bitRange>
							<description>Status of the time of flight timer</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TOF_STATUS_DISABLED</name>
									<value>0</value>
									<description>Time of flight timer is disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TOF_STATUS_ENABLED</name>
									<value>1</value>
									<description>Time of flight timer is enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STOP</name>
							<bitRange>[4:4]</bitRange>
							<description>Stop the time of flight timer</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TOF_STOP</name>
									<value>1</value>
									<description>Stop the time of flight timer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>START</name>
							<bitRange>[3:3]</bitRange>
							<description>Start the time of flight timer</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TOF_START</name>
									<value>1</value>
									<description>Start the time of flight timer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESET</name>
							<bitRange>[2:2]</bitRange>
							<description>Synchronously reset the time of flight timer</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TOF_RESET</name>
									<value>1</value>
									<description>Synchronously reset the time of flight timer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DISABLE</name>
							<bitRange>[1:1]</bitRange>
							<description>Disable the time of flight timer</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TOF_DISABLE</name>
									<value>1</value>
									<description>Disable the time of flight timer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENABLE</name>
							<bitRange>[0:0]</bitRange>
							<description>Enable the time of flight timer</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TOF_ENABLE</name>
									<value>1</value>
									<description>Enable the time of flight timer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>TOF_STATUS</name>
					<description>Time Of Flight Timer Status</description>
					<addressOffset>0x08</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF3F00</resetMask>
					<fields>
						<field>
							<name>AVG_DATA_STATUS</name>
							<bitRange>[23:16]</bitRange>
							<description>Average data timer status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TOF_AVG_DATA_STATUS</name>
									<value>0</value>
									<description>Remaining data for averaging</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AVG_DATA_REQ</name>
							<bitRange>[13:13]</bitRange>
							<description>Indicate that a new average data can be read</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TOF_NO_AVG_DATA_REQ</name>
									<value>0</value>
									<description>New average data are not yet available</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TOF_AVG_DATA_REQ</name>
									<value>1</value>
									<description>New average data can be read</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_REQ</name>
							<bitRange>[12:12]</bitRange>
							<description>Indicate that a new data can be read</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TOF_NO_DATA_REQ</name>
									<value>0</value>
									<description>New data are not yet available</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TOF_DATA_REQ</name>
									<value>1</value>
									<description>New data can be read</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BUSY</name>
							<bitRange>[11:11]</bitRange>
							<description>Indicate if the time of flight timer is idle or busy</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TOF_IDLE</name>
									<value>0</value>
									<description>The time of flight timer is idle</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TOF_BUSY</name>
									<value>1</value>
									<description>The time of flight timer is busy</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ERROR</name>
							<bitRange>[10:10]</bitRange>
							<description>Detect two consecutive start triggers (sticky bit)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TOF_NO_ERROR</name>
									<value>0</value>
									<description>Start and stop triggers occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TOF_ERROR</name>
									<value>1</value>
									<description>Two consecutive start triggers occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AVG_DATA_OVERRUN</name>
							<bitRange>[9:9]</bitRange>
							<description>Indicate that an average data overrun has occurred (sticky bit)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TOF_NO_AVG_DATA_OVERRUN</name>
									<value>0</value>
									<description>No average data overrun detected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TOF_AVG_DATA_OVERRUN</name>
									<value>1</value>
									<description>Data average overrun detected</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_OVERRUN</name>
							<bitRange>[8:8]</bitRange>
							<description>Indicate that a data overrun has occurred (sticky bit)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TOF_NO_DATA_OVERRUN</name>
									<value>0</value>
									<description>No data overrun detected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TOF_DATA_OVERRUN</name>
									<value>1</value>
									<description>Data overrun detected</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AVG_DATA_CLEAR</name>
							<bitRange>[5:5]</bitRange>
							<description>Clear the average data register and restart the average computation</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TOF_AVG_DATA_CLEAR</name>
									<value>1</value>
									<description>Clear the average data register and restart the average computation</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MAX_DATA_CLEAR</name>
							<bitRange>[4:4]</bitRange>
							<description>Clear the max data register</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TOF_MAX_DATA_CLEAR</name>
									<value>1</value>
									<description>Clear the max data register</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MIN_DATA_CLEAR</name>
							<bitRange>[3:3]</bitRange>
							<description>Clear the min data register</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TOF_MIN_DATA_CLEAR</name>
									<value>1</value>
									<description>Clear the min data register</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ERROR_CLEAR</name>
							<bitRange>[2:2]</bitRange>
							<description>Clear the error flag</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TOF_ERROR_CLEAR</name>
									<value>1</value>
									<description>Clear the error flag</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AVG_DATA_OVERRUN_CLEAR</name>
							<bitRange>[1:1]</bitRange>
							<description>Clear the average data overrun flag</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TOF_AVG_DATA_OVERRUN_CLEAR</name>
									<value>1</value>
									<description>Clear the average data overrun flag</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_OVERRUN_CLEAR</name>
							<bitRange>[0:0]</bitRange>
							<description>Clear the data overrun flag</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TOF_DATA_OVERRUN_CLEAR</name>
									<value>1</value>
									<description>Clear the data overrun flag</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>TOF_LINK_CFG</name>
					<description>Time Of Flight Timer BLE Link Filtering Configuration</description>
					<addressOffset>0x0C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1F1F1</resetMask>
					<fields>
						<field>
							<name>LINK_FORMAT</name>
							<bitRange>[16:12]</bitRange>
							<description>Configure the link format for BLE link filtering</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TOF_LINK_FORMAT</name>
									<value>0</value>
									<description>Format of the BLE link to filter in the radio interrupts</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LINK_LABEL</name>
							<bitRange>[8:4]</bitRange>
							<description>Configure the link label for BLE link filtering</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TOF_LINK_LABEL</name>
									<value>0</value>
									<description>Label of the BLE link to filter in the radio interrupts</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LINK_FILTER_EN</name>
							<bitRange>[0:0]</bitRange>
							<description>Enable the BLE link filtering based on link label and format</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TOF_LINK_FILTER_DISABLE</name>
									<value>0</value>
									<description>Disable external start trigger</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TOF_LINK_FILTER_ENABLE</name>
									<value>1</value>
									<description>Select TX radio interrupt to start the Time of flight timer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>TOF_DATA</name>
					<description>Time Of Flight Timer Data</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFF</resetMask>
					<fields>
						<field>
							<name>DATA</name>
							<bitRange>[19:0]</bitRange>
							<description>Time of flight timer data (unsigned)</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>TOF_MIN_DATA</name>
					<description>Time Of Flight Timer Minimum Data</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<resetValue>0xFFFFF</resetValue>
					<resetMask>0xFFFFF</resetMask>
					<fields>
						<field>
							<name>MIN_DATA</name>
							<bitRange>[19:0]</bitRange>
							<description>Time of flight minimum data (unsigned)</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>TOF_MAX_DATA</name>
					<description>Time Of Flight Timer Maximum Data</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFF</resetMask>
					<fields>
						<field>
							<name>MAX_DATA</name>
							<bitRange>[19:0]</bitRange>
							<description>Time of flight maximum data (unsigned)</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>TOF_AVG_DATA</name>
					<description>Time Of Flight Timer Average Data</description>
					<addressOffset>0x1C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFF</resetMask>
					<fields>
						<field>
							<name>AVG_DATA_INT</name>
							<bitRange>[27:8]</bitRange>
							<description>Time of flight average data (unsigned integer part)</description>
							<access>read-only</access>
						</field>
						<field>
							<name>AVG_DATA_DEC</name>
							<bitRange>[7:0]</bitRange>
							<description>Time of flight average data (unsigned decimal part)</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>TOF_ID_NUM</name>
					<description>Time Of Flight Timer ID Number</description>
					<addressOffset>0xFC</addressOffset>
					<size>32</size>
					<resetValue>0x100</resetValue>
					<resetMask>0xFFFF</resetMask>
					<fields>
						<field>
							<name>TOF_MAJOR_REVISION</name>
							<bitRange>[15:8]</bitRange>
							<description>Time of flight timer major revision number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TOF_MAJOR_REVISION</name>
									<value>1</value>
									<description>TOF revision 1.0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TOF_MINOR_REVISION</name>
							<bitRange>[7:0]</bitRange>
							<description>Time of flight timer minor revision number</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TOF_MINOR_REVISION</name>
									<value>0</value>
									<description>TOF revision 1.0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>TESTCTRL</name>
			<baseAddress>0x40001F00</baseAddress>
			<description>TEST Control Interface</description>
			<addressBlock>
				<offset>0</offset>
				<size>0x04</size>
				<usage>registers</usage>
			</addressBlock>
			<registers/>
		</peripheral>
		<peripheral>
			<name>NFC</name>
			<baseAddress>0x40040000</baseAddress>
			<description>NFC Controller</description>
			<addressBlock>
				<offset>0</offset>
				<size>0x3C</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>NFC_HFCTRL_TEST_FC_CNT</name>
					<description>TEST Fc COUNTER Register</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x30FFF</resetMask>
					<fields>
						<field>
							<name>FC_CNT_STAT</name>
							<bitRange>[11:0]</bitRange>
							<description>Fc clock counter status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FC_CNT_STATUS_VALUE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FC_CNT_ENA</name>
							<bitRange>[16:16]</bitRange>
							<description>Stop/decounting the decounter</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FC_CNT_STOP</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FC_CNT_DECOUNTING</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FC_CNT_CLR</name>
							<bitRange>[17:17]</bitRange>
							<description>Pulse to clear the FC_CNT_STATUS value to 0xFFF Set Only by SW; reset by HW</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FC_CNT_NOT_CLR</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FC_CNT_CLR</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>NFC_HFCTRL_TEST_SDA_CNT</name>
					<description>TEST SDA COUNTER Register</description>
					<addressOffset>0x04</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x33FFF</resetMask>
					<fields>
						<field>
							<name>SDA_CNT_STAT</name>
							<bitRange>[13:0]</bitRange>
							<description>SDA clock counter</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SDA_CNT_STATUS_VALUE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SDA_CNT_ENA</name>
							<bitRange>[16:16]</bitRange>
							<description>SDA counter enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SDA_CNT_STOP</name>
									<value>0</value>
									<description>The counter is stopped</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SDA_CNT_COUNTING</name>
									<value>1</value>
									<description>The counter is counting</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SDA_CNT_CLR</name>
							<bitRange>[17:17]</bitRange>
							<description>Pulse to clear the SDA_CNT_STATUS value to 0x0000. Set Only by SW; reset by HW</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SDA_CNT_NOT_CLR</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SDA_CNT_CLR</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>NFC_HFCTRL_TEST_CTRL</name>
					<description>TEST CTRL Register</description>
					<addressOffset>0x08</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1011333</resetMask>
					<fields>
						<field>
							<name>DEM_ACCESS</name>
							<bitRange>[0:0]</bitRange>
							<description>1 : The SW has the hand to enable or disable the demodulators (TEST mode) 0 : The FSM of the digital controller has the hand on demodulators activation according to PROTOCOL_CFG.TYPE</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>HW_DEM_ACCESS</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SW_DEM_ACCESS</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEM_TYPE_A_ENA</name>
							<bitRange>[1:1]</bitRange>
							<description>Only active when DEM_ACCESS=1 1 : Enable the demodulator Type A analog front-end (Rx) 0 : Disable the demodulator Type A analog front-end</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEM_TYPE_A_DISABLED</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEM_TYPE_A_ENABLED</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VOLTAGE_SEL</name>
							<bitRange>[5:4]</bitRange>
							<description>Voltage selection for Analog Testing PAD redirection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SEL_HIGH_Z</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SEL_VDC</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SEL_VDDA</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RETRO_TEST</name>
							<bitRange>[9:8]</bitRange>
							<description>retromodulation control testing features 00 : retro is monitored by the FSM 01 : retro=1 (TEST mode or power saving configuration when HF not used) 10 : retro=Fc/16 (TEST mode) 11 : retro=Fc/8 (TEST mode)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_CTRL_RETRO</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>RETRO_SET</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>RETRO_AT_FC_DIV_16</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>RETRO_AT_FC_DIV_8</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_EXTR_DIS</name>
							<bitRange>[12:12]</bitRange>
							<description>When 1; the clock extractor of the Analog Front end is disabled (power saving configuration when HF not used)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_EXTRACTOR_ENABLED</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CLK_EXTRACTOR_DISABLED</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CRC_RAM</name>
							<bitRange>[16:16]</bitRange>
							<description>1 : The CRC is taken from the last 2 bytes of the IO RAM buffer (TEST mode) 0 : The FSM generates on the fly the CRC from the data information present inside the IO RAM buffer</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CRC_READ_FROM_RAM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CRC_PROCESS</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SKIP_ANTICOL</name>
							<bitRange>[24:24]</bitRange>
							<description>0 : When ISO Type A; the Layer 3 anti-collision sequence is managed by the HW FSM 1 : When ISO Type A; the Layer 3 anti-collision sequence is skipped with direct SW access</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANTICOL_MANAGED</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANTICOL_SKIPPED</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>NFC_HFCTRL_PROTOCOL_CFG</name>
					<description>PROTOCOL and COMMUNICATION CONFIG register</description>
					<addressOffset>0x0C</addressOffset>
					<size>32</size>
					<resetValue>0x10</resetValue>
					<resetMask>0xFFFFF7C</resetMask>
					<fields>
						<field>
							<name>REQA_IGNORE</name>
							<bitRange>[2:2]</bitRange>
							<description>The SW shall set this bit to 1 after the first valid RATS or C-RATS 0: a BACK_TO_HALT will make the HW FSM in IDLE state (like after POR). 1: a BACK_TO_HALT will make the HW FSM in HALT state.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BACK_TO_IDLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BACK_TO_HALT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TYPEA_L4_ENA</name>
							<bitRange>[3:3]</bitRange>
							<description>The SW shall set this bit to 1 when entering in ISO Type A Layer 4 0: only 64 bytes are available for SW (0xE000-0xE0FF) 1: the 1 Kbytes of the IO RAM are available Autoclear by HW when BACK_TO_HALT</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TYPEA_L4_DISABLED</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TYPEA_L4_ENABLED</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UID_SIZE</name>
							<bitRange>[5:4]</bitRange>
							<description>UID size when Type A (Layer 3) 01: UID size=1 10: UID size=2 11: UID size=3 00: not applicable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>UID_SIZE_1</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UID_SIZE_2</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>UID_SIZE_3</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>L4_ERROR_FRAME_IGNORE</name>
							<bitRange>[6:6]</bitRange>
							<description>Layer 4 Transmission Error frame ignore</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>L4_ERROR_FRAME_REPORT_ALL</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>L4_ERROR_FRAME_IGNORE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CNTER_WP_VALUE</name>
							<bitRange>[27:8]</bitRange>
							<description>Slot counter watchpoint value  (FDT PCD to PICC)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CNTER_WP_RESET_VALUE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>NFC_HFCTRL_PROTOCOL_CTRL</name>
					<description>PROTOCOL and COMMUNICATION CTRL Register</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xF7FFF0F3</resetMask>
					<fields>
						<field>
							<name>WAIT_RX</name>
							<bitRange>[0:0]</bitRange>
							<description>When STATUS.COM_INFO=00; launch the HF digital controller; according to the HFCTRL_PROTOCOL_CFG.TYPE configuration When STATUS.COM_INFO=11; it will force the Tx frame ignorance : the PICC will not answer (mute); the HF digital controller returns in Rx mode This bit shall not be launched when STATUS.COM_INFO=01 or 10 Note that at each WAIT_RX=1; the bit rates configurations are reloaded inside the digital controller Set Only by SW; reset by HW</description>
							<access>read-write</access>
						</field>
						<field>
							<name>LAUNCH_TX</name>
							<bitRange>[1:1]</bitRange>
							<description>Launch the Tx frame with the IO RAM buffer content after waiting SILENT_TIME slots Set Only by SW; reset by HW</description>
							<access>read-write</access>
						</field>
						<field>
							<name>BACK_TO_HALT</name>
							<bitRange>[4:4]</bitRange>
							<description>When 1: Allows to return in IDLE/HALT ISO Type A layer 3 - If launched with WAIT_RX: PICC mode is in HALT or IDLE state immediately - If launched with LAUNCH_TX: the HALT or IDLE  state will be reached after the end of the Tx frame The IDLE or HALT state is chosen with the REQA_IGNORE configuration Set Only by SW; reset by HW</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RETURN_TO_HALT_OR_IDLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>END_OF_TRANSACTION</name>
							<bitRange>[5:5]</bitRange>
							<description>Indicates the end of transaction</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>END_OF_TRANSACTION</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PARITY_DIS</name>
							<bitRange>[6:6]</bitRange>
							<description>'1' : Tx only. Parity bit is not sent</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PARITY_DISABLED</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CRC_RAM</name>
							<bitRange>[7:7]</bitRange>
							<description>'1' : Tx only. No CRC bytes added at end of frame, final size is  TX_RAM_FRAME_SIZE</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CRC_RAM_DISABLED</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SILENT_TIME</name>
							<bitRange>[15:12]</bitRange>
							<description>Silent time value for the current communication sequence Defined in number of slots</description>
							<access>read-write</access>
						</field>
						<field>
							<name>TX_RAM_FRAME_SIZE</name>
							<bitRange>[26:16]</bitRange>
							<description>IO RAM frame size status for Tx : To be updated by SW before/when LAUNCH_TX</description>
							<access>read-write</access>
						</field>
						<field>
							<name>TX_RAM_BIT_SIZE</name>
							<bitRange>[31:28]</bitRange>
							<description>The number of split byte bits sent is 8-TX_RAM_BIT_SIZE</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>NFC_HFCTRL_COUNTER_STATUS</name>
					<description>SLOT COUNTER STATUS register</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFF</resetMask>
					<fields>
						<field>
							<name>CNTER_STATUS</name>
							<bitRange>[19:0]</bitRange>
							<description>Slot counter status (FDT PDC to PICC)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CNTER_STATUS_VALUE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>NFC_HFCTRL_STATUS</name>
					<description>STATUS Register</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xF7FF31FF</resetMask>
					<fields>
						<field>
							<name>COM_INFO</name>
							<bitRange>[1:0]</bitRange>
							<description>Communication state status 00: Digital controller not launched (HFCTRL_PROTOCOL_CTRL .WAIT_RX) 01: Rx state 10: Tx state 11: Exec state Whatever the layer is.</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IDLE_STATE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>RX_STATE</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TX_STATE</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>EXEC_STATE</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RAM_ACCESS</name>
							<bitRange>[2:2]</bitRange>
							<description>IO RAM access right for SW status When 1: The IO RAM can be accessed by SW for read and write</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SW_CAN_T_ACCESS_RAM</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SW_COULD_ACCESS_RAM</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>END_OF_COM</name>
							<bitRange>[3:3]</bitRange>
							<description>When '1', the Rx period has finished (end of reception) or the Tx transmission has finished with the end of transaction feature activated. It is only updated with the presence of the SClk and it is automatically set/reset by HW.</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NOT_END_OF_COM</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRAME_LOGIC_ERR</name>
							<bitRange>[4:4]</bitRange>
							<description>Logic error flag when ISO type B / ISO type A layer 4 Rx When 1; an logic bit error has been detected inside the frame Clear only by SW</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NO_LOGIC_ERROR</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>LOGIC_ERROR</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRAME_PB_ERR</name>
							<bitRange>[5:5]</bitRange>
							<description>Parity bit error flag when ISO type B / ISO type A layer 4 Rx When 1; a parity bit error has been detected inside the frame Clear only by SW</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NO_PARITY_ERROR</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PARITY_ERROR</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRAME_SIZE_ERR</name>
							<bitRange>[6:6]</bitRange>
							<description>Frame size error flag : not standard  frame size (ISO type B / ISO type A layer 4) in Rx. When 1; a frame size error has been detected Clear only by SW</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NO_FRAME_SIZE_ERROR</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>FRAME_SIZE_ERROR</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRAME_CRC_ERR</name>
							<bitRange>[7:7]</bitRange>
							<description>Bad frame CRC error flag : CRC on two bytes; done in the whole byte of the frame (ISO type B / ISO type A layer 4)  in Rx When 1; a CRC error has been detected Clear only by SW</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NO_CRC_ERROR</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CRC_ERROR</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RAM_OVERF_ERR</name>
							<bitRange>[8:8]</bitRange>
							<description>IO RAM overflow error flag When 1; the complete 1KB IO RAM buffer has been filled by the Rx frame Clear only by SW</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RAM_FULL</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CNTER_OVERF_ERR</name>
							<bitRange>[12:12]</bitRange>
							<description>Slot counter Overflow error flag When 1; the Slot counter has reached the maximum value and continues counting from 0 Clear only by SW</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NO_CNT_OVERUN_ERROR</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CNT_OVERRUN_ERROR</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CNTER_WP</name>
							<bitRange>[13:13]</bitRange>
							<description>Slot counter Watchpoint flag When 1; the Slot counter has reached the value of the watchpoint in Exec period Clear only by SW</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NO_CNT_WP_ERROR</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CNT_WP_ERROR</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_RAM_FRAME_SIZE</name>
							<bitRange>[26:16]</bitRange>
							<description>IO RAM frame size status when Rx Updated by the HW</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_RAM_FRAME_SIZE_VALUE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_RAM_BIT_SIZE</name>
							<bitRange>[31:28]</bitRange>
							<description>IO RAM bit size part status when Rx Updated when Rx to Exec period transition</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_RAM_BIT_SIZE_VALUE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>NFC_HFCTRL_ITENA</name>
					<description>ITENA Interrupt enable register</description>
					<addressOffset>0x1C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3008</resetMask>
					<fields>
						<field>
							<name>END_OF_COM_IT</name>
							<bitRange>[3:3]</bitRange>
							<description>1: An interruption is raised when  END_OF_COM set to '1'  0: The interruption for this flag is disabled</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>END_OF_COM_INT_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>END_OF_COM_INT_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CNTER_OVERF_IT</name>
							<bitRange>[12:12]</bitRange>
							<description>1: An interruption is raised when CNTER_OVERF_ERR set to 1 0: The interruption for this flag is disabled</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CNT_OVERRUN_INT_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CNT_OVERRUN_INT_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CNTER_WP_IT</name>
							<bitRange>[13:13]</bitRange>
							<description>1: An interruption is raised when CNTER_WP set to 1 0: The interruption for this flag is disabled</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CNT_WP_INT_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CNT_WP_INT_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>NFC_HFCTRL_ANALOG_CFG</name>
					<description>ANALOG FRONTEND CONFIG register</description>
					<addressOffset>0x20</addressOffset>
					<size>32</size>
					<resetValue>0x4070025</resetValue>
					<resetMask>0x70F003F</resetMask>
					<fields>
						<field>
							<name>TR_DEM_A</name>
							<bitRange>[5:0]</bitRange>
							<description>Configuration for type A demodulator (Rx)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TR_DEM_A_RESET_VALUE</name>
									<value>37</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TR_LOAD_MOD</name>
							<bitRange>[19:16]</bitRange>
							<description>Configuration of the load modulation level (Tx)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TR_LOAD_MOD_RESET_VALUE</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TR_REG</name>
							<bitRange>[26:24]</bitRange>
							<description>Configuration of the Voltage regulator</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TR_REG_RESET_VALUE</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>NFC_HFCTRL_DIGITAL_CFG</name>
					<description>DIGITAL FRONTEND CONFIG register</description>
					<addressOffset>0x24</addressOffset>
					<size>32</size>
					<resetValue>0x100</resetValue>
					<resetMask>0xF10103</resetMask>
					<fields>
						<field>
							<name>BIT_RATE</name>
							<bitRange>[1:0]</bitRange>
							<description>Bit rate selection for Tx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIT_RATE_FC_DIV_128</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BIT_RATE_FC_DIV_64</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BIT_RATE_FC_DIV_32</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>COD_DIG_TYPE</name>
							<bitRange>[8:8]</bitRange>
							<description>Digital encodeur type selection (Tx)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MODULATION_OOK_MANCHESTER</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODULATION_BPSK_NRZ_L</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GLITCH_FILT_DISABLE</name>
							<bitRange>[16:16]</bitRange>
							<description>RX glitch filter disable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>GLITCH_FILTER_ENABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>GLITCH_FILTER_DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>REBOUND_FILTER</name>
							<bitRange>[23:20]</bitRange>
							<description>Rebound filter for SDA_A pulse</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>REBOUND_FILTER_0</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>NFC_HFCTRL_DIGITAL_CNT0_CFG</name>
					<description>DIGITAL FRONTEND TRIM COUNTER0 register</description>
					<addressOffset>0x28</addressOffset>
					<size>32</size>
					<resetValue>0x780018</resetValue>
					<resetMask>0x13FF03FF</resetMask>
					<fields>
						<field>
							<name>DEC_TH_0</name>
							<bitRange>[9:0]</bitRange>
							<description>When the demodulation is ASK 100 percent Modified Miller only: Logic counter threshold 0 (Rx)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEC_TH_0_RESET_VALUE</name>
									<value>24</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEC_TH_1</name>
							<bitRange>[25:16]</bitRange>
							<description>When the demodulation is ASK 100 percent Modified Miller only: Logic counter threshold 1 (Rx)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEC_TH_1_RESET_VALUE</name>
									<value>120</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEC_TH_CFG</name>
							<bitRange>[28:28]</bitRange>
							<description>When the demodulation is ASK 100 percent Modified Miller only:  When '1': allows to count with Fc when texttt{sda_a} is down</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEC_TH_CFG_RESET_VALUE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>NFC_HFCTRL_DIGITAL_CNT1_CFG</name>
					<description>DIGITAL FRONTEND TRIM COUNTER1 register</description>
					<addressOffset>0x2C</addressOffset>
					<size>32</size>
					<resetValue>0xF800B8</resetValue>
					<resetMask>0x3FF03FF</resetMask>
					<fields>
						<field>
							<name>DEC_TH_2</name>
							<bitRange>[9:0]</bitRange>
							<description>When the demodulation is ASK 100 percent Modified Miller only: Logic counter threshold 2 (Rx)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEC_TH_2_RESET_VALUE</name>
									<value>184</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEC_TH_3</name>
							<bitRange>[25:16]</bitRange>
							<description>When the demodulation is ASK 100 percent Modified Miller only: Logic counter threshold 3 (Rx)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEC_TH_3_RESET_VALUE</name>
									<value>248</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>NFC_HFCTRL_DIGITAL_CNT2_CFG</name>
					<description>DIGITAL FRONTEND TRIM COUNTER2 register</description>
					<addressOffset>0x30</addressOffset>
					<size>32</size>
					<resetValue>0x30F</resetValue>
					<resetMask>0x3FF</resetMask>
					<fields>
						<field>
							<name>DEC_TH_4</name>
							<bitRange>[9:0]</bitRange>
							<description>When the demodulation is ASK 100 percent Modified Miller only: Logic counter threshold 4 (Rx) - NOT USED</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEC_TH_4_RESET_VALUE</name>
									<value>783</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>NFC_HFCTRL_FDT_TIMER_CFG</name>
					<description>SLOT TIMER and FDT CONFIG register</description>
					<addressOffset>0x34</addressOffset>
					<size>32</size>
					<resetValue>0x4F4F0500</resetValue>
					<resetMask>0xFFFF0FFF</resetMask>
					<fields>
						<field>
							<name>SLOT_VALUE</name>
							<bitRange>[7:0]</bitRange>
							<description>Slot Value  (128/Fc) - FDT definition</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SLOT_RESET_VALUE</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FDT_LAYER3</name>
							<bitRange>[11:8]</bitRange>
							<description>FDT for Layer 3</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FDT_LAYER3_RESET_VALUE</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FDT0_VALUE</name>
							<bitRange>[23:16]</bitRange>
							<description>Offset following a 0 before the first slot - granularity 1/Fc - FDT definition</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FDT0_RESET_VALUE</name>
									<value>79</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FDT1_VALUE</name>
							<bitRange>[31:24]</bitRange>
							<description>Offset following a 1 before the first slot - granularity 1/Fc - FDT definition</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FDT1_RESET_VALUE</name>
									<value>79</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>NFC_HFCTRL_POWER_CFG</name>
					<description>POWER CONFIG register</description>
					<addressOffset>0x38</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x70F</resetMask>
					<fields>
						<field>
							<name>RF_ON_THRESHOLD</name>
							<bitRange>[1:0]</bitRange>
							<description>Configuration of the threshold for RF_ON detection, depending on the HF_DET_LS[2:0]</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RF_ON_THRESHOLD_110</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_ON_THRESHOLD_100</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_ON_THRESHOLD_000</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_ON_ITENA</name>
							<bitRange>[2:2]</bitRange>
							<description>When '1', enables an interrupt when HFCTRL_POWER_STATUS.RF_ON is set</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RF_ON_INTERRUPT_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_ON_INTERRUPT_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_OFF_ITENA</name>
							<bitRange>[3:3]</bitRange>
							<description>When '1', enables an interrupt when HFCTRL_POWER_STATUS.RF_OFF is set</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RF_OFF_INTERRUPT_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>RF_OFF_INTERRUPT_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HF_RESET_CFG</name>
							<bitRange>[8:8]</bitRange>
							<description>When '1', a HF reset will be triggered at each RF_ON event</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>HF_RESET_NOT_TRIGGERED_EACH_RF_ON</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HF_RESET_TRIGGERED_EACH_RF_ON</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HF_RESET_ENA</name>
							<bitRange>[9:9]</bitRange>
							<description>When '1', a HF reset is triggered. Set only by SW</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>HF_RESET_NOT_TRIGGERED</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HF_RESET_TRIGGERED</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HF_RESET_ITENA</name>
							<bitRange>[10:10]</bitRange>
							<description>When '1', enables an interrupt when HFCTRL_POWER_STATUS.HF_RESET is set</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>HF_RESET_INTERRUPT_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>HF_RESET_INTERRUPT_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>NFC_HFCTRL_POWER_STATUS</name>
					<description>POWER STATUS register</description>
					<addressOffset>0x3C</addressOffset>
					<size>32</size>
					<resetValue>0x1F</resetValue>
					<resetMask>0x71F</resetMask>
					<fields>
						<field>
							<name>HF_DET_LS</name>
							<bitRange>[4:0]</bitRange>
							<description>HF_DET_LS from AFE after system clock synchronization</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>HF_DET_LS_RESET_VALUE</name>
									<value>31</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_ON</name>
							<bitRange>[8:8]</bitRange>
							<description>When '1', a RF ON event occurred.</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RF_ON_EVENT_CLEAR</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_OFF</name>
							<bitRange>[9:9]</bitRange>
							<description>When '1', a RF OFF event occurred.</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RF_OFF_EVENT_CLEAR</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HF_RESET</name>
							<bitRange>[10:10]</bitRange>
							<description>When '1', a HF RESET event occurred.</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>HF_RESET_EVENT_CLEAR</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>RF0</name>
			<baseAddress>0x40040800</baseAddress>
			<description>RF Front-End 2.4 GHz</description>
			<addressBlock>
				<offset>0</offset>
				<size>0x1FC</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>RF_REG00</name>
					<description>REG00</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0x80000022</resetValue>
					<resetMask>0xFFF77FBF</resetMask>
					<fields>
						<field>
							<name>DATAWHITE_BTLE_DW_BTLE</name>
							<bitRange>[31:31]</bitRange>
							<description>Data whitening control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATAWHITE_BTLE_DW_BTLE_DISABLE</name>
									<value>0</value>
									<description>Disable data whitening</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATAWHITE_BTLE_DW_BTLE_ENABLE</name>
									<value>1</value>
									<description>Enable data whitening</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATAWHITE_BTLE_DW_BTLE_RST</name>
							<bitRange>[30:24]</bitRange>
							<description>Reset value to put on the Bluetooth LE data whitening shift register</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATAWHITE_BTLE_DW_BTLE_RST_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FOURFSK_CODING_EN_FOURFSK_CODING</name>
							<bitRange>[23:23]</bitRange>
							<description>4FSK coding</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FOURFSK_CODING_EN_FOURFSK_CODING_DISABLE</name>
									<value>0</value>
									<description>Disable 4FSK coding</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FOURFSK_CODING_EN_FOURFSK_CODING_ENABLE</name>
									<value>1</value>
									<description>Enable 4FSK coding</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FOURFSK_CODING_TX_FOURFSK_CODING</name>
							<bitRange>[22:20]</bitRange>
							<description>Set the 4FSK coding (Tx): bit 0 determines if the sign is given by the Q signal (0) or I signal (1), bit 1 select if the signal is inverted for the sign, bit 2 selects if the signal is inverted for the abs amplitude</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FOURFSK_CODING_TX_FOURFSK_CODING_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FOURFSK_CODING_RX_FOURFSK_CODING</name>
							<bitRange>[18:16]</bitRange>
							<description>Set the 4FSK decoding (Rx): bit 0 determines if the sign is given by the Q signal (0) or I signal (1), bit 1 selects if the signal is inverted for the sign, bit 2 selects if the signal is inverted for the abs amplitude</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FOURFSK_CODING_RX_FOURFSK_CODING_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE2_DIFF_CODING</name>
							<bitRange>[14:14]</bitRange>
							<description>Differential coding/decoding</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MODE2_DIFF_CODING_DISABLE</name>
									<value>0</value>
									<description>Disable the differential coding/decoding</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE2_DIFF_CODING_ENABLE</name>
									<value>1</value>
									<description>Enable the differential coding/decoding</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE2_PSK_NFSK</name>
							<bitRange>[13:13]</bitRange>
							<description>FSK/PSK mode selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MODE2_PSK_NFSK_FSK</name>
									<value>0</value>
									<description>FSK mode is selected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE2_PSK_NFSK_PSK</name>
									<value>1</value>
									<description>PSK mode is selected</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE2_TESTMODE</name>
							<bitRange>[12:8]</bitRange>
							<description>Output test mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MODE2_TESTMODE_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE2_TESTMODE_CEVA</name>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE_NOT_TO_IDLE</name>
							<bitRange>[7:7]</bitRange>
							<description>FSM to go in suspend mode after a Tx or Rx packet</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MODE_NOT_TO_IDLE_DISABLE</name>
									<value>0</value>
									<description>FSM not to go in suspend mode after a Tx or Rx packet</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE_NOT_TO_IDLE_ENABLE</name>
									<value>1</value>
									<description>FSM to go in suspend mode after a Tx or Rx packet</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE_EN_FSM</name>
							<bitRange>[5:5]</bitRange>
							<description>Radio FSM control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MODE_EN_FSM_DISABLE</name>
									<value>0</value>
									<description>Disable the radio FSM</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE_EN_FSM_ENABLE</name>
									<value>1</value>
									<description>Enable the radio FSM</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE_EN_DESERIALIZER</name>
							<bitRange>[4:4]</bitRange>
							<description>Deserializer control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MODE_EN_DESERIALIZER_DISABLE</name>
									<value>0</value>
									<description>Disable the deserializer</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE_EN_DESERIALIZER_ENABLE</name>
									<value>1</value>
									<description>Enable the deserializer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE_EN_SERIALIZER</name>
							<bitRange>[3:3]</bitRange>
							<description>Serializer control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MODE_EN_SERIALIZER_DISABLE</name>
									<value>0</value>
									<description>Disable the serializer</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE_EN_SERIALIZER_ENABLE</name>
									<value>1</value>
									<description>Enable the serializer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE_TX_NRX</name>
							<bitRange>[2:2]</bitRange>
							<description>Select Tx or Rx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MODE_TX_NRX_RX</name>
									<value>0</value>
									<description>Select Rx mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE_TX_NRX_TX</name>
									<value>1</value>
									<description>Select Tx mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE_MODE</name>
							<bitRange>[1:0]</bitRange>
							<description>Select the working mode of the digital baseband</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MODE_MODE_0</name>
									<value>0</value>
									<description>The digital baseband is off</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE_MODE_1</name>
									<value>1</value>
									<description>The clock is generated but the blocks are reset (Tx, Rx, FIFOs and FSM)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE_MODE_2</name>
									<value>2</value>
									<description>The digital baseband is frozen</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE_MODE_3</name>
									<value>3</value>
									<description>Working</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG01</name>
					<description>REG01</description>
					<addressOffset>0x04</addressOffset>
					<size>32</size>
					<resetValue>0x140B2200</resetValue>
					<resetMask>0xFFFFFF7F</resetMask>
					<fields>
						<field>
							<name>TAU_PHASE_RECOV_TAU_PHASE_RECOV</name>
							<bitRange>[31:24]</bitRange>
							<description>Time constant of the fine carrier recovery block</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TAU_PHASE_RECOV_TAU_PHASE_RECOV_DEFAULT</name>
									<value>20</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TAU_ROUGH_RECOV_TAU_ROUGH_RECOV</name>
							<bitRange>[23:16]</bitRange>
							<description>Time constant of the rough carrier recovery block</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TAU_ROUGH_RECOV_TAU_ROUGH_RECOV_DEFAULT</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CARRIER_RECOVERY_EN_CORRECT_CFREQ_AFC</name>
							<bitRange>[15:15]</bitRange>
							<description>Automatic AFC correction</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EN_CORRECT_CFREQ_AFC_DISABLE</name>
									<value>0</value>
									<description>Disable the automatic AFC correction</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EN_CORRECT_CFREQ_AFC_ENABLE</name>
									<value>1</value>
									<description>Enable the automatic AFC correction</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CARRIER_RECOVERY_CORRECT_CFREQ_IF_NEG</name>
							<bitRange>[14:14]</bitRange>
							<description>IF correction</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_CORRECT_CFREQ_IF_NEG_POS</name>
									<value>0</value>
									<description>Positive IF correction</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_CORRECT_CFREQ_IF_NEG_NEG</name>
									<value>1</value>
									<description>Negative IF correction</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CARRIER_RECOVERY_EN_CORRECT_CFREQ_IF</name>
							<bitRange>[13:13]</bitRange>
							<description>Automatic IF correction</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EN_CORRECT_CFREQ_IF_DISABLE</name>
									<value>0</value>
									<description>Disable the automatic IF correction</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EN_CORRECT_CFREQ_IF_ENABLE</name>
									<value>1</value>
									<description>Enable the automatic IF correction</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CARRIER_RECOVERY_AFC_NEG</name>
							<bitRange>[12:12]</bitRange>
							<description>AFC correction</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_AFC_NEG_POS</name>
									<value>0</value>
									<description>Positive AFC correction</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_AFC_NEG_NEG</name>
									<value>1</value>
									<description>Negative AFC correction</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CARRIER_RECOVERY_STARTER_MODE</name>
							<bitRange>[11:11]</bitRange>
							<description>Starter mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_STARTER_MODE_DISABLE</name>
									<value>0</value>
									<description>Disable the starter mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_STARTER_MODE_ENABLE</name>
									<value>1</value>
									<description>Enable the starter mode (32x faster carrier recovery)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CARRIER_RECOVERY_EN_AFC</name>
							<bitRange>[10:10]</bitRange>
							<description>Automatic Frequency Control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EN_AFC_DISABLE</name>
									<value>0</value>
									<description>Disable the Automatic Frequency Control</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EN_AFC_ENABLE</name>
									<value>1</value>
									<description>Enable the Automatic Frequency Control</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CARRIER_RECOVERY_EN_FINE_RECOV</name>
							<bitRange>[9:9]</bitRange>
							<description>Fine carrier recovery</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EN_FINE_RECOV_DISABLE</name>
									<value>0</value>
									<description>Disable the fine carrier recovery</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EN_FINE_RECOV_ENABLE</name>
									<value>1</value>
									<description>Enable the fine carrier recovery</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CARRIER_RECOVERY_EN_ROUGH_RECOV</name>
							<bitRange>[8:8]</bitRange>
							<description>Rough carrier recovery</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EN_ROUGH_RECOV_DISABLE</name>
									<value>0</value>
									<description>Disable the rough carrier recovery</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EN_ROUGH_RECOV_ENABLE</name>
									<value>1</value>
									<description>Enable the rough carrier recovery</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MOD_TX_PULSE_NSYM</name>
							<bitRange>[6:6]</bitRange>
							<description>Tx pulse shape function.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MOD_TX_PULSE_NSYM_EVEN</name>
									<value>0</value>
									<description>Tx pulse shape is an even function</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MOD_TX_PULSE_NSYM_ODD</name>
									<value>1</value>
									<description>Tx pulse shape is an odd function</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MOD_TX_EN_INTERP</name>
							<bitRange>[5:5]</bitRange>
							<description>Tx CIC interpolator</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MOD_TX_EN_INTERP_DISABLE</name>
									<value>0</value>
									<description>Disable the Tx CIC interpolator</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MOD_TX_EN_INTERP_ENABLE</name>
									<value>1</value>
									<description>Enable the Tx CIC interpolator</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MOD_TX_CK_TX_M</name>
							<bitRange>[4:0]</bitRange>
							<description>Unsigned value determining the Tx CIC interpolator frequency. The formula is similar to the evaluation of the oversampling frequency.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MOD_TX_CK_TX_M_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG02</name>
					<description>REG02</description>
					<addressOffset>0x08</addressOffset>
					<size>32</size>
					<resetValue>0x2009</resetValue>
					<resetMask>0x3FFFFFF</resetMask>
					<fields>
						<field>
							<name>DATARATE_OFFSET_DR_LIMIT</name>
							<bitRange>[25:24]</bitRange>
							<description>Set the data-rate recovery limits</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATARATE_OFFSET_DR_LIMIT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATARATE_OFFSET_DATARATE_OFFSET</name>
							<bitRange>[23:16]</bitRange>
							<description>Data-rate offset. It is a signed value and the full scale (0x7f) corresponds to a data-rate offset of 12.5 percent.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATARATE_OFFSET_DATARATE_OFFSET_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TAU_DATARATE_RECOV_TAU_DATARATE_RECOV</name>
							<bitRange>[15:8]</bitRange>
							<description>Time constant of the data-rate recovery</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TAU_DATARATE_RECOV_TAU_DATARATE_RECOV_DEFAULT</name>
									<value>32</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TAU_CLK_RECOV_TAU_CLK_RECOV</name>
							<bitRange>[7:0]</bitRange>
							<description>Time constant of the clock recovery</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TAU_CLK_RECOV_TAU_CLK_RECOV_DEFAULT</name>
									<value>9</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG03</name>
					<description>REG03</description>
					<addressOffset>0x0C</addressOffset>
					<size>32</size>
					<resetValue>0x80400310</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>MAC_CONF_MAC_TIMER_GR</name>
							<bitRange>[31:30]</bitRange>
							<description>MAC timer granularity. The granularity is given by (2^(2mac_timer_gr)) x 1us.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MAC_CONF_MAC_TIMER_GR_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MAC_CONF_RX_MAC_ACT</name>
							<bitRange>[29:29]</bitRange>
							<description>FSM switch to Rx after Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MAC_CONF_RX_MAC_ACT_DISABLE</name>
									<value>0</value>
									<description>FSM will not switch to Rx or Tx after an Rx mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MAC_CONF_RX_MAC_ACT_ENABLE</name>
									<value>1</value>
									<description>FSM will switch to Rx or Tx after an Rx mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MAC_CONF_RX_MAC_TX_NRX</name>
							<bitRange>[28:28]</bitRange>
							<description>FSM switch to Tx after Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MAC_CONF_RX_MAC_TX_NRX_DISABLE</name>
									<value>0</value>
									<description>FSM will not switch to Tx after an Rx mode, Rx otherwise.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MAC_CONF_RX_MAC_TX_NRX_ENABLE</name>
									<value>1</value>
									<description>FSM will switch to Tx after an Rx mode, Rx otherwise.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MAC_CONF_RX_MAC_START_NSTOP</name>
							<bitRange>[27:27]</bitRange>
							<description>MAC timer activation after sync word detection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MAC_CONF_RX_MAC_START_NSTOP_DISABLE</name>
									<value>0</value>
									<description>MAC timer is not activated at the reception of the sync word, at the end of the packet otherwise</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MAC_CONF_RX_MAC_START_NSTOP_ENABLE</name>
									<value>1</value>
									<description>MAC timer is activated at the reception of the sync word, at the end of the packet otherwise</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MAC_CONF_TX_MAC_ACT</name>
							<bitRange>[26:26]</bitRange>
							<description>FSM switch to Rx after Tx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MAC_CONF_TX_MAC_ACT_DISABLE</name>
									<value>0</value>
									<description>FSM will not switch to Rx or Tx after a Tx mode.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MAC_CONF_TX_MAC_ACT_ENABLE</name>
									<value>1</value>
									<description>FSM will switch to Rx or Tx after a Tx mode.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MAC_CONF_TX_MAC_TX_NRX</name>
							<bitRange>[25:25]</bitRange>
							<description>FSM switch to Tx after Tx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MAC_CONF_TX_MAC_TX_NRX_DISABLE</name>
									<value>0</value>
									<description>FSM will not switch to Tx after an Tx mode, Rx otherwise</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MAC_CONF_TX_MAC_TX_NRX_ENABLE</name>
									<value>1</value>
									<description>FSM will switch to Tx after an Tx mode, Rx otherwise</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MAC_CONF_TX_MAC_START_NSTOP</name>
							<bitRange>[24:24]</bitRange>
							<description>MAC timer activation after packet transmission</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MAC_CONF_TX_MAC_START_NSTOP_DISABLE</name>
									<value>0</value>
									<description>MAC timer is not activated at beginning of the packet, otherwise at the end of the packet transmission</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MAC_CONF_TX_MAC_START_NSTOP_ENABLE</name>
									<value>1</value>
									<description>MAC timer is activated at beginning of the packet, otherwise at the end of the packet transmission</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IRQ_CONF_IRQ_HIGH_Z</name>
							<bitRange>[23:23]</bitRange>
							<description>Pads are set to High-Z when the IRQ is not active</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IRQ_CONF_IRQ_HIGH_Z_DISABLE</name>
									<value>0</value>
									<description>The pads are not set to High-Z when the IRQ is not active</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_CONF_IRQ_HIGH_Z_ENABLE</name>
									<value>1</value>
									<description>The pads are set to High-Z when the IRQ is not active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IRQ_CONF_IRQ_ACTIVE_LOW</name>
							<bitRange>[22:22]</bitRange>
							<description>IRQ are active low</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IRQ_CONF_IRQ_ACTIVE_LOW_DISABLE</name>
									<value>0</value>
									<description>IRQ are active high</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_CONF_IRQ_ACTIVE_LOW_ENABLE</name>
									<value>1</value>
									<description>IRQ are active low</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IRQ_CONF_IRQS_MASK</name>
							<bitRange>[21:16]</bitRange>
							<description>Mask to determine which IRQs are enabled (active high)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IRQ_CONF_IRQS_MASK_DEFAULT</name>
									<value>0</value>
									<description>No IRQ enable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_CONF_IRQS_MASK_TX</name>
									<value>1</value>
									<description>Tx IRQ enable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_CONF_IRQS_MASK_RX_STOP</name>
									<value>2</value>
									<description>Rx stop IRQ enable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_CONF_IRQS_MASK_RECEIVED</name>
									<value>4</value>
									<description>Rx received IRQ enable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_CONF_IRQS_MASK_SYNC</name>
									<value>8</value>
									<description>Sync IRQ enable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_CONF_IRQS_MASK_TX_FIFO</name>
									<value>16</value>
									<description>Tx FIFO IRQ enable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_CONF_IRQS_MASK_RX_FIFO</name>
									<value>32</value>
									<description>Rx FIFO IRQ enable</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_2_FIFO_THR_TX</name>
							<bitRange>[15:13]</bitRange>
							<description>Threshold indicating the 'almost empty' Tx FIFO state</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_2_FIFO_THR_TX_16</name>
									<value>0</value>
									<description>Tx FIFO threshold is 16 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_FIFO_THR_TX_48</name>
									<value>1</value>
									<description>Tx FIFO threshold is 48 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_FIFO_THR_TX_80</name>
									<value>2</value>
									<description>Tx FIFO threshold is 80 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_FIFO_THR_TX_112</name>
									<value>3</value>
									<description>Tx FIFO threshold is 112 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_FIFO_THR_TX_144</name>
									<value>4</value>
									<description>Tx FIFO threshold is 144 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_FIFO_THR_TX_176</name>
									<value>5</value>
									<description>Tx FIFO threshold is 176 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_FIFO_THR_TX_208</name>
									<value>6</value>
									<description>Tx FIFO threshold is 208 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_FIFO_THR_TX_240</name>
									<value>7</value>
									<description>Tx FIFO threshold is 240 samples</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_2_WAIT_TXFIFO_WR</name>
							<bitRange>[12:12]</bitRange>
							<description>FSM will wait a Tx FIFO write before starting the Tx in case of an empty Tx FIFO</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_2_WAIT_TXFIFO_WR_DISABLE</name>
									<value>0</value>
									<description>FSM will not wait a Tx FIFO write before starting the Tx in case of an empty Tx FIFO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_WAIT_TXFIFO_WR_ENABLE</name>
									<value>1</value>
									<description>FSM will wait a Tx FIFO write before starting the Tx in case of an empty Tx FIFO</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_2_STOP_ON_RXFF_OVFLW</name>
							<bitRange>[11:11]</bitRange>
							<description>Stop the reception in case of a FIFO overflow</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_2_STOP_ON_RXFF_OVFLW_DISABLE</name>
									<value>0</value>
									<description>Keep the reception in case of a FIFO overflow</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_STOP_ON_RXFF_OVFLW_ENABLE</name>
									<value>1</value>
									<description>Stop the reception in case of a FIFO overflow</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_2_STOP_ON_TXFF_UNFLW</name>
							<bitRange>[10:10]</bitRange>
							<description>Stop the transmission in case of a FIFO underflow</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_2_STOP_ON_TXFF_UNFLW_DISABLE</name>
									<value>0</value>
									<description>Keep the transmission in case of a FIFO underflow</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_STOP_ON_TXFF_UNFLW_ENABLE</name>
									<value>1</value>
									<description>Stop the transmission in case of a FIFO underflow</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_2_RXFF_FLUSH_ON_START</name>
							<bitRange>[9:9]</bitRange>
							<description>Flush the Rx FIFO when the Rx is enabled, in order to receive a packet with an empty FIFO</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_2_RXFF_FLUSH_ON_START_DISABLE</name>
									<value>0</value>
									<description>Keep the Rx FIFO when the Rx is enabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_RXFF_FLUSH_ON_START_ENABLE</name>
									<value>1</value>
									<description>Flush the Rx FIFO when the Rx is enabled, in order to receive a packet with an empty FIFO</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_2_TXFF_FLUSH_ON_STOP</name>
							<bitRange>[8:8]</bitRange>
							<description>Flush the Tx FIFO after the end of a packet transmission in order to have an empty FIFO</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_2_TXFF_FLUSH_ON_STOP_DISABLE</name>
									<value>0</value>
									<description>Keep the Tx FIFO after the end of a packet transmission in order to have an empty FIFO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_TXFF_FLUSH_ON_STOP_ENABLE</name>
									<value>1</value>
									<description>Flush the Tx FIFO after the end of a packet transmission in order to have an empty FIFO</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_FIFO_FLUSH_ON_OVFLW</name>
							<bitRange>[7:7]</bitRange>
							<description>Overflow FIFO flush control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_FIFO_FLUSH_ON_OVFLW_DISABLE</name>
									<value>0</value>
									<description>Keep the Rx and the FIFO in case of overflow</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_FLUSH_ON_OVFLW_ENABLE</name>
									<value>1</value>
									<description>Stop the Rx and flush the FIFO in case of overflow</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_FIFO_FLUSH_ON_ADDR_ERR</name>
							<bitRange>[6:6]</bitRange>
							<description>Address error FIFO flush control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_FIFO_FLUSH_ON_ADDR_ERR_DISABLE</name>
									<value>0</value>
									<description>Keep the Rx and the FIFO in case of address error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_FLUSH_ON_ADDR_ERR_ENABLE</name>
									<value>1</value>
									<description>Stop the Rx and flush the FIFO in case of address error</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_FIFO_FLUSH_ON_PL_ERR</name>
							<bitRange>[5:5]</bitRange>
							<description>Packet length error FIFO flush control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_FIFO_FLUSH_ON_PL_ERR_DISABLE</name>
									<value>0</value>
									<description>Keep the Rx and the FIFO in case of packet length error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_FLUSH_ON_PL_ERR_ENABLE</name>
									<value>1</value>
									<description>Stop the Rx and flush the FIFO in case of packet length error</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_FIFO_FLUSH_ON_CRC_ERR</name>
							<bitRange>[4:4]</bitRange>
							<description>CRC error FIFO flush control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_FIFO_FLUSH_ON_CRC_ERR_DISABLE</name>
									<value>0</value>
									<description>Keep the Rx and the FIFO in case of CRC error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_FLUSH_ON_CRC_ERR_ENABLE</name>
									<value>1</value>
									<description>Stop the Rx and flush the FIFO in case of CRC error</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_RX_FIFO_ACK</name>
							<bitRange>[3:3]</bitRange>
							<description>Rx FIFO acknowledgement</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_RX_FIFO_ACK_DISABLE</name>
									<value>0</value>
									<description>Rx FIFO doesn't need an acknowledgement (packet received correctly) to change its state</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_RX_FIFO_ACK_ENABLE</name>
									<value>1</value>
									<description>Rx FIFO needs an acknowledgement (packet received correctly) to change its state</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_FIFO_THR</name>
							<bitRange>[2:0]</bitRange>
							<description>Threshold indicating the 'almost full' Rx FIFO state</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_FIFO_THR_240</name>
									<value>0</value>
									<description>Rx FIFO threshold is 240 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_THR_208</name>
									<value>1</value>
									<description>Rx FIFO threshold is 208 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_THR_176</name>
									<value>2</value>
									<description>Rx FIFO threshold is 176 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_THR_144</name>
									<value>3</value>
									<description>Rx FIFO threshold is 144 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_THR_112</name>
									<value>4</value>
									<description>Rx FIFO threshold is 112 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_THR_80</name>
									<value>5</value>
									<description>Rx FIFO threshold is 80 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_THR_48</name>
									<value>6</value>
									<description>Rx FIFO threshold is 48 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_THR_16</name>
									<value>7</value>
									<description>Rx FIFO threshold is 16 samples</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_PADS_03</name>
					<description>PADS_03</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1F1F1F1F</resetMask>
					<fields>
						<field>
							<name>PAD_CONF_1_PAD_3_CONF</name>
							<bitRange>[28:24]</bitRange>
							<description>Configuration of GPIO pad 3</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_CONF_1_PAD_3_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_CONF_1_PAD_3_TEST_MODE</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PAD_CONF_1_PAD_2_CONF</name>
							<bitRange>[20:16]</bitRange>
							<description>Configuration of GPIO pad 2</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_CONF_1_PAD_2_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_CONF_1_PAD_2_TEST_MODE</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PAD_CONF_1_PAD_1_CONF</name>
							<bitRange>[12:8]</bitRange>
							<description>Configuration of GPIO pad 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_CONF_1_PAD_1_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_CONF_1_PAD_1_TEST_MODE</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PAD_CONF_1_PAD_0_CONF</name>
							<bitRange>[4:0]</bitRange>
							<description>Configuration of GPIO pad 0</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_CONF_1_PAD_0_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_CONF_1_PAD_0_TEST_MODE</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_PADS_47</name>
					<description>PADS_47</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1F1F1F1F</resetMask>
					<fields>
						<field>
							<name>PAD_CONF_2_PAD_7_CONF</name>
							<bitRange>[28:24]</bitRange>
							<description>Configuration of GPIO pad 7</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_CONF_2_PAD_7_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_CONF_2_PAD_7_TEST_MODE</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PAD_CONF_2_PAD_6_CONF</name>
							<bitRange>[20:16]</bitRange>
							<description>Configuration of GPIO pad 6</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_CONF_2_PAD_6_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_CONF_2_PAD_6_TEST_MODE</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PAD_CONF_2_PAD_5_CONF</name>
							<bitRange>[12:8]</bitRange>
							<description>Configuration of GPIO pad 5</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_CONF_2_PAD_5_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_CONF_2_PAD_5_TEST_MODE</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PAD_CONF_2_PAD_4_CONF</name>
							<bitRange>[4:0]</bitRange>
							<description>Configuration of GPIO pad 4</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_CONF_2_PAD_4_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_CONF_2_PAD_4_TEST_MODE</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_CENTER_FREQ</name>
					<description>CENTER_FREQ</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<resetValue>0x8215C71B</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CENTER_FREQ_ADAPT_CFREQ</name>
							<bitRange>[31:31]</bitRange>
							<description>Frequency adaptation between Tx and Rx.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CENTER_FREQ_ADAPT_CFREQ_DISABLE</name>
									<value>0</value>
									<description>Do not adapt frequency between Tx and Rx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CENTER_FREQ_ADAPT_CFREQ_ENABLE</name>
									<value>1</value>
									<description>Automatically adapt frequency between Tx and Rx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CENTER_FREQ_RX_DIV_5_N6</name>
							<bitRange>[30:30]</bitRange>
							<description>Ratio of the PLL reference between Tx and Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CENTER_FREQ_RX_DIV_5_N6_DISABLE</name>
									<value>0</value>
									<description>The ratio of the PLL reference between Tx and Rx is 6 instead of 5</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CENTER_FREQ_RX_DIV_5_N6_ENABLE</name>
									<value>1</value>
									<description>The ratio of the PLL reference between Tx and Rx is 5 instead of 6</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CENTER_FREQ_CENTER_FREQUENCY</name>
							<bitRange>[29:0]</bitRange>
							<description>Set the center frequency</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CENTER_FREQ_CENTER_FREQUENCY_DEFAULT</name>
									<value>34981659</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_PADS_89</name>
					<description>PADS_89</description>
					<addressOffset>0x1C</addressOffset>
					<size>32</size>
					<resetValue>0x82230000</resetValue>
					<resetMask>0xFFFF1F1F</resetMask>
					<fields>
						<field>
							<name>TX_MAC_TIMER_TX_MAC_TIMER</name>
							<bitRange>[31:24]</bitRange>
							<description>Time to wait after the Tx mode.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_MAC_TIMER_TX_MAC_TIMER_DEFAULT</name>
									<value>130</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_MAC_TIMER_RX_MAC_TIMER</name>
							<bitRange>[23:16]</bitRange>
							<description>Time to wait after the Rx mode.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_MAC_TIMER_RX_MAC_TIMER_DEFAULT</name>
									<value>35</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PAD_CONF_3_PAD_9_CONF</name>
							<bitRange>[12:8]</bitRange>
							<description>Configuration of GPIO pad 9</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_CONF_3_PAD_9_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_CONF_3_PAD_9_TEST_MODE</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PAD_CONF_3_PAD_8_CONF</name>
							<bitRange>[4:0]</bitRange>
							<description>Configuration of GPIO pad 8</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_CONF_3_PAD_8_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_CONF_3_PAD_8_TEST_MODE</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG08</name>
					<description>REG08</description>
					<addressOffset>0x20</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFF7F0F</resetMask>
					<fields>
						<field>
							<name>MOD_INFO_RX_DIV_CK_RX</name>
							<bitRange>[31:30]</bitRange>
							<description>Set the clock divider for the Rx mode: 00 =&gt; /1, 01 =&gt; /2, 1x =&gt; /3</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MOD_INFO_RX_DIV_CK_RX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MOD_INFO_RX_SYMBOL_2BIT_RX</name>
							<bitRange>[29:29]</bitRange>
							<description>Rx symbol bits composition</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MOD_INFO_RX_SYMBOL_2BIT_RX_DISABLE</name>
									<value>0</value>
									<description>Each symbol is not composed by 2 bits (OQPSK or 4FSK)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MOD_INFO_RX_SYMBOL_2BIT_RX_ENABLE</name>
									<value>1</value>
									<description>Each symbol is composed by 2 bits (OQPSK or 4FSK)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MOD_INFO_RX_DR_M_RX</name>
							<bitRange>[28:24]</bitRange>
							<description>Unsigned value determining the oversampling frequency and consequently the data-rate. This frequency is the system frequency (16 or 24 MHz) divided by this value+1.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MOD_INFO_RX_DR_M_RX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MOD_INFO_TX_DIV_CK_TX</name>
							<bitRange>[23:22]</bitRange>
							<description>Set the clock divider for the Tx mode: 00 =&gt; /1, 01 =&gt; /2, 1x =&gt; /3</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MOD_INFO_TX_DIV_CK_TX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MOD_INFO_TX_SYMBOL_2BIT_TX</name>
							<bitRange>[21:21]</bitRange>
							<description>Tx symbol bits composition</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MOD_INFO_TX_SYMBOL_2BIT_TX_DISABLE</name>
									<value>0</value>
									<description>Each symbol is not composed by 2 bits (OQPSK or 4FSK)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MOD_INFO_TX_SYMBOL_2BIT_TX_ENABLE</name>
									<value>1</value>
									<description>Each symbol is composed by 2 bits (OQPSK or 4FSK)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MOD_INFO_TX_DR_M_TX</name>
							<bitRange>[20:16]</bitRange>
							<description>Unsigned value determining the oversampling frequency and consequently the data-rate. This frequency is the system frequency (16 or 24 MHz) divided by this value+1.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MOD_INFO_TX_DR_M_TX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CHANNEL_SWITCH_IQ</name>
							<bitRange>[14:14]</bitRange>
							<description>Switch I and Q channels</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHANNEL_SWITCH_IQ_DISABLE</name>
									<value>0</value>
									<description>Don't switch I and Q channels</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CHANNEL_SWITCH_IQ_ENABLE</name>
									<value>1</value>
									<description>Switch I and Q channels</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CHANNEL_CHANNEL</name>
							<bitRange>[13:8]</bitRange>
							<description>Channel number</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHANNEL_CHANNEL_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BANK_DATARATE_TX_NRX</name>
							<bitRange>[3:3]</bitRange>
							<description>Select the data-rate register</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BANK_DATARATE_TX_NRX_RX</name>
									<value>0</value>
									<description>Rx data-rate</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BANK_DATARATE_TX_NRX_TX</name>
									<value>1</value>
									<description>Tx data-rate</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BANK_STD_BLE_RATES</name>
							<bitRange>[2:2]</bitRange>
							<description>Select the actual bank behavior</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BANK_STD_BLE_RATES_CUSTOM</name>
									<value>0</value>
									<description>Custom rates</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BANK_STD_BLE_RATES_STANDARD</name>
									<value>1</value>
									<description>Standard BLE rates</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BANK_BANK</name>
							<bitRange>[1:0]</bitRange>
							<description>Select the used bank</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BANK_BANK_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_CODING</name>
					<description>CODING</description>
					<addressOffset>0x24</addressOffset>
					<size>32</size>
					<resetValue>0x80C71C72</resetValue>
					<resetMask>0xFFCFFFFF</resetMask>
					<fields>
						<field>
							<name>CODING_EN_DATAWHITE</name>
							<bitRange>[31:31]</bitRange>
							<description>Data-whitening enabling</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODING_EN_DATAWHITE_DISABLE</name>
									<value>0</value>
									<description>Disable the data-whitening</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODING_EN_DATAWHITE_ENABLE</name>
									<value>1</value>
									<description>Enable the data-whitening</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODING_I_NQ_DELAYED</name>
							<bitRange>[30:30]</bitRange>
							<description>Channel I delay</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODING_I_NQ_DELAYED_DISABLE</name>
									<value>0</value>
									<description>Channel I is not considered as delayed in case of a 2bit per symbol modulation</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODING_I_NQ_DELAYED_ENABLE</name>
									<value>1</value>
									<description>Channel I is considered as delayed in case of a 2bit per symbol modulation</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODING_OFFSET</name>
							<bitRange>[29:29]</bitRange>
							<description>Offset (delay) introduction</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODING_OFFSET_DISABLE</name>
									<value>0</value>
									<description>No offset (delay) is introduced in one of the two channels (2 bits per symbol modulation)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODING_OFFSET_ENABLE</name>
									<value>1</value>
									<description>An offset (delay) is introduced in one of the two channels (2 bits per symbol modulation)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODING_BIT_INVERT</name>
							<bitRange>[28:28]</bitRange>
							<description>Bit value inversion (Tx and Rx)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODING_BIT_INVERT_DISABLE</name>
									<value>0</value>
									<description>Original bit value (Tx and Rx)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODING_BIT_INVERT_ENABLE</name>
									<value>1</value>
									<description>Inversed bit value (Tx and Rx)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODING_EVEN_BEFORE_ODD</name>
							<bitRange>[27:27]</bitRange>
							<description>Determine the bit order in case of a 2 bits per symbol modulation: if set to 1 the first bit (bit 0, even) goes to the I path</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODING_EVEN_BEFORE_ODD_DISABLE</name>
									<value>0</value>
									<description>Second bit (bit 1, odd) goes to the I path</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODING_EVEN_BEFORE_ODD_ENABLE</name>
									<value>1</value>
									<description>First bit (bit 0, even) goes to the I path</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODING_EN_802154_L2F</name>
							<bitRange>[26:26]</bitRange>
							<description>Linear to frequency encoding needed in order to modulate an OQPSK as an MSK</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODING_EN_802154_L2F_DISABLE</name>
									<value>0</value>
									<description>Disable the linear to frequency encoding</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODING_EN_802154_L2F_ENABLE</name>
									<value>1</value>
									<description>Enable the linear to frequency encoding</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODING_EN_802154_B2C</name>
							<bitRange>[25:25]</bitRange>
							<description>Bit to chips encoding used in the IEEE 802.15.4 standard</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODING_EN_802154_B2C_DISABLE</name>
									<value>0</value>
									<description>Disable the bit to chips encoding used in the IEEE 802.15.4 standard</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODING_EN_802154_B2C_ENABLE</name>
									<value>1</value>
									<description>Enable the bit to chips encoding used in the IEEE 802.15.4 standard</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODING_EN_MANCHESTER</name>
							<bitRange>[24:24]</bitRange>
							<description>Manchester encoding</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODING_EN_MANCHESTER_DISABLE</name>
									<value>0</value>
									<description>Disable the Manchester encoding</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODING_EN_MANCHESTER_ENABLE</name>
									<value>1</value>
									<description>Enable the Manchester encoding</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CHANNELS_2_EN_CHANNEL_SEL</name>
							<bitRange>[23:23]</bitRange>
							<description>Definition of channels</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHANNELS_2_EN_CHANNEL_SEL_DISABLE</name>
									<value>0</value>
									<description>Disable the definition of channels</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CHANNELS_2_EN_CHANNEL_SEL_ENABLE</name>
									<value>1</value>
									<description>Enable the definition of channels</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CHANNELS_2_EN_CHN_BLE</name>
							<bitRange>[22:22]</bitRange>
							<description>BLE channels index LUT (idx 37 =&gt; RF channel 0, channel idx 38 =&gt; RF channel 12, channel idx 39 =&gt; RF channel 39)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHANNELS_2_EN_CHN_BLE_DISABLE</name>
									<value>0</value>
									<description>Disable the BLE channels index LUT</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CHANNELS_2_EN_CHN_BLE_ENABLE</name>
									<value>1</value>
									<description>Enable the BLE channels index LUT</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CHANNELS_2_CHANNEL_SPACING_HI</name>
							<bitRange>[19:16]</bitRange>
							<description>Channel spacing: the formula that determines this value is the same as for the central frequency. v=ch_sp/144e6*2^25</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHANNELS_2_CHANNEL_SPACING_HI_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CHANNELS_1_CHANNEL_SPACING_LO</name>
							<bitRange>[15:0]</bitRange>
							<description>Channel spacing: the formula that determines this value is the same as for the central frequency.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHANNELS_1_CHANNEL_SPACING_LO_DEFAULT</name>
									<value>7282</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_PACKET_HANDLING</name>
					<description>PACKET_HANDLING</description>
					<addressOffset>0x28</addressOffset>
					<size>32</size>
					<resetValue>0x5501FFF3</resetValue>
					<resetMask>0xFF7FFFFF</resetMask>
					<fields>
						<field>
							<name>PREAMBLE_PREAMBLE</name>
							<bitRange>[31:24]</bitRange>
							<description>Preamble to be inserted</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PREAMBLE_PREAMBLE_DEFAULT</name>
									<value>85</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_LENGTH_OPTS_EN_PACKET_LEN_FIX</name>
							<bitRange>[22:22]</bitRange>
							<description>Packet length configuration</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_LENGTH_OPTS_EN_PACKET_LEN_FIX_DISABLE</name>
									<value>0</value>
									<description>Packet length is not fixed</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_LENGTH_OPTS_EN_PACKET_LEN_FIX_ENABLE</name>
									<value>1</value>
									<description>Packet length is fixed and specified in the PACKET_LEN register</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_LENGTH_OPTS_PACKET_LEN_CORR</name>
							<bitRange>[21:18]</bitRange>
							<description>Signed value that specifies the correction to apply to the specified packet length (due to differences between standards). The packet length here is specified by the byte number after the packet length byte, with the exclusion of the CRC.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_LENGTH_OPTS_PACKET_LEN_CORR_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_LENGTH_OPTS_PACKET_LEN_POS</name>
							<bitRange>[17:16]</bitRange>
							<description>Unsigned value that specifies the position of the packet length after the pattern</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_LENGTH_OPTS_PACKET_LEN_POS_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_LENGTH_PACKET_LEN</name>
							<bitRange>[15:8]</bitRange>
							<description>The packet length in the fixed packet length mode. In the variable packet length mode, it specifies the maximal packet length defined by the standard. In case of error a packet_len_err is raised.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_LENGTH_PACKET_LEN_DEFAULT</name>
									<value>255</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_HANDLING_LSB_FIRST</name>
							<bitRange>[7:7]</bitRange>
							<description>Select LSB or MSB to send first</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_HANDLING_LSB_FIRST_MSB</name>
									<value>0</value>
									<description>MSB is the first bit to be sent</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_HANDLING_LSB_FIRST_LSB</name>
									<value>1</value>
									<description>LSB is the first bit to be sent</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_HANDLING_EN_CRC</name>
							<bitRange>[6:6]</bitRange>
							<description>Automatic CRC evaluation and insertion</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_CRC_DISABLE</name>
									<value>0</value>
									<description>Disable the automatic CRC evaluation and insertion</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_CRC_ENABLE</name>
									<value>1</value>
									<description>Enable the automatic CRC evaluation and insertion</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_HANDLING_EN_CRC_ON_PKTLEN</name>
							<bitRange>[5:5]</bitRange>
							<description>CRC calculation on the packet length part of the packet</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_CRC_ON_PKTLEN_DISABLE</name>
									<value>0</value>
									<description>Disable the CRC calculation on the packet length part of the packet.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_CRC_ON_PKTLEN_ENABLE</name>
									<value>1</value>
									<description>Enable the CRC calculation on the packet length part of the packet.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_HANDLING_EN_PREAMBLE</name>
							<bitRange>[4:4]</bitRange>
							<description>Automatic preamble insertion</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_PREAMBLE_DISABLE</name>
									<value>0</value>
									<description>Disable the automatic preamble insertion</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_PREAMBLE_ENABLE</name>
									<value>1</value>
									<description>Enable the automatic preamble insertion</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_HANDLING_EN_MULTI_FRAME</name>
							<bitRange>[3:3]</bitRange>
							<description>Multi-frame packet</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_MULTI_FRAME_DISABLE</name>
									<value>0</value>
									<description>Disable the multi-frame packet (preamble-pattern-data-CRC-data-CRC-...)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_MULTI_FRAME_ENABLE</name>
									<value>1</value>
									<description>Enable the multi-frame packet (preamble-pattern-data-CRC-data-CRC-...)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_HANDLING_ENB_DW_ON_CRC</name>
							<bitRange>[2:2]</bitRange>
							<description>Data-whitening on the CRC (active low)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_HANDLING_ENB_DW_ON_CRC_DISABLE</name>
									<value>0</value>
									<description>Enable the data-whitening on the CRC</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_HANDLING_ENB_DW_ON_CRC_ENABLE</name>
									<value>1</value>
									<description>Disable the data-whitening on the CRC</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_HANDLING_EN_PATTERN</name>
							<bitRange>[1:1]</bitRange>
							<description>Automatic pattern insertion and recognition</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_PATTERN_DISABLE</name>
									<value>0</value>
									<description>Disable the automatic pattern insertion and recognition</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_PATTERN_ENABLE</name>
									<value>1</value>
									<description>Enable the automatic pattern insertion and recognition</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_HANDLING_EN_PACKET</name>
							<bitRange>[0:0]</bitRange>
							<description>Packet handler enabling</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_PACKET_DISABLE</name>
									<value>0</value>
									<description>Disable the packet handler</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_PACKET_ENABLE</name>
									<value>1</value>
									<description>Enable the packet handler</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_SYNC_PATTERN</name>
					<description>SYNC_PATTERN</description>
					<addressOffset>0x2C</addressOffset>
					<size>32</size>
					<resetValue>0x8E89BED6</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>PATTERN</name>
							<bitRange>[31:0]</bitRange>
							<description>Pattern (sync word) to be inserted or recognized.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PATTERN_DEFAULT</name>
									<value>2391391958</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG0C</name>
					<description>REG0C</description>
					<addressOffset>0x30</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFF0FFF</resetMask>
					<fields>
						<field>
							<name>ADDRESS_ADDRESS</name>
							<bitRange>[31:16]</bitRange>
							<description>Address of the node</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ADDRESS_ADDRESS_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ADDRESS_CONF_ADDRESS_LEN</name>
							<bitRange>[11:11]</bitRange>
							<description>Address length selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ADDRESS_CONF_ADDRESS_LEN_8</name>
									<value>0</value>
									<description>Address length is 8 bits</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ADDRESS_CONF_ADDRESS_LEN_16</name>
									<value>1</value>
									<description>Address length is 16 bits</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ADDRESS_CONF_EN_ADDRESS_RX_BR</name>
							<bitRange>[10:10]</bitRange>
							<description>Broadcast address detection on Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ADDRESS_CONF_EN_ADDRESS_RX_BR_DISABLE</name>
									<value>0</value>
									<description>Disable the broadcast address detection on Rx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ADDRESS_CONF_EN_ADDRESS_RX_BR_ENABLE</name>
									<value>1</value>
									<description>Enable the broadcast address detection on Rx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ADDRESS_CONF_EN_ADDRESS_RX</name>
							<bitRange>[9:9]</bitRange>
							<description>Address detection on Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ADDRESS_CONF_EN_ADDRESS_RX_DISABLE</name>
									<value>0</value>
									<description>Disable the address detection on Rx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ADDRESS_CONF_EN_ADDRESS_RX_ENABLE</name>
									<value>1</value>
									<description>Enable the address detection on Rx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ADDRESS_CONF_EN_ADDRESS_TX</name>
							<bitRange>[8:8]</bitRange>
							<description>Address insertion on Tx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ADDRESS_CONF_EN_ADDRESS_TX_DISABLE</name>
									<value>0</value>
									<description>Disable the address insertion on Tx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ADDRESS_CONF_EN_ADDRESS_TX_ENABLE</name>
									<value>1</value>
									<description>Enable the address insertion on Tx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PREAMBLE_LENGTH_PREAMBLE_LEN</name>
							<bitRange>[7:0]</bitRange>
							<description>Length of the preamble -1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PREAMBLE_LENGTH_PREAMBLE_LEN_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_PACKET_EXTRA</name>
					<description>PACKET_EXTRA</description>
					<addressOffset>0x34</addressOffset>
					<size>32</size>
					<resetValue>0xA200000</resetValue>
					<resetMask>0x3F7FFFFF</resetMask>
					<fields>
						<field>
							<name>CONV_CODES_CONF_STOP_WORD_LEN</name>
							<bitRange>[29:28]</bitRange>
							<description>Length of the stop word, same as the pattern word length</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CONV_CODES_CONF_STOP_WORD_LEN_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CONV_CODES_CONF_CC_VITERBI_LEN</name>
							<bitRange>[27:26]</bitRange>
							<description>Set the memory length of the Viterbi decoder</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CONV_CODES_CONF_CC_VITERBI_LEN_5</name>
									<value>0</value>
									<description>5</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CONV_CODES_CONF_CC_VITERBI_LEN_10</name>
									<value>1</value>
									<description>10</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CONV_CODES_CONF_CC_VITERBI_LEN_20</name>
									<value>2</value>
									<description>20</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CONV_CODES_CONF_CC_VITERBI_LEN_30</name>
									<value>3</value>
									<description>30</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CONV_CODES_CONF_CC_EN_TX_STOP</name>
							<bitRange>[25:25]</bitRange>
							<description>Stop word at the end of the transmission</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CONV_CODES_CONF_CC_EN_TX_STOP_DISABLE</name>
									<value>0</value>
									<description>Disable the stop word at the end of the transmission</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CONV_CODES_CONF_CC_EN_TX_STOP_ENABLE</name>
									<value>1</value>
									<description>Enable the stop word at the end of the transmission</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CONV_CODES_CONF_EN_CONV_CODE</name>
							<bitRange>[24:24]</bitRange>
							<description>Convolutional codes</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CONV_CODES_CONF_EN_CONV_CODE_DISABLE</name>
									<value>0</value>
									<description>Disable the convolutional codes</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CONV_CODES_CONF_EN_CONV_CODE_ENABLE</name>
									<value>1</value>
									<description>Enable the convolutional codes</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_EXTRA_FIFO_REWIND</name>
							<bitRange>[22:22]</bitRange>
							<description>At the end of a Tx transmission, the FIFO is rewind to the initial stage</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_EXTRA_FIFO_REWIND_DISABLE</name>
									<value>0</value>
									<description>FIFO is not rewind at the end of Tx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_EXTRA_FIFO_REWIND_ENABLE</name>
									<value>1</value>
									<description>FIFO is rewind at the end of Tx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_EXTRA_BLE_PREAMBLE</name>
							<bitRange>[21:21]</bitRange>
							<description>In Tx the preamble is handled directly (PREAMBLE register is not used) following the BLE standard</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_EXTRA_BLE_PREAMBLE_DISABLE</name>
									<value>0</value>
									<description>Preamble register is used</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_EXTRA_BLE_PREAMBLE_ENABLE</name>
									<value>1</value>
									<description>Preamble register is not used</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_EXTRA_PKT_INFO_PRE_NPOST</name>
							<bitRange>[20:20]</bitRange>
							<description>Packet information sampling</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_EXTRA_PKT_INFO_PRE_NPOST_SYNC</name>
									<value>0</value>
									<description>Sample packet information at the sync word detection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_EXTRA_PKT_INFO_PRE_NPOST_END</name>
									<value>1</value>
									<description>Sample packet information at the end of the packet</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_EXTRA_PATTERN_MAX_ERR</name>
							<bitRange>[19:18]</bitRange>
							<description>Unsigned value that specifies the maximum number of errors in the pattern recognition</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_EXTRA_PATTERN_MAX_ERR_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_EXTRA_PATTERN_WORD_LEN</name>
							<bitRange>[17:16]</bitRange>
							<description>Pattern word length</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_EXTRA_PATTERN_WORD_LEN_8</name>
									<value>0</value>
									<description>8 bits</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_EXTRA_PATTERN_WORD_LEN_16</name>
									<value>1</value>
									<description>16 bits</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_EXTRA_PATTERN_WORD_LEN_24</name>
									<value>2</value>
									<description>24 bits</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_EXTRA_PATTERN_WORD_LEN_32</name>
									<value>3</value>
									<description>32 bits</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ADDRESS_BROADCAST_ADDRESS_BR</name>
							<bitRange>[15:0]</bitRange>
							<description>Broadcast address</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ADDRESS_BROADCAST_ADDRESS_BR_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_CRC_POLYNOMIAL</name>
					<description>CRC_POLYNOMIAL</description>
					<addressOffset>0x38</addressOffset>
					<size>32</size>
					<resetValue>0x80032D</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CRC_POLYNOMIAL_CRC_POLY</name>
							<bitRange>[31:0]</bitRange>
							<description>CRC polynomial</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CRC_POLYNOMIAL_CRC_POLY_DEFAULT</name>
									<value>8389421</value>
									<description>It is coded using the Koopman notation, i.e. the nth bit codes the (n+1) coefficient.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_CRC_RST</name>
					<description>CRC_RST</description>
					<addressOffset>0x3C</addressOffset>
					<size>32</size>
					<resetValue>0x555555</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CRC_RST_CRC_RST</name>
							<bitRange>[31:0]</bitRange>
							<description>CRC reset value</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CRC_RST_CRC_RST_DEFAULT</name>
									<value>5592405</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG10</name>
					<description>REG10</description>
					<addressOffset>0x40</addressOffset>
					<size>32</size>
					<resetValue>0x2100DF</resetValue>
					<resetMask>0x3FF0FFF</resetMask>
					<fields>
						<field>
							<name>CONV_CODES_PUNCT_CC_PUNCT_1</name>
							<bitRange>[25:21]</bitRange>
							<description>Puncture of the second convolutional code</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CONV_CODES_PUNCT_CC_PUNCT_1_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CONV_CODES_PUNCT_CC_PUNCT_0</name>
							<bitRange>[20:16]</bitRange>
							<description>Puncture of the first convolutional code</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CONV_CODES_PUNCT_CC_PUNCT_0_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRAC_CONF_TX_FRAC_GAIN</name>
							<bitRange>[11:11]</bitRange>
							<description>Additional gain for fractional data-rates in Tx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FRAC_CONF_TX_FRAC_GAIN_DISABLE</name>
									<value>0</value>
									<description>Disable the additional gain for fractional data-rates in Tx mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FRAC_CONF_TX_FRAC_GAIN_ENABLE</name>
									<value>1</value>
									<description>Enable the additional gain for fractional data-rates in Tx mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRAC_CONF_RX_FRAC_GAIN</name>
							<bitRange>[10:10]</bitRange>
							<description>Additional gain for fractional data-rates in Rx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FRAC_CONF_RX_FRAC_GAIN_DISABLE</name>
									<value>0</value>
									<description>Disable the additional gain for fractional data-rates in Rx mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FRAC_CONF_RX_FRAC_GAIN_ENABLE</name>
									<value>1</value>
									<description>Enable the additional gain for fractional data-rates in Rx mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRAC_CONF_TX_EN_FRAC</name>
							<bitRange>[9:9]</bitRange>
							<description>Fractional data-rates in Tx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FRAC_CONF_TX_EN_FRAC_DISABLE</name>
									<value>0</value>
									<description>Disable the fractional data-rates in Tx mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FRAC_CONF_TX_EN_FRAC_ENABLE</name>
									<value>1</value>
									<description>Enable the fractional data-rates in Tx mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRAC_CONF_RX_EN_FRAC</name>
							<bitRange>[8:8]</bitRange>
							<description>Fractional data-rates in Rx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FRAC_CONF_RX_EN_FRAC_DISABLE</name>
									<value>0</value>
									<description>Disable the fractional data-rates in Rx mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FRAC_CONF_RX_EN_FRAC_ENABLE</name>
									<value>1</value>
									<description>Enable the fractional data-rates in Rx mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CONV_CODES_POLY_CC_POLY_1</name>
							<bitRange>[7:4]</bitRange>
							<description>Second convolutional code</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CONV_CODES_POLY_CC_POLY_1_DEFAULT</name>
									<value>13</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CONV_CODES_POLY_CC_POLY_0</name>
							<bitRange>[3:0]</bitRange>
							<description>First convolutional code</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CONV_CODES_POLY_CC_POLY_0_DEFAULT</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG11</name>
					<description>REG11</description>
					<addressOffset>0x44</addressOffset>
					<size>32</size>
					<resetValue>0x290000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>FILTER_GAIN_LIN_FILTER</name>
							<bitRange>[31:31]</bitRange>
							<description>Enable the linear filtering</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FILTER_GAIN_LIN_FILTER_DISABLE</name>
									<value>0</value>
									<description>Disable the linear filtering</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FILTER_GAIN_LIN_FILTER_ENABLE</name>
									<value>1</value>
									<description>Enable the linear filtering</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FILTER_GAIN_LOW_LIN_GAIN</name>
							<bitRange>[30:30]</bitRange>
							<description>Reduce the total gain by 2 (if the linear gain is set)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FILTER_GAIN_LOW_LIN_GAIN_DISABLE</name>
									<value>0</value>
									<description>Disable total gain reduction</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FILTER_GAIN_LOW_LIN_GAIN_ENABLE</name>
									<value>1</value>
									<description>Enable total gain reduction</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FILTER_GAIN_GAIN_M</name>
							<bitRange>[29:27]</bitRange>
							<description>Mantissa of the final stage gain of the matched filter</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FILTER_GAIN_GAIN_M_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FILTER_GAIN_GAIN_E</name>
							<bitRange>[26:24]</bitRange>
							<description>Exponent of the final stage gain of the matched filter</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FILTER_GAIN_GAIN_E_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_MULT_TX_MULT_EXP</name>
							<bitRange>[23:20]</bitRange>
							<description>Exponent of the Tx multiplier</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_MULT_TX_MULT_EXP_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_MULT_TX_MULT_MAN</name>
							<bitRange>[19:16]</bitRange>
							<description>Mantissa of the Tx multiplier</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_MULT_TX_MULT_MAN_DEFAULT</name>
									<value>9</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_FRAC_CONF_TX_FRAC_DEN</name>
							<bitRange>[15:12]</bitRange>
							<description>Denominator of the fractional data-rate in Tx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_FRAC_CONF_TX_FRAC_DEN_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_FRAC_CONF_TX_FRAC_NUM</name>
							<bitRange>[11:8]</bitRange>
							<description>Numerator of the fractional data-rate in Tx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_FRAC_CONF_TX_FRAC_NUM_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_FRAC_CONF_RX_FRAC_DEN</name>
							<bitRange>[7:4]</bitRange>
							<description>Denominator of the fractional data-rate in Rx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_FRAC_CONF_RX_FRAC_DEN_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_FRAC_CONF_RX_FRAC_NUM</name>
							<bitRange>[3:0]</bitRange>
							<description>Numerator of the fractional data-rate in Rx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_FRAC_CONF_RX_FRAC_NUM_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_TX_PULSE_SHAPE_1</name>
					<description>TX_PULSE_SHAPE_1</description>
					<addressOffset>0x48</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TX_PULSE_SHAPE_1_TX_COEF4</name>
							<bitRange>[31:24]</bitRange>
							<description>Tx pulse shape coefficient 4</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_1_TX_COEF4_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_1_TX_COEF3</name>
							<bitRange>[23:16]</bitRange>
							<description>Tx pulse shape coefficient 3</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_1_TX_COEF3_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_1_TX_COEF2</name>
							<bitRange>[15:8]</bitRange>
							<description>Tx pulse shape coefficient 2</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_1_TX_COEF2_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_1_TX_COEF1</name>
							<bitRange>[7:0]</bitRange>
							<description>Tx pulse shape coefficient 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_1_TX_COEF1_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_TX_PULSE_SHAPE_2</name>
					<description>TX_PULSE_SHAPE_2</description>
					<addressOffset>0x4C</addressOffset>
					<size>32</size>
					<resetValue>0x2010000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TX_PULSE_SHAPE_2_TX_COEF8</name>
							<bitRange>[31:24]</bitRange>
							<description>Tx pulse shape coefficient 8</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_2_TX_COEF8_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_2_TX_COEF7</name>
							<bitRange>[23:16]</bitRange>
							<description>Tx pulse shape coefficient 7</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_2_TX_COEF7_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_2_TX_COEF6</name>
							<bitRange>[15:8]</bitRange>
							<description>Tx pulse shape coefficient 6</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_2_TX_COEF6_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_2_TX_COEF5</name>
							<bitRange>[7:0]</bitRange>
							<description>Tx pulse shape coefficient 5</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_2_TX_COEF5_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_TX_PULSE_SHAPE_3</name>
					<description>TX_PULSE_SHAPE_3</description>
					<addressOffset>0x50</addressOffset>
					<size>32</size>
					<resetValue>0x36201007</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TX_PULSE_SHAPE_3_TX_COEF12</name>
							<bitRange>[31:24]</bitRange>
							<description>Tx pulse shape coefficient 12</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_3_TX_COEF12_DEFAULT</name>
									<value>54</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_3_TX_COEF11</name>
							<bitRange>[23:16]</bitRange>
							<description>Tx pulse shape coefficient 11</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_3_TX_COEF11_DEFAULT</name>
									<value>32</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_3_TX_COEF10</name>
							<bitRange>[15:8]</bitRange>
							<description>Tx pulse shape coefficient 10</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_3_TX_COEF10_DEFAULT</name>
									<value>16</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_3_TX_COEF9</name>
							<bitRange>[7:0]</bitRange>
							<description>Tx pulse shape coefficient 9</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_3_TX_COEF9_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_TX_PULSE_SHAPE_4</name>
					<description>TX_PULSE_SHAPE_4</description>
					<addressOffset>0x54</addressOffset>
					<size>32</size>
					<resetValue>0x7D75664F</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TX_PULSE_SHAPE_4_TX_COEF16</name>
							<bitRange>[31:24]</bitRange>
							<description>Tx pulse shape coefficient 16</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_4_TX_COEF16_DEFAULT</name>
									<value>125</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_4_TX_COEF15</name>
							<bitRange>[23:16]</bitRange>
							<description>Tx pulse shape coefficient 15</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_4_TX_COEF15_DEFAULT</name>
									<value>117</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_4_TX_COEF14</name>
							<bitRange>[15:8]</bitRange>
							<description>Tx pulse shape coefficient 14</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_4_TX_COEF14_DEFAULT</name>
									<value>102</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_4_TX_COEF13</name>
							<bitRange>[7:0]</bitRange>
							<description>Tx pulse shape coefficient 13</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_4_TX_COEF13_DEFAULT</name>
									<value>79</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_FRONTEND</name>
					<description>FRONTEND</description>
					<addressOffset>0x58</addressOffset>
					<size>32</size>
					<resetValue>0x403000</resetValue>
					<resetMask>0x3FF7FFF</resetMask>
					<fields>
						<field>
							<name>RX_IF_DIG_IF_DIG</name>
							<bitRange>[25:16]</bitRange>
							<description>IF frequency (signed)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_IF_DIG_IF_DIG_DEFAULT</name>
									<value>64</value>
									<description>Should be equal to f_IF/f_phADC*1024</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRONTEND_RESAMPLE_PH_GAIN</name>
							<bitRange>[14:11]</bitRange>
							<description>Gain of the phase resampling block</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FRONTEND_RESAMPLE_PH_GAIN_DEFAULT</name>
									<value>6</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRONTEND_RESAMPLE_RSSI_G2</name>
							<bitRange>[10:8]</bitRange>
							<description>Gain of the decimator in the RSSI resampling block</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FRONTEND_RESAMPLE_RSSI_G2_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRONTEND_RESAMPLE_RSSI_G1</name>
							<bitRange>[7:6]</bitRange>
							<description>Gain of the interpolator in the RSSI resampling block</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FRONTEND_RESAMPLE_RSSI_G1_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRONTEND_EN_RESAMPLE_RSSI</name>
							<bitRange>[5:5]</bitRange>
							<description>RSSI resampling</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FRONTEND_EN_RESAMPLE_RSSI_DISABLE</name>
									<value>0</value>
									<description>Disable the RSSI resampling</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FRONTEND_EN_RESAMPLE_RSSI_ENABLE</name>
									<value>1</value>
									<description>Enable the RSSI resampling</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRONTEND_EN_RESAMPLE_PHADC</name>
							<bitRange>[4:4]</bitRange>
							<description>Phase resampling</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FRONTEND_EN_RESAMPLE_PHADC_DISABLE</name>
									<value>0</value>
									<description>Disable the phase resampling</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FRONTEND_EN_RESAMPLE_PHADC_ENABLE</name>
									<value>1</value>
									<description>Enable the phase resampling</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRONTEND_DIV_PHADC</name>
							<bitRange>[3:0]</bitRange>
							<description>Unsigned value that specifies the divider to obtain the phADC clock (and RSSI).</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FRONTEND_DIV_PHADC_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_RX_PULSE_SHAPE</name>
					<description>RX_PULSE_SHAPE</description>
					<addressOffset>0x5C</addressOffset>
					<size>32</size>
					<resetValue>0xFECA7421</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RX_PULSE_SHAPE_RX_COEF8</name>
							<bitRange>[31:28]</bitRange>
							<description>Rx pulse shape coefficient 8</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_PULSE_SHAPE_RX_COEF8_DEFAULT</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_PULSE_SHAPE_RX_COEF7</name>
							<bitRange>[27:24]</bitRange>
							<description>Rx pulse shape coefficient 7</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_PULSE_SHAPE_RX_COEF7_DEFAULT</name>
									<value>14</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_PULSE_SHAPE_RX_COEF6</name>
							<bitRange>[23:20]</bitRange>
							<description>Rx pulse shape coefficient 6</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_PULSE_SHAPE_RX_COEF6_DEFAULT</name>
									<value>12</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_PULSE_SHAPE_RX_COEF5</name>
							<bitRange>[19:16]</bitRange>
							<description>Rx pulse shape coefficient 5</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_PULSE_SHAPE_RX_COEF5_DEFAULT</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_PULSE_SHAPE_RX_COEF4</name>
							<bitRange>[15:12]</bitRange>
							<description>Rx pulse shape coefficient 4</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_PULSE_SHAPE_RX_COEF4_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_PULSE_SHAPE_RX_COEF3</name>
							<bitRange>[11:8]</bitRange>
							<description>Rx pulse shape coefficient 3</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_PULSE_SHAPE_RX_COEF3_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_PULSE_SHAPE_RX_COEF2</name>
							<bitRange>[7:4]</bitRange>
							<description>Rx pulse shape coefficient 2</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_PULSE_SHAPE_RX_COEF2_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_PULSE_SHAPE_RX_COEF1</name>
							<bitRange>[3:0]</bitRange>
							<description>Rx pulse shape coefficient 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_PULSE_SHAPE_RX_COEF1_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG18</name>
					<description>REG18</description>
					<addressOffset>0x60</addressOffset>
					<size>32</size>
					<resetValue>0x2401B50</resetValue>
					<resetMask>0xE7FFF77</resetMask>
					<fields>
						<field>
							<name>DELAY_LINE_CONF_DL_ISI_THR</name>
							<bitRange>[27:25]</bitRange>
							<description>Threshold bias for ISI compensation in the delay line sync word comparator</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_DL_ISI_THR_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DELAY_LINE_CONF_EN_SYNC_OK_DELAY_LINE</name>
							<bitRange>[22:22]</bitRange>
							<description>Use pattern_ok signal in delay line to synchronize the deserializer</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_EN_SYNC_OK_DELAY_LINE_DISABLE</name>
									<value>0</value>
									<description>Don't use the pattern_ok signal in delay line to synchronize the deserializer</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_EN_SYNC_OK_DELAY_LINE_ENABLE</name>
									<value>1</value>
									<description>Use the pattern_ok signal in delay line to synchronize the deserializer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DELAY_LINE_CONF_MAX_ERR_IN_DL_SYNC</name>
							<bitRange>[21:20]</bitRange>
							<description>Set the maximum errors in the delay line sync detection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_MAX_ERR_IN_DL_SYNC_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DELAY_LINE_CONF_EN_NOT_CAUSAL</name>
							<bitRange>[19:19]</bitRange>
							<description>Non causal processing</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_EN_NOT_CAUSAL_DISABLE</name>
									<value>0</value>
									<description>Disable the non causal processing</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_EN_NOT_CAUSAL_ENABLE</name>
									<value>1</value>
									<description>Enable the non causal processing</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DELAY_LINE_CONF_NC_SEL_OUT</name>
							<bitRange>[18:16]</bitRange>
							<description>Select the output position for the non causal processing</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_NC_SEL_OUT_4</name>
									<value>0</value>
									<description>4 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_NC_SEL_OUT_6</name>
									<value>1</value>
									<description>6 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_NC_SEL_OUT_8</name>
									<value>2</value>
									<description>8 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_NC_SEL_OUT_12</name>
									<value>3</value>
									<description>12 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_NC_SEL_OUT_16</name>
									<value>4</value>
									<description>16 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_NC_SEL_OUT_24</name>
									<value>5</value>
									<description>24 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_NC_SEL_OUT_32</name>
									<value>6</value>
									<description>32 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_NC_SEL_OUT_40</name>
									<value>7</value>
									<description>40 symbols</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSK_FCR_AMP_1_FSK_FCR_AMP1</name>
							<bitRange>[15:8]</bitRange>
							<description>FSK amplitude 1 (lowest)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSK_FCR_AMP_1_FSK_FCR_AMP1_DEFAULT</name>
									<value>27</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CARRIER_RECOVERY_EXTRA_FREQ_LIMIT_MAN</name>
							<bitRange>[6:4]</bitRange>
							<description>Mantissa of the carrier recovery frequency limit (unsigned)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EXTRA_FREQ_LIMIT_MAN_DEFAULT</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CARRIER_RECOVERY_EXTRA_FREQ_LIMIT_EXP</name>
							<bitRange>[2:0]</bitRange>
							<description>Exponent of the carrier recovery frequency limit (signed)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EXTRA_FREQ_LIMIT_EXP_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG19</name>
					<description>REG19</description>
					<addressOffset>0x64</addressOffset>
					<size>32</size>
					<resetValue>0x110B4430</resetValue>
					<resetMask>0x7F1FFFFF</resetMask>
					<fields>
						<field>
							<name>RSSI_BANK_EN_RSSI_DITHER</name>
							<bitRange>[30:30]</bitRange>
							<description>Speed on the RSSI triangular dithering signal (cf reg RSSI_TUN)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_BANK_EN_RRSI_DITHER_DISABLE</name>
									<value>0</value>
									<description>Disable the RSSI filtering (use minimum value of RSSI even)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_EN_RRSI_DITHER_ENABLE</name>
									<value>1</value>
									<description>Enable the RSSI filtering</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_BANK_FAST_RSSI</name>
							<bitRange>[29:29]</bitRange>
							<description>RSSI filtering speed</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_BANK_FAST_RSSI_NORMAl</name>
									<value>0</value>
									<description>Normal RSSI filtering</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_FAST_RSSI_FAST</name>
									<value>1</value>
									<description>Fast RSSI filtering (8x faster)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_BANK_EN_FAST_PRE_SYNC</name>
							<bitRange>[28:28]</bitRange>
							<description>Fast mode switching during the preamble reception</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_BANK_EN_FAST_PRE_SYNC_DISABLE</name>
									<value>0</value>
									<description>Don't switch the fast modes during the preamble reception</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_EN_FAST_PRE_SYNC_ENABLE</name>
									<value>1</value>
									<description>Switch the fast modes during the preamble reception</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_BANK_TAU_RSSI_FILTERING</name>
							<bitRange>[27:24]</bitRange>
							<description>Time constant of the RSSI filtering block</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_BANK_TAU_RSSI_FILTERING_4</name>
									<value>0</value>
									<description>4 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_TAU_RSSI_FILTERING_8</name>
									<value>1</value>
									<description>8 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_TAU_RSSI_FILTERING_16</name>
									<value>2</value>
									<description>16 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_TAU_RSSI_FILTERING_32</name>
									<value>3</value>
									<description>32 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_TAU_RSSI_FILTERING_64</name>
									<value>4</value>
									<description>64 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_TAU_RSSI_FILTERING_128</name>
									<value>5</value>
									<description>128 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_TAU_RSSI_FILTERING_256</name>
									<value>6</value>
									<description>256 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_TAU_RSSI_FILTERING_512</name>
									<value>7</value>
									<description>512 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_TAU_RSSI_FILTERING_1024</name>
									<value>8</value>
									<description>1024 symbols</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DECISION_USE_VIT_SOFT</name>
							<bitRange>[20:20]</bitRange>
							<description>Viterbi soft decoding</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DECISION_USE_VIT_SOFT_DISABLE</name>
									<value>0</value>
									<description>Don't use the Viterbi soft decoding</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DECISION_USE_VIT_SOFT_ENABLE</name>
									<value>1</value>
									<description>Use the Viterbi soft decoding</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DECISION_VITERBI_LEN</name>
							<bitRange>[19:18]</bitRange>
							<description>Set the Viterbi path length</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DECISION_VITERBI_LEN_1</name>
									<value>0</value>
									<description>1 bit</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DECISION_VITERBI_LEN_2</name>
									<value>1</value>
									<description>2 bits</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DECISION_VITERBI_LEN_4</name>
									<value>2</value>
									<description>4 bits</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DECISION_VITERBI_LEN_8</name>
									<value>3</value>
									<description>8 bits</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DECISION_VITERBI_POW_NLIN</name>
							<bitRange>[17:17]</bitRange>
							<description>Viterbi algorithm uses power instead of amplitude to evaluate the error on the path</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DECISION_VITERBI_POW_NLIN_DISABLE</name>
									<value>0</value>
									<description>Viterbi algorithm uses amplitude to evaluate the error on the path</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DECISION_VITERBI_POW_NLIN_ENABLE</name>
									<value>1</value>
									<description>Viterbi algorithm uses power to evaluate the error on the path</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DECISION_EN_VITERBI_GFSK</name>
							<bitRange>[16:16]</bitRange>
							<description>Viterbi algorithm for the GFSK decoding; this will override the old ISI correction algorithm.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DECISION_EN_VITERBI_GFSK_DISABLE</name>
									<value>0</value>
									<description>Disable the Viterbi algorithm for the GFSK decoding</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DECISION_EN_VITERBI_GFSK_ENABLE</name>
									<value>1</value>
									<description>Enable the Viterbi algorithm for the GFSK decoding</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSK_FCR_AMP_3_FSK_FCR_AMP3</name>
							<bitRange>[15:8]</bitRange>
							<description>FSK amplitude 3 (highest): in 4FSK is the high amplitude (+/-3), in FSK w/ ISI it specifies the highest amplitude (generally it corresponds to a sequence 1-1-1).</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSK_FCR_AMP_3_FSK_FCR_AMP3_DEFAULT</name>
									<value>68</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSK_FCR_AMP_2_FSK_FCR_AMP2</name>
							<bitRange>[7:0]</bitRange>
							<description>FSK amplitude 2 (mid): in 4FSK is the threshold, in FSK w/ ISI it specify the mid amplitude (generally it corresponds to a sequence 0-1-1 or 1-1-0).</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSK_FCR_AMP_2_FSK_FCR_AMP2_DEFAULT</name>
									<value>48</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG1A</name>
					<description>REG1A</description>
					<addressOffset>0x68</addressOffset>
					<size>32</size>
					<resetValue>0xC031555</resetValue>
					<resetMask>0x1F6FFFFF</resetMask>
					<fields>
						<field>
							<name>PA_PWR_PA_PWR</name>
							<bitRange>[28:24]</bitRange>
							<description>Signed value that sets the PA power</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_PWR_PA_PWR_DEFAULT</name>
									<value>12</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_BANK_ALT_USE_RSSI_ALT</name>
							<bitRange>[22:22]</bitRange>
							<description>Use alternative RRSI configuration</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_USE_RSSI_INITIAL</name>
									<value>0</value>
									<description>RSSI_AVG, RSSI_MAX and RSSI_MIN will point to initial RSSI configuration</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_USE_RSSI_ALTERNATE</name>
									<value>1</value>
									<description>RSSI_AVG, RSSI_MAX and RSSI_MIN will point to alternative RSSI configuration</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_BANK_ALT_FAST_RSSI_ALT</name>
							<bitRange>[21:21]</bitRange>
							<description>RSSI filtering speed</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_FAST_RSSI_NORMAL</name>
									<value>0</value>
									<description>Normal RSSI filtering</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_FAST_RSSI_FAST</name>
									<value>1</value>
									<description>Fast RSSI filtering (8x faster)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_BANK_ALT_TAU_RSSI_FILTERING_ALT</name>
							<bitRange>[19:16]</bitRange>
							<description>Time constant of the RSSI filtering block</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_TAU_RSSI_FILTERING_ALT_4</name>
									<value>0</value>
									<description>4 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_TAU_RSSI_FILTERING_ALT_8</name>
									<value>1</value>
									<description>8 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_TAU_RSSI_FILTERING_ALT_16</name>
									<value>2</value>
									<description>16 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_TAU_RSSI_FILTERING_ALT_32</name>
									<value>3</value>
									<description>32 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_TAU_RSSI_FILTERING_ALT_64</name>
									<value>4</value>
									<description>64 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_TAU_RSSI_FILTERING_ALT_128</name>
									<value>5</value>
									<description>128 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_TAU_RSSI_FILTERING_ALT_256</name>
									<value>6</value>
									<description>256 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_TAU_RSSI_FILTERING_ALT_512</name>
									<value>7</value>
									<description>512 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_TAU_RSSI_FILTERING_ALT_1024</name>
									<value>8</value>
									<description>1024 symbols</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORRECT_CFREQ_IF_CORRECT_CFREQ_IF</name>
							<bitRange>[15:0]</bitRange>
							<description>Unsigned value that specifies the IF for the Rx mode.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CORRECT_CFREQ_IF_CORRECT_CFREQ_IF_DEFAULT</name>
									<value>5461</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG1B</name>
					<description>REG1B</description>
					<addressOffset>0x6C</addressOffset>
					<size>32</size>
					<resetValue>0x740B0015</resetValue>
					<resetMask>0xFF7FBFFF</resetMask>
					<fields>
						<field>
							<name>PLL_BANK_EN_LOW_CHP_BIAS_TX</name>
							<bitRange>[31:31]</bitRange>
							<description>In Rx mode the en_low_chp_bias bit is set to 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_BANK_EN_LOW_CHP_BIAS_TX_RESET</name>
									<value>0</value>
									<description>In Tx mode EN_LOW_CHP_BIAS bit is reset</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_BANK_EN_LOW_CHP_BIAS_TX_SET</name>
									<value>1</value>
									<description>In Tx mode EN_LOW_CHP_BIAS bit is set</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_BANK_EN_LOW_CHP_BIAS_RX</name>
							<bitRange>[30:30]</bitRange>
							<description>In Rx mode the en_low_chp_bias bit is set to 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_BANK_EN_LOW_CHP_BIAS_RX_RESET</name>
									<value>0</value>
									<description>In Rx mode EN_LOW_CHP_BIAS bit is reset</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_BANK_EN_LOW_CHP_BIAS_RX_SET</name>
									<value>1</value>
									<description>In Rx mode EN_LOW_CHP_BIAS bit is set</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_BANK_PLL_FILTER_RES_TRIM_TX</name>
							<bitRange>[29:28]</bitRange>
							<description>Same as pll_filter_res_trim but for Tx case. Real value in Tx is pll_filter_res_trim xor pll_filter_res_trim_tx. If set to 0, Tx and Rx have the same value.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_BANK_PLL_FILTER_RES_TRIM_TX_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_BANK_IQ_PLL_0_TX</name>
							<bitRange>[27:24]</bitRange>
							<description>Charge pump bias for Tx case. Real value in Tx is iq_pll_0 xor iq_pll_0_tx. If set to 0, Tx and Rx have the same value.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_BANK_IQ_PLL_0_TX_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_BANK_LOW_DR_TX</name>
							<bitRange>[22:22]</bitRange>
							<description>Low data-rate mode in Tx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_BANK_LOW_DR_TX_DISABLE</name>
									<value>0</value>
									<description>Tx works not in low data rate</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_BANK_LOW_DR_TX_ENABLE</name>
									<value>1</value>
									<description>Tx works in low data rate</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_BANK_PLL_FILTER_RES_TRIM</name>
							<bitRange>[21:20]</bitRange>
							<description>Allow to modify the value of the loop filter resistor R2 when bit 5 is high (TX mode)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_BANK_PLL_FILTER_RES_TRIM_0</name>
									<value>0</value>
									<description>Normal resistor</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_BANK_PLL_FILTER_RES_TRIM_1</name>
									<value>1</value>
									<description>Normal resistor + 23 percent</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_BANK_PLL_FILTER_RES_TRIM_2</name>
									<value>2</value>
									<description>Normal resistor + 30 percent</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_BANK_PLL_FILTER_RES_TRIM_3</name>
									<value>3</value>
									<description>Normal resistor + 70 percent</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_BANK_IQ_PLL_0_RX</name>
							<bitRange>[19:16]</bitRange>
							<description>Charge pump bias for Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_BANK_IQ_PLL_0_RX_DEFAULT</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANACLK_USE_NEW_ANACK</name>
							<bitRange>[15:15]</bitRange>
							<description>Use the new analog clock generator</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANACLK_USE_NEW_ANACK_DISABLE</name>
									<value>0</value>
									<description>Do not use the analog clock generator</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANACLK_USE_NEW_ANACK_ENABLE</name>
									<value>1</value>
									<description>Use the analog clock generator</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANACLK_DIV_CK_RSSI</name>
							<bitRange>[13:12]</bitRange>
							<description>Set the master clock divider for the RSSI clock (from 48MHz)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANACLK_DIV_CK_RSSI_3</name>
									<value>0</value>
									<description>Division by 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANACLK_DIV_CK_RSSI_2</name>
									<value>1</value>
									<description>Division by 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANACLK_DIV_CK_RSSI_1</name>
									<value>2</value>
									<description>Division by 1</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANACLK_DIV_CK_FILT</name>
							<bitRange>[11:10]</bitRange>
							<description>Set the master clock divider for the channel filter clock (from 48MHz)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANACLK_DIV_CK_FILT_3</name>
									<value>0</value>
									<description>Division by 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANACLK_DIV_CK_FILT_2</name>
									<value>1</value>
									<description>Division by 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANACLK_DIV_CK_FILT_1</name>
									<value>2</value>
									<description>Division by 1</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANACLK_DIV_CK_PHADC</name>
							<bitRange>[9:8]</bitRange>
							<description>Set the master clock divider for the phADC clock (from 48MHz)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANACLK_DIV_CK_PHADC_3</name>
									<value>0</value>
									<description>Division by 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANACLK_DIV_CK_PHADC_2</name>
									<value>1</value>
									<description>Division by 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANACLK_DIV_CK_PHADC_1</name>
									<value>2</value>
									<description>Division by 1</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANACLK_DIV_RSSI</name>
							<bitRange>[7:4]</bitRange>
							<description>Unsigned value that specifies the division factor for the clock controlling the RSSI.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANACLK_DIV_RSSI_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANACLK_DIV_FILT</name>
							<bitRange>[3:0]</bitRange>
							<description>Unsigned value that specifies the division factor for the clock controlling the channel filter.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANACLK_DIV_FILT_DEFAULT</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_RSSI_CTRL</name>
					<description>RSSI_CTRL</description>
					<addressOffset>0x70</addressOffset>
					<size>32</size>
					<resetValue>0xFE000B14</resetValue>
					<resetMask>0xFF1F1F1F</resetMask>
					<fields>
						<field>
							<name>RSSI_CTRL_AGC_DECAY_TAU</name>
							<bitRange>[31:30]</bitRange>
							<description>Time constant of the decay speed; high values corresponds to a slow decay</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_CTRL_AGC_DECAY_TAU_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_CTRL_AGC_USE_LNA</name>
							<bitRange>[29:29]</bitRange>
							<description>AGC algorithm LNA bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_CTRL_AGC_USE_LNA_DISABLE</name>
									<value>0</value>
									<description>AGC algorithm doesn't use the LNA bias</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_CTRL_AGC_USE_LNA_ENABLE</name>
									<value>1</value>
									<description>AGC algorithm uses the LNA bias</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_CTRL_AGC_MODE</name>
							<bitRange>[28:28]</bitRange>
							<description>AGC algorithm selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_CTRL_AGC_MODE_DISABLE</name>
									<value>0</value>
									<description>Old AGC algorithm</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_CTRL_AGC_MODE_ENABLE</name>
									<value>1</value>
									<description>New AGC algorithm</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_CTRL_AGC_WAIT</name>
							<bitRange>[27:26]</bitRange>
							<description>Set the wait time of the AGC after switching between state</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_CTRL_AGC_WAIT_0</name>
									<value>0</value>
									<description>Don't wait</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_CTRL_AGC_WAIT_1</name>
									<value>1</value>
									<description>Wait 1x RSSI filtering period</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_CTRL_AGC_WAIT_2</name>
									<value>2</value>
									<description>Wait 2x RSSI filtering period</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_CTRL_AGC_WAIT_3</name>
									<value>3</value>
									<description>Wait 3x RSSI filtering period</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_CTRL_PAYLOAD_BLOCKS_AGC</name>
							<bitRange>[25:25]</bitRange>
							<description>AGC payload blocking</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_CTRL_PAYLOAD_BLOCKS_AGC_DISABLE</name>
									<value>0</value>
									<description>AGC is not blocked during the payload</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_CTRL_PAYLOAD_BLOCKS_AGC_ENABLE</name>
									<value>1</value>
									<description>AGC is blocked during the payload</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_CTRL_BYPASS_AGC</name>
							<bitRange>[24:24]</bitRange>
							<description>AGC algorithm bypass</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_CTRL_BYPASS_AGC_DISABLE</name>
									<value>0</value>
									<description>AGC algorithm is not bypassed</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_CTRL_BYPASS_AGC_ENABLE</name>
									<value>1</value>
									<description>AGC algorithm is bypassed</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_PWR_OFFSET_PA_PWR_OFFSET</name>
							<bitRange>[20:16]</bitRange>
							<description>Signed value that sets the PA power</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_PWR_OFFSET_PA_PWR_OFFSET_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FILTER_BIAS_IQ_FI_BW</name>
							<bitRange>[12:8]</bitRange>
							<description>Bias for the bandwidth of the channel filter</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FILTER_BIAS_IQ_FI_BW_DEFAULT</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FILTER_BIAS_IQ_FI_FC</name>
							<bitRange>[4:0]</bitRange>
							<description>Bias for the central frequency of the channel filter</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FILTER_BIAS_IQ_FI_FC_DEFAULT</name>
									<value>20</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG1D</name>
					<description>REG1D</description>
					<addressOffset>0x74</addressOffset>
					<size>32</size>
					<resetValue>0x716940B0</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>AGC_PEAK_DET_PEAK_DET_TAU</name>
							<bitRange>[31:28]</bitRange>
							<description>Time constant of the peak detector monostable circuit; if set to 0 the monostable is bypassed</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_PEAK_DET_PEAK_DET_TAU_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_PEAK_DET_PEAK_DET_THR_LOW</name>
							<bitRange>[27:26]</bitRange>
							<description>Threshold for the low level of the peak detector: 0 =&gt; 0, 1 =&gt; 1, 2 =&gt; 2, 3 =&gt; N.A.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_PEAK_DET_PEAK_DET_THR_LOW_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_PEAK_DET_PEAK_DET_THR_HIGH</name>
							<bitRange>[25:25]</bitRange>
							<description>Threshold for the high level of the peak detector</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_PEAK_DET_PEAK_DET_THR_HIGH_0</name>
									<value>0</value>
									<description>Threshold 2 for the high level of the peak detector</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AGC_PEAK_DET_PEAK_DET_THR_HIGH_1</name>
									<value>1</value>
									<description>Threshold 3 for the high level of the peak detector</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_PEAK_DET_EN_AGC_PEAK</name>
							<bitRange>[24:24]</bitRange>
							<description>AGC peak detector</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_PEAK_DET_EN_AGC_PEAK_DISABLE</name>
									<value>0</value>
									<description>Disable the AGC peak detector</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AGC_PEAK_DET_EN_AGC_PEAK_ENABLE</name>
									<value>1</value>
									<description>Enable the AGC peak detector</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_THR_HIGH_AGC_THR_HIGH</name>
							<bitRange>[23:16]</bitRange>
							<description>AGC threshold high level</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_THR_HIGH_AGC_THR_HIGH_DEFAULT</name>
									<value>105</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_THR_LOW_AGC_THR_LOW</name>
							<bitRange>[15:8]</bitRange>
							<description>AGC threshold low level</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_THR_LOW_AGC_THR_LOW_DEFAULT</name>
									<value>64</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ATT_CTRL_ATT_CTRL_MAX</name>
							<bitRange>[7:4]</bitRange>
							<description>Maximum attenuation level in AGC algorithm</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ATT_CTRL_ATT_CTRL_MAX_DEFAULT</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ATT_CTRL_SET_RX_ATT_CTRL</name>
							<bitRange>[3:0]</bitRange>
							<description>Attenuation level if the AGC is bypassed</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ATT_CTRL_SET_RX_ATT_CTRL_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_AGC_LUT1</name>
					<description>AGC_LUT1</description>
					<addressOffset>0x78</addressOffset>
					<size>32</size>
					<resetValue>0xA0040000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>AGC_LUT_1_AGC_LEVEL_2_LO</name>
							<bitRange>[31:22]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_1_AGC_LEVEL_2_LO_DEFAULT</name>
									<value>640</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_1_AGC_LEVEL_1</name>
							<bitRange>[21:11]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_1_AGC_LEVEL_1_DEFAULT</name>
									<value>128</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_1_AGC_LEVEL_0</name>
							<bitRange>[10:0]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_1_AGC_LEVEL_0_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_AGC_LUT2</name>
					<description>AGC_LUT2</description>
					<addressOffset>0x7C</addressOffset>
					<size>32</size>
					<resetValue>0x42284900</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>AGC_LUT_2_AGC_LEVEL_5_LO</name>
							<bitRange>[31:23]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_2_AGC_LEVEL_5_LO_DEFAULT</name>
									<value>132</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_2_AGC_LEVEL_4</name>
							<bitRange>[22:12]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_2_AGC_LEVEL_4_DEFAULT</name>
									<value>644</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_2_AGC_LEVEL_3</name>
							<bitRange>[11:1]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_2_AGC_LEVEL_3_DEFAULT</name>
									<value>1152</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_2_AGC_LEVEL_2_HI</name>
							<bitRange>[0:0]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_2_AGC_LEVEL_2_HI_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_AGC_LUT3</name>
					<description>AGC_LUT3</description>
					<addressOffset>0x80</addressOffset>
					<size>32</size>
					<resetValue>0x9D92B216</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>AGC_LUT_3_AGC_LEVEL_8_LO</name>
							<bitRange>[31:24]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_3_AGC_LEVEL_8_LO_DEFAULT</name>
									<value>157</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_3_AGC_LEVEL_7</name>
							<bitRange>[23:13]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_3_AGC_LEVEL_7_DEFAULT</name>
									<value>1173</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_3_AGC_LEVEL_6</name>
							<bitRange>[12:2]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_3_AGC_LEVEL_6_DEFAULT</name>
									<value>1157</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_3_AGC_LEVEL_5_HI</name>
							<bitRange>[1:0]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_3_AGC_LEVEL_5_HI_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_AGC_LUT4</name>
					<description>AGC_LUT4</description>
					<addressOffset>0x84</addressOffset>
					<size>32</size>
					<resetValue>0xFF3FE4FC</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>AGC_LUT_4_AGC_LEVEL_11_LO</name>
							<bitRange>[31:25]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_4_AGC_LEVEL_11_LO_DEFAULT</name>
									<value>127</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_4_AGC_LEVEL_10</name>
							<bitRange>[24:14]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_4_AGC_LEVEL_10_DEFAULT</name>
									<value>1279</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_4_AGC_LEVEL_9</name>
							<bitRange>[13:3]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_4_AGC_LEVEL_9_DEFAULT</name>
									<value>1183</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_4_AGC_LEVEL_8_HI</name>
							<bitRange>[2:0]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_4_AGC_LEVEL_8_HI_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_AGC_LUT5</name>
					<description>AGC_LUT5</description>
					<addressOffset>0x88</addressOffset>
					<size>32</size>
					<resetValue>0x524000E</resetValue>
					<resetMask>0x7F7370F</resetMask>
					<fields>
						<field>
							<name>IEEE802154_OPTS_CNT_LIM_802154</name>
							<bitRange>[26:25]</bitRange>
							<description>Set the number of samples to wait before increasing the threshold</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IEEE802154_OPTS_CNT_LIM_802154_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IEEE802154_OPTS_CNT_OK_INC_802154</name>
							<bitRange>[24:22]</bitRange>
							<description>Set the increment to the counter that indicates that the correlators peaks are coherent</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IEEE802154_OPTS_CNT_OK_INC_802154_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IEEE802154_OPTS_USE_OS_802154</name>
							<bitRange>[21:21]</bitRange>
							<description>Enable the new algorithm working in the oversampled domain for the demodulation of the IEEE 802.15.4 protocol</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IEEE802154_OPTS_USE_OS_802154_DISABLE</name>
									<value>0</value>
									<description>Disable the Tx data-whitening</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IEEE802154_OPTS_USE_OS_802154_ENABLE</name>
									<value>1</value>
									<description>Enable the Tx data-whitening</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IEEE802154_OPTS_EN_DW_TEST</name>
							<bitRange>[20:20]</bitRange>
							<description>Tx data-whitening before the convolutional code block</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IEEE802154_OPTS_EN_DW_TEST_DISABLE</name>
									<value>0</value>
									<description>Disable the Tx data-whitening</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IEEE802154_OPTS_EN_DW_TEST_ENABLE</name>
									<value>1</value>
									<description>Enable the Tx data-whitening</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IEEE802154_OPTS_C2B_THR</name>
							<bitRange>[18:16]</bitRange>
							<description>Threshold of the chip2bit correlator of the IEEE 802.15.4 protocol.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IEEE802154_OPTS_C2B_THR_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_STREAMS_BER_CLK_MODE</name>
							<bitRange>[13:12]</bitRange>
							<description>Set the clock output mode for BER mode or RW mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_STREAMS_BER_CLK_MODE_FALLING</name>
									<value>0</value>
									<description>data change on falling edge</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_STREAMS_BER_CLK_MODE_RISING</name>
									<value>1</value>
									<description>Data change on rising edge</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_STREAMS_BER_CLK_MODE_TOGGLE</name>
									<value>2</value>
									<description>Clock signal is a toggled signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_STREAMS_BER_CLK_MODE_RECOVERY</name>
									<value>3</value>
									<description>Enable signal from clock recovery</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_STREAMS_RX_DATA_NOT_SAMPLED</name>
							<bitRange>[10:10]</bitRange>
							<description>Signal rx_data in test modes sampling</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_STREAMS_RX_DATA_NOT_SAMPLED_DISABLE</name>
									<value>0</value>
									<description>The signal rx_data in test modes is sampled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_STREAMS_RX_DATA_NOT_SAMPLED_ENABLE</name>
									<value>1</value>
									<description>The signal rx_data in test modes is not sampled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_STREAMS_PHASE_GREY</name>
							<bitRange>[9:9]</bitRange>
							<description>Phase signal encoding</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_STREAMS_PHASE_GREY_DISABLE</name>
									<value>0</value>
									<description>The phase signal on the test bus is not grey encoded</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_STREAMS_PHASE_GREY_ENABLE</name>
									<value>1</value>
									<description>The phase signal on the test bus is grey encoded</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_STREAMS_TX_IN_CLK_TOGGLE</name>
							<bitRange>[8:8]</bitRange>
							<description>Input clock</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_STREAMS_TX_IN_CLK_TOGGLE_DISABLE</name>
									<value>0</value>
									<description>Input clock is not a toggling signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_STREAMS_TX_IN_CLK_TOGGLE_ENABLE</name>
									<value>1</value>
									<description>input clock is a toggling signal</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_5_AGC_LEVEL_11_HI</name>
							<bitRange>[3:0]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_5_AGC_LEVEL_11_HI_DEFAULT</name>
									<value>14</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_AGC_ATT1</name>
					<description>AGC_ATT1</description>
					<addressOffset>0x8C</addressOffset>
					<size>32</size>
					<resetValue>0xEB8D244C</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>AGC_ATT_1_AGC_ATT_AB_LO</name>
							<bitRange>[31:30]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_AB_LO_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_1_AGC_ATT_9A</name>
							<bitRange>[29:27]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_9A_DEFAULT</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_1_AGC_ATT_89</name>
							<bitRange>[26:24]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_89_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_1_AGC_ATT_78</name>
							<bitRange>[23:21]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_78_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_1_AGC_ATT_67</name>
							<bitRange>[20:18]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_67_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_1_AGC_ATT_56</name>
							<bitRange>[17:15]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_56_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_1_AGC_ATT_45</name>
							<bitRange>[14:12]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_45_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_1_AGC_ATT_34</name>
							<bitRange>[11:9]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_34_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_1_AGC_ATT_23</name>
							<bitRange>[8:6]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_23_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_1_AGC_ATT_12</name>
							<bitRange>[5:3]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_12_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_1_AGC_ATT_01</name>
							<bitRange>[2:0]</bitRange>
							<description>These fields specify the attenuation levels</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_01_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_AGC_ATT2</name>
					<description>AGC_ATT2</description>
					<addressOffset>0x90</addressOffset>
					<size>32</size>
					<resetValue>0x22C13501</resetValue>
					<resetMask>0xFFFF7703</resetMask>
					<fields>
						<field>
							<name>TIMINGS_3_T_DLL</name>
							<bitRange>[31:28]</bitRange>
							<description>Time needed by the DLL blocks to switch on</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMINGS_3_T_DLL_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMINGS_3_T_PLL_TX</name>
							<bitRange>[27:24]</bitRange>
							<description>Time needed by the PLL blocks in Tx mode to switch on</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMINGS_3_T_PLL_TX_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMINGS_2_T_SUBBAND_TX</name>
							<bitRange>[23:20]</bitRange>
							<description>Time needed by the subband algorithm to calibrate in Tx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMINGS_2_T_SUBBAND_TX_DEFAULT</name>
									<value>12</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMINGS_2_T_TX_RF</name>
							<bitRange>[19:16]</bitRange>
							<description>Time needed by the Tx RF blocks to switch on</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMINGS_2_T_TX_RF_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMINGS_1_T_GRANULARITY_TX</name>
							<bitRange>[14:12]</bitRange>
							<description>Fixes the granularity of the timer in Tx mode. The granularity is given by (2^(t_granularity-2)) x 1us.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMINGS_1_T_GRANULARITY_TX_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMINGS_1_T_GRANULARITY_RX</name>
							<bitRange>[10:8]</bitRange>
							<description>Fixes the granularity of the timer in Rx mode. The granularity is given by (2^(t_granularity)) x 1us.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMINGS_1_T_GRANULARITY_RX_DEFAULT</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_2_AGC_ATT_1DB</name>
							<bitRange>[1:1]</bitRange>
							<description>Attenuation steps</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_2_AGC_ATT_1DB_DISABLE</name>
									<value>0</value>
									<description>Attenuation is not specified by 1dB steps from 4dB to 11dB</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AGC_ATT_2_AGC_ATT_1DB_ENABLE</name>
									<value>1</value>
									<description>Attenuation is specified by 1dB steps from 4dB to 11dB</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_2_AGC_ATT_AB_HI</name>
							<bitRange>[0:0]</bitRange>
							<description>AGC_ATT_2_AGC_ATT_AB MSB</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_2_AGC_ATT_AB_HI_DISABLE</name>
									<value>0</value>
									<description>AGC_ATT_2_AGC_ATT_AB MSB is 0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AGC_ATT_2_AGC_ATT_AB_HI_ENABLE</name>
									<value>1</value>
									<description>AGC_ATT_2_AGC_ATT_AB MSB is 1</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG25</name>
					<description>REG25</description>
					<addressOffset>0x94</addressOffset>
					<size>32</size>
					<resetValue>0x3851</resetValue>
					<resetMask>0xFF3FFFFF</resetMask>
					<fields>
						<field>
							<name>TIMEOUT_EN_RX_TIMEOUT</name>
							<bitRange>[31:31]</bitRange>
							<description>Timeout of the Rx when the system is on FSM mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMEOUT_EN_RX_TIMEOUT_DISABLE</name>
									<value>0</value>
									<description>Disable the timeout of the Rx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMEOUT_EN_RX_TIMEOUT_ENABLE</name>
									<value>1</value>
									<description>Enable the timeout of the Rx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMEOUT_T_TIMEOUT_GR</name>
							<bitRange>[30:28]</bitRange>
							<description>Granularity of the timer in timeout Rx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMEOUT_T_TIMEOUT_GR_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMEOUT_T_RX_TIMEOUT</name>
							<bitRange>[27:24]</bitRange>
							<description>Time that has to occur before the timeout</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMEOUT_T_RX_TIMEOUT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMING_FAST_RX_EN_FAST_RX_TXFILT</name>
							<bitRange>[21:21]</bitRange>
							<description>Filter Tx configuration for the fast Rx PLL</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMING_FAST_RX_EN_FAST_RX_TXFILT_DISABLE</name>
									<value>0</value>
									<description>Disable filter Tx configuration for the fast Rx PLL</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMING_FAST_RX_EN_FAST_RX_TXFILT_ENABLE</name>
									<value>1</value>
									<description>Enable filter Tx configuration for the fast Rx PLL</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMING_FAST_RX_EN_FAST_RX</name>
							<bitRange>[20:20]</bitRange>
							<description>Fast Rx PLL</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMING_FAST_RX_EN_FAST_RX_DISABLE</name>
									<value>0</value>
									<description>Disable the fast Rx PLL</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMING_FAST_RX_EN_FAST_RX_ENABLE</name>
									<value>1</value>
									<description>Enable the fast Rx PLL</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMING_FAST_RX_T_RX_FAST_CHP</name>
							<bitRange>[19:16]</bitRange>
							<description>Time to switch off the fast CHP in Rx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMING_FAST_RX_T_RX_FAST_CHP_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMINGS_5_T_RX_RF</name>
							<bitRange>[15:12]</bitRange>
							<description>Time needed by the Rx RF blocks to switch on</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMINGS_5_T_RX_RF_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMINGS_5_T_RX_BB</name>
							<bitRange>[11:8]</bitRange>
							<description>Time needed by the Rx BB blocks to switch on</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMINGS_5_T_RX_BB_DEFAULT</name>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMINGS_4_T_SUBBAND_RX</name>
							<bitRange>[7:4]</bitRange>
							<description>Time needed by the subband algorithm to calibrate in Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMINGS_4_T_SUBBAND_RX_DEFAULT</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMINGS_4_T_PLL_RX</name>
							<bitRange>[3:0]</bitRange>
							<description>Time needed by the PLL blocks in Rx mode to switch on</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMINGS_4_T_PLL_RX_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_BIAS_0_2</name>
					<description>BIAS_0_2</description>
					<addressOffset>0x98</addressOffset>
					<size>32</size>
					<resetValue>0x38667300</resetValue>
					<resetMask>0xFFFFFFF3</resetMask>
					<fields>
						<field>
							<name>BIAS_2_IQ_RXTX_6</name>
							<bitRange>[31:28]</bitRange>
							<description>VCOM_MX bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_2_IQ_RXTX_6_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_2_IQ_RXTX_5</name>
							<bitRange>[27:24]</bitRange>
							<description>VCOM_LO bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_2_IQ_RXTX_5_DEFAULT</name>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_1_IQ_RXTX_3</name>
							<bitRange>[23:20]</bitRange>
							<description>PrePA Casc bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_1_IQ_RXTX_3_DEFAULT</name>
									<value>6</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_1_IQ_RXTX_2</name>
							<bitRange>[19:16]</bitRange>
							<description>PrePA In bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_1_IQ_RXTX_2_DEFAULT</name>
									<value>6</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_0_IQ_RXTX_1</name>
							<bitRange>[15:12]</bitRange>
							<description>PA backoff bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_0_IQ_RXTX_1_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_0_IQ_RXTX_0</name>
							<bitRange>[11:8]</bitRange>
							<description>PA bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_0_IQ_RXTX_0_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>INTERFACE_CONF_EN_SYNC_IFACE</name>
							<bitRange>[7:7]</bitRange>
							<description>Interfaces resynchronization</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INTERFACE_CONF_EN_SYNC_IFACE_DISABLE</name>
									<value>0</value>
									<description>Interfaces are not resynchronized if the clock is available</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>INTERFACE_CONF_EN_SYNC_IFACE_ENABLE</name>
									<value>1</value>
									<description>Interfaces are resynchronized if the clock is available</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>INTERFACE_CONF_APB_WAIT_STATE</name>
							<bitRange>[6:4]</bitRange>
							<description>Select the number of wait states during the APB transaction</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INTERFACE_CONF_APB_WAIT_STATE_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>INTERFACE_CONF_SPI_SELECT</name>
							<bitRange>[1:0]</bitRange>
							<description>Select the SPI mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INTERFACE_CONF_SPI_SELECT_LEGACY_SPI</name>
									<value>0</value>
									<description>Legacy SPI</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>INTERFACE_CONF_SPI_SELECT_ADVANCED_SPI</name>
									<value>1</value>
									<description>Advanced SPI</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>INTERFACE_CONF_SPI_SELECT_BLIM4SME_SPI</name>
									<value>2</value>
									<description>BLIM4SME SPI</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_BIAS_3_6</name>
					<description>BIAS_3_6</description>
					<addressOffset>0x9C</addressOffset>
					<size>32</size>
					<resetValue>0x778A7477</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>BIAS_6_IQ_BB_0</name>
							<bitRange>[31:28]</bitRange>
							<description>ACD_O bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_6_IQ_BB_0_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_6_IQ_PLL_3</name>
							<bitRange>[27:24]</bitRange>
							<description>DLL bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_6_IQ_PLL_3_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_5_IQ_PLL_4_RX</name>
							<bitRange>[23:20]</bitRange>
							<description>VCO bias for Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_5_IQ_PLL_4_RX_DEFAULT</name>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_5_IQ_PLL_4_TX</name>
							<bitRange>[19:16]</bitRange>
							<description>VCO bias for Tx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_5_IQ_PLL_4_TX_DEFAULT</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_4_IQ_PLL_2</name>
							<bitRange>[15:12]</bitRange>
							<description>Sub-band comparator bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_4_IQ_PLL_2_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_4_IQ_PLL_1</name>
							<bitRange>[11:8]</bitRange>
							<description>Dynamic divider bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_4_IQ_PLL_1_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_3_IQ_RXTX_8</name>
							<bitRange>[7:4]</bitRange>
							<description>IFA ctrl_c bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_3_IQ_RXTX_8_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_3_IQ_RXTX_7</name>
							<bitRange>[3:0]</bitRange>
							<description>IFA ctrl_r bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_3_IQ_RXTX_7_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_BIAS_7_9</name>
					<description>BIAS_7_9</description>
					<addressOffset>0xA0</addressOffset>
					<size>32</size>
					<resetValue>0xD5009F66</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>BIAS_9_IQ_BB_6</name>
							<bitRange>[31:28]</bitRange>
							<description>Peak detector threshold bias 0</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_9_IQ_BB_6_DEFAULT</name>
									<value>157</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_9_IQ_BB_5</name>
							<bitRange>[27:24]</bitRange>
							<description>Peak detector bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_9_IQ_BB_5_DEFAULT</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SWCAP_FSM_SB_CAP_RX</name>
							<bitRange>[23:20]</bitRange>
							<description>VCO subband selection (Rx in FSM mode)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SWCAP_FSM_SB_CAP_RX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SWCAP_FSM_SB_CAP_TX</name>
							<bitRange>[19:16]</bitRange>
							<description>VCO subband selection (Tx in FSM mode)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SWCAP_FSM_SB_CAP_TX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_8_IQ_BB_4</name>
							<bitRange>[15:12]</bitRange>
							<description>RSSI_D bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_8_IQ_BB_4_DEFAULT</name>
									<value>9</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_8_IQ_BB_3</name>
							<bitRange>[11:8]</bitRange>
							<description>RSSI_G bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_8_IQ_BB_3_DEFAULT</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_7_IQ_BB_2</name>
							<bitRange>[7:4]</bitRange>
							<description>ACD_L bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_7_IQ_BB_2_DEFAULT</name>
									<value>6</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_7_IQ_BB_1</name>
							<bitRange>[3:0]</bitRange>
							<description>ACD_C bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_7_IQ_BB_1_DEFAULT</name>
									<value>6</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_BIAS_10_12</name>
					<description>BIAS_10_12</description>
					<addressOffset>0xA4</addressOffset>
					<size>32</size>
					<resetValue>0x17678906</resetValue>
					<resetMask>0x7FFFFFFF</resetMask>
					<fields>
						<field>
							<name>SD_MASH_MASH_DITHER_TYPE</name>
							<bitRange>[30:30]</bitRange>
							<description>Enable the new dithering scheme</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SD_MASH_MASH_DITHER_TYPE_0</name>
									<value>0</value>
									<description>Disable the new dithering scheme</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SD_MASH_MASH_DITHER_TYPE_ENABLE</name>
									<value>1</value>
									<description>Enable the new dithering scheme</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SD_MASH_MASH_ENABLE</name>
							<bitRange>[29:29]</bitRange>
							<description>Enable the sigma delta mash</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SD_MASH_MASH_ENABLE_DISABLE</name>
									<value>0</value>
									<description>Disable the sigma delta mash</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SD_MASH_MASH_ENABLE_ENABLE</name>
									<value>1</value>
									<description>Enable the sigma delta mash</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SD_MASH_MASH_DITHER</name>
							<bitRange>[28:28]</bitRange>
							<description>Enable dithering on the sigma delta mash</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SD_MASH_MASH_DITHER_DISABLE</name>
									<value>0</value>
									<description>Disable dithering on the sigma delta mash</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SD_MASH_MASH_DITHER_ENABLE</name>
									<value>1</value>
									<description>Enable dithering on the sigma delta mash</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SD_MASH_MASH_ORDER</name>
							<bitRange>[27:25]</bitRange>
							<description>Order of the sigma delta mash</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SD_MASH_MASH_ORDER_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SD_MASH_MASH_RSTB</name>
							<bitRange>[24:24]</bitRange>
							<description>Reset of the sigma delta mash (active low)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SD_MASH_MASH_RSTB_RESET</name>
									<value>0</value>
									<description>Reset the sigma delta mash</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SD_MASH_MASH_RSTB_NO_RESET</name>
									<value>1</value>
									<description>Do not reset the sigma delta mash</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_12_LNA_AGC_BIAS_3</name>
							<bitRange>[23:20]</bitRange>
							<description>LNA bias for AGC lvl 3</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_12_LNA_AGC_BIAS_3_DEFAULT</name>
									<value>6</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_12_LNA_AGC_BIAS_2</name>
							<bitRange>[19:16]</bitRange>
							<description>LNA bias for AGC lvl 2</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_12_LNA_AGC_BIAS_2_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_11_LNA_AGC_BIAS_1</name>
							<bitRange>[15:12]</bitRange>
							<description>LNA bias for AGC lvl 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_11_LNA_AGC_BIAS_1_DEFAULT</name>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_11_LNA_AGC_BIAS_0</name>
							<bitRange>[11:8]</bitRange>
							<description>LNA bias for AGC lvl 0</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_11_LNA_AGC_BIAS_0_DEFAULT</name>
									<value>9</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_10_IQ_BB_8</name>
							<bitRange>[7:4]</bitRange>
							<description>Peak detector threshold bias 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_10_IQ_BB_8_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_10_IQ_BB_7</name>
							<bitRange>[3:0]</bitRange>
							<description>Peak detector threshold bias 2</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_10_IQ_BB_7_DEFAULT</name>
									<value>6</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG2A</name>
					<description>REG2A</description>
					<addressOffset>0xA8</addressOffset>
					<size>32</size>
					<resetValue>0x80000</resetValue>
					<resetMask>0xF0FFFFF</resetMask>
					<fields>
						<field>
							<name>SD_MASH_MASK_MASH_MASK</name>
							<bitRange>[27:24]</bitRange>
							<description>Debug: mask n LSBs of the fractional part of the MASH</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SD_MASH_MASK_MASH_MASK_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_EN_2_EN_PTAT</name>
							<bitRange>[19:19]</bitRange>
							<description>Enable PTAT</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_EN_2_EN_PTAT_DISABLE</name>
									<value>0</value>
									<description>Disable PTAT</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BIAS_EN_2_EN_PTAT_ENABLE</name>
									<value>1</value>
									<description>Enable PTAT</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_EN_2_EN_BIAS_BB_HI</name>
							<bitRange>[18:16]</bitRange>
							<description>Bias enable for BB (same order as biases)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_EN_2_EN_BIAS_BB_HI_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_EN_1_EN_BIAS_BB_LO</name>
							<bitRange>[15:12]</bitRange>
							<description>Bias enable for BB (same order as biases)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_EN_1_EN_BIAS_BB_LO_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_EN_1_EN_BIAS_PLL</name>
							<bitRange>[11:7]</bitRange>
							<description>Bias enable for PLL (same order as biases)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_EN_1_EN_BIAS_PLL_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_EN_1_EN_BIAS_RXTX</name>
							<bitRange>[6:0]</bitRange>
							<description>Bias enable for RxTx (same order as biases)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_EN_1_EN_BIAS_RXTX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_PLL_CTRL</name>
					<description>PLL_CTRL</description>
					<addressOffset>0xAC</addressOffset>
					<size>32</size>
					<resetValue>0x2C01F46</resetValue>
					<resetMask>0x7FFBFFF</resetMask>
					<fields>
						<field>
							<name>PLL_CTRL_DISABLE_CHP_SBS</name>
							<bitRange>[26:26]</bitRange>
							<description>Charge-pump disabling during sub-band selection (FLL and frequency ratios)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_2_DISABLE_CHP_SBS_DISABLE</name>
									<value>0</value>
									<description>Charge-pump is enabled during the sub-band selection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_2_DISABLE_CHP_SBS_ENABLE</name>
									<value>1</value>
									<description>Charge-pump is disabled during the sub-band selection</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_PLL_RX_48MEG</name>
							<bitRange>[25:25]</bitRange>
							<description>PLL frequency</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_2_PLL_RX_48MEG_24</name>
									<value>0</value>
									<description>PLL is set to 24MHz in Rx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_2_PLL_RX_48MEG_48</name>
									<value>1</value>
									<description>PLL is set to 48MHz in Rx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_SWCAP_TX_SAME_RX</name>
							<bitRange>[24:24]</bitRange>
							<description>Registers for Rx and Tx swcap in case of swcap_fsm=1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_2_SWCAP_TX_SAME_RX_DISABLE</name>
									<value>0</value>
									<description>The register for Rx and Tx swcap is not the same</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_2_SWCAP_TX_SAME_RX_ENABLE</name>
									<value>1</value>
									<description>The register for Rx and Tx swcap is the same</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_SWCAP_FSM</name>
							<bitRange>[23:23]</bitRange>
							<description>swcap_fsm register selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_2_SWCAP_FSM_DISABLE</name>
									<value>0</value>
									<description>Don't use the swcap_fsm register as reference for the sub-band selection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_2_SWCAP_FSM_ENABLE</name>
									<value>1</value>
									<description>Use the swcap_fsm register as reference for the sub-band selection</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_DLL_RSTB</name>
							<bitRange>[22:22]</bitRange>
							<description>Reset signal of the DLL (active low)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_2_DLL_RSTB_RESET</name>
									<value>0</value>
									<description>Reset the DLL</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_2_DLL_RSTB_NO_RESET</name>
									<value>1</value>
									<description>Don't reset the DLL</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_VCO_SUBBAND_TRIM</name>
							<bitRange>[21:18]</bitRange>
							<description>VCO sub-band selection bits</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_VCO_SUBBAND_TRIM_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_SUB_SEL_OFFS_EN</name>
							<bitRange>[17:17]</bitRange>
							<description>Add offset to sub-band selection comparator</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_1_SUB_SEL_OFFS_EN_DISABLE</name>
									<value>0</value>
									<description>Don't add offset to sub-band selection comparator</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_1_SUB_SEL_OFFS_EN_ENABLE</name>
									<value>1</value>
									<description>Add offset to sub-band selection comparator</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_DIV2_CLKVCO_TEST_EN</name>
							<bitRange>[16:16]</bitRange>
							<description>VCO signal divided by the programmable divider</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_1_DIV2_CLKVCO_TEST_EN_1</name>
									<value>0</value>
									<description>Division ratio set to 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_1_DIV2_CLKVCO_TEST_EN_2</name>
									<value>1</value>
									<description>Division ratio set to 2 (before to be outputted to ck_div_test)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_VCODIV_CLK_TEST_EN</name>
							<bitRange>[15:15]</bitRange>
							<description>Output on GPIO the VCO signal divided by the programmable divider</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_1_VCODIV_CLK_TEST_EN_DISABLE</name>
									<value>0</value>
									<description>Disable to output on GPIO the VCO signal divided by the programmable divider</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_ENABLE_VCODIV_CLK_TEST_EN_ENABLE</name>
									<value>1</value>
									<description>Enable to output on GPIO the VCO signal divided by the programmable divider</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_CHP_DEAD_ZONE_EN</name>
							<bitRange>[13:13]</bitRange>
							<description>Charge-pump dead zone</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_1_CHP_DEAD_ZONE_EN_DISABLE</name>
									<value>0</value>
									<description>Disable charge-pump dead zone</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_ENABLE_CHP_DEAD_ZONE_EN_ENABLE</name>
									<value>1</value>
									<description>Enable charge-pump dead zone</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_CHP_CURR_OFF_TRIM_TX</name>
							<bitRange>[12:11]</bitRange>
							<description>Charge-pump offset current values selection bits in TX</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_1_CHP_CURR_OFF_TRIM_TX_15</name>
									<value>0</value>
									<description>d_phi=15</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_1_CHP_CURR_OFF_TRIM_TX_22</name>
									<value>1</value>
									<description>d_phi=22.5</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_1_CHP_CURR_OFF_TRIM_TX_30</name>
									<value>2</value>
									<description>d_phi = 30</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_1_CHP_CURR_OFF_TRIM_TX_60</name>
									<value>3</value>
									<description>d_phi = 60</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_CHP_CURR_OFF_TRIM_RX</name>
							<bitRange>[10:9]</bitRange>
							<description>Charge-pump offset current values selection bits in RX</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_1_CHP_CURR_OFF_TRIM_RX_15</name>
									<value>0</value>
									<description>d_phi=15</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_1_CHP_CURR_OFF_TRIM_RX_22</name>
									<value>1</value>
									<description>d_phi=22.5</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_1_CHP_CURR_OFF_TRIM_RX_30</name>
									<value>2</value>
									<description>d_phi = 30</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_1_CHP_CURR_OFF_TRIM_RX_60</name>
									<value>3</value>
									<description>d_phi = 60</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_HIGH_BW_FILTER_EN_TX</name>
							<bitRange>[8:8]</bitRange>
							<description>PLL filter high bandwidth needed in TX</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_HIGH_BW_FILTER_EN_TX_DISABLE</name>
									<value>0</value>
									<description>Disable the PLL filter high bandwidth needed in TX</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_HIGH_BW_FILTER_EN_TX_ENABLE</name>
									<value>1</value>
									<description>Enable the PLL filter high bandwidth needed in TX</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_HIGH_BW_FILTER_EN_RX</name>
							<bitRange>[7:7]</bitRange>
							<description>PLL filter high bandwidth needed in RX</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_HIGH_BW_FILTER_EN_RX_DISABLE</name>
									<value>0</value>
									<description>Disable the PLL filter high bandwidth needed in RX</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_HIGH_BW_FILTER_EN_RX_ENABLE</name>
									<value>1</value>
									<description>Enable the PLL filter high bandwidth needed in RX</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_FAST_CHP_EN_TX</name>
							<bitRange>[6:6]</bitRange>
							<description>High current output of the charge-pump for PLL TX high bandwidth mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_FAST_CHP_EN_TX_DISABLE</name>
									<value>0</value>
									<description>Disable the high current output of the charge-pump in TX</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_FAST_CHP_EN_TX_ENABLE</name>
									<value>1</value>
									<description>Enable the high current output of the charge-pum in TX</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_FAST_CHP_EN_RX</name>
							<bitRange>[5:5]</bitRange>
							<description>High current output of the charge-pump for PLL RX high bandwidth mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_FAST_CHP_EN_RX_DISABLE</name>
									<value>0</value>
									<description>Disable the high current output of the charge-pump in RX</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_FAST_CHP_EN_RX_ENABLE</name>
									<value>1</value>
									<description>Enable the high current output of the charge-pump in RX</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_CHP_MODE_TRIM</name>
							<bitRange>[4:3]</bitRange>
							<description>Charge-pump active if 00 else this allow to open the PLL and force the VCO tune voltage to reach</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_CHP_MODE_TRIM_MIN_FREQ</name>
									<value>0</value>
									<description>Minimum frequency inside sub-band selection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_CHP_MODE_TRIM_MED_FREQ</name>
									<value>1</value>
									<description>Medium frequency inside sub-band selection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_CHP_MODE_TRIM_MAX_FREQ</name>
									<value>2</value>
									<description>Maximum frequency inside sub-band selection</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_CHP_CMC_EN</name>
							<bitRange>[2:2]</bitRange>
							<description>Common mode control block of the charge-pump</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_CHP_CMC_EN_DISABLE</name>
									<value>0</value>
									<description>Disable the common mode control block of the charge-pump</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_CHP_CMC_EN_ENABLE</name>
									<value>1</value>
									<description>Enable the common mode control block of the charge-pump</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_CHP_CURR_OFF_EN_TX</name>
							<bitRange>[1:1]</bitRange>
							<description>Charge-pump offset current in Tx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_CHP_CURR_OFF_EN_TX_DISABLE</name>
									<value>0</value>
									<description>Disable the charge-pump offset current in TX</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_CHP_CURR_OFF_EN_TX_ENABLE</name>
									<value>1</value>
									<description>Enable the charge-pump offset current in TX</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_CHP_CURR_OFF_EN_RX</name>
							<bitRange>[0:0]</bitRange>
							<description>Charge-pump offset current in Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_CHP_CURR_OFF_EN_RX_DISABLE</name>
									<value>0</value>
									<description>Disable the charge-pump offset current in RX</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_CHP_CURR_OFF_EN_RX_ENABLE</name>
									<value>1</value>
									<description>Enable the charge-pump offset current in RX</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_DLL_CTRL</name>
					<description>DLL_CTRL</description>
					<addressOffset>0xB0</addressOffset>
					<size>32</size>
					<resetValue>0x24110064</resetValue>
					<resetMask>0xFFFF1FFF</resetMask>
					<fields>
						<field>
							<name>RSSI_TUN_1_RSSI_TUN_GAIN</name>
							<bitRange>[31:29]</bitRange>
							<description>RSSI tuning for gain</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_TUN_1_RSSI_TUN_GAIN_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_TUN_1_RSSI_ODD_OFFSET</name>
							<bitRange>[28:24]</bitRange>
							<description>RSSI tuning for odd stages: offset to the even triangular wave</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_TUN_1_RSSI_ODD_OFFSET_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_TUN_1_RSSI_EVEN_MAX</name>
							<bitRange>[23:20]</bitRange>
							<description>RSSI tuning for even stages: maximum value of the triangular wave. If max = min, static signal.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_TUN_1_RSSI_EVEN_MAX_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_TUN_1_RSSI_EVEN_MIN</name>
							<bitRange>[19:16]</bitRange>
							<description>RSSI tuning for even stages: minimum value of the triangular wave</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_TUN_1_RSSI_EVEN_MIN_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_CK_LAST_SEL_DELAY</name>
							<bitRange>[12:12]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_CK_LAST_SEL_DELAY_0</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_LAST_SEL_DELAY_1</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_CK_FIRST_SEL_DELAY</name>
							<bitRange>[11:11]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_CK_FIRST_SEL_DELAY_0</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_FIRST_SEL_DELAY_1</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_CK_EXT_SEL</name>
							<bitRange>[10:10]</bitRange>
							<description>Input clock selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_CK_EXT_SEL_XTAL</name>
									<value>0</value>
									<description>Input clock comes from ck_xtal pin</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_EXT_SEL_EXT</name>
									<value>1</value>
									<description>Input clock comes from ck_ext pin</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_CK_DIG_EN</name>
							<bitRange>[9:9]</bitRange>
							<description>Alternate ck_dig pin to output the PLL reference clock signal</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_CK_DIG_EN_NOMINAL</name>
									<value>0</value>
									<description>Don't use the alternate ck_dig pin to output the PLL reference clock signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_DIG_EN_ALTERNATE</name>
									<value>1</value>
									<description>Use the alternate ck_dig pin to output the PLL reference clock signal</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_CK_TEST_EN</name>
							<bitRange>[8:8]</bitRange>
							<description>Output on GPIO the PLL reference clock signal via ck_test pin</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_CK_TEST_EN_0</name>
									<value>0</value>
									<description>Don't output on GPIO the PLL reference clock signal via ck_test pin</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_TEST_EN_ENABLE</name>
									<value>1</value>
									<description>Output on GPIO the PLL reference clock signal via ck_test pin</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_TOO_FAST_ENB</name>
							<bitRange>[7:7]</bitRange>
							<description>Lock range phase detector</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_TOO_FAST_ENB_DISABLE</name>
									<value>0</value>
									<description>Enable auxiliary wide lock range phase detector when fast mode locking is enabled (fast_enb = 0)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_TOO_FAST_ENB_ENABLE</name>
									<value>1</value>
									<description>The narrow lock range phase detector is enabled and bit 2 (fast_enb) must be high to avoid false frequency lock (slow mode locking)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_LOCKED_DET_EN</name>
							<bitRange>[6:6]</bitRange>
							<description>Reference frequency multiplier locked detector</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_LOCKED_DET_EN_DISABLE</name>
									<value>0</value>
									<description>Disable reference frequency multiplier locked detector</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_LOCKED_DET_EN_ENABLE</name>
									<value>1</value>
									<description>Enable reference frequency multiplier locked detector</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_LOCKED_AUTO_CHECK_EN</name>
							<bitRange>[5:5]</bitRange>
							<description>Frequency multiplier is out of lock (usually because some input clocks from ck_xtal or ck_ext are missing)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_LOCKED_AUTO_CHECK_EN_DISABLE</name>
									<value>0</value>
									<description>Manual reset should be performed via dll_rstb input(see Table 3) to relock the frequency multiplier</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_LOCKED_AUTO_CHECK_EN_ENABLE</name>
									<value>1</value>
									<description>Frequency multiplier will try to lock again automatically</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_FAST_ENB</name>
							<bitRange>[4:4]</bitRange>
							<description>Enable, when low, fast mode locking of the reference frequency multiplier (default). Bit 5 must also be set low in this mode of operation (see below)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_FAST_ENB_ENABLE</name>
									<value>0</value>
									<description>Fast mode locking of the reference frequency multiplier</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_FAST_ENB_DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_CK_SEL_TX</name>
							<bitRange>[3:2]</bitRange>
							<description>Selection of the clock used as frequency reference of the PLL in TX (also to ck_test and ck_dig outputs)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_CK_SEL_TX_0</name>
									<value>0</value>
									<description>ref = ck_xtal ot ck_ext (if bit 8 is high)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_SEL_TX_1</name>
									<value>1</value>
									<description>ref = same as ck_sel = 00 if dll_en = 0, otherwise frequency(ref) = 3x frequency(ck_xtal) or 3x frequency(ck_ext) (if bit 8 is high)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_SEL_TX_2</name>
									<value>2</value>
									<description>ref = same as ck_sel = 01 but output frequency divided by 2 (used in normal RX mode when dll_en = 0)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_SEL_TX_3</name>
									<value>3</value>
									<description>ref = same as ck_sel = 01 but output frequency divided by 5 (used for RX mode with external signal at 132 MHz when dll_en = 0)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_CK_SEL_RX</name>
							<bitRange>[1:0]</bitRange>
							<description>Selection of the clock used as frequency reference of the PLL in RX (also to ck_test and ck_dig outputs)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_CK_SEL_RX_0</name>
									<value>0</value>
									<description>ref = ck_xtal ot ck_ext (if bit 8 is high)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_SEL_RX_1</name>
									<value>1</value>
									<description>ref = same as ck_sel = 00 if dll_en = 0, otherwise frequency(ref) = 3x frequency(ck_xtal) or 3x frequency(ck_ext) (if bit 8 is high)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_SEL_RX_2</name>
									<value>2</value>
									<description>ref = same as ck_sel = 01 but output frequency divided by 2 (used in normal RX mode when dll_en = 0)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_SEL_RX_3</name>
									<value>3</value>
									<description>ref = same as ck_sel = 01 but output frequency divided by 5 (used for RX mode with external signal at 132 MHz when dll_en = 0)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG2D</name>
					<description>REG2D</description>
					<addressOffset>0xB4</addressOffset>
					<size>32</size>
					<resetValue>0x54FA50B</resetValue>
					<resetMask>0x3FFFFF7F</resetMask>
					<fields>
						<field>
							<name>PA_CONF_SW_CN</name>
							<bitRange>[29:28]</bitRange>
							<description>Harmonic 2 notch tuning</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_CONF_SW_CN_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_CONF_TX_SWITCHPA</name>
							<bitRange>[27:27]</bitRange>
							<description>Switch PA</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_CONF_TX_SWITCHPA_DISABLE</name>
									<value>0</value>
									<description>RF Tx timing</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PA_CONF_TX_SWITCHPA_ENABLE</name>
									<value>1</value>
									<description>Enable the PA only with the digital block</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_CONF_TX_0DBM</name>
							<bitRange>[26:26]</bitRange>
							<description>Select between PPA and PA</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_CONF_TX_DISABLEDBM_DISABLE</name>
									<value>0</value>
									<description>Only use the PPA is used (-20dBm)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PA_CONF_TX_DISABLEDBM_ENABLE</name>
									<value>1</value>
									<description>Enable the PA</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_CONF_LIN_RAMP</name>
							<bitRange>[25:25]</bitRange>
							<description>PA ramp-up linearization</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_CONF_LIN_RAMP_DISABLE</name>
									<value>0</value>
									<description>Don't linearize the PA ramp-up by having not equal ramp-up step delays</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PA_CONF_LIN_RAMP_ENABLE</name>
									<value>1</value>
									<description>Linearize the PA ramp-up by having not equal ramp-up step delays</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_CONF_MIN_PA_PWR</name>
							<bitRange>[24:24]</bitRange>
							<description>Set the minimum power during the PA ramp-up</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_CONF_MIN_PA_PWR_M3</name>
									<value>0</value>
									<description>The ramp-up starts at -3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PA_CONF_MIN_PA_PWR_M1</name>
									<value>1</value>
									<description>The ramp-up starts at -1</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTRL_RX_SWITCH_LP</name>
							<bitRange>[23:23]</bitRange>
							<description>Switch the low-pass filter in the Rx chain</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTRL_RX_SWITCH_LP_DISABLE</name>
									<value>0</value>
									<description>Do not switch the low-pass filter in the Rx chain</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTRL_RX_SWITCH_LP_ENABLE</name>
									<value>1</value>
									<description>Switch the low-pass filter in the Rx chain</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTRL_RX_USE_PEAK_DETECTOR</name>
							<bitRange>[22:22]</bitRange>
							<description>Peak detector powering</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTRL_RX_USE_PEAK_DETECTOR_DISABLE</name>
									<value>0</value>
									<description>The peak detector is not powered on during the Rx by the FSM</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTRL_RX_USE_PEAK_DETECTOR_ENABLE</name>
									<value>1</value>
									<description>The peak detector is powered on during the Rx by the FSM</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTRL_RX_START_MIX_ON_CAL</name>
							<bitRange>[21:21]</bitRange>
							<description>Mixer enabling</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTRL_RX_START_MIX_ON_CAL_DISABLE</name>
									<value>0</value>
									<description>The mixer is disabled during the sub-band selection phase</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTRL_RX_START_MIX_ON_CAL_ENABLE</name>
									<value>1</value>
									<description>The mixer is enabled during the sub-band selection phase</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTRL_RX_CTRL_RX</name>
							<bitRange>[20:16]</bitRange>
							<description>RX control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTRL_RX_CTRL_RX_DEFAULT</name>
									<value>15</value>
									<description>Rx control</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTRL_ADC_PHADC_THERM_OUT_EN</name>
							<bitRange>[15:15]</bitRange>
							<description>Enable the buffers of phADC thermometric code</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTRL_ADC_PHADC_THERM_OUT_EN_DISABLE</name>
									<value>0</value>
									<description>Disable thermometric code</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTRL_ADC_PHADC_THERM_OUT_EN_ENABLE</name>
									<value>1</value>
									<description>Enable thermometric code</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTRL_ADC_PHADC_DELLATCH</name>
							<bitRange>[14:13]</bitRange>
							<description>phADC delay latch trimming</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTRL_ADC_PHADC_DELLATCH_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTRL_ADC_CTRL_ADC</name>
							<bitRange>[12:8]</bitRange>
							<description>phADC control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTRL_ADC_CTRL_ADC_DEFAULT</name>
									<value>5</value>
									<description>bits(1:0) =&gt; phADC reset delay, bits(3:2) phADC clock delay, bit(4) phADC latch idle</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_TUN_2_RSSI_TRI_CK_DIV</name>
							<bitRange>[6:5]</bitRange>
							<description>Speed on the RSSI triangular dithering signal (cf reg RSSI_TUN)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_TRI_CK_DIV_2</name>
									<value>0</value>
									<description>2 RSSI clk periods</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_TRI_CK_DIV_4</name>
									<value>1</value>
									<description>4 RSSI clk periods</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_TRI_CK_DIV_8</name>
									<value>2</value>
									<description>8 RSSI clk periods</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_TRI_CK_DIV_16</name>
									<value>3</value>
									<description>16 RSSI clk periods</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_TUN_2_RSSI_ONE_CK_RSSI_PHADC</name>
							<bitRange>[4:4]</bitRange>
							<description>RSSI and phADC clocks sharing</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_ONE_CK_RSSI_PHADC_DISABLE</name>
									<value>0</value>
									<description>RSSI and the phADC don't share the same clock</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_ONE_CK_RSSI_PHADC_ENABLE</name>
									<value>1</value>
									<description>RSSI and the phADC share the same clock</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_TUN_2_RSSI_FULL</name>
							<bitRange>[3:3]</bitRange>
							<description>RSSI full scale</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_FULL_DISABLE</name>
									<value>0</value>
									<description>RSSI full scale is not used</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_FULL_ENABLE</name>
									<value>1</value>
									<description>RSSI full scale is used (10bits)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_TUN_2_RSSI_1DB</name>
							<bitRange>[2:2]</bitRange>
							<description>LSB resolution</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_1DB_0P5</name>
									<value>0</value>
									<description>LSB is 0.5dB</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_1DB_1</name>
									<value>1</value>
									<description>LSB is 1dB</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_TUN_2_RSSI_PRE_ATT</name>
							<bitRange>[1:0]</bitRange>
							<description>Pre attenuation of the RSSI signal</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_PRE_ATT_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG2E</name>
					<description>REG2E</description>
					<addressOffset>0xB8</addressOffset>
					<size>32</size>
					<resetValue>0x60600000</resetValue>
					<resetMask>0xFFFF1FFF</resetMask>
					<fields>
						<field>
							<name>XTAL_TRIM_XTAL_TRIM_INIT</name>
							<bitRange>[31:24]</bitRange>
							<description>Initial trimming of the xtal</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_TRIM_XTAL_TRIM_INIT_DEFAULT</name>
									<value>96</value>
									<description>5MSB thermometric, 3LSB direct</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_TRIM_XTAL_TRIM</name>
							<bitRange>[23:16]</bitRange>
							<description>Trimming of the xtal</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_TRIM_XTAL_TRIM_DEFAULT</name>
									<value>96</value>
									<description>5MSB thermometric, 3LSB direct</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENABLES_SEPARATE_PPA_CASC</name>
							<bitRange>[12:12]</bitRange>
							<description>PA cascode bit</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLES_SEPARATE_PPA_CASC_DISABLE</name>
									<value>0</value>
									<description>Enable PPA cascode bit is dependent of the en PA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_SEPARATE_PPA_CASC_ENABLE</name>
									<value>1</value>
									<description>Disable PPA cascode bit is independent from the en PA</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENABLES_EN_RXTX</name>
							<bitRange>[11:6]</bitRange>
							<description>Enable signals</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLES_EN_RXTX_0</name>
									<value>0</value>
									<description>LNA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_EN_RXTX_1</name>
									<value>1</value>
									<description>LNA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_EN_RXTX_2</name>
									<value>2</value>
									<description>IFA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_EN_RXTX_3</name>
									<value>3</value>
									<description>TX</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_EN_RXTX_4</name>
									<value>4</value>
									<description>PA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_EN_RXTX_5</name>
									<value>5</value>
									<description>PPA casc</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENABLES_EN_BB</name>
							<bitRange>[5:0]</bitRange>
							<description>Enable signals for the BB</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLES_EN_BB_0</name>
									<value>0</value>
									<description>Filter,</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_EN_BB_1</name>
									<value>1</value>
									<description>Filter central frequency bias</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_EN_BB_2</name>
									<value>2</value>
									<description>Filter bandwidth bias</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_EN_BB_3</name>
									<value>3</value>
									<description>ADC</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_EN_BB_4</name>
									<value>4</value>
									<description>RSSI</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_EN_BB_5</name>
									<value>5</value>
									<description>Peak detector</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_XTAL_CTRL</name>
					<description>XTAL_CTRL</description>
					<addressOffset>0xBC</addressOffset>
					<size>32</size>
					<resetValue>0xC3810500</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>XTAL_CTRL_XO_THR_HIGH</name>
							<bitRange>[31:28]</bitRange>
							<description>High threshold for xtal trimming</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_XO_THR_HIGH_DEFAULT</name>
									<value>12</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_XO_THR_LOW</name>
							<bitRange>[27:24]</bitRange>
							<description>Low threshold for xtal trimming</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_XO_THR_LOW_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_XO_A_S_CURR_SEL_HIGH</name>
							<bitRange>[23:22]</bitRange>
							<description>Value of after_startup_curr_sel when level is higher than xo_thr_high</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_XO_A_S_CURR_SEL_HIGH_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_XO_A_S_CURR_SEL_LOW</name>
							<bitRange>[21:20]</bitRange>
							<description>Value of after_startup_curr_sel when level is lower than xo_thr_low</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_XO_A_S_CURR_SEL_LOW_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_LOW_CLK_READY_TH_EN</name>
							<bitRange>[19:19]</bitRange>
							<description>clk_ready threshold</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_LOW_CLK_READY_TH_EN_NOMINAL</name>
									<value>0</value>
									<description>The clk_ready threshold is nominal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_LOW_CLK_READY_TH_EN_LOW</name>
									<value>1</value>
									<description>The clk_ready threshold is set to a lower value</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_XTAL_CTRL_BYPASS</name>
							<bitRange>[18:18]</bitRange>
							<description>Bypass the Xtal control algorithm</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_XTAL_CTRL_BYPASS_DISABLE</name>
									<value>0</value>
									<description>Don't bypass the Xtal control algorithm</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_XTAL_CTRL_BYPASS_ENABLE</name>
									<value>1</value>
									<description>Bypass the Xtal control algorithm</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_DIG_CLK_IN_SEL</name>
							<bitRange>[17:17]</bitRange>
							<description>Clock selection for the digital block</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_DIG_CLK_IN_SEL_XTAL</name>
									<value>0</value>
									<description>Select the internal xtal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_DIG_CLK_IN_SEL_CLK_IN</name>
									<value>1</value>
									<description>Select the clk_in_dig signal</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_XO_EN_B_REG</name>
							<bitRange>[16:16]</bitRange>
							<description>Xtal oscillator enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_ENABLE_OSCILLATOR</name>
									<value>0</value>
									<description>Xtal oscillator enable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_DISABLE_OSCILLATOR</name>
									<value>1</value>
									<description>Xtal oscillator disable</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_XTAL_CKDIV</name>
							<bitRange>[15:14]</bitRange>
							<description>Xtal trimming speed</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_XTAL_CKDIV_0</name>
									<value>0</value>
									<description>43 us</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_XTAL_CKDIV_1</name>
									<value>1</value>
									<description>85 us</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_XTAL_CKDIV_2</name>
									<value>2</value>
									<description>171 us</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_XTAL_CKDIV_3</name>
									<value>3</value>
									<description>341 us</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_CLK_OUT_EN_B</name>
							<bitRange>[13:13]</bitRange>
							<description>Output clock to go to main IP</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_CLK_OUT_EN_B_ENABLE</name>
									<value>0</value>
									<description>Enable the output clock to go to main IP</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_CLK_OUT_EN_B_DISABLE</name>
									<value>1</value>
									<description>Disable the output clock to go to main IP (clk_out output stay low)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_REG_VALUE_SEL</name>
							<bitRange>[12:12]</bitRange>
							<description>Control bits of xtal_reg</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_REG_VALUE_SEL_EXTERNAL</name>
									<value>0</value>
									<description>Main ctrl signals are used instead of corresponding ctrl signal or some control bits of xtal_reg</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_REG_VALUE_SEL_INTERNAL</name>
									<value>1</value>
									<description>Corresponding ctrl signal and some control bits of xtal_reg are used instead of main ctrl signals.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_AFTERSTARTUP_CURR_SEL</name>
							<bitRange>[11:10]</bitRange>
							<description>Selection of the current before amplitude stabilization but after starting-up in active transistors of the core oscillator</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_AFTERSTARTUP_CURR_SEL_0</name>
									<value>0</value>
									<description>0.15 mA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_AFTERSTARTUP_CURR_SEL_1</name>
									<value>1</value>
									<description>0.24 mA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_AFTERSTARTUP_CURR_SEL_2</name>
									<value>2</value>
									<description>0.40 mA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_AFTERSTARTUP_CURR_SEL_3</name>
									<value>3</value>
									<description>0.61 mA</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_STARTUP_CURR_SEL</name>
							<bitRange>[9:8]</bitRange>
							<description>Selection of the starting-up current in active transistors of the core oscillator</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_STARTUP_CURR_SEL_0</name>
									<value>0</value>
									<description>0.41 mA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_STARTUP_CURR_SEL_1</name>
									<value>1</value>
									<description>0.59 mA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_STARTUP_CURR_SEL_2</name>
									<value>2</value>
									<description>0.88 mA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_STARTUP_CURR_SEL_3</name>
									<value>3</value>
									<description>1.24 mA</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_INV_CLK_DIG</name>
							<bitRange>[7:7]</bitRange>
							<description>Invert clock on clk_dig output</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_INV_CLK_DIG_DISABLE</name>
									<value>0</value>
									<description>Don't invert clock on clk_dig output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_INV_CLK_DIG_ENABLE</name>
									<value>1</value>
									<description>Invert clock on clk_dig output</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_INV_CLK_PLL</name>
							<bitRange>[6:6]</bitRange>
							<description>Invert clock on clk_pll output</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_INV_CLK_PLL_DISABLE</name>
									<value>0</value>
									<description>Don't invert clock on clk_pll output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_INV_CLK_PLL_ENABLE</name>
									<value>1</value>
									<description>Invert clock on clk_pll output</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_FORCE_CLK_READY</name>
							<bitRange>[5:5]</bitRange>
							<description>Force output clocks on clk_pll, clk_dig and clk_out</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_FORCE_CLK_READY_DISABLE</name>
									<value>0</value>
									<description>Don't force output clocks on clk_pll, clk_dig and clk_out</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_FORCE_CLK_READY_ENABLE</name>
									<value>1</value>
									<description>Force output clocks on clk_pll, clk_dig and clk_out and bypass the xtal internal clock detector</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_CLK_DIG_EN_B</name>
							<bitRange>[4:4]</bitRange>
							<description>When high, disable the output clock to go to digital (clk_dig output stay low).</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_CLK_DIG_EN_B_DISABLE</name>
									<value>0</value>
									<description>Enable the output clock to go to digital</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_CLK_DIG_EN_B_ENABLE</name>
									<value>1</value>
									<description>Disable the output clock to go to digital (clk_dig output stay low)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_BUFF_EN_B</name>
							<bitRange>[3:3]</bitRange>
							<description>Xtal buffer disabling</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_BUFF_EN_B_DISABLE</name>
									<value>0</value>
									<description>The xtal buffer is enabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_BUFF_EN_B_ENABLE</name>
									<value>1</value>
									<description>The xtal buffer is disabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_HP_MODE</name>
							<bitRange>[2:2]</bitRange>
							<description>Bias current increase in the clock buffer</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_HP_MODE_NOMINAL</name>
									<value>0</value>
									<description>The bias current in the clock buffer is nominal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_HP_MODE_HIGH</name>
									<value>1</value>
									<description>The bias current in the clock buffer is increased</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_LP_MODE</name>
							<bitRange>[1:1]</bitRange>
							<description>Bias current decrease in the clock buffer</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_LP_MODE_NOMINAL</name>
									<value>0</value>
									<description>The bias current in the clock buffer is nominal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_LP_MODE_HIGH</name>
									<value>1</value>
									<description>The bias current in the clock buffer is reduced compared to normal operatio</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_EXT_CLK_MODE</name>
							<bitRange>[0:0]</bitRange>
							<description>Use XTAL pads as external clock input</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_EXT_CLK_MODE_DISABLE</name>
									<value>0</value>
									<description>Don not use xtal_p (and eventually xtal_n) as external clock input(s)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_EXT_CLK_MODE_ENABLE</name>
									<value>1</value>
									<description>Use xtal_p (and eventually xtal_n) as external clock input(s)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_SUBBAND</name>
					<description>SUBBAND</description>
					<addressOffset>0xC0</addressOffset>
					<size>32</size>
					<resetValue>0xF1D0F080</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SUBBAND_OFFSET_SB_OFFSET_RX</name>
							<bitRange>[31:24]</bitRange>
							<description>Offset to add in frequency count in order to compensate the offset of the varicap.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_OFFSET_SB_OFFSET_RX_DEFAULT</name>
									<value>241</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_OFFSET_SB_OFFSET</name>
							<bitRange>[23:16]</bitRange>
							<description>Offset to add in frequency count in order to compensate the offset of the varicap.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_OFFSET_SB_OFFSET_DEFAULT</name>
									<value>208</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SWCAP_LIM_SB_MAX_VAL</name>
							<bitRange>[15:12]</bitRange>
							<description>Maximum subband value in linear search subband (freq and comp)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SWCAP_LIM_SB_MAX_VAL_DEFAULT</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SWCAP_LIM_SB_MIN_VAL</name>
							<bitRange>[11:8]</bitRange>
							<description>Minimum subband value in linear search subband (freq and comp)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SWCAP_LIM_SB_MIN_VAL_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_CONF_SB_FLL_MODE</name>
							<bitRange>[7:7]</bitRange>
							<description>FLL mode for the subband selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_FLL_MODE_DISABLE</name>
									<value>0</value>
									<description>Disable the FLL mode for the subband selection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_FLL_MODE_ENABLE</name>
									<value>1</value>
									<description>Enable the FLL mode for the subband selection (overrides other settings)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_CONF_SB_INV_BAND</name>
							<bitRange>[6:6]</bitRange>
							<description>Invert the meaning of sb_high and sb_low</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_INV_BAND_DISABLE</name>
									<value>0</value>
									<description>Don't invert the meaning of sb_high and sb_low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_INV_BAND_ENABLE</name>
									<value>1</value>
									<description>Invert the meaning of sb_high and sb_low</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_CONF_SB_FREQ_CNT</name>
							<bitRange>[5:4]</bitRange>
							<description>The length to count in frequency mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_FREQ_CNT_256</name>
									<value>0</value>
									<description>256 (Rx: 10.7us, Tx: 2.13us)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_FREQ_CNT_512</name>
									<value>1</value>
									<description>512 (Rx: 21.3us, Tx: 4.26us)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_FREQ_CNT_1024</name>
									<value>2</value>
									<description>1024 (Rx: 42.7us, Tx: 8.53us)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_FREQ_CNT_4096</name>
									<value>3</value>
									<description>4096 (Rx: 171us, Tx: 34.1us)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_CONF_SB_WAIT_T</name>
							<bitRange>[3:2]</bitRange>
							<description>Time to wait to the PLL to settle</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_WAIT_T_8</name>
									<value>0</value>
									<description>Rx 8us, Tx 2us</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_WAIT_T_12</name>
									<value>1</value>
									<description>Rx 12us, Tx 3us</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_WAIT_T_16</name>
									<value>2</value>
									<description>Rx 16us, Tx 4us</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_WAIT_T_24</name>
									<value>3</value>
									<description>Rx 24us, Tx 6u</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_CONF_SB_MODE</name>
							<bitRange>[1:0]</bitRange>
							<description>Sub-band algorithm mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_MODE_0</name>
									<value>0</value>
									<description>SAR w/ comparators</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_MODE_1</name>
									<value>1</value>
									<description>linear w/ comparators</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_MODE_2</name>
									<value>2</value>
									<description>SAR w/ frequency ratios</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_MODE_3</name>
									<value>3</value>
									<description>linear w/ frequency ratios</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG31</name>
					<description>REG31</description>
					<addressOffset>0xC4</addressOffset>
					<size>32</size>
					<resetValue>0xC3</resetValue>
					<resetMask>0xFFF70FFF</resetMask>
					<fields>
						<field>
							<name>RSSI_DETECT_RSSI_DET_CR_LEN</name>
							<bitRange>[31:30]</bitRange>
							<description>Number of samples to estimate the carrier offset: 0 -&gt; 32, 1 -&gt; 64, 2 -&gt; 128, 3-&gt;256</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_CR_LEN_32</name>
									<value>0</value>
									<description>32 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_CR_LEN_64</name>
									<value>1</value>
									<description>64 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_CR_LEN_128</name>
									<value>2</value>
									<description>128 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_CR_LEN_256</name>
									<value>3</value>
									<description>256 samples</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_DETECT_RSSI_DET_WAIT</name>
							<bitRange>[29:28]</bitRange>
							<description>Symbols to wait after the RSSI detection: 00 -&gt; 0, 01 -&gt; 1, 10 -&gt; 2, 11 -&gt; 4</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_WAIT_0</name>
									<value>0</value>
									<description>0 symbol</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_WAIT_1</name>
									<value>1</value>
									<description>1 symbol</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_WAIT_2</name>
									<value>2</value>
									<description>2 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_WAIT_4</name>
									<value>3</value>
									<description>4 symbols</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_DETECT_RSSI_DET_DIFF_LL</name>
							<bitRange>[27:26]</bitRange>
							<description>Set the distance between the actual value and the subtracted one (0-&gt;1 sample,1-&gt;2 samples,etc)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_DIFF_LL_1</name>
									<value>0</value>
									<description>1 sample</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_DIFF_LL_2</name>
									<value>1</value>
									<description>2 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_DIFF_LL_3</name>
									<value>2</value>
									<description>3 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_DIFF_LL_4</name>
									<value>3</value>
									<description>4 samples</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_DETECT_EN_ABS_RSSI_DETECT</name>
							<bitRange>[25:25]</bitRange>
							<description>Absolute RSSI detection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_DETECT_EN_ABS_RSSI_DETECT_DISABLE</name>
									<value>0</value>
									<description>Disable the absolute RSSI detection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_EN_ABS_RSSI_DETECT_ENABLE</name>
									<value>1</value>
									<description>Enable the absolute RSSI detection</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_DETECT_EN_DIFF_RSSI_DETECT</name>
							<bitRange>[24:24]</bitRange>
							<description>Differential RSSI detection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_DETECT_EN_DIFF_RSSI_DETECT_DISABLE</name>
									<value>0</value>
									<description>Disable the differential RSSI detection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_EN_DIFF_RSSI_DETECT_ENABLE</name>
									<value>1</value>
									<description>Enable the differential RSSI detection</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_CORR_SUBBAND_CORR_EN</name>
							<bitRange>[23:23]</bitRange>
							<description>Subband correction</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_CORR_SUBBAND_CORR_EN_DISABLE</name>
									<value>0</value>
									<description>Disable the subband correction</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CORR_SUBBAND_CORR_EN_ENABLE</name>
									<value>1</value>
									<description>Enable the subband correction</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_CORR_SUBBAND_CORR_RX</name>
							<bitRange>[22:20]</bitRange>
							<description>Subband correction in Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_CORR_SUBBAND_CORR_RX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_CORR_SUBBAND_CORR_TX</name>
							<bitRange>[18:16]</bitRange>
							<description>Subband correction in Tx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_CORR_SUBBAND_CORR_TX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXRX_CONF_INV_CLK_PLL_TX</name>
							<bitRange>[11:11]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXRX_CONF_INV_CLK_PLL_TX_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXRX_CONF_INV_CLK_PLL_TX_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXRX_CONF_INV_CLK_DIG_TX</name>
							<bitRange>[10:10]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXRX_CONF_INV_CLK_DIG_TX_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXRX_CONF_INV_CLK_DIG_TX_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXRX_CONF_SB_WAIT_T_TX</name>
							<bitRange>[9:8]</bitRange>
							<description>Xor value to apply to sb_wait_t (register SUBBAND_CONF) when the radio is in Tx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXRX_CONF_SB_WAIT_T_TX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_RAMPUP_FULL_PA_RAMPUP</name>
							<bitRange>[7:7]</bitRange>
							<description>PA rampup configuration</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_RAMPUP_FULL_PA_RAMPUP_DISABLE</name>
									<value>0</value>
									<description>The PA rampup doesn't use the PA backoff enable bit</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PA_RAMPUP_FULL_PA_RAMPUP_ENABLE</name>
									<value>1</value>
									<description>The PA rampup uses the PA backoff enable bit (from -40 dBm)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_RAMPUP_DEL_PA_RAMPUP</name>
							<bitRange>[6:4]</bitRange>
							<description>Time to wait to start the ramp-up after the PA enable is detected</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_RAMPUP_DEL_PA_RAMPUP_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_RAMPUP_TAU_PA_RAMPUP</name>
							<bitRange>[3:2]</bitRange>
							<description>Time constant of the Ramp-up/Ramp-down</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_RAMPUP_TAU_PA_RAMPUP_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_RAMPUP_EN_PA_RAMPDOWN</name>
							<bitRange>[1:1]</bitRange>
							<description>PA ramp-down</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_RAMPUP_EN_PA_RAMPDOWN_DISABLE</name>
									<value>0</value>
									<description>Disable the PA ramp-down</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PA_RAMPUP_EN_PA_RAMPDOWN_ENABLE</name>
									<value>1</value>
									<description>Enable the PA ramp-down</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_RAMPUP_EN_PA_RAMPUP</name>
							<bitRange>[0:0]</bitRange>
							<description>PA ramp-up linearization</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_RAMPUP_EN_PA_RAMPUP_DISABLE</name>
									<value>0</value>
									<description>Disable the PA ramp-up</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PA_RAMPUP_EN_PA_RAMPUP_ENABLE</name>
									<value>1</value>
									<description>Enable the PA ramp-up</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_DEMOD_CTRL</name>
					<description>DEMOD_CTRL</description>
					<addressOffset>0xC8</addressOffset>
					<size>32</size>
					<resetValue>0x800000C0</resetValue>
					<resetMask>0xBFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SYNC_WORD_CORR_EN_SYNC_WORD_CORR</name>
							<bitRange>[31:31]</bitRange>
							<description>Sync word bias correction with RSSI detection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SYNC_WORD_CORR_EN_SYNC_WORD_CORR_DISABLE</name>
									<value>0</value>
									<description>Disable the sync word bias correction with RSSI detection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SYNC_WORD_CORR_EN_SYNC_WORD_CORR_ENABLE</name>
									<value>1</value>
									<description>Enable the sync word bias correction with RSSI detection</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SYNC_WORD_CORR_SYNC_WORD_BIAS</name>
							<bitRange>[29:24]</bitRange>
							<description>Set the sync word bias. Without the phADC rescaler, it's 8*mod_idx.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SYNC_WORD_CORR_SYNC_WORD_BIAS_DEFAULT</name>
									<value>128</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_DETECT_ABS_THR_RSSI_DET_ABS_THR</name>
							<bitRange>[23:16]</bitRange>
							<description>Threshold used for absolute RSSI detection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_DETECT_ABS_THR_RSSI_DET_ABS_THR_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_DETECT_DIFF_THR_RSSI_DET_DIFF_THR</name>
							<bitRange>[15:8]</bitRange>
							<description>Threshold used for differential RSSI detection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_DETECT_DIFF_THR_RSSI_DET_DIFF_THR_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEMOD_CTRL_DL_SYNC_NO_DATA</name>
							<bitRange>[7:7]</bitRange>
							<description>No data going through the demodulator, until the delay line detects the sync word</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEMOD_CTRL_DL_SYNC_NO_DATA_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEMOD_CTRL_DL_SYNC_NO_DATA_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEMOD_CTRL_EN_DELLINE_SYNC_DET</name>
							<bitRange>[6:6]</bitRange>
							<description>Sync word detection in the delay line</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEMOD_CTRL_EN_DELLINE_SYNC_DET_DISABLE</name>
									<value>0</value>
									<description>Disable the sync word detection in the delay line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEMOD_CTRL_EN_DELLINE_SYNC_DET_ENABLE</name>
									<value>1</value>
									<description>Enable the sync word detection in the delay line</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEMOD_CTRL_RSSI_DET_FILT</name>
							<bitRange>[5:5]</bitRange>
							<description>Additional filtering on the RSSI value</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEMOD_CTRL_RSSI_DET_FILT_DISABLE</name>
									<value>0</value>
									<description>Dont' add an additional filtering on the RSSI value</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEMOD_CTRL_RSSI_DET_FILT_ENABLE</name>
									<value>1</value>
									<description>Add an additional filtering on the RSSI value</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEMOD_CTRL_EN_FAST_CLK_RECOV</name>
							<bitRange>[4:4]</bitRange>
							<description>Clock recovery during the resto of the preamble</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEMOD_CTRL_EN_FAST_CLK_RECOV_NOMINAL</name>
									<value>0</value>
									<description>Keep nominal clock recovery during the resto of the preamble</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEMOD_CTRL_EN_FAST_CLK_RECOV_SPEED</name>
									<value>1</value>
									<description>Speed up the clock recovery during the resto of the preamble</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEMOD_CTRL_EN_MIN_MAX_MF</name>
							<bitRange>[3:3]</bitRange>
							<description>Min max algo after the matched filter</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEMOD_CTRL_EN_MIN_MAX_MF_DISABLE</name>
									<value>0</value>
									<description>Disable the min max algo after the matched filter</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEMOD_CTRL_EN_MIN_MAX_MF_ENABLE</name>
									<value>1</value>
									<description>Enable the min max algo after the matched filter</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEMOD_CTRL_EN_PRE_SYNC</name>
							<bitRange>[2:2]</bitRange>
							<description>Sync detection on the non-delayed path</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEMOD_CTRL_EN_PRE_SYNC_DISABLE</name>
									<value>0</value>
									<description>Disable the sync detection on the non-delayed path</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEMOD_CTRL_EN_PRE_SYNC_ENABLE</name>
									<value>1</value>
									<description>Enable the sync detection on the non-delayed path</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEMOD_CTRL_BLOCK_RSSI_DET</name>
							<bitRange>[1:1]</bitRange>
							<description>RSSI detection during the slow-down period</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEMOD_CTRL_BLOCK_RSSI_DET_DISABLE</name>
									<value>0</value>
									<description>Keep the rssi detection during the slow-down period</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEMOD_CTRL_BLOCK_RSSI_DET_ENABLE</name>
									<value>1</value>
									<description>Block the rssi detection during the slow-down period</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEMOD_CTRL_EARLY_FINE_RECOV</name>
							<bitRange>[0:0]</bitRange>
							<description>Early fine recovery after the packet detection or pre-sync</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEMOD_CTRL_EARLY_FINE_RECOV_DISABLE</name>
									<value>0</value>
									<description>Disable the early fine recovery</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEMOD_CTRL_EARLY_FINE_RECOV_ENABLE</name>
									<value>1</value>
									<description>Enable the early fine recovery</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG33</name>
					<description>REG33</description>
					<addressOffset>0xCC</addressOffset>
					<size>32</size>
					<resetValue>0x33</resetValue>
					<resetMask>0x7FF7FFF</resetMask>
					<fields>
						<field>
							<name>CK_DIV_1_6_CK_DIV_1_6</name>
							<bitRange>[26:24]</bitRange>
							<description>Clock division factor for ck_div_1_6</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CK_DIV_1_6_NO_CLOCK</name>
									<value>0</value>
									<description>No clock is generated</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CK_DIV_1_6_PRESCALE_1</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CK_DIV_1_6_PRESCALE_2</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CK_DIV_1_6_PRESCALE_3</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CK_DIV_1_6_PRESCALE_4</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CK_DIV_1_6_PRESCALE_5</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CK_DIV_1_6_PRESCALE_6</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CK_DIV_1_6_PRESCALE_7</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SPARES_SPARES</name>
							<bitRange>[23:16]</bitRange>
							<description>Spare bits</description>
							<access>read-write</access>
						</field>
						<field>
							<name>PADS_PE_DS_GPIO_DS</name>
							<bitRange>[14:14]</bitRange>
							<description>Increased drive strength of the digital pads</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PADS_PE_DS_GPIO_DS_DISABLE</name>
									<value>0</value>
									<description>Disable the increased drive strength of the digital pads</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PADS_PE_DS_GPIO_DS_ENABLE</name>
									<value>1</value>
									<description>Enable the increased drive strength of the digital pads</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PADS_PE_DS_GPIO_PE</name>
							<bitRange>[13:13]</bitRange>
							<description>Pull-up of the GPIO pads</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PADS_PE_DS_GPIO_PE_DISABLE</name>
									<value>0</value>
									<description>Disable the pull-up of the GPIO pads</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PADS_PE_DS_GPIO_PE_ENABLE</name>
									<value>1</value>
									<description>Enable the pull-up of the GPIO pads</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PADS_PE_DS_NRESET_PE</name>
							<bitRange>[12:12]</bitRange>
							<description>Pull-up of the NRESET pads</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PADS_PE_DS_NRESET_PE_DISABLE</name>
									<value>0</value>
									<description>Disable the pull-up of the NRESET pads</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PADS_PE_DS_NRESET_PE_ENABLE</name>
									<value>1</value>
									<description>Enable the pull-up of the NRESET pads</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PADS_PE_DS_SPI_MISO_PE</name>
							<bitRange>[11:11]</bitRange>
							<description>Pull-up of the SPI MISO pads</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PADS_PE_DS_SPI_MISO_PE_DISABLE</name>
									<value>0</value>
									<description>Disable the pull-up of the SPI MISO pads</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PADS_PE_DS_SPI_MISO_PE_ENABLE</name>
									<value>1</value>
									<description>Enable the pull-up of the SPI MISO pads</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PADS_PE_DS_SPI_MOSI_PE</name>
							<bitRange>[10:10]</bitRange>
							<description>Pull-up of the SPI MOSI pads</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PADS_PE_DS_SPI_MOSI_PE_DISABLE</name>
									<value>0</value>
									<description>Disable the pull-up of the SPI MOSI pads</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PADS_PE_DS_SPI_MOSI_PE_ENABLE</name>
									<value>1</value>
									<description>Enable the pull-up of the SPI MOSI pads</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PADS_PE_DS_SPI_SCLK_PE</name>
							<bitRange>[9:9]</bitRange>
							<description>Pull-up of the SPI CLK pads</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PADS_PE_DS_SPI_SCLK_PE_DISABLE</name>
									<value>0</value>
									<description>Disable the pull-up of the SPI CLK pads</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PADS_PE_DS_SPI_SCLK_PE_ENABLE</name>
									<value>1</value>
									<description>Enable the pull-up of the SPI CLK pads</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PADS_PE_DS_SPI_CS_N_PE</name>
							<bitRange>[8:8]</bitRange>
							<description>Pull-up of the SPI CSN pads</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PADS_PE_DS_SPI_CS_N_PE_DISABLE</name>
									<value>0</value>
									<description>Disable the pull-up of the SPI CSN pads</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PADS_PE_DS_SPI_CS_N_PE_ENABLE</name>
									<value>1</value>
									<description>Enable the pull-up of the SPI CSN pads</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_FLL_SB_FLL_DITHER</name>
							<bitRange>[7:6]</bitRange>
							<description>Select the dithering</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_DITHER_OFF</name>
									<value>0</value>
									<description>No dithering</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_DITHER_PN9</name>
									<value>1</value>
									<description>PN9 positive</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_DITHER_PN10</name>
									<value>2</value>
									<description>PN10 negative</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_DITHER_PN9_PN10</name>
									<value>3</value>
									<description>PN9+PN10</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_FLL_SB_FLL_CIC_TAU</name>
							<bitRange>[5:4]</bitRange>
							<description>Set the CIC decimator factor</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_CIC_TAU_16</name>
									<value>0</value>
									<description>Decimate by 16</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_CIC_TAU_32</name>
									<value>1</value>
									<description>Decimate by 32</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_CIC_TAU_64</name>
									<value>2</value>
									<description>Decimate by 64</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_CIC_TAU_128</name>
									<value>3</value>
									<description>Decimate by 128</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_FLL_SB_FLL_PH_4_N8</name>
							<bitRange>[3:3]</bitRange>
							<description>Phases in the frequency detecto</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_PH_4_N8_8</name>
									<value>0</value>
									<description>Use 8 phases in the frequency detector</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_PH_4_N8_4</name>
									<value>1</value>
									<description>Use 4 phases in the frequency detector</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_FLL_SB_FLL_WAIT</name>
							<bitRange>[2:0]</bitRange>
							<description>Set the number of CIC samples before stopping the FLL</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_WAIT_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG34</name>
					<description>REG34</description>
					<addressOffset>0xD0</addressOffset>
					<size>32</size>
					<resetValue>0xAE2F</resetValue>
					<resetMask>0xBF3F</resetMask>
					<fields>
						<field>
							<name>CLK_RECOVERY_CLK_RECOV_CORR</name>
							<bitRange>[29:24]</bitRange>
							<description>Number of samples that covers the clock recovery correlator</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_RECOVERY_CLK_RECOV_CORR_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_RECOVERY_CLK_AB_LIMIT</name>
							<bitRange>[23:16]</bitRange>
							<description>Time constant for switch the clock phase if chosen wrong in clk recovery algorithm</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_RECOVERY_CLK_AB_LIMIT_DEFAULT</name>
									<value>128</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PRE_DIST_EN_PRE_DIST</name>
							<bitRange>[15:15]</bitRange>
							<description>Tx pre-distortion filter</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PRE_DIST_EN_PRE_DIST_DISABLE</name>
									<value>0</value>
									<description>Disable the Tx pre-distortion filter</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TX_PRE_DIST_EN_PRE_DIST_ENABLE</name>
									<value>1</value>
									<description>Enable the Tx pre-distortion filter</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PRE_DIST_PRE_DIST_B0</name>
							<bitRange>[13:8]</bitRange>
							<description>Coefficient b0 of the Tx pre-distortion filter: the coefficient value is the (pre_dist_b0+64)/128</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PRE_DIST_PRE_DIST_B0_DEFAULT</name>
									<value>46</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PRE_DIST_PRE_DIST_A0</name>
							<bitRange>[5:0]</bitRange>
							<description>Coefficient a0 of the Tx pre-distortion filter: the coefficient value is the (pre_dist_a0+64)/128</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PRE_DIST_PRE_DIST_A0_DEFAULT</name>
									<value>47</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_BLE_LR</name>
					<description>BLE_LR</description>
					<addressOffset>0xD4</addressOffset>
					<size>32</size>
					<resetValue>0x3000</resetValue>
					<resetMask>0x3F1F</resetMask>
					<fields>
						<field>
							<name>BLR_SYNC_THRESHOLD_BLE_SYNC_THR</name>
							<bitRange>[30:24]</bitRange>
							<description>Threshold for the BLR sync word detector</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLR_SYNC_THRESHOLD_BLE_SYNC_THR_DEFAULT</name>
									<value>56</value>
									<description>Unsigned value smaller than 64</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLR_PREAMBLE_BLE_PRE_THR</name>
							<bitRange>[19:16]</bitRange>
							<description>Threshold for the BLR preamble detector</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLR_PREAMBLE_BLE_PRE_THR_DEFAULT</name>
									<value>1</value>
									<description>Unsigned value</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_LONG_RANGE_BLR_PUT_RI_FIFO</name>
							<bitRange>[15:15]</bitRange>
							<description>During the reception the RI (rate indicator) is put into the Rx FIFO</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_BLR_PUT_RI_FIFO_DISABLE</name>
									<value>0</value>
									<description>Do not put RI in the RX FIFO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_BLR_PUT_RI_FIFO_ENABLE</name>
									<value>1</value>
									<description>Put RI in the RX FIFO</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_LONG_RANGE_BLR500_NO_ROUGH</name>
							<bitRange>[14:14]</bitRange>
							<description>Rough recovery is stopped during the 500kbps payloads of BLR packets</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_BLR500_NO_ROUGH_NO_STOP</name>
									<value>0</value>
									<description>Rough recovery is not stopped</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_BLR500_NO_ROUGH_STOP</name>
									<value>1</value>
									<description>Rough recovery is stopped</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_LONG_RANGE_BLR_LIN_FILTER</name>
							<bitRange>[13:13]</bitRange>
							<description>Matched filter</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_BLR_LIN_FILTER_DISABLE</name>
									<value>0</value>
									<description>The matched filter is not linear in BLR mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_BLR_LIN_FILTER_ENABLE</name>
									<value>1</value>
									<description>The matched filter is linear in BLR mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_LONG_RANGE_EN_BLR_FLUSH</name>
							<bitRange>[12:12]</bitRange>
							<description>Viterbi path 0 flushing at the end of the packet</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_EN_BLR_FLUSH_DISABLE</name>
									<value>0</value>
									<description>The Viterbi path 0 is not flushed at 2Mbps</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_EN_BLR_FLUSH_ENABLE</name>
									<value>1</value>
									<description>The Viterbi path 0 is flushed at 2Mbps</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_LONG_RANGE_BLR_USE_EXT_LEN</name>
							<bitRange>[11:11]</bitRange>
							<description>BLR_PKT_LEN for flushing out the Viterbi</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_BLR_USE_EXT_LEN_NOT_USED</name>
									<value>0</value>
									<description>The value in BLR_PKT_LEN will not be used for the flush out of the Viterbi at the end of the packet</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_BLR_USE_EXT_LEN_USED</name>
									<value>1</value>
									<description>The value in BLR_PKT_LEN will be used for the flush out of the Viterbi at the end of the packet</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_LONG_RANGE_DISABLE_BLR_TX</name>
							<bitRange>[10:10]</bitRange>
							<description>Long Range feature in Tx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_DISABLE_BLR_TX_ENABLE</name>
									<value>0</value>
									<description>Long Range feature is enabled in Tx mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_DISABLE_BLR_TX_DISABLE</name>
									<value>1</value>
									<description>Long Range feature is disabled in Tx mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_LONG_RANGE_BLR_500_N125</name>
							<bitRange>[9:9]</bitRange>
							<description>Data rate selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_BLR_500_N125_125</name>
									<value>0</value>
									<description>125 kbps mode is used</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_BLR_500_N125_500</name>
									<value>1</value>
									<description>500 kbps mode is used</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_LONG_RANGE_EN_BLR</name>
							<bitRange>[8:8]</bitRange>
							<description>BLE long range mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_EN_BLR_DISABLE</name>
									<value>0</value>
									<description>Disable the BLE long range mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_EN_BLR_ENABLE</name>
									<value>1</value>
									<description>Enable the BLE long range mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HW_TRIGGER_HW_TRIG_GPIO</name>
							<bitRange>[4:4]</bitRange>
							<description>HW trigger is mapped on the GPIO instead of the Tx_on signal 0x0</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>HW_TRIGGER_HW_TRIG_GPIO_TX_ON</name>
									<value>0</value>
									<description>HW trigger mapped on TX_ON</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>HW_TRIGGER_HW_TRIG_GPIO</name>
									<value>1</value>
									<description>HW trigger mapped on GPIO</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HW_TRIGGER_HW_TRIG_SUBBAND</name>
							<bitRange>[3:3]</bitRange>
							<description>Trigger will activate the sub-band selection during the Tx activation 0x0</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>HW_TRIGGER_HW_TRIG_SUBBAND_NOT_ACTIVE</name>
									<value>0</value>
									<description>HW trigger does not active sub-band selection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>HW_TRIGGER_HW_TRIG_SUBBAND_ACTIVE</name>
									<value>1</value>
									<description>HW trigger actives sub-band selection</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HW_TRIGGER_HW_TRIG_TX_NRX</name>
							<bitRange>[2:2]</bitRange>
							<description>Trigger will activate the Tx mode; if set to 0, the Rx will be activated 0x0</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>HW_TRIGGER_HW_TRIG_TX_NRX_RX</name>
									<value>0</value>
									<description>HW trigger actives RX mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>HW_TRIGGER_HW_TRIG_TX_NRX_TX</name>
									<value>1</value>
									<description>HW trigger actives TX mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HW_TRIGGER_HW_TRIG_LOW</name>
							<bitRange>[1:1]</bitRange>
							<description>Trigger is active low, high otherwise 0x0</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>HW_TRIGGER_HW_TRIG_LOW_LOW</name>
									<value>0</value>
									<description>HW trigger active low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>HW_TRIGGER_HW_TRIG_LOW_HIGH</name>
									<value>1</value>
									<description>HW trigger active high</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HW_TRIGGER_HW_TRIG_ACTIVE</name>
							<bitRange>[0:0]</bitRange>
							<description>Enable HW trigger</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>HW_TRIGGER_HW_TRIG_ACTIVE_DISABLE</name>
									<value>0</value>
									<description>Disable HW trigger</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>HW_TRIGGER_HW_TRIG_ACTIVE_ENABLE</name>
									<value>1</value>
									<description>Enable HW trigger</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG36</name>
					<description>REG36</description>
					<addressOffset>0xD8</addressOffset>
					<size>32</size>
					<resetValue>0x0C</resetValue>
					<resetMask>0x7FFF011F</resetMask>
					<fields>
						<field>
							<name>IQ_SPARES_EN_BIAS_SPARE</name>
							<bitRange>[30:28]</bitRange>
							<description>Enable for IQ spares</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQ_SPARES_EN_BIAS_SPARE_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQ_SPARES_IQ_SPARE_2</name>
							<bitRange>[27:24]</bitRange>
							<description>Spare Bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQ_SPARES_IQ_SPARE_2_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQ_SPARES_IQ_SPARE_1</name>
							<bitRange>[23:20]</bitRange>
							<description>Spare Bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQ_SPARES_IQ_SPARE_1_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQ_SPARES_IQ_SPARE_0</name>
							<bitRange>[19:16]</bitRange>
							<description>Spare Bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQ_SPARES_IQ_SPARE_0_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MISC_ISO_VDDA</name>
							<bitRange>[8:8]</bitRange>
							<description>Set to 1 to isolate VDDA signals</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MISC_ISO_VDDA_NOT_ISOLATE</name>
									<value>0</value>
									<description>Do not isolate VDDA signals</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MISC_ISO_VDDA_ISOLATE</name>
									<value>1</value>
									<description>Isolate VDDA signals</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLR_DEMAPPER_BLR_USE_EXT_VIT_GFSK</name>
							<bitRange>[4:4]</bitRange>
							<description>500kbps BLR uses the Viterbi GFSK decision</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLR_DEMAPPER_BLR_USE_EXT_VIT_GFSK_DISABLE</name>
									<value>0</value>
									<description>Do not use the Viterbi GFSK decision</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLR_DEMAPPER_BLR_USE_EXT_VIT_GFSK_ENABLE</name>
									<value>1</value>
									<description>Use the Viterbi GFSK decision</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLR_DEMAPPER_BLR_500_DPHASE</name>
							<bitRange>[3:2]</bitRange>
							<description>Set the distance between samples for the phase to frequency conversion in S2 mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLR_DEMAPPER_BLR_500_DPHASE_2</name>
									<value>0</value>
									<description>2 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLR_DEMAPPER_BLR_500_DPHASE_4</name>
									<value>1</value>
									<description>4 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLR_DEMAPPER_BLR_500_DPHASE_6</name>
									<value>2</value>
									<description>6 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLR_DEMAPPER_BLR_500_DPHASE_8</name>
									<value>3</value>
									<description>8 samples</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLR_DEMAPPER_BLR_500_LOW_GAIN</name>
							<bitRange>[1:1]</bitRange>
							<description>Set the low gain in S2 mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLR_DEMAPPER_BLR_500_LOW_GAIN_DISABLE</name>
									<value>0</value>
									<description>Do not set low gain in S2 mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLR_DEMAPPER_BLR_500_LOW_GAIN_ENABLE</name>
									<value>1</value>
									<description>Set low gain in S2 mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLR_DEMAPPER_BLR_125_LOW_GAIN</name>
							<bitRange>[0:0]</bitRange>
							<description>Set the low gain in S8 mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLR_DEMAPPER_BLR_125_LOW_GAIN_DISABLE</name>
									<value>0</value>
									<description>Do not set low gain in S8 mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLR_DEMAPPER_BLR_125_LOW_GAIN_ENABLE</name>
									<value>1</value>
									<description>Set low gain in S8 mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_PROT_TIMER</name>
					<description>PROT_TIMER</description>
					<addressOffset>0xDC</addressOffset>
					<size>32</size>
					<resetValue>0x42500</resetValue>
					<resetMask>0xBF7FFF8F</resetMask>
					<fields>
						<field>
							<name>PROT_TIMER_CONF_EN_PROT_TIMER</name>
							<bitRange>[31:31]</bitRange>
							<description>Enable the protocol timer</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PROT_TIMER_CONF_EN_PROT_TIMER_DISABLE</name>
									<value>0</value>
									<description>Disable protocol timer</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PROT_TIMER_CONF_EN_PROT_TIMER_ENABLE</name>
									<value>1</value>
									<description>Enable protocol timer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PROT_TIMER_CONF_PT_T_STP_1</name>
							<bitRange>[29:27]</bitRange>
							<description>Configure the time stamp 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PROT_TIMER_CONF_PT_T_STP_1_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PROT_TIMER_CONF_PT_T_STP_0</name>
							<bitRange>[26:24]</bitRange>
							<description>Configure the time stamp 0</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PROT_TIMER_CONF_PT_T_STP_0_NO_STAMP</name>
									<value>0</value>
									<description>No time stamp</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PROT_TIMER_CONF_PT_T_STP_0_TIMER_TRIGGER</name>
									<value>1</value>
									<description>Protocol timer trigger</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PROT_TIMER_CONF_PT_T_STP_0_TRIGGER_TX_STOP</name>
									<value>4</value>
									<description>TX stop trigger</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PROT_TIMER_CONF_PT_T_STP_0_TRIGGER_RX_SYNC</name>
									<value>5</value>
									<description>RX sync trigger</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PROT_TIMER_CONF_PT_T_STP_0_TRIGGER_RX_STOP</name>
									<value>6</value>
									<description>RX stop trigger</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PROT_TIMER_CONF_PT_T_STP_0_TRIGGER_RX_RECEIVED</name>
									<value>7</value>
									<description>RX received trigger</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STAGING_PS_NZ_START_BIT</name>
							<bitRange>[22:22]</bitRange>
							<description>Select the frequency offset</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>STAGING_PS_NZ_START_BIT_0</name>
									<value>0</value>
									<description>Select bit 0 (-250 kHz offset)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>STAGING_PS_NZ_START_BIT_1</name>
									<value>1</value>
									<description>Select bit 1 (+250 kHz offset)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STAGING_PS_NZ_START</name>
							<bitRange>[21:21]</bitRange>
							<description>Start the pulse shaper with a +/- 250 kHz frequency offset</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>STAGING_PS_NZ_START_NO_OFFSET</name>
									<value>0</value>
									<description>Do not start the pulse shaper with a frequency offset</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>STAGING_PS_NZ_START_OFFSET</name>
									<value>1</value>
									<description>Start the pulse shaper with a frequency offset</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STAGING_DEL_PA_RAMPDW</name>
							<bitRange>[20:20]</bitRange>
							<description>Delay the PA ramp-down by 4.5 us</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>STAGING_DEL_PA_RAMPDW_NO_DELAY</name>
									<value>0</value>
									<description>Do not delay PA ramp down</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>STAGING_DEL_PA_RAMPDW_DELAY</name>
									<value>1</value>
									<description>Delay PA ramp down</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STAGING_PEAK_DET_TH_SHIFT</name>
							<bitRange>[19:19]</bitRange>
							<description>Peak detector threshold shift</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>STAGING_PEAK_DET_TH_SHIFT_NO_SHIFT</name>
									<value>0</value>
									<description>Do not shift peak detector</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>STAGING_PEAK_DET_TH_SHIFT_SHIFT</name>
									<value>1</value>
									<description>Shift peak detector</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STAGING_AGC_DERIV_LVL</name>
							<bitRange>[18:17]</bitRange>
							<description>Select the AGC derivative level</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>STAGING_AGC_DERIV_LVL_16</name>
									<value>0</value>
									<description>Level 16</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>STAGING_AGC_DERIV_LVL_24</name>
									<value>1</value>
									<description>Level 24</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>STAGING_AGC_DERIV_LVL_32</name>
									<value>2</value>
									<description>Level 32</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>STAGING_AGC_DERIV_LVL_48</name>
									<value>3</value>
									<description>Level 48</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STAGING_AGC_USE_DERIV</name>
							<bitRange>[16:16]</bitRange>
							<description>AGC algorithm uses the derivative information to accelerate the AGC settling</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>STAGING_AGC_USE_DERIV_NOT_USED</name>
									<value>0</value>
									<description>Do not use derivative information</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>STAGING_AGC_USE_DERIV_USED</name>
									<value>1</value>
									<description>Use derivative information</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_DTM_BLE_DTM_LEN</name>
							<bitRange>[15:8]</bitRange>
							<description>Set the BLE DTM packet length</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_DTM_BLE_DTM_LEN_DEFAULT</name>
									<value>37</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_DTM_EN_BLE_DTM</name>
							<bitRange>[7:7]</bitRange>
							<description>Enable the BLE DTM automatic packets</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_DTM_EN_BLE_DTM_DISABLE</name>
									<value>0</value>
									<description>Disable BLE DTM automatic packets</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_DTM_EN_BLE_DTM_ENABLE</name>
									<value>1</value>
									<description>Enable BLE DTM automatic packets</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_DTM_BLE_DTM_PKT_TYPE</name>
							<bitRange>[3:0]</bitRange>
							<description>Set the BLE DTM packet type (see Bluetooth specification)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_DTM_BLE_DTM_PKT_TYPE_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_CTE_OPTS</name>
					<description>CTE_OPTS</description>
					<addressOffset>0xE0</addressOffset>
					<size>32</size>
					<resetValue>0x300E</resetValue>
					<resetMask>0x3FFF7FFF</resetMask>
					<fields>
						<field>
							<name>CTE_OPTS_RECT_PS_CTE</name>
							<bitRange>[29:29]</bitRange>
							<description>Use rectangular pulse shape during the CTE</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_OPTS_RECT_PS_CTE_DISABLE</name>
									<value>0</value>
									<description>Disable CTE with rectangular pulse shaping</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_OPTS_RECT_PS_CTE_ENABLE</name>
									<value>1</value>
									<description>Enable CTE with rectangular pulse shaping</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_OPTS_USE_CTE_WO_CP</name>
							<bitRange>[28:28]</bitRange>
							<description>Enable the CTE without reading or inserting the CP</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_OPTS_USE_CTE_WO_CP_DISABLE</name>
									<value>0</value>
									<description>Disable CTE without reading CP</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_OPTS_USE_CTE_WO_CP_ENABLE</name>
									<value>1</value>
									<description>Enable CTE without reading CP</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_OPTS_CTE_AMPL</name>
							<bitRange>[27:27]</bitRange>
							<description>Enable the usage of the RSSI values to adapt the amplitude of the IQ signal based to the RSSI value</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_OPTS_CTE_AMPL_DISABLE</name>
									<value>0</value>
									<description>Disable RSSI for IQ signal validation</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_OPTS_CTE_AMPL_ENABLE</name>
									<value>1</value>
									<description>Enable RSSI for IQ signal validation</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_OPTS_DF_AOA_SLOT_TIME</name>
							<bitRange>[26:26]</bitRange>
							<description>Indicate the switching/sampling slot period for AoA</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_OPTS_DF_AOA_SLOT_TIME_1</name>
									<value>0</value>
									<description>1us switching period</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_OPTS_DF_AOA_SLOT_TIME_2</name>
									<value>1</value>
									<description>2us switching period</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_OPTS_CP_INSERT</name>
							<bitRange>[25:25]</bitRange>
							<description>Force the CP bit in the packet header to 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_OPTS_CP_INSERT_DISABLE</name>
									<value>0</value>
									<description>Disable forcing CP bit to 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_OPTS_CP_INSERT_ENABLE</name>
									<value>1</value>
									<description>Enable forcing CP bit to 1</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_OPTS_EN_READ_CP</name>
							<bitRange>[24:24]</bitRange>
							<description>CP bit is read in the packet header (BLE standard)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_OPTS_EN_READ_CP_DISABLE</name>
									<value>0</value>
									<description>Disable reading CP bit</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_OPTS_EN_READ_CP_ENABLE</name>
									<value>1</value>
									<description>Enable reading CP bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_OPTS_CTE_INFO</name>
							<bitRange>[23:16]</bitRange>
							<description>Set the CTEInfo field in the packet header while cp_insert is set to 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_OPTS_CTE_INFO_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ASK_MOD_ASK_MAX</name>
							<bitRange>[14:10]</bitRange>
							<description>Set the maximum value for the ASK modulation</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASK_MOD_ASK_MAX_DEFAULT</name>
									<value>12</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ASK_MOD_ASK_MIN</name>
							<bitRange>[9:5]</bitRange>
							<description>Set the minimum value for the ASK modulation</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASK_MOD_ASK_MIN_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ASK_MOD_ASK_CNT</name>
							<bitRange>[4:1]</bitRange>
							<description>Set the how long to count for the ASK modulation</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASK_MOD_ASK_CNT_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ASK_MOD_EN_RSSI_ASK</name>
							<bitRange>[0:0]</bitRange>
							<description>PA will perform an ASK modulation</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASK_MOD_EN_RSSI_ASK_DISABLE</name>
									<value>0</value>
									<description>Disable PA ASK modulation</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASK_MOD_EN_RSSI_ASK_ENABLE</name>
									<value>1</value>
									<description>Enable PA ASK modulation</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_PT_DELTA_0</name>
					<description>PT_DELTA_0</description>
					<addressOffset>0xE4</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xC00FFFFF</resetMask>
					<fields>
						<field>
							<name>PT_DELTA_TS_0_PT_DELTA_T0_MULT</name>
							<bitRange>[31:30]</bitRange>
							<description>Multiplier for the delta t0</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PT_DELTA_TS_0_PT_DELTA_T0_MULT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PT_DELTA_TS_0_PT_DELTA_T0</name>
							<bitRange>[19:0]</bitRange>
							<description>Delta t0 for the protocol timer</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PT_DELTA_TS_0_PT_DELTA_T0_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_PT_DELTA_1</name>
					<description>PT_DELTA_1</description>
					<addressOffset>0xE8</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xC00FFFFF</resetMask>
					<fields>
						<field>
							<name>PT_DELTA_TS_1_PT_DELTA_T1_MULT</name>
							<bitRange>[31:30]</bitRange>
							<description>Multiplier for the delta t1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PT_DELTA_TS_1_PT_DELTA_T1_MULT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PT_DELTA_TS_1_PT_DELTA_T1</name>
							<bitRange>[19:0]</bitRange>
							<description>Delta t1 for the protocol timer</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PT_DELTA_TS_1_PT_DELTA_T1_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_CTE_IF</name>
					<description>CTE_IF</description>
					<addressOffset>0xEC</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FF3F3F</resetMask>
					<fields>
						<field>
							<name>CTE_CTRL_DELAY_TX_DF_DELAY_TX</name>
							<bitRange>[25:16]</bitRange>
							<description>Delay (in 62.5ns) form the serializer up to the antenna (direction finding)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_CTRL_DELAY_TX_DF_DELAY_TX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANTENNA_CONF_DF_IND_PATTERN</name>
							<bitRange>[13:13]</bitRange>
							<description>Separate the antenna switching pattern from the reference one</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANTENNA_CONF_DF_IND_PATTERN_DISABLE</name>
									<value>0</value>
									<description>Disable the seperation of the antenna switching pattern</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANTENNA_CONF_DF_IND_PATTERN_ENABLE</name>
									<value>1</value>
									<description>Enable the seperation of the antenna switching pattern</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANTENNA_CONF_DF_IND_ANTENNA</name>
							<bitRange>[12:12]</bitRange>
							<description>Make the antenna for DF independent from the rest of the packet</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANTENNA_CONF_DF_IND_ANTENNA_DISABLE</name>
									<value>0</value>
									<description>Disable the independancy of the antenna</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANTENNA_CONF_DF_IND_ANTENNA_ENABLE</name>
									<value>1</value>
									<description>Enable the independancy of the antenna</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANTENNA_CONF_ANT_LUT_M</name>
							<bitRange>[11:8]</bitRange>
							<description>Number of states used (-1) in the antenna LUT</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANTENNA_CONF_ANT_LUT_M_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_AUTO_PULL_EXT_IQ_SMP_TYPE</name>
							<bitRange>[5:5]</bitRange>
							<description>Select the external IQ sample signal qualifier type</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_EXT_IQ_SMP_TYPE_PULSE</name>
									<value>0</value>
									<description>Pulse</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_EXT_IQ_SMP_TYPE_TOGGLE</name>
									<value>1</value>
									<description>Toggle</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_AUTO_PULL_IQ_MSB</name>
							<bitRange>[4:4]</bitRange>
							<description>Select which signal is sent over the MSB in case of a 16bits buffers</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_IQ_MSB_Q</name>
									<value>0</value>
									<description>I LSB, Q MSB</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_IQ_MSB_I</name>
									<value>1</value>
									<description>Q LSB, I MSB</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_AUTO_PULL_IQ_DATA_BUS_SIZE</name>
							<bitRange>[3:2]</bitRange>
							<description>Select the bus data size of IQ signals</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_IQ_DATA_BUS_SIZE_4</name>
									<value>0</value>
									<description>4 bits</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_IQ_DATA_BUS_SIZE_8</name>
									<value>1</value>
									<description>8 bits</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_IQ_DATA_BUS_SIZE_16</name>
									<value>2</value>
									<description>16 bits</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_AUTO_PULL_CTE_QUAL</name>
							<bitRange>[1:1]</bitRange>
							<description>Select the CTE data qualifier</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_CTE_QUAL_TOGGLE</name>
									<value>0</value>
									<description>Toggling signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_CTE_QUAL_CLOCK</name>
									<value>1</value>
									<description>Clock signal</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_AUTO_PULL_EN_CTE_AUTO_PULL</name>
							<bitRange>[0:0]</bitRange>
							<description>Enable the automatic push of CTE data to an external IP</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_EN_CTE_AUTO_PULL_DISABLE</name>
									<value>0</value>
									<description>Disable automatic push of CTE data</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_EN_CTE_AUTO_PULL_ENABLE</name>
									<value>1</value>
									<description>Enable automatic push of CTE data</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_CTE_CTRL</name>
					<description>CTE_CTRL</description>
					<addressOffset>0xF0</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FF03FF</resetMask>
					<fields>
						<field>
							<name>CTE_CTRL_DELAY_RX_DF_DELAY_SWITCH_RX</name>
							<bitRange>[25:16]</bitRange>
							<description>Delay (in 62.5ns) from the antennae up to the deserializer (direction finding)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_CTRL_DELAY_RX_DF_DELAY_SWITCH_RX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_CTRL_DELAY_RX_DF_DELAY_SAMPLE_RX</name>
							<bitRange>[9:0]</bitRange>
							<description>Delay (in 62.5ns) from the matched filter up to the deserializer (direction finding)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_CTRL_DELAY_RX_DF_DELAY_SAMPLE_RX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_AGC_ADVANCED</name>
					<description>AGC_ADVANCED</description>
					<addressOffset>0xF4</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x7FF01FF</resetMask>
					<fields>
						<field>
							<name>AGC_SWITCHES_AGC_SHORTS_LUT</name>
							<bitRange>[26:16]</bitRange>
							<description>Array of values that indicates if the highpass shorts must be set for the AGC state passage from n -&gt; n+1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_SWITCHES_AGC_SHORTS_LUT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEBUG_FAKE_IQ_SAMPLES</name>
							<bitRange>[8:8]</bitRange>
							<description>Generate fake IQ samples</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEBUG_FAKE_IQ_SAMPLES_DISABLE</name>
									<value>0</value>
									<description>Disable fake IQ samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEBUG_FAKE_IQ_SAMPLES_ENABLE</name>
									<value>1</value>
									<description>Enable fake IQ samples</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ADVANCED_AGC_TAU_SHORTS</name>
							<bitRange>[7:4]</bitRange>
							<description>Time constant that indicates the time that shorts must be on</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ADVANCED_AGC_TAU_SHORTS_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ADVANCED_AGC_EN_SHORT_PHADC</name>
							<bitRange>[3:3]</bitRange>
							<description>Enable the short on the phADC highpass filter</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ADVANCED_AGC_EN_SHORT_PHADC_DISABLE</name>
									<value>0</value>
									<description>Disable the short on the phADC highpass filter</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AGC_ADVANCED_AGC_EN_SHORT_PHADC_ENABLE</name>
									<value>1</value>
									<description>Enable the short on the phADC highpass filter</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ADVANCED_AGC_EN_SHORT_IFA</name>
							<bitRange>[2:2]</bitRange>
							<description>Enable the short on the IFA highpass filter</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ADVANCED_AGC_EN_SHORT_IFA_DISABLE</name>
									<value>0</value>
									<description>Disable the short on the IFA highpass filter</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AGC_ADVANCED_AGC_EN_SHORT_IFA_ENABLE</name>
									<value>1</value>
									<description>Enable the short on the IFA highpass filter</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ADVANCED_AGC_USE_SHORTS</name>
							<bitRange>[1:1]</bitRange>
							<description>Enable the usage of the shorts located in the BB path,</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ADVANCED_AGC_USE_SHORTS_DISABLE</name>
									<value>0</value>
									<description>Disable using shorts located in BB path</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AGC_ADVANCED_AGC_USE_SHORTS_ENABLE</name>
									<value>1</value>
									<description>Enable using shorts located in BB path</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ADVANCED_AGC_FULL_SPEED</name>
							<bitRange>[0:0]</bitRange>
							<description>Enable the maximum speed in AGC</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ADVANCED_AGC_FULL_SPEED_DISABLE</name>
									<value>0</value>
									<description>Disable maximum AGC speed</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AGC_ADVANCED_AGC_FULL_SPEED_ENABLE</name>
									<value>1</value>
									<description>Enable maximum speed AGC</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REVISION</name>
					<description>REVISION</description>
					<addressOffset>0xFF</addressOffset>
					<size>32</size>
					<resetValue>0x30000000</resetValue>
					<resetMask>0xFF000000</resetMask>
					<fields>
						<field>
							<name>CHIP_ID</name>
							<bitRange>[31:24]</bitRange>
							<description>Version of the chip: 0x00: v1, 0x10: v2A, 0x11: v2B, 0x12: v2C, 0x13: v2D, 0x14: v2E, 0x20: v3</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHIP_ID_DEFAULT</name>
									<value>48</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_FSM_CTRL</name>
					<description>FSM_CTRL</description>
					<addressOffset>0x100</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFF0707</resetMask>
					<fields>
						<field>
							<name>RXFIFO_STATUS_RX_BIST</name>
							<bitRange>[31:25]</bitRange>
							<description>Start the bist test on the Rx FIFO (code 0x5d)</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_BIST_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXFIFO_STATUS_RX_BIST_ERRORS</name>
							<bitRange>[31:30]</bitRange>
							<description>Rx FIFO BIST result</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_BIST_NO_ERROR</name>
									<value>0</value>
									<description>No error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_BIST_CKBD</name>
									<value>1</value>
									<description>Error in checkboard test</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_BIST_ICKBD</name>
									<value>2</value>
									<description>Error in inversed checkboard test</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_BIST_DECODER</name>
									<value>3</value>
									<description>Error in decoder test</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXFIFO_STATUS_RX_NEAR_UNDERFLOW</name>
							<bitRange>[29:29]</bitRange>
							<description>Rx FIFO near underflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_NO_NEAR_UNDERFLOW</name>
									<value>0</value>
									<description>No Rx FIFO near underflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_NEAR_UNDERFLOW</name>
									<value>1</value>
									<description>Rx FIFO near underflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXFIFO_STATUS_RX_NEAR_OVERFLOW</name>
							<bitRange>[28:28]</bitRange>
							<description>Rx FIFO near overflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_NO_NEAR_OVERFLOW</name>
									<value>0</value>
									<description>No Rx FIFO near overflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_NEAR_OVERFLOW</name>
									<value>1</value>
									<description>Rx FIFO near verflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXFIFO_STATUS_RX_UNDERFLOW</name>
							<bitRange>[27:27]</bitRange>
							<description>Rx FIFO underflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_NO_UNDERFLOW</name>
									<value>0</value>
									<description>No Rx FIFO underflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_UNDERFLOW</name>
									<value>1</value>
									<description>Rx FIFO underflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXFIFO_STATUS_RX_OVERFLOW</name>
							<bitRange>[26:26]</bitRange>
							<description>Rx FIFO overflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_NO_OVERFLOW</name>
									<value>0</value>
									<description>No Rx FIFO overflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_OVERFLOW</name>
									<value>1</value>
									<description>Rx FIFO overflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXFIFO_STATUS_RX_FULL</name>
							<bitRange>[25:25]</bitRange>
							<description>Rx FIFO full</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_NOT_FULL</name>
									<value>0</value>
									<description>Rx FIFO is not full</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_FULL</name>
									<value>1</value>
									<description>Rx FIFO is full</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXFIFO_STATUS_FLUSH</name>
							<bitRange>[24:24]</bitRange>
							<description>Rx FIFO flush</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_STATUS_NO_FLUSH</name>
									<value>0</value>
									<description>Don't flush Rx FIFO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXFIFO_STATUS_FLUSH</name>
									<value>1</value>
									<description>Flush Rx FIFO</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXFIFO_STATUS_RX_EMPTY</name>
							<bitRange>[24:24]</bitRange>
							<description>Rx FIFO empty</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_NOT_EMPTY</name>
									<value>0</value>
									<description>Rx FIFO is not empty</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_EMPTY</name>
									<value>1</value>
									<description>Rx FIFO is empty</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXFIFO_STATUS_TX_BIST</name>
							<bitRange>[23:17]</bitRange>
							<description>Start the bist test on the Tx FIFO (code 0x5d)</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_BIST_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXFIFO_STATUS_TX_BIST_ERRORS</name>
							<bitRange>[23:22]</bitRange>
							<description>Tx FIFO BIST result</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_BIST_NO_ERROR</name>
									<value>0</value>
									<description>No error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_BIST_CKBD</name>
									<value>1</value>
									<description>Error in checkboard test</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_BIST_ICKBD</name>
									<value>2</value>
									<description>Error in inversed checkboard test</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_BIST_DECODER</name>
									<value>3</value>
									<description>Error in decoder test</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXFIFO_STATUS_TX_NEAR_UNDERFLOW</name>
							<bitRange>[21:21]</bitRange>
							<description>Tx FIFO near underflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_NO_NEAR_UNDERFLOW</name>
									<value>0</value>
									<description>No Tx FIFO near underflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_NEAR_UNDERFLOW</name>
									<value>1</value>
									<description>Tx FIFO near underflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXFIFO_STATUS_TX_NEAR_OVERFLOW</name>
							<bitRange>[20:20]</bitRange>
							<description>Tx FIFO near overflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_NO_NEAR_OVERFLOW</name>
									<value>0</value>
									<description>No Tx FIFO near overflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_NEAR_OVERFLOW</name>
									<value>1</value>
									<description>Tx FIFO near verflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXFIFO_STATUS_TX_UNDERFLOW</name>
							<bitRange>[19:19]</bitRange>
							<description>Tx FIFO underflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_NO_UNDERFLOW</name>
									<value>0</value>
									<description>No Tx FIFO underflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_UNDERFLOW</name>
									<value>1</value>
									<description>Tx FIFO underflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXFIFO_STATUS_TX_OVERFLOW</name>
							<bitRange>[18:18]</bitRange>
							<description>Tx FIFO overflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_NO_OVERFLOW</name>
									<value>0</value>
									<description>No Tx FIFO overflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_OVERFLOW</name>
									<value>1</value>
									<description>Tx FIFO overflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXFIFO_STATUS_TX_FULL</name>
							<bitRange>[17:17]</bitRange>
							<description>Tx FIFO full</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_NOT_FULL</name>
									<value>0</value>
									<description>Tx FIFO is not full</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_FULL</name>
									<value>1</value>
									<description>Tx FIFO is full</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXFIFO_STATUS_FLUSH</name>
							<bitRange>[16:16]</bitRange>
							<description>Tx FIFO flush</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_STATUS_NO_FLUSH</name>
									<value>0</value>
									<description>Don't flush Tx FIFO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXFIFO_STATUS_FLUSH</name>
									<value>1</value>
									<description>Flush Tx FIFO</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXFIFO_STATUS_TX_EMPTY</name>
							<bitRange>[16:16]</bitRange>
							<description>Tx FIFO empty</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_NOT_EMPTY</name>
									<value>0</value>
									<description>Tx FIFO is not empty</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_EMPTY</name>
									<value>1</value>
									<description>Tx FIFO is empty</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSM_STATUS_TX_NRX</name>
							<bitRange>[10:10]</bitRange>
							<description>Select Rx or Tx mode</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_STATUS_RX_NTX</name>
									<value>0</value>
									<description>Radio is in Rx mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_STATUS_TX_NRX</name>
									<value>1</value>
									<description>Radio is in Tx mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSM_STATUS_STATUS</name>
							<bitRange>[9:8]</bitRange>
							<description>Status of the FSM</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_STATUS_IDLE</name>
									<value>0</value>
									<description>Nothing is done</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_STATUS_TX</name>
									<value>1</value>
									<description>Tx mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_STATUS_RX</name>
									<value>2</value>
									<description>Rx mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_STATUS_SUSPEND</name>
									<value>3</value>
									<description>Suspend</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSM_MODE_RESET</name>
							<bitRange>[3:3]</bitRange>
							<description>FSM reset</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_MODE_NOT_RESET</name>
									<value>0</value>
									<description>Not reset FSM</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_MODE_RESET</name>
									<value>1</value>
									<description>Reset FSM</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSM_MODE_TX_NRX</name>
							<bitRange>[2:2]</bitRange>
							<description>Set the Radio in Tx or Rx mode</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_MODE_RX_NTX</name>
									<value>0</value>
									<description>Set the radio in Rx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_MODE_TX_NRX</name>
									<value>1</value>
									<description>Set the radio in Tx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSM_MODE_RX_MODE</name>
							<bitRange>[2:2]</bitRange>
							<description>Rx status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_MODE_RX_MODE_OFF</name>
									<value>0</value>
									<description>No ongoing Rx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_MODE_RX_MODE_ON</name>
									<value>1</value>
									<description>Rx is ongoing</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSM_MODE_MODE</name>
							<bitRange>[1:0]</bitRange>
							<description>Set the FSM mode</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_MODE_MODE_IDLE</name>
									<value>0</value>
									<description>Nothing is done</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_MODE_MODE_ACTIVATE</name>
									<value>1</value>
									<description>Activate</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_MODE_MODE_CAL_PLL</name>
									<value>2</value>
									<description>Calibrate the PLL</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_MODE_MODE_CAL_PLL_TXRX</name>
									<value>3</value>
									<description>Calibrate the PLL then Tx/Rx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSM_MODE_TX_MODE</name>
							<bitRange>[1:1]</bitRange>
							<description>Tx status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_MODE_TX_MODE_OFF</name>
									<value>0</value>
									<description>No ongoing Tx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_MODE_TX_MODE_ON</name>
									<value>1</value>
									<description>Tx is ongoing</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSM_MODE_N_IDLE</name>
							<bitRange>[0:0]</bitRange>
							<description>FSM status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_MODE_IDLE</name>
									<value>0</value>
									<description>FSM is in the Idle mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_MODE_N_IDLE</name>
									<value>1</value>
									<description>FSM is not in the Idle mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_IQFIFO_STATUS</name>
					<description>IQFIFO_STATUS</description>
					<addressOffset>0x104</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1FFFFFF</resetMask>
					<fields>
						<field>
							<name>TXFIFO_COUNT_TX_COUNT</name>
							<bitRange>[24:16]</bitRange>
							<description>Number of bytes in the Tx FIFO</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_COUNT_TX_COUNT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQFIFO_COUNT_IQ_COUNT</name>
							<bitRange>[15:8]</bitRange>
							<description>Number of bytes in the IQ FIFO</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_COUNT_IQ_COUNT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQFIFO_STATUS_IQ_BIST</name>
							<bitRange>[7:1]</bitRange>
							<description>Start the BIST test on the IQ FIFO (code 0x5d)</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_BIST_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQFIFO_STATUS_IQ_BIST_ERRORS</name>
							<bitRange>[7:6]</bitRange>
							<description>IQ FIFO BIST result</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_BIST_NO_ERROR</name>
									<value>0</value>
									<description>No error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_BIST_CKBD</name>
									<value>1</value>
									<description>Error in checkboard test</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_BIST_ICKBD</name>
									<value>2</value>
									<description>Error in inversed checkboard test</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_BIST_DECODER</name>
									<value>3</value>
									<description>Error in decoder test</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQFIFO_STATUS_IQ_NEAR_UNDERFLOW</name>
							<bitRange>[5:5]</bitRange>
							<description>IQ FIFO near underflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_NO_NEAR_UNDERFLOW</name>
									<value>0</value>
									<description>No Tx FIFO near underflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_NEAR_UNDERFLOW</name>
									<value>1</value>
									<description>Tx FIFO near underflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQFIFO_STATUS_IQ_NEAR_OVERFLOW</name>
							<bitRange>[4:4]</bitRange>
							<description>IQ FIFO near overflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_NO_NEAR_OVERFLOW</name>
									<value>0</value>
									<description>No Tx FIFO near overflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_NEAR_OVERFLOW</name>
									<value>1</value>
									<description>Tx FIFO near overflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQFIFO_STATUS_IQ_UNDERFLOW</name>
							<bitRange>[3:3]</bitRange>
							<description>IQ FIFO underflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_NO_UNDERFLOW</name>
									<value>0</value>
									<description>No Tx FIFO underflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_UNDERFLOW</name>
									<value>1</value>
									<description>Tx FIFO underflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQFIFO_STATUS_IQ_OVERFLOW</name>
							<bitRange>[2:2]</bitRange>
							<description>IQ FIFO overflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_NO_OVERFLOW</name>
									<value>0</value>
									<description>No Tx FIFO overflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_OVERFLOW</name>
									<value>1</value>
									<description>Tx FIFO overflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQFIFO_STATUS_IQ_FULL</name>
							<bitRange>[1:1]</bitRange>
							<description>IQ FIFO full</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_NOT_FULL</name>
									<value>0</value>
									<description>Tx FIFO is not full</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_FULL</name>
									<value>1</value>
									<description>Tx FIFO is full</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQFIFO_STATUS_FLUSH</name>
							<bitRange>[0:0]</bitRange>
							<description>IQ FIFO flush</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_STATUS_NO_FLUSH</name>
									<value>0</value>
									<description>Don't flush Tx FIFO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IQFIFO_STATUS_FLUSH</name>
									<value>1</value>
									<description>Flush Tx FIFO</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQFIFO_STATUS_IQ_EMPTY</name>
							<bitRange>[0:0]</bitRange>
							<description>IQ FIFO empty</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_NOT_EMPTY</name>
									<value>0</value>
									<description>Tx FIFO is not empty</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_EMPTY</name>
									<value>1</value>
									<description>Tx FIFO is empty</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_TXFIFO</name>
					<description>TXFIFO</description>
					<addressOffset>0x108</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields>
						<field>
							<name>TXFIFO_TX_DATA</name>
							<bitRange>[7:0]</bitRange>
							<description>Data to be sent</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_TX_DATA_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_RXFIFO</name>
					<description>RXFIFO</description>
					<addressOffset>0x10C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>RXFIFO_RX_DATA</name>
							<bitRange>[7:0]</bitRange>
							<description>Received data</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_RX_DATA_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_IQFIFO</name>
					<description>IQFIFO</description>
					<addressOffset>0x110</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>IQFIFO_IQ_DATA</name>
							<bitRange>[7:0]</bitRange>
							<description>IQ data for AoA or AoD</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_IQ_DATA_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_REG45</name>
					<description>REG45</description>
					<addressOffset>0x114</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FF01FF</resetMask>
					<fields>
						<field>
							<name>RSSI_AVG_RSSI_AVG</name>
							<bitRange>[25:16]</bitRange>
							<description>Filtered RSSI value</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_AVG_RSSI_AVG_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXFIFO_COUNT_RX_COUNT</name>
							<bitRange>[8:0]</bitRange>
							<description>Number of bytes in the Rx FIFO</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_COUNT_RX_COUNT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_DESER_STATUS</name>
					<description>DESER_STATUS</description>
					<addressOffset>0x118</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>DESER_STATUS_SIGNAL_RECEIVING</name>
							<bitRange>[7:7]</bitRange>
							<description>Deserializer enabling</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DESER_STATUS_SIGNAL_RECEIVING_DISABLE</name>
									<value>0</value>
									<description>Deserializer is disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DESER_STATUS_SIGNAL_RECEIVING_ENABLE</name>
									<value>1</value>
									<description>Deserializer is enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DESER_STATUS_SYNC_DETECTED</name>
							<bitRange>[6:6]</bitRange>
							<description>Sync word detection</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DESER_STATUS_SYNC_NOT_DETECTED</name>
									<value>0</value>
									<description>Sync word (pattern) not detected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DESER_STATUS_SYNC_DETECTED</name>
									<value>1</value>
									<description>Sync word (pattern) detected</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DESER_STATUS_WAIT_SYNC</name>
							<bitRange>[5:5]</bitRange>
							<description>Deserializer waiting for the sync word</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DESER_STATUS_WAIT_SYNC_NOT_WAITING</name>
									<value>0</value>
									<description>Deserializer is not waiting the sync word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DESER_STATUS_WAIT_SYNC_WAITING</name>
									<value>1</value>
									<description>Deserializer is waiting the sync word</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DESER_STATUS_IS_ADDRESS_BR</name>
							<bitRange>[4:4]</bitRange>
							<description>Received address</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DESER_STATUS_IS_ADDRESS_BR_DISABLE</name>
									<value>0</value>
									<description>The received address is not the broadcast address</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DESER_STATUS_IS_ADDRESS_BR_ENABLE</name>
									<value>1</value>
									<description>The received address is the broadcast address</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DESER_STATUS_PKT_LEN_ERR</name>
							<bitRange>[3:3]</bitRange>
							<description>Packet length</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DESER_STATUS_PKT_LEN_ERR_NO_ERROR</name>
									<value>0</value>
									<description>The packet length is shorter than the maximum acceptable packet length</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DESER_STATUS_PKT_LEN_ERR_ERROR</name>
									<value>1</value>
									<description>The packet length is longer than the maximum acceptable packet length</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DESER_STATUS_ADDRESS_ERR</name>
							<bitRange>[2:2]</bitRange>
							<description>Address error</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DESER_STATUS_ADDRESS_ERR_NO_ERROR</name>
									<value>0</value>
									<description>No address error detected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DESER_STATUS_ADDRESS_ERR_ERROR</name>
									<value>1</value>
									<description>Address error detected</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DESER_STATUS_CRC_ERR</name>
							<bitRange>[1:1]</bitRange>
							<description>CRC error</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DESER_STATUS_CRC_ERR_NO_ERROR</name>
									<value>0</value>
									<description>No CRC error detected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DESER_STATUS_CRC_ERR_ERROR</name>
									<value>1</value>
									<description>CRC error detected</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DESER_STATUS_DESER_FINISH</name>
							<bitRange>[0:0]</bitRange>
							<description>Deserializer status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DESER_STATUS_DESER_FINISH_BUSY</name>
									<value>0</value>
									<description>Deserializer has not yet finished</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DESER_STATUS_DESER_FINISH_IDLE</name>
									<value>1</value>
									<description>Deserializer has finished</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_BLE_AEC_CCM</name>
					<description>BLE_AEC_CCM</description>
					<addressOffset>0x11C</addressOffset>
					<size>32</size>
					<resetValue>0x07</resetValue>
					<resetMask>0x07</resetMask>
					<fields>
						<field>
							<name>BLE_AES_CCM_BLE_AES_MIC_OK</name>
							<bitRange>[2:2]</bitRange>
							<description>AES CCM MIC error</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_AES_CCM_BLE_AES_MIC_OK_ERROR</name>
									<value>0</value>
									<description>MIC has been received with errors</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_AES_CCM_BLE_AES_MIC_OK_NO_ERROR</name>
									<value>1</value>
									<description>MIC has been received without errors</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_AES_CCM_BLE_AES_DONE_RX</name>
							<bitRange>[1:1]</bitRange>
							<description>AES CCM packet decoding</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_AES_CCM_BLE_AES_DONE_RX_BUSY</name>
									<value>0</value>
									<description>BLE AES CCM algorithm has not yet finished the packet decoding</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_AES_CCM_BLE_AES_DONE_RX_IDLE</name>
									<value>1</value>
									<description>BLE AES CCM algorithm has finished the packet decoding</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_AES_CCM_BLE_AES_DONE_TX</name>
							<bitRange>[0:0]</bitRange>
							<description>AES CCM packet encoding</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_AES_CCM_BLE_AES_DONE_TX_BUSY</name>
									<value>0</value>
									<description>BLE AES CCM algorithm has not yet finished the packet encoding</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_AES_CCM_BLE_AES_DONE_TX_IDLE</name>
									<value>1</value>
									<description>BLE AES CCM algorithm has finished the packet encoding</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_IRQ_STATUS</name>
					<description>IRQ_STATUS</description>
					<addressOffset>0x120</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3F</resetMask>
					<fields>
						<field>
							<name>IRQ_STATUS_FLAG_RXFIFO</name>
							<bitRange>[5:5]</bitRange>
							<description>IRQ RXFIFO status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_RXFIFO_IDLE</name>
									<value>0</value>
									<description>IRQ RXFIFO is not active</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_RXFIFO_ACTIVE</name>
									<value>1</value>
									<description>IRQ RXFIFO is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IRQ_STATUS_FLAG_TXFIFO</name>
							<bitRange>[4:4]</bitRange>
							<description>IRQ TXFIFO status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_TXFIFO_IDLE</name>
									<value>0</value>
									<description>IRQ TXFIFO is not active</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_TXFIFO_ACTIVE</name>
									<value>1</value>
									<description>IRQ TXFIFO is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IRQ_STATUS_FLAG_SYNC</name>
							<bitRange>[3:3]</bitRange>
							<description>IRQ SYNC status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_SYNC_IDLE</name>
									<value>0</value>
									<description>IRQ SYNC is not active</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_SYNC_ACTIVE</name>
									<value>1</value>
									<description>IRQ SYNC is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IRQ_STATUS_FLAG_RECEIVED</name>
							<bitRange>[2:2]</bitRange>
							<description>IRQ RECEIVED status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_RECEIVED_IDLE</name>
									<value>0</value>
									<description>IRQ RECEIVED is not active</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_RECEIVED_ACTIVE</name>
									<value>1</value>
									<description>IRQ RECEIVED is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IRQ_STATUS_FLAG_RXSTOP</name>
							<bitRange>[1:1]</bitRange>
							<description>IRQ RXSTOP status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_RXSTOP_IDLE</name>
									<value>0</value>
									<description>IRQ RXSTOP is not active</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_RXSTOP_ACTIVE</name>
									<value>1</value>
									<description>IRQ RXSTOP is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IRQ_STATUS_FLAG_TX</name>
							<bitRange>[0:0]</bitRange>
							<description>IRQ TX status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_TX_IDLE</name>
									<value>0</value>
									<description>IRQ TX is not active</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_TX_ACTIVE</name>
									<value>1</value>
									<description>IRQ TX is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_RSSI_MIN_MAX</name>
					<description>RSSI_MIN_MAX</description>
					<addressOffset>0x124</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FF03FF</resetMask>
					<fields>
						<field>
							<name>RSSI_MAX_RSSI_MAX</name>
							<bitRange>[25:16]</bitRange>
							<description>Maximum RSSI value over a filtering period</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_MAX_RSSI_MAX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_MIN_RSSI_MIN</name>
							<bitRange>[9:0]</bitRange>
							<description>Minimum RSSI value over a filtering period</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_MIN_RSSI_MIN_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_REG4A</name>
					<description>REG4A</description>
					<addressOffset>0x128</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x7700FFFF</resetMask>
					<fields>
						<field>
							<name>RX_ATT_LEVEL_RX_ATT_LEVEL_PKT_LVL</name>
							<bitRange>[30:28]</bitRange>
							<description>Rx attenuation level (AGC level) during the packet reception</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_ATT_LEVEL_RX_ATT_LEVEL_PKT_LVL_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_ATT_LEVEL_RX_ATT_LEVEL</name>
							<bitRange>[26:24]</bitRange>
							<description>Rx attenuation level (AGC level)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_ATT_LEVEL_RX_ATT_LEVEL_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DR_ERR_IND_DR_ERR_IND</name>
							<bitRange>[15:8]</bitRange>
							<description>Data-rate error indicator</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DR_ERR_IND_DR_ERR_IND_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_PKT_RSSI_PKT</name>
							<bitRange>[7:0]</bitRange>
							<description>Filtered RSSI value sampled during the packet reception</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_PKT_RSSI_PKT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_FEI</name>
					<description>FEI</description>
					<addressOffset>0x12C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>FEI_PKT_FEI_PKT</name>
							<bitRange>[31:16]</bitRange>
							<description>Frequency error indicator sampled during the packet reception.</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FEI_PKT_FEI_PKT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FEI_FEI_OUT</name>
							<bitRange>[15:0]</bitRange>
							<description>Frequency error indicator</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FEI_FEI_OUT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_REG4C</name>
					<description>REG4C</description>
					<addressOffset>0x130</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LINK_QUAL_PKT_LINK_QUALITY_PKT</name>
							<bitRange>[31:24]</bitRange>
							<description>Link quality indicator sampled during the packet reception. Note that the Viterbi algorithm as to be enabled.</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LINK_QUAL_PKT_LINK_QUALITY_PKT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LINK_QUAL_LINK_QUALITY</name>
							<bitRange>[23:16]</bitRange>
							<description>Instantaneous link quality indicator. Note that the Viterbi algorithm as to be enabled.</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LINK_QUAL_LINK_QUALITY_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FEI_AFC_FEI_AFC</name>
							<bitRange>[15:0]</bitRange>
							<description>Frequency error indicator sampled during the AFC.</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FEI_AFC_FEI_AFC_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_ANALOG_INFO</name>
					<description>ANALOG_INFO</description>
					<addressOffset>0x134</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x77FFFF</resetMask>
					<fields>
						<field>
							<name>BLR_READOUT_BLR_RATE</name>
							<bitRange>[25:24]</bitRange>
							<description>Bluetooth LE long range Rate Indicator</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLR_READOUT_BLR_RATE_DEFAULT</name>
									<value>0</value>
									<description>No action</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PEAK_DET_VAL_PEAK_DET_FILT</name>
							<bitRange>[22:20]</bitRange>
							<description>Distance from the subband center (only available with the FLL method)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PEAK_DET_VAL_PEAK_DET_FILT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PEAK_DET_VAL_PEAK_DET_RAW</name>
							<bitRange>[18:16]</bitRange>
							<description>Distance from the subband center (only available with the FLL method)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PEAK_DET_VAL_PEAK_DET_RAW_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANALOG_INFO_POR_VDDA</name>
							<bitRange>[15:15]</bitRange>
							<description>Set to 1 if the VDDA LDO is not enabled</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANALOG_INFO_POR_VDDA_DISABLE</name>
									<value>0</value>
									<description>VDDA LDO disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANALOG_INFO_POR_VDDA_ENABLE</name>
									<value>1</value>
									<description>VDDA LDO enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANALOG_INFO_PLL_UNLOCK</name>
							<bitRange>[14:14]</bitRange>
							<description>PLL unlock</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANALOG_INFO_PLL_LOCKED</name>
									<value>0</value>
									<description>PLL is locked</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANALOG_INFO_PLL_UNLOCKED</name>
									<value>1</value>
									<description>PLL is unlocked</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANALOG_INFO_XTAL_FINISH</name>
							<bitRange>[13:13]</bitRange>
							<description>Xtal algorithm</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANALOG_INFO_XTAL_TRIM_RUNNING</name>
									<value>0</value>
									<description>Xtal algorithm has not yet finished</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANALOG_INFO_XTAL_TRIM_FINISHED</name>
									<value>1</value>
									<description>Xtal algorithm has finished</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANALOG_INFO_DLL_LOCKED</name>
							<bitRange>[12:12]</bitRange>
							<description>DLL lock</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANALOG_INFO_DLL_UNLOCKED</name>
									<value>0</value>
									<description>DLL is unlocked</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANALOG_INFO_DLL_LOCKED</name>
									<value>1</value>
									<description>DLL is locked</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANALOG_INFO_CLK_DIG_READY</name>
							<bitRange>[11:11]</bitRange>
							<description>Ready signal of the digital clock</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANALOG_INFO_CLK_DIG_NOT_READY</name>
									<value>0</value>
									<description>Digital clock not ready</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANALOG_INFO_CLK_DIG_READY</name>
									<value>1</value>
									<description>Digital clock ready</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANALOG_INFO_CLK_PLL_READY</name>
							<bitRange>[10:10]</bitRange>
							<description>PLL clock</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANALOG_INFO_CLK_PLL_NOT_READY</name>
									<value>0</value>
									<description>PLL clock not ready</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANALOG_INFO_CLK_PLL_READY</name>
									<value>1</value>
									<description>PLL clock ready</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANALOG_INFO_SUBBAND</name>
							<bitRange>[9:8]</bitRange>
							<description>Status of the subband comparator Hi</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANALOG_INFO_SUBBAND_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_ERR_SB_FLL_ERR</name>
							<bitRange>[7:0]</bitRange>
							<description>Distance from the subband center (only available with the FLL method)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_ERR_SB_FLL_ERR_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_SAMPLE_RSSI</name>
					<description>SAMPLE_RSSI</description>
					<addressOffset>0x138</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields>
						<field>
							<name>SAMPLE_RSSI_SAMPLE_RSSI</name>
							<bitRange>[0:0]</bitRange>
							<description>Sample the thermometric RSSI</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SAMPLE_RSSI_SAMPLE_RSSI</name>
									<value>0</value>
									<description>No action</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SAMPLE_RSSI_NOT_SAMPLE_RSSI</name>
									<value>1</value>
									<description>Sample the thermometric RSSI</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_RSSI_THERM</name>
					<description>RSSI_THERM</description>
					<addressOffset>0x13C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FFFFFFF</resetMask>
					<fields>
						<field>
							<name>RSSI_THERM_RSSI_THERM</name>
							<bitRange>[29:0]</bitRange>
							<description>Thermometric value of the RSSI</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_THERM_RSSI_THERM_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_LUT_ANTENNA_ARRAY_1</name>
					<description>LUT_ANTENNA_ARRAY_1</description>
					<addressOffset>0x180</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LUT_ANTENNA_ARRAY_1_ANTENNA_7</name>
							<bitRange>[31:28]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_1_ANTENNA_7_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_1_ANTENNA_6</name>
							<bitRange>[27:24]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_1_ANTENNA_6_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_1_ANTENNA_5</name>
							<bitRange>[23:20]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_1_ANTENNA_5_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_1_ANTENNA_4</name>
							<bitRange>[19:16]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_1_ANTENNA_4_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_1_ANTENNA_3</name>
							<bitRange>[15:12]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_1_ANTENNA_3_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_1_ANTENNA_2</name>
							<bitRange>[11:8]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_1_ANTENNA_2_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_1_ANTENNA_1</name>
							<bitRange>[7:4]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_1_ANTENNA_1_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_1_ANTENNA_0</name>
							<bitRange>[3:0]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_1_ANTENNA_0_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_LUT_ANTENNA_ARRAY_2</name>
					<description>LUT_ANTENNA_ARRAY_2</description>
					<addressOffset>0x184</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LUT_ANTENNA_ARRAY_2_ANTENNA_15</name>
							<bitRange>[31:28]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_2_ANTENNA_15_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_2_ANTENNA_14</name>
							<bitRange>[27:24]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_2_ANTENNA_14_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_2_ANTENNA_13</name>
							<bitRange>[23:20]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_2_ANTENNA_13_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_2_ANTENNA_12</name>
							<bitRange>[19:16]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_2_ANTENNA_12_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_2_ANTENNA_11</name>
							<bitRange>[15:12]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_2_ANTENNA_11_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_2_ANTENNA_10</name>
							<bitRange>[11:8]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_2_ANTENNA_10_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_2_ANTENNA_9</name>
							<bitRange>[7:4]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_2_ANTENNA_9_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_2_ANTENNA_8</name>
							<bitRange>[3:0]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_2_ANTENNA_8_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_LUT_ANTENNA_ARRAY_3</name>
					<description>LUT_ANTENNA_ARRAY_3</description>
					<addressOffset>0x188</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LUT_ANTENNA_ARRAY_3_ANTENNA_23</name>
							<bitRange>[31:28]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_3_ANTENNA_23_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_3_ANTENNA_22</name>
							<bitRange>[27:24]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_3_ANTENNA_22_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_3_ANTENNA_21</name>
							<bitRange>[23:20]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_3_ANTENNA_21_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_3_ANTENNA_20</name>
							<bitRange>[19:16]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_3_ANTENNA_20_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_3_ANTENNA_19</name>
							<bitRange>[15:12]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_3_ANTENNA_19_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_3_ANTENNA_18</name>
							<bitRange>[11:8]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_3_ANTENNA_18_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_3_ANTENNA_17</name>
							<bitRange>[7:4]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_3_ANTENNA_17_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_3_ANTENNA_16</name>
							<bitRange>[3:0]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_3_ANTENNA_16_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_LUT_ANTENNA_ARRAY_4</name>
					<description>LUT_ANTENNA_ARRAY_4</description>
					<addressOffset>0x18C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LUT_ANTENNA_ARRAY_4_ANTENNA_31</name>
							<bitRange>[31:28]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_4_ANTENNA_31_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_4_ANTENNA_30</name>
							<bitRange>[27:24]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_4_ANTENNA_30_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_4_ANTENNA_29</name>
							<bitRange>[23:20]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_4_ANTENNA_29_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_4_ANTENNA_28</name>
							<bitRange>[19:16]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_4_ANTENNA_28_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_4_ANTENNA_27</name>
							<bitRange>[15:12]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_4_ANTENNA_27_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_4_ANTENNA_26</name>
							<bitRange>[11:8]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_4_ANTENNA_26_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_4_ANTENNA_25</name>
							<bitRange>[7:4]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_4_ANTENNA_25_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_4_ANTENNA_24</name>
							<bitRange>[3:0]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_4_ANTENNA_24_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_REG50</name>
					<description>REG50</description>
					<addressOffset>0x1C0</addressOffset>
					<size>32</size>
					<resetValue>0x7000000</resetValue>
					<resetMask>0xF000000</resetMask>
					<fields>
						<field>
							<name>FEATURES_HAS_BLE_AES</name>
							<bitRange>[27:27]</bitRange>
							<description>Set to 1 if the Bluetooth AES block is available</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FEATURES_HAS_NOT_BLE_AES</name>
									<value>0</value>
									<description>PLL is locked</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FEATURES_HAS_BLE_AES</name>
									<value>1</value>
									<description>PLL is unlocked</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FEATURES_HAS_BLE_DF_AOA_AOD</name>
							<bitRange>[26:26]</bitRange>
							<description>Set to 1 if the Bluetooth Direction Finding AoA/AoD feature is available</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FEATURES_HAS_NOT_BLE_DF_AOA_AOD</name>
									<value>0</value>
									<description>Xtal algorithm has not yet finished</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FEATURES_HAS_BLE_DF_AOA_AOD</name>
									<value>1</value>
									<description>Xtal algorithm has finished</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FEATURES_HAS_BLE_LONG_RANGE</name>
							<bitRange>[25:25]</bitRange>
							<description>Set to 1 if the Bluetooth LongRange feature is available</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FEATURES_HAS_NOT_BLE_LONG_RANGE</name>
									<value>0</value>
									<description>DLL is unlocked</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FEATURES_HAS_BLE_LONG_RANGE</name>
									<value>1</value>
									<description>DLL is locked</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FEATURES_FEATURES_AVAILABLE</name>
							<bitRange>[24:24]</bitRange>
							<description>Set to 1 if the features are available</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FEATURES_FEATURES_NOT_AVAILABLE</name>
									<value>0</value>
									<description>Digital clock not ready</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FEATURES_FEATURES_AVAILABLE</name>
									<value>1</value>
									<description>Digital clock ready</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLR_PKT_LEN_BLR_PKT_LEN</name>
							<bitRange>[23:16]</bitRange>
							<description>Packet length of the BLR packet</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLR_PKT_LEN_BLR_PKT_LEN_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PROT_TIMER_PT_CMD</name>
							<bitRange>[15:8]</bitRange>
							<description>Protocol timer command</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PROT_TIMER_PT_CMD_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>COMMANDS_START_SUBBAND</name>
							<bitRange>[0:0]</bitRange>
							<description>Subband selection algorithm</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>COMMANDS_START_SUBBAND_IDLE</name>
									<value>0</value>
									<description>No action</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMMANDS_START_SUBBAND_START</name>
									<value>1</value>
									<description>Start the subband selection algorithm</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG51</name>
					<description>REG51</description>
					<addressOffset>0x1E0</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>FSM_MODE_RM_TX</name>
							<bitRange>[31:24]</bitRange>
							<description>Remap register FSM_MODE</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_MODE_RM_TX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_PWR_RM</name>
							<bitRange>[23:16]</bitRange>
							<description>Remap register PA_PWR</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_PWR_RM_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CHANNEL_RM_TX</name>
							<bitRange>[15:8]</bitRange>
							<description>Remap register CHANNEL</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHANNEL_RM_TX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RATE_TX</name>
							<bitRange>[7:0]</bitRange>
							<description>Remap register BANK</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RATE_TX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG52</name>
					<description>REG52</description>
					<addressOffset>0x1E8</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>ACCESS_ADDRESS</name>
							<bitRange>[31:24]</bitRange>
							<description>Remap register PATTERN</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACCESS_ADDRESS_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSM_MODE_RM_RX</name>
							<bitRange>[23:16]</bitRange>
							<description>Remap register FSM_MODE</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_MODE_RM_RX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CHANNEL_RM_RX</name>
							<bitRange>[15:8]</bitRange>
							<description>Remap register CHANNEL</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHANNEL_RM_RX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RATE_RX</name>
							<bitRange>[7:0]</bitRange>
							<description>Remap register BANK</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RATE_RX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG53</name>
					<description>REG53</description>
					<addressOffset>0x1F0</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFF00</resetMask>
					<fields>
						<field>
							<name>RSSI_MAX_RM</name>
							<bitRange>[23:16]</bitRange>
							<description>Remap register RSSI_MAX</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_MAX_RM_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_MIN_RM</name>
							<bitRange>[15:8]</bitRange>
							<description>Remap register RSSI_MIN</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_MIN_RM_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG54</name>
					<description>REG54</description>
					<addressOffset>0x1F4</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>BLR_PACKET_LEN</name>
							<bitRange>[7:0]</bitRange>
							<description>Remap register BLR_PACKET_LEN</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLR_PACKET_LEN_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG55</name>
					<description>REG55</description>
					<addressOffset>0x1F8</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>ITRX_FEATURES</name>
							<bitRange>[7:0]</bitRange>
							<description>Remap register ITRX_FEATURES</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ITRX_FEATURES_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG56</name>
					<description>REG56</description>
					<addressOffset>0x1FC</addressOffset>
					<size>32</size>
					<resetValue>0x30000000</resetValue>
					<resetMask>0xFFFF0000</resetMask>
					<fields>
						<field>
							<name>CHIP_ID_CHIP_ID</name>
							<bitRange>[31:24]</bitRange>
							<description>Version of the chip</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHIP_ID_CHIP_ID_DEFAULT</name>
									<value>48</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MD5_REGS_MD5_REGS</name>
							<bitRange>[23:16]</bitRange>
							<description>MD5 calculated on the register map file</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MD5_REGS_MD5_REGS_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SCAN_2_SCAN_2_PASSWORD</name>
							<bitRange>[15:8]</bitRange>
							<description>SCAN 2 key</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SCAN_2_SCAN_2_PASSWORD_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SCAN_1_SCAN_1_PASSWORD</name>
							<bitRange>[7:0]</bitRange>
							<description>SCAN 1 key</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SCAN_1_SCAN_1_PASSWORD_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>RF1</name>
			<baseAddress>0x40040A00</baseAddress>
			<description>RF Front-End 2.4 GHz</description>
			<addressBlock>
				<offset>0</offset>
				<size>0x1FC</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>RF_REG00</name>
					<description>REG00</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0x80000022</resetValue>
					<resetMask>0xFFF77FBF</resetMask>
					<fields>
						<field>
							<name>DATAWHITE_BTLE_DW_BTLE</name>
							<bitRange>[31:31]</bitRange>
							<description>Data whitening control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATAWHITE_BTLE_DW_BTLE_DISABLE</name>
									<value>0</value>
									<description>Disable data whitening</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATAWHITE_BTLE_DW_BTLE_ENABLE</name>
									<value>1</value>
									<description>Enable data whitening</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATAWHITE_BTLE_DW_BTLE_RST</name>
							<bitRange>[30:24]</bitRange>
							<description>Reset value to put on the Bluetooth LE data whitening shift register</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATAWHITE_BTLE_DW_BTLE_RST_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FOURFSK_CODING_EN_FOURFSK_CODING</name>
							<bitRange>[23:23]</bitRange>
							<description>4FSK coding</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FOURFSK_CODING_EN_FOURFSK_CODING_DISABLE</name>
									<value>0</value>
									<description>Disable 4FSK coding</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FOURFSK_CODING_EN_FOURFSK_CODING_ENABLE</name>
									<value>1</value>
									<description>Enable 4FSK coding</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FOURFSK_CODING_TX_FOURFSK_CODING</name>
							<bitRange>[22:20]</bitRange>
							<description>Set the 4FSK coding (Tx): bit 0 determines if the sign is given by the Q signal (0) or I signal (1), bit 1 select if the signal is inverted for the sign, bit 2 selects if the signal is inverted for the abs amplitude</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FOURFSK_CODING_TX_FOURFSK_CODING_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FOURFSK_CODING_RX_FOURFSK_CODING</name>
							<bitRange>[18:16]</bitRange>
							<description>Set the 4FSK decoding (Rx): bit 0 determines if the sign is given by the Q signal (0) or I signal (1), bit 1 selects if the signal is inverted for the sign, bit 2 selects if the signal is inverted for the abs amplitude</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FOURFSK_CODING_RX_FOURFSK_CODING_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE2_DIFF_CODING</name>
							<bitRange>[14:14]</bitRange>
							<description>Differential coding/decoding</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MODE2_DIFF_CODING_DISABLE</name>
									<value>0</value>
									<description>Disable the differential coding/decoding</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE2_DIFF_CODING_ENABLE</name>
									<value>1</value>
									<description>Enable the differential coding/decoding</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE2_PSK_NFSK</name>
							<bitRange>[13:13]</bitRange>
							<description>FSK/PSK mode selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MODE2_PSK_NFSK_FSK</name>
									<value>0</value>
									<description>FSK mode is selected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE2_PSK_NFSK_PSK</name>
									<value>1</value>
									<description>PSK mode is selected</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE2_TESTMODE</name>
							<bitRange>[12:8]</bitRange>
							<description>Output test mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MODE2_TESTMODE_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE2_TESTMODE_CEVA</name>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE_NOT_TO_IDLE</name>
							<bitRange>[7:7]</bitRange>
							<description>FSM to go in suspend mode after a Tx or Rx packet</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MODE_NOT_TO_IDLE_DISABLE</name>
									<value>0</value>
									<description>FSM not to go in suspend mode after a Tx or Rx packet</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE_NOT_TO_IDLE_ENABLE</name>
									<value>1</value>
									<description>FSM to go in suspend mode after a Tx or Rx packet</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE_EN_FSM</name>
							<bitRange>[5:5]</bitRange>
							<description>Radio FSM control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MODE_EN_FSM_DISABLE</name>
									<value>0</value>
									<description>Disable the radio FSM</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE_EN_FSM_ENABLE</name>
									<value>1</value>
									<description>Enable the radio FSM</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE_EN_DESERIALIZER</name>
							<bitRange>[4:4]</bitRange>
							<description>Deserializer control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MODE_EN_DESERIALIZER_DISABLE</name>
									<value>0</value>
									<description>Disable the deserializer</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE_EN_DESERIALIZER_ENABLE</name>
									<value>1</value>
									<description>Enable the deserializer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE_EN_SERIALIZER</name>
							<bitRange>[3:3]</bitRange>
							<description>Serializer control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MODE_EN_SERIALIZER_DISABLE</name>
									<value>0</value>
									<description>Disable the serializer</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE_EN_SERIALIZER_ENABLE</name>
									<value>1</value>
									<description>Enable the serializer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE_TX_NRX</name>
							<bitRange>[2:2]</bitRange>
							<description>Select Tx or Rx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MODE_TX_NRX_RX</name>
									<value>0</value>
									<description>Select Rx mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE_TX_NRX_TX</name>
									<value>1</value>
									<description>Select Tx mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE_MODE</name>
							<bitRange>[1:0]</bitRange>
							<description>Select the working mode of the digital baseband</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MODE_MODE_0</name>
									<value>0</value>
									<description>The digital baseband is off</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE_MODE_1</name>
									<value>1</value>
									<description>The clock is generated but the blocks are reset (Tx, Rx, FIFOs and FSM)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE_MODE_2</name>
									<value>2</value>
									<description>The digital baseband is frozen</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE_MODE_3</name>
									<value>3</value>
									<description>Working</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG01</name>
					<description>REG01</description>
					<addressOffset>0x04</addressOffset>
					<size>32</size>
					<resetValue>0x140B2200</resetValue>
					<resetMask>0xFFFFFF7F</resetMask>
					<fields>
						<field>
							<name>TAU_PHASE_RECOV_TAU_PHASE_RECOV</name>
							<bitRange>[31:24]</bitRange>
							<description>Time constant of the fine carrier recovery block</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TAU_PHASE_RECOV_TAU_PHASE_RECOV_DEFAULT</name>
									<value>20</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TAU_ROUGH_RECOV_TAU_ROUGH_RECOV</name>
							<bitRange>[23:16]</bitRange>
							<description>Time constant of the rough carrier recovery block</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TAU_ROUGH_RECOV_TAU_ROUGH_RECOV_DEFAULT</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CARRIER_RECOVERY_EN_CORRECT_CFREQ_AFC</name>
							<bitRange>[15:15]</bitRange>
							<description>Automatic AFC correction</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EN_CORRECT_CFREQ_AFC_DISABLE</name>
									<value>0</value>
									<description>Disable the automatic AFC correction</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EN_CORRECT_CFREQ_AFC_ENABLE</name>
									<value>1</value>
									<description>Enable the automatic AFC correction</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CARRIER_RECOVERY_CORRECT_CFREQ_IF_NEG</name>
							<bitRange>[14:14]</bitRange>
							<description>IF correction</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_CORRECT_CFREQ_IF_NEG_POS</name>
									<value>0</value>
									<description>Positive IF correction</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_CORRECT_CFREQ_IF_NEG_NEG</name>
									<value>1</value>
									<description>Negative IF correction</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CARRIER_RECOVERY_EN_CORRECT_CFREQ_IF</name>
							<bitRange>[13:13]</bitRange>
							<description>Automatic IF correction</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EN_CORRECT_CFREQ_IF_DISABLE</name>
									<value>0</value>
									<description>Disable the automatic IF correction</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EN_CORRECT_CFREQ_IF_ENABLE</name>
									<value>1</value>
									<description>Enable the automatic IF correction</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CARRIER_RECOVERY_AFC_NEG</name>
							<bitRange>[12:12]</bitRange>
							<description>AFC correction</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_AFC_NEG_POS</name>
									<value>0</value>
									<description>Positive AFC correction</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_AFC_NEG_NEG</name>
									<value>1</value>
									<description>Negative AFC correction</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CARRIER_RECOVERY_STARTER_MODE</name>
							<bitRange>[11:11]</bitRange>
							<description>Starter mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_STARTER_MODE_DISABLE</name>
									<value>0</value>
									<description>Disable the starter mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_STARTER_MODE_ENABLE</name>
									<value>1</value>
									<description>Enable the starter mode (32x faster carrier recovery)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CARRIER_RECOVERY_EN_AFC</name>
							<bitRange>[10:10]</bitRange>
							<description>Automatic Frequency Control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EN_AFC_DISABLE</name>
									<value>0</value>
									<description>Disable the Automatic Frequency Control</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EN_AFC_ENABLE</name>
									<value>1</value>
									<description>Enable the Automatic Frequency Control</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CARRIER_RECOVERY_EN_FINE_RECOV</name>
							<bitRange>[9:9]</bitRange>
							<description>Fine carrier recovery</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EN_FINE_RECOV_DISABLE</name>
									<value>0</value>
									<description>Disable the fine carrier recovery</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EN_FINE_RECOV_ENABLE</name>
									<value>1</value>
									<description>Enable the fine carrier recovery</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CARRIER_RECOVERY_EN_ROUGH_RECOV</name>
							<bitRange>[8:8]</bitRange>
							<description>Rough carrier recovery</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EN_ROUGH_RECOV_DISABLE</name>
									<value>0</value>
									<description>Disable the rough carrier recovery</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EN_ROUGH_RECOV_ENABLE</name>
									<value>1</value>
									<description>Enable the rough carrier recovery</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MOD_TX_PULSE_NSYM</name>
							<bitRange>[6:6]</bitRange>
							<description>Tx pulse shape function.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MOD_TX_PULSE_NSYM_EVEN</name>
									<value>0</value>
									<description>Tx pulse shape is an even function</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MOD_TX_PULSE_NSYM_ODD</name>
									<value>1</value>
									<description>Tx pulse shape is an odd function</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MOD_TX_EN_INTERP</name>
							<bitRange>[5:5]</bitRange>
							<description>Tx CIC interpolator</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MOD_TX_EN_INTERP_DISABLE</name>
									<value>0</value>
									<description>Disable the Tx CIC interpolator</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MOD_TX_EN_INTERP_ENABLE</name>
									<value>1</value>
									<description>Enable the Tx CIC interpolator</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MOD_TX_CK_TX_M</name>
							<bitRange>[4:0]</bitRange>
							<description>Unsigned value determining the Tx CIC interpolator frequency. The formula is similar to the evaluation of the oversampling frequency.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MOD_TX_CK_TX_M_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG02</name>
					<description>REG02</description>
					<addressOffset>0x08</addressOffset>
					<size>32</size>
					<resetValue>0x2009</resetValue>
					<resetMask>0x3FFFFFF</resetMask>
					<fields>
						<field>
							<name>DATARATE_OFFSET_DR_LIMIT</name>
							<bitRange>[25:24]</bitRange>
							<description>Set the data-rate recovery limits</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATARATE_OFFSET_DR_LIMIT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATARATE_OFFSET_DATARATE_OFFSET</name>
							<bitRange>[23:16]</bitRange>
							<description>Data-rate offset. It is a signed value and the full scale (0x7f) corresponds to a data-rate offset of 12.5 percent.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATARATE_OFFSET_DATARATE_OFFSET_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TAU_DATARATE_RECOV_TAU_DATARATE_RECOV</name>
							<bitRange>[15:8]</bitRange>
							<description>Time constant of the data-rate recovery</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TAU_DATARATE_RECOV_TAU_DATARATE_RECOV_DEFAULT</name>
									<value>32</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TAU_CLK_RECOV_TAU_CLK_RECOV</name>
							<bitRange>[7:0]</bitRange>
							<description>Time constant of the clock recovery</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TAU_CLK_RECOV_TAU_CLK_RECOV_DEFAULT</name>
									<value>9</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG03</name>
					<description>REG03</description>
					<addressOffset>0x0C</addressOffset>
					<size>32</size>
					<resetValue>0x80400310</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>MAC_CONF_MAC_TIMER_GR</name>
							<bitRange>[31:30]</bitRange>
							<description>MAC timer granularity. The granularity is given by (2^(2mac_timer_gr)) x 1us.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MAC_CONF_MAC_TIMER_GR_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MAC_CONF_RX_MAC_ACT</name>
							<bitRange>[29:29]</bitRange>
							<description>FSM switch to Rx after Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MAC_CONF_RX_MAC_ACT_DISABLE</name>
									<value>0</value>
									<description>FSM will not switch to Rx or Tx after an Rx mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MAC_CONF_RX_MAC_ACT_ENABLE</name>
									<value>1</value>
									<description>FSM will switch to Rx or Tx after an Rx mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MAC_CONF_RX_MAC_TX_NRX</name>
							<bitRange>[28:28]</bitRange>
							<description>FSM switch to Tx after Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MAC_CONF_RX_MAC_TX_NRX_DISABLE</name>
									<value>0</value>
									<description>FSM will not switch to Tx after an Rx mode, Rx otherwise.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MAC_CONF_RX_MAC_TX_NRX_ENABLE</name>
									<value>1</value>
									<description>FSM will switch to Tx after an Rx mode, Rx otherwise.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MAC_CONF_RX_MAC_START_NSTOP</name>
							<bitRange>[27:27]</bitRange>
							<description>MAC timer activation after sync word detection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MAC_CONF_RX_MAC_START_NSTOP_DISABLE</name>
									<value>0</value>
									<description>MAC timer is not activated at the reception of the sync word, at the end of the packet otherwise</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MAC_CONF_RX_MAC_START_NSTOP_ENABLE</name>
									<value>1</value>
									<description>MAC timer is activated at the reception of the sync word, at the end of the packet otherwise</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MAC_CONF_TX_MAC_ACT</name>
							<bitRange>[26:26]</bitRange>
							<description>FSM switch to Rx after Tx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MAC_CONF_TX_MAC_ACT_DISABLE</name>
									<value>0</value>
									<description>FSM will not switch to Rx or Tx after a Tx mode.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MAC_CONF_TX_MAC_ACT_ENABLE</name>
									<value>1</value>
									<description>FSM will switch to Rx or Tx after a Tx mode.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MAC_CONF_TX_MAC_TX_NRX</name>
							<bitRange>[25:25]</bitRange>
							<description>FSM switch to Tx after Tx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MAC_CONF_TX_MAC_TX_NRX_DISABLE</name>
									<value>0</value>
									<description>FSM will not switch to Tx after an Tx mode, Rx otherwise</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MAC_CONF_TX_MAC_TX_NRX_ENABLE</name>
									<value>1</value>
									<description>FSM will switch to Tx after an Tx mode, Rx otherwise</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MAC_CONF_TX_MAC_START_NSTOP</name>
							<bitRange>[24:24]</bitRange>
							<description>MAC timer activation after packet transmission</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MAC_CONF_TX_MAC_START_NSTOP_DISABLE</name>
									<value>0</value>
									<description>MAC timer is not activated at beginning of the packet, otherwise at the end of the packet transmission</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MAC_CONF_TX_MAC_START_NSTOP_ENABLE</name>
									<value>1</value>
									<description>MAC timer is activated at beginning of the packet, otherwise at the end of the packet transmission</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IRQ_CONF_IRQ_HIGH_Z</name>
							<bitRange>[23:23]</bitRange>
							<description>Pads are set to High-Z when the IRQ is not active</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IRQ_CONF_IRQ_HIGH_Z_DISABLE</name>
									<value>0</value>
									<description>The pads are not set to High-Z when the IRQ is not active</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_CONF_IRQ_HIGH_Z_ENABLE</name>
									<value>1</value>
									<description>The pads are set to High-Z when the IRQ is not active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IRQ_CONF_IRQ_ACTIVE_LOW</name>
							<bitRange>[22:22]</bitRange>
							<description>IRQ are active low</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IRQ_CONF_IRQ_ACTIVE_LOW_DISABLE</name>
									<value>0</value>
									<description>IRQ are active high</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_CONF_IRQ_ACTIVE_LOW_ENABLE</name>
									<value>1</value>
									<description>IRQ are active low</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IRQ_CONF_IRQS_MASK</name>
							<bitRange>[21:16]</bitRange>
							<description>Mask to determine which IRQs are enabled (active high)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IRQ_CONF_IRQS_MASK_DEFAULT</name>
									<value>0</value>
									<description>No IRQ enable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_CONF_IRQS_MASK_TX</name>
									<value>1</value>
									<description>Tx IRQ enable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_CONF_IRQS_MASK_RX_STOP</name>
									<value>2</value>
									<description>Rx stop IRQ enable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_CONF_IRQS_MASK_RECEIVED</name>
									<value>4</value>
									<description>Rx received IRQ enable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_CONF_IRQS_MASK_SYNC</name>
									<value>8</value>
									<description>Sync IRQ enable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_CONF_IRQS_MASK_TX_FIFO</name>
									<value>16</value>
									<description>Tx FIFO IRQ enable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_CONF_IRQS_MASK_RX_FIFO</name>
									<value>32</value>
									<description>Rx FIFO IRQ enable</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_2_FIFO_THR_TX</name>
							<bitRange>[15:13]</bitRange>
							<description>Threshold indicating the 'almost empty' Tx FIFO state</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_2_FIFO_THR_TX_16</name>
									<value>0</value>
									<description>Tx FIFO threshold is 16 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_FIFO_THR_TX_48</name>
									<value>1</value>
									<description>Tx FIFO threshold is 48 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_FIFO_THR_TX_80</name>
									<value>2</value>
									<description>Tx FIFO threshold is 80 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_FIFO_THR_TX_112</name>
									<value>3</value>
									<description>Tx FIFO threshold is 112 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_FIFO_THR_TX_144</name>
									<value>4</value>
									<description>Tx FIFO threshold is 144 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_FIFO_THR_TX_176</name>
									<value>5</value>
									<description>Tx FIFO threshold is 176 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_FIFO_THR_TX_208</name>
									<value>6</value>
									<description>Tx FIFO threshold is 208 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_FIFO_THR_TX_240</name>
									<value>7</value>
									<description>Tx FIFO threshold is 240 samples</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_2_WAIT_TXFIFO_WR</name>
							<bitRange>[12:12]</bitRange>
							<description>FSM will wait a Tx FIFO write before starting the Tx in case of an empty Tx FIFO</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_2_WAIT_TXFIFO_WR_DISABLE</name>
									<value>0</value>
									<description>FSM will not wait a Tx FIFO write before starting the Tx in case of an empty Tx FIFO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_WAIT_TXFIFO_WR_ENABLE</name>
									<value>1</value>
									<description>FSM will wait a Tx FIFO write before starting the Tx in case of an empty Tx FIFO</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_2_STOP_ON_RXFF_OVFLW</name>
							<bitRange>[11:11]</bitRange>
							<description>Stop the reception in case of a FIFO overflow</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_2_STOP_ON_RXFF_OVFLW_DISABLE</name>
									<value>0</value>
									<description>Keep the reception in case of a FIFO overflow</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_STOP_ON_RXFF_OVFLW_ENABLE</name>
									<value>1</value>
									<description>Stop the reception in case of a FIFO overflow</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_2_STOP_ON_TXFF_UNFLW</name>
							<bitRange>[10:10]</bitRange>
							<description>Stop the transmission in case of a FIFO underflow</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_2_STOP_ON_TXFF_UNFLW_DISABLE</name>
									<value>0</value>
									<description>Keep the transmission in case of a FIFO underflow</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_STOP_ON_TXFF_UNFLW_ENABLE</name>
									<value>1</value>
									<description>Stop the transmission in case of a FIFO underflow</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_2_RXFF_FLUSH_ON_START</name>
							<bitRange>[9:9]</bitRange>
							<description>Flush the Rx FIFO when the Rx is enabled, in order to receive a packet with an empty FIFO</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_2_RXFF_FLUSH_ON_START_DISABLE</name>
									<value>0</value>
									<description>Keep the Rx FIFO when the Rx is enabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_RXFF_FLUSH_ON_START_ENABLE</name>
									<value>1</value>
									<description>Flush the Rx FIFO when the Rx is enabled, in order to receive a packet with an empty FIFO</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_2_TXFF_FLUSH_ON_STOP</name>
							<bitRange>[8:8]</bitRange>
							<description>Flush the Tx FIFO after the end of a packet transmission in order to have an empty FIFO</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_2_TXFF_FLUSH_ON_STOP_DISABLE</name>
									<value>0</value>
									<description>Keep the Tx FIFO after the end of a packet transmission in order to have an empty FIFO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_TXFF_FLUSH_ON_STOP_ENABLE</name>
									<value>1</value>
									<description>Flush the Tx FIFO after the end of a packet transmission in order to have an empty FIFO</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_FIFO_FLUSH_ON_OVFLW</name>
							<bitRange>[7:7]</bitRange>
							<description>Overflow FIFO flush control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_FIFO_FLUSH_ON_OVFLW_DISABLE</name>
									<value>0</value>
									<description>Keep the Rx and the FIFO in case of overflow</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_FLUSH_ON_OVFLW_ENABLE</name>
									<value>1</value>
									<description>Stop the Rx and flush the FIFO in case of overflow</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_FIFO_FLUSH_ON_ADDR_ERR</name>
							<bitRange>[6:6]</bitRange>
							<description>Address error FIFO flush control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_FIFO_FLUSH_ON_ADDR_ERR_DISABLE</name>
									<value>0</value>
									<description>Keep the Rx and the FIFO in case of address error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_FLUSH_ON_ADDR_ERR_ENABLE</name>
									<value>1</value>
									<description>Stop the Rx and flush the FIFO in case of address error</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_FIFO_FLUSH_ON_PL_ERR</name>
							<bitRange>[5:5]</bitRange>
							<description>Packet length error FIFO flush control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_FIFO_FLUSH_ON_PL_ERR_DISABLE</name>
									<value>0</value>
									<description>Keep the Rx and the FIFO in case of packet length error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_FLUSH_ON_PL_ERR_ENABLE</name>
									<value>1</value>
									<description>Stop the Rx and flush the FIFO in case of packet length error</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_FIFO_FLUSH_ON_CRC_ERR</name>
							<bitRange>[4:4]</bitRange>
							<description>CRC error FIFO flush control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_FIFO_FLUSH_ON_CRC_ERR_DISABLE</name>
									<value>0</value>
									<description>Keep the Rx and the FIFO in case of CRC error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_FLUSH_ON_CRC_ERR_ENABLE</name>
									<value>1</value>
									<description>Stop the Rx and flush the FIFO in case of CRC error</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_RX_FIFO_ACK</name>
							<bitRange>[3:3]</bitRange>
							<description>Rx FIFO acknowledgement</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_RX_FIFO_ACK_DISABLE</name>
									<value>0</value>
									<description>Rx FIFO doesn't need an acknowledgement (packet received correctly) to change its state</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_RX_FIFO_ACK_ENABLE</name>
									<value>1</value>
									<description>Rx FIFO needs an acknowledgement (packet received correctly) to change its state</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_FIFO_THR</name>
							<bitRange>[2:0]</bitRange>
							<description>Threshold indicating the 'almost full' Rx FIFO state</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_FIFO_THR_240</name>
									<value>0</value>
									<description>Rx FIFO threshold is 240 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_THR_208</name>
									<value>1</value>
									<description>Rx FIFO threshold is 208 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_THR_176</name>
									<value>2</value>
									<description>Rx FIFO threshold is 176 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_THR_144</name>
									<value>3</value>
									<description>Rx FIFO threshold is 144 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_THR_112</name>
									<value>4</value>
									<description>Rx FIFO threshold is 112 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_THR_80</name>
									<value>5</value>
									<description>Rx FIFO threshold is 80 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_THR_48</name>
									<value>6</value>
									<description>Rx FIFO threshold is 48 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_THR_16</name>
									<value>7</value>
									<description>Rx FIFO threshold is 16 samples</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_PADS_03</name>
					<description>PADS_03</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1F1F1F1F</resetMask>
					<fields>
						<field>
							<name>PAD_CONF_1_PAD_3_CONF</name>
							<bitRange>[28:24]</bitRange>
							<description>Configuration of GPIO pad 3</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_CONF_1_PAD_3_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_CONF_1_PAD_3_TEST_MODE</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PAD_CONF_1_PAD_2_CONF</name>
							<bitRange>[20:16]</bitRange>
							<description>Configuration of GPIO pad 2</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_CONF_1_PAD_2_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_CONF_1_PAD_2_TEST_MODE</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PAD_CONF_1_PAD_1_CONF</name>
							<bitRange>[12:8]</bitRange>
							<description>Configuration of GPIO pad 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_CONF_1_PAD_1_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_CONF_1_PAD_1_TEST_MODE</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PAD_CONF_1_PAD_0_CONF</name>
							<bitRange>[4:0]</bitRange>
							<description>Configuration of GPIO pad 0</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_CONF_1_PAD_0_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_CONF_1_PAD_0_TEST_MODE</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_PADS_47</name>
					<description>PADS_47</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1F1F1F1F</resetMask>
					<fields>
						<field>
							<name>PAD_CONF_2_PAD_7_CONF</name>
							<bitRange>[28:24]</bitRange>
							<description>Configuration of GPIO pad 7</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_CONF_2_PAD_7_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_CONF_2_PAD_7_TEST_MODE</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PAD_CONF_2_PAD_6_CONF</name>
							<bitRange>[20:16]</bitRange>
							<description>Configuration of GPIO pad 6</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_CONF_2_PAD_6_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_CONF_2_PAD_6_TEST_MODE</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PAD_CONF_2_PAD_5_CONF</name>
							<bitRange>[12:8]</bitRange>
							<description>Configuration of GPIO pad 5</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_CONF_2_PAD_5_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_CONF_2_PAD_5_TEST_MODE</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PAD_CONF_2_PAD_4_CONF</name>
							<bitRange>[4:0]</bitRange>
							<description>Configuration of GPIO pad 4</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_CONF_2_PAD_4_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_CONF_2_PAD_4_TEST_MODE</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_CENTER_FREQ</name>
					<description>CENTER_FREQ</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<resetValue>0x8215C71B</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CENTER_FREQ_ADAPT_CFREQ</name>
							<bitRange>[31:31]</bitRange>
							<description>Frequency adaptation between Tx and Rx.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CENTER_FREQ_ADAPT_CFREQ_DISABLE</name>
									<value>0</value>
									<description>Do not adapt frequency between Tx and Rx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CENTER_FREQ_ADAPT_CFREQ_ENABLE</name>
									<value>1</value>
									<description>Automatically adapt frequency between Tx and Rx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CENTER_FREQ_RX_DIV_5_N6</name>
							<bitRange>[30:30]</bitRange>
							<description>Ratio of the PLL reference between Tx and Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CENTER_FREQ_RX_DIV_5_N6_DISABLE</name>
									<value>0</value>
									<description>The ratio of the PLL reference between Tx and Rx is 6 instead of 5</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CENTER_FREQ_RX_DIV_5_N6_ENABLE</name>
									<value>1</value>
									<description>The ratio of the PLL reference between Tx and Rx is 5 instead of 6</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CENTER_FREQ_CENTER_FREQUENCY</name>
							<bitRange>[29:0]</bitRange>
							<description>Set the center frequency</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CENTER_FREQ_CENTER_FREQUENCY_DEFAULT</name>
									<value>34981659</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_PADS_89</name>
					<description>PADS_89</description>
					<addressOffset>0x1C</addressOffset>
					<size>32</size>
					<resetValue>0x82230000</resetValue>
					<resetMask>0xFFFF1F1F</resetMask>
					<fields>
						<field>
							<name>TX_MAC_TIMER_TX_MAC_TIMER</name>
							<bitRange>[31:24]</bitRange>
							<description>Time to wait after the Tx mode.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_MAC_TIMER_TX_MAC_TIMER_DEFAULT</name>
									<value>130</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_MAC_TIMER_RX_MAC_TIMER</name>
							<bitRange>[23:16]</bitRange>
							<description>Time to wait after the Rx mode.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_MAC_TIMER_RX_MAC_TIMER_DEFAULT</name>
									<value>35</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PAD_CONF_3_PAD_9_CONF</name>
							<bitRange>[12:8]</bitRange>
							<description>Configuration of GPIO pad 9</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_CONF_3_PAD_9_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_CONF_3_PAD_9_TEST_MODE</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PAD_CONF_3_PAD_8_CONF</name>
							<bitRange>[4:0]</bitRange>
							<description>Configuration of GPIO pad 8</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_CONF_3_PAD_8_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_CONF_3_PAD_8_TEST_MODE</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG08</name>
					<description>REG08</description>
					<addressOffset>0x20</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFF7F0F</resetMask>
					<fields>
						<field>
							<name>MOD_INFO_RX_DIV_CK_RX</name>
							<bitRange>[31:30]</bitRange>
							<description>Set the clock divider for the Rx mode: 00 =&gt; /1, 01 =&gt; /2, 1x =&gt; /3</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MOD_INFO_RX_DIV_CK_RX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MOD_INFO_RX_SYMBOL_2BIT_RX</name>
							<bitRange>[29:29]</bitRange>
							<description>Rx symbol bits composition</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MOD_INFO_RX_SYMBOL_2BIT_RX_DISABLE</name>
									<value>0</value>
									<description>Each symbol is not composed by 2 bits (OQPSK or 4FSK)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MOD_INFO_RX_SYMBOL_2BIT_RX_ENABLE</name>
									<value>1</value>
									<description>Each symbol is composed by 2 bits (OQPSK or 4FSK)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MOD_INFO_RX_DR_M_RX</name>
							<bitRange>[28:24]</bitRange>
							<description>Unsigned value determining the oversampling frequency and consequently the data-rate. This frequency is the system frequency (16 or 24 MHz) divided by this value+1.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MOD_INFO_RX_DR_M_RX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MOD_INFO_TX_DIV_CK_TX</name>
							<bitRange>[23:22]</bitRange>
							<description>Set the clock divider for the Tx mode: 00 =&gt; /1, 01 =&gt; /2, 1x =&gt; /3</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MOD_INFO_TX_DIV_CK_TX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MOD_INFO_TX_SYMBOL_2BIT_TX</name>
							<bitRange>[21:21]</bitRange>
							<description>Tx symbol bits composition</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MOD_INFO_TX_SYMBOL_2BIT_TX_DISABLE</name>
									<value>0</value>
									<description>Each symbol is not composed by 2 bits (OQPSK or 4FSK)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MOD_INFO_TX_SYMBOL_2BIT_TX_ENABLE</name>
									<value>1</value>
									<description>Each symbol is composed by 2 bits (OQPSK or 4FSK)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MOD_INFO_TX_DR_M_TX</name>
							<bitRange>[20:16]</bitRange>
							<description>Unsigned value determining the oversampling frequency and consequently the data-rate. This frequency is the system frequency (16 or 24 MHz) divided by this value+1.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MOD_INFO_TX_DR_M_TX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CHANNEL_SWITCH_IQ</name>
							<bitRange>[14:14]</bitRange>
							<description>Switch I and Q channels</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHANNEL_SWITCH_IQ_DISABLE</name>
									<value>0</value>
									<description>Don't switch I and Q channels</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CHANNEL_SWITCH_IQ_ENABLE</name>
									<value>1</value>
									<description>Switch I and Q channels</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CHANNEL_CHANNEL</name>
							<bitRange>[13:8]</bitRange>
							<description>Channel number</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHANNEL_CHANNEL_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BANK_DATARATE_TX_NRX</name>
							<bitRange>[3:3]</bitRange>
							<description>Select the data-rate register</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BANK_DATARATE_TX_NRX_RX</name>
									<value>0</value>
									<description>Rx data-rate</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BANK_DATARATE_TX_NRX_TX</name>
									<value>1</value>
									<description>Tx data-rate</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BANK_STD_BLE_RATES</name>
							<bitRange>[2:2]</bitRange>
							<description>Select the actual bank behavior</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BANK_STD_BLE_RATES_CUSTOM</name>
									<value>0</value>
									<description>Custom rates</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BANK_STD_BLE_RATES_STANDARD</name>
									<value>1</value>
									<description>Standard BLE rates</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BANK_BANK</name>
							<bitRange>[1:0]</bitRange>
							<description>Select the used bank</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BANK_BANK_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_CODING</name>
					<description>CODING</description>
					<addressOffset>0x24</addressOffset>
					<size>32</size>
					<resetValue>0x80C71C72</resetValue>
					<resetMask>0xFFCFFFFF</resetMask>
					<fields>
						<field>
							<name>CODING_EN_DATAWHITE</name>
							<bitRange>[31:31]</bitRange>
							<description>Data-whitening enabling</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODING_EN_DATAWHITE_DISABLE</name>
									<value>0</value>
									<description>Disable the data-whitening</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODING_EN_DATAWHITE_ENABLE</name>
									<value>1</value>
									<description>Enable the data-whitening</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODING_I_NQ_DELAYED</name>
							<bitRange>[30:30]</bitRange>
							<description>Channel I delay</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODING_I_NQ_DELAYED_DISABLE</name>
									<value>0</value>
									<description>Channel I is not considered as delayed in case of a 2bit per symbol modulation</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODING_I_NQ_DELAYED_ENABLE</name>
									<value>1</value>
									<description>Channel I is considered as delayed in case of a 2bit per symbol modulation</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODING_OFFSET</name>
							<bitRange>[29:29]</bitRange>
							<description>Offset (delay) introduction</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODING_OFFSET_DISABLE</name>
									<value>0</value>
									<description>No offset (delay) is introduced in one of the two channels (2 bits per symbol modulation)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODING_OFFSET_ENABLE</name>
									<value>1</value>
									<description>An offset (delay) is introduced in one of the two channels (2 bits per symbol modulation)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODING_BIT_INVERT</name>
							<bitRange>[28:28]</bitRange>
							<description>Bit value inversion (Tx and Rx)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODING_BIT_INVERT_DISABLE</name>
									<value>0</value>
									<description>Original bit value (Tx and Rx)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODING_BIT_INVERT_ENABLE</name>
									<value>1</value>
									<description>Inversed bit value (Tx and Rx)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODING_EVEN_BEFORE_ODD</name>
							<bitRange>[27:27]</bitRange>
							<description>Determine the bit order in case of a 2 bits per symbol modulation: if set to 1 the first bit (bit 0, even) goes to the I path</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODING_EVEN_BEFORE_ODD_DISABLE</name>
									<value>0</value>
									<description>Second bit (bit 1, odd) goes to the I path</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODING_EVEN_BEFORE_ODD_ENABLE</name>
									<value>1</value>
									<description>First bit (bit 0, even) goes to the I path</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODING_EN_802154_L2F</name>
							<bitRange>[26:26]</bitRange>
							<description>Linear to frequency encoding needed in order to modulate an OQPSK as an MSK</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODING_EN_802154_L2F_DISABLE</name>
									<value>0</value>
									<description>Disable the linear to frequency encoding</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODING_EN_802154_L2F_ENABLE</name>
									<value>1</value>
									<description>Enable the linear to frequency encoding</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODING_EN_802154_B2C</name>
							<bitRange>[25:25]</bitRange>
							<description>Bit to chips encoding used in the IEEE 802.15.4 standard</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODING_EN_802154_B2C_DISABLE</name>
									<value>0</value>
									<description>Disable the bit to chips encoding used in the IEEE 802.15.4 standard</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODING_EN_802154_B2C_ENABLE</name>
									<value>1</value>
									<description>Enable the bit to chips encoding used in the IEEE 802.15.4 standard</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODING_EN_MANCHESTER</name>
							<bitRange>[24:24]</bitRange>
							<description>Manchester encoding</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODING_EN_MANCHESTER_DISABLE</name>
									<value>0</value>
									<description>Disable the Manchester encoding</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODING_EN_MANCHESTER_ENABLE</name>
									<value>1</value>
									<description>Enable the Manchester encoding</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CHANNELS_2_EN_CHANNEL_SEL</name>
							<bitRange>[23:23]</bitRange>
							<description>Definition of channels</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHANNELS_2_EN_CHANNEL_SEL_DISABLE</name>
									<value>0</value>
									<description>Disable the definition of channels</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CHANNELS_2_EN_CHANNEL_SEL_ENABLE</name>
									<value>1</value>
									<description>Enable the definition of channels</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CHANNELS_2_EN_CHN_BLE</name>
							<bitRange>[22:22]</bitRange>
							<description>BLE channels index LUT (idx 37 =&gt; RF channel 0, channel idx 38 =&gt; RF channel 12, channel idx 39 =&gt; RF channel 39)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHANNELS_2_EN_CHN_BLE_DISABLE</name>
									<value>0</value>
									<description>Disable the BLE channels index LUT</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CHANNELS_2_EN_CHN_BLE_ENABLE</name>
									<value>1</value>
									<description>Enable the BLE channels index LUT</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CHANNELS_2_CHANNEL_SPACING_HI</name>
							<bitRange>[19:16]</bitRange>
							<description>Channel spacing: the formula that determines this value is the same as for the central frequency. v=ch_sp/144e6*2^25</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHANNELS_2_CHANNEL_SPACING_HI_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CHANNELS_1_CHANNEL_SPACING_LO</name>
							<bitRange>[15:0]</bitRange>
							<description>Channel spacing: the formula that determines this value is the same as for the central frequency.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHANNELS_1_CHANNEL_SPACING_LO_DEFAULT</name>
									<value>7282</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_PACKET_HANDLING</name>
					<description>PACKET_HANDLING</description>
					<addressOffset>0x28</addressOffset>
					<size>32</size>
					<resetValue>0x5501FFF3</resetValue>
					<resetMask>0xFF7FFFFF</resetMask>
					<fields>
						<field>
							<name>PREAMBLE_PREAMBLE</name>
							<bitRange>[31:24]</bitRange>
							<description>Preamble to be inserted</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PREAMBLE_PREAMBLE_DEFAULT</name>
									<value>85</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_LENGTH_OPTS_EN_PACKET_LEN_FIX</name>
							<bitRange>[22:22]</bitRange>
							<description>Packet length configuration</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_LENGTH_OPTS_EN_PACKET_LEN_FIX_DISABLE</name>
									<value>0</value>
									<description>Packet length is not fixed</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_LENGTH_OPTS_EN_PACKET_LEN_FIX_ENABLE</name>
									<value>1</value>
									<description>Packet length is fixed and specified in the PACKET_LEN register</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_LENGTH_OPTS_PACKET_LEN_CORR</name>
							<bitRange>[21:18]</bitRange>
							<description>Signed value that specifies the correction to apply to the specified packet length (due to differences between standards). The packet length here is specified by the byte number after the packet length byte, with the exclusion of the CRC.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_LENGTH_OPTS_PACKET_LEN_CORR_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_LENGTH_OPTS_PACKET_LEN_POS</name>
							<bitRange>[17:16]</bitRange>
							<description>Unsigned value that specifies the position of the packet length after the pattern</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_LENGTH_OPTS_PACKET_LEN_POS_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_LENGTH_PACKET_LEN</name>
							<bitRange>[15:8]</bitRange>
							<description>The packet length in the fixed packet length mode. In the variable packet length mode, it specifies the maximal packet length defined by the standard. In case of error a packet_len_err is raised.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_LENGTH_PACKET_LEN_DEFAULT</name>
									<value>255</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_HANDLING_LSB_FIRST</name>
							<bitRange>[7:7]</bitRange>
							<description>Select LSB or MSB to send first</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_HANDLING_LSB_FIRST_MSB</name>
									<value>0</value>
									<description>MSB is the first bit to be sent</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_HANDLING_LSB_FIRST_LSB</name>
									<value>1</value>
									<description>LSB is the first bit to be sent</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_HANDLING_EN_CRC</name>
							<bitRange>[6:6]</bitRange>
							<description>Automatic CRC evaluation and insertion</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_CRC_DISABLE</name>
									<value>0</value>
									<description>Disable the automatic CRC evaluation and insertion</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_CRC_ENABLE</name>
									<value>1</value>
									<description>Enable the automatic CRC evaluation and insertion</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_HANDLING_EN_CRC_ON_PKTLEN</name>
							<bitRange>[5:5]</bitRange>
							<description>CRC calculation on the packet length part of the packet</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_CRC_ON_PKTLEN_DISABLE</name>
									<value>0</value>
									<description>Disable the CRC calculation on the packet length part of the packet.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_CRC_ON_PKTLEN_ENABLE</name>
									<value>1</value>
									<description>Enable the CRC calculation on the packet length part of the packet.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_HANDLING_EN_PREAMBLE</name>
							<bitRange>[4:4]</bitRange>
							<description>Automatic preamble insertion</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_PREAMBLE_DISABLE</name>
									<value>0</value>
									<description>Disable the automatic preamble insertion</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_PREAMBLE_ENABLE</name>
									<value>1</value>
									<description>Enable the automatic preamble insertion</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_HANDLING_EN_MULTI_FRAME</name>
							<bitRange>[3:3]</bitRange>
							<description>Multi-frame packet</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_MULTI_FRAME_DISABLE</name>
									<value>0</value>
									<description>Disable the multi-frame packet (preamble-pattern-data-CRC-data-CRC-...)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_MULTI_FRAME_ENABLE</name>
									<value>1</value>
									<description>Enable the multi-frame packet (preamble-pattern-data-CRC-data-CRC-...)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_HANDLING_ENB_DW_ON_CRC</name>
							<bitRange>[2:2]</bitRange>
							<description>Data-whitening on the CRC (active low)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_HANDLING_ENB_DW_ON_CRC_DISABLE</name>
									<value>0</value>
									<description>Enable the data-whitening on the CRC</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_HANDLING_ENB_DW_ON_CRC_ENABLE</name>
									<value>1</value>
									<description>Disable the data-whitening on the CRC</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_HANDLING_EN_PATTERN</name>
							<bitRange>[1:1]</bitRange>
							<description>Automatic pattern insertion and recognition</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_PATTERN_DISABLE</name>
									<value>0</value>
									<description>Disable the automatic pattern insertion and recognition</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_PATTERN_ENABLE</name>
									<value>1</value>
									<description>Enable the automatic pattern insertion and recognition</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_HANDLING_EN_PACKET</name>
							<bitRange>[0:0]</bitRange>
							<description>Packet handler enabling</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_PACKET_DISABLE</name>
									<value>0</value>
									<description>Disable the packet handler</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_PACKET_ENABLE</name>
									<value>1</value>
									<description>Enable the packet handler</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_SYNC_PATTERN</name>
					<description>SYNC_PATTERN</description>
					<addressOffset>0x2C</addressOffset>
					<size>32</size>
					<resetValue>0x8E89BED6</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>PATTERN</name>
							<bitRange>[31:0]</bitRange>
							<description>Pattern (sync word) to be inserted or recognized.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PATTERN_DEFAULT</name>
									<value>2391391958</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG0C</name>
					<description>REG0C</description>
					<addressOffset>0x30</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFF0FFF</resetMask>
					<fields>
						<field>
							<name>ADDRESS_ADDRESS</name>
							<bitRange>[31:16]</bitRange>
							<description>Address of the node</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ADDRESS_ADDRESS_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ADDRESS_CONF_ADDRESS_LEN</name>
							<bitRange>[11:11]</bitRange>
							<description>Address length selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ADDRESS_CONF_ADDRESS_LEN_8</name>
									<value>0</value>
									<description>Address length is 8 bits</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ADDRESS_CONF_ADDRESS_LEN_16</name>
									<value>1</value>
									<description>Address length is 16 bits</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ADDRESS_CONF_EN_ADDRESS_RX_BR</name>
							<bitRange>[10:10]</bitRange>
							<description>Broadcast address detection on Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ADDRESS_CONF_EN_ADDRESS_RX_BR_DISABLE</name>
									<value>0</value>
									<description>Disable the broadcast address detection on Rx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ADDRESS_CONF_EN_ADDRESS_RX_BR_ENABLE</name>
									<value>1</value>
									<description>Enable the broadcast address detection on Rx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ADDRESS_CONF_EN_ADDRESS_RX</name>
							<bitRange>[9:9]</bitRange>
							<description>Address detection on Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ADDRESS_CONF_EN_ADDRESS_RX_DISABLE</name>
									<value>0</value>
									<description>Disable the address detection on Rx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ADDRESS_CONF_EN_ADDRESS_RX_ENABLE</name>
									<value>1</value>
									<description>Enable the address detection on Rx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ADDRESS_CONF_EN_ADDRESS_TX</name>
							<bitRange>[8:8]</bitRange>
							<description>Address insertion on Tx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ADDRESS_CONF_EN_ADDRESS_TX_DISABLE</name>
									<value>0</value>
									<description>Disable the address insertion on Tx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ADDRESS_CONF_EN_ADDRESS_TX_ENABLE</name>
									<value>1</value>
									<description>Enable the address insertion on Tx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PREAMBLE_LENGTH_PREAMBLE_LEN</name>
							<bitRange>[7:0]</bitRange>
							<description>Length of the preamble -1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PREAMBLE_LENGTH_PREAMBLE_LEN_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_PACKET_EXTRA</name>
					<description>PACKET_EXTRA</description>
					<addressOffset>0x34</addressOffset>
					<size>32</size>
					<resetValue>0xA200000</resetValue>
					<resetMask>0x3F7FFFFF</resetMask>
					<fields>
						<field>
							<name>CONV_CODES_CONF_STOP_WORD_LEN</name>
							<bitRange>[29:28]</bitRange>
							<description>Length of the stop word, same as the pattern word length</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CONV_CODES_CONF_STOP_WORD_LEN_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CONV_CODES_CONF_CC_VITERBI_LEN</name>
							<bitRange>[27:26]</bitRange>
							<description>Set the memory length of the Viterbi decoder</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CONV_CODES_CONF_CC_VITERBI_LEN_5</name>
									<value>0</value>
									<description>5</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CONV_CODES_CONF_CC_VITERBI_LEN_10</name>
									<value>1</value>
									<description>10</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CONV_CODES_CONF_CC_VITERBI_LEN_20</name>
									<value>2</value>
									<description>20</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CONV_CODES_CONF_CC_VITERBI_LEN_30</name>
									<value>3</value>
									<description>30</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CONV_CODES_CONF_CC_EN_TX_STOP</name>
							<bitRange>[25:25]</bitRange>
							<description>Stop word at the end of the transmission</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CONV_CODES_CONF_CC_EN_TX_STOP_DISABLE</name>
									<value>0</value>
									<description>Disable the stop word at the end of the transmission</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CONV_CODES_CONF_CC_EN_TX_STOP_ENABLE</name>
									<value>1</value>
									<description>Enable the stop word at the end of the transmission</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CONV_CODES_CONF_EN_CONV_CODE</name>
							<bitRange>[24:24]</bitRange>
							<description>Convolutional codes</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CONV_CODES_CONF_EN_CONV_CODE_DISABLE</name>
									<value>0</value>
									<description>Disable the convolutional codes</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CONV_CODES_CONF_EN_CONV_CODE_ENABLE</name>
									<value>1</value>
									<description>Enable the convolutional codes</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_EXTRA_FIFO_REWIND</name>
							<bitRange>[22:22]</bitRange>
							<description>At the end of a Tx transmission, the FIFO is rewind to the initial stage</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_EXTRA_FIFO_REWIND_DISABLE</name>
									<value>0</value>
									<description>FIFO is not rewind at the end of Tx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_EXTRA_FIFO_REWIND_ENABLE</name>
									<value>1</value>
									<description>FIFO is rewind at the end of Tx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_EXTRA_BLE_PREAMBLE</name>
							<bitRange>[21:21]</bitRange>
							<description>In Tx the preamble is handled directly (PREAMBLE register is not used) following the BLE standard</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_EXTRA_BLE_PREAMBLE_DISABLE</name>
									<value>0</value>
									<description>Preamble register is used</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_EXTRA_BLE_PREAMBLE_ENABLE</name>
									<value>1</value>
									<description>Preamble register is not used</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_EXTRA_PKT_INFO_PRE_NPOST</name>
							<bitRange>[20:20]</bitRange>
							<description>Packet information sampling</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_EXTRA_PKT_INFO_PRE_NPOST_SYNC</name>
									<value>0</value>
									<description>Sample packet information at the sync word detection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_EXTRA_PKT_INFO_PRE_NPOST_END</name>
									<value>1</value>
									<description>Sample packet information at the end of the packet</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_EXTRA_PATTERN_MAX_ERR</name>
							<bitRange>[19:18]</bitRange>
							<description>Unsigned value that specifies the maximum number of errors in the pattern recognition</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_EXTRA_PATTERN_MAX_ERR_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_EXTRA_PATTERN_WORD_LEN</name>
							<bitRange>[17:16]</bitRange>
							<description>Pattern word length</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_EXTRA_PATTERN_WORD_LEN_8</name>
									<value>0</value>
									<description>8 bits</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_EXTRA_PATTERN_WORD_LEN_16</name>
									<value>1</value>
									<description>16 bits</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_EXTRA_PATTERN_WORD_LEN_24</name>
									<value>2</value>
									<description>24 bits</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_EXTRA_PATTERN_WORD_LEN_32</name>
									<value>3</value>
									<description>32 bits</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ADDRESS_BROADCAST_ADDRESS_BR</name>
							<bitRange>[15:0]</bitRange>
							<description>Broadcast address</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ADDRESS_BROADCAST_ADDRESS_BR_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_CRC_POLYNOMIAL</name>
					<description>CRC_POLYNOMIAL</description>
					<addressOffset>0x38</addressOffset>
					<size>32</size>
					<resetValue>0x80032D</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CRC_POLYNOMIAL_CRC_POLY</name>
							<bitRange>[31:0]</bitRange>
							<description>CRC polynomial</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CRC_POLYNOMIAL_CRC_POLY_DEFAULT</name>
									<value>8389421</value>
									<description>It is coded using the Koopman notation, i.e. the nth bit codes the (n+1) coefficient.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_CRC_RST</name>
					<description>CRC_RST</description>
					<addressOffset>0x3C</addressOffset>
					<size>32</size>
					<resetValue>0x555555</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CRC_RST_CRC_RST</name>
							<bitRange>[31:0]</bitRange>
							<description>CRC reset value</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CRC_RST_CRC_RST_DEFAULT</name>
									<value>5592405</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG10</name>
					<description>REG10</description>
					<addressOffset>0x40</addressOffset>
					<size>32</size>
					<resetValue>0x2100DF</resetValue>
					<resetMask>0x3FF0FFF</resetMask>
					<fields>
						<field>
							<name>CONV_CODES_PUNCT_CC_PUNCT_1</name>
							<bitRange>[25:21]</bitRange>
							<description>Puncture of the second convolutional code</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CONV_CODES_PUNCT_CC_PUNCT_1_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CONV_CODES_PUNCT_CC_PUNCT_0</name>
							<bitRange>[20:16]</bitRange>
							<description>Puncture of the first convolutional code</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CONV_CODES_PUNCT_CC_PUNCT_0_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRAC_CONF_TX_FRAC_GAIN</name>
							<bitRange>[11:11]</bitRange>
							<description>Additional gain for fractional data-rates in Tx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FRAC_CONF_TX_FRAC_GAIN_DISABLE</name>
									<value>0</value>
									<description>Disable the additional gain for fractional data-rates in Tx mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FRAC_CONF_TX_FRAC_GAIN_ENABLE</name>
									<value>1</value>
									<description>Enable the additional gain for fractional data-rates in Tx mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRAC_CONF_RX_FRAC_GAIN</name>
							<bitRange>[10:10]</bitRange>
							<description>Additional gain for fractional data-rates in Rx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FRAC_CONF_RX_FRAC_GAIN_DISABLE</name>
									<value>0</value>
									<description>Disable the additional gain for fractional data-rates in Rx mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FRAC_CONF_RX_FRAC_GAIN_ENABLE</name>
									<value>1</value>
									<description>Enable the additional gain for fractional data-rates in Rx mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRAC_CONF_TX_EN_FRAC</name>
							<bitRange>[9:9]</bitRange>
							<description>Fractional data-rates in Tx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FRAC_CONF_TX_EN_FRAC_DISABLE</name>
									<value>0</value>
									<description>Disable the fractional data-rates in Tx mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FRAC_CONF_TX_EN_FRAC_ENABLE</name>
									<value>1</value>
									<description>Enable the fractional data-rates in Tx mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRAC_CONF_RX_EN_FRAC</name>
							<bitRange>[8:8]</bitRange>
							<description>Fractional data-rates in Rx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FRAC_CONF_RX_EN_FRAC_DISABLE</name>
									<value>0</value>
									<description>Disable the fractional data-rates in Rx mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FRAC_CONF_RX_EN_FRAC_ENABLE</name>
									<value>1</value>
									<description>Enable the fractional data-rates in Rx mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CONV_CODES_POLY_CC_POLY_1</name>
							<bitRange>[7:4]</bitRange>
							<description>Second convolutional code</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CONV_CODES_POLY_CC_POLY_1_DEFAULT</name>
									<value>13</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CONV_CODES_POLY_CC_POLY_0</name>
							<bitRange>[3:0]</bitRange>
							<description>First convolutional code</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CONV_CODES_POLY_CC_POLY_0_DEFAULT</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG11</name>
					<description>REG11</description>
					<addressOffset>0x44</addressOffset>
					<size>32</size>
					<resetValue>0x290000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>FILTER_GAIN_LIN_FILTER</name>
							<bitRange>[31:31]</bitRange>
							<description>Enable the linear filtering</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FILTER_GAIN_LIN_FILTER_DISABLE</name>
									<value>0</value>
									<description>Disable the linear filtering</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FILTER_GAIN_LIN_FILTER_ENABLE</name>
									<value>1</value>
									<description>Enable the linear filtering</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FILTER_GAIN_LOW_LIN_GAIN</name>
							<bitRange>[30:30]</bitRange>
							<description>Reduce the total gain by 2 (if the linear gain is set)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FILTER_GAIN_LOW_LIN_GAIN_DISABLE</name>
									<value>0</value>
									<description>Disable total gain reduction</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FILTER_GAIN_LOW_LIN_GAIN_ENABLE</name>
									<value>1</value>
									<description>Enable total gain reduction</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FILTER_GAIN_GAIN_M</name>
							<bitRange>[29:27]</bitRange>
							<description>Mantissa of the final stage gain of the matched filter</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FILTER_GAIN_GAIN_M_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FILTER_GAIN_GAIN_E</name>
							<bitRange>[26:24]</bitRange>
							<description>Exponent of the final stage gain of the matched filter</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FILTER_GAIN_GAIN_E_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_MULT_TX_MULT_EXP</name>
							<bitRange>[23:20]</bitRange>
							<description>Exponent of the Tx multiplier</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_MULT_TX_MULT_EXP_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_MULT_TX_MULT_MAN</name>
							<bitRange>[19:16]</bitRange>
							<description>Mantissa of the Tx multiplier</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_MULT_TX_MULT_MAN_DEFAULT</name>
									<value>9</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_FRAC_CONF_TX_FRAC_DEN</name>
							<bitRange>[15:12]</bitRange>
							<description>Denominator of the fractional data-rate in Tx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_FRAC_CONF_TX_FRAC_DEN_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_FRAC_CONF_TX_FRAC_NUM</name>
							<bitRange>[11:8]</bitRange>
							<description>Numerator of the fractional data-rate in Tx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_FRAC_CONF_TX_FRAC_NUM_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_FRAC_CONF_RX_FRAC_DEN</name>
							<bitRange>[7:4]</bitRange>
							<description>Denominator of the fractional data-rate in Rx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_FRAC_CONF_RX_FRAC_DEN_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_FRAC_CONF_RX_FRAC_NUM</name>
							<bitRange>[3:0]</bitRange>
							<description>Numerator of the fractional data-rate in Rx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_FRAC_CONF_RX_FRAC_NUM_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_TX_PULSE_SHAPE_1</name>
					<description>TX_PULSE_SHAPE_1</description>
					<addressOffset>0x48</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TX_PULSE_SHAPE_1_TX_COEF4</name>
							<bitRange>[31:24]</bitRange>
							<description>Tx pulse shape coefficient 4</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_1_TX_COEF4_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_1_TX_COEF3</name>
							<bitRange>[23:16]</bitRange>
							<description>Tx pulse shape coefficient 3</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_1_TX_COEF3_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_1_TX_COEF2</name>
							<bitRange>[15:8]</bitRange>
							<description>Tx pulse shape coefficient 2</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_1_TX_COEF2_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_1_TX_COEF1</name>
							<bitRange>[7:0]</bitRange>
							<description>Tx pulse shape coefficient 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_1_TX_COEF1_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_TX_PULSE_SHAPE_2</name>
					<description>TX_PULSE_SHAPE_2</description>
					<addressOffset>0x4C</addressOffset>
					<size>32</size>
					<resetValue>0x2010000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TX_PULSE_SHAPE_2_TX_COEF8</name>
							<bitRange>[31:24]</bitRange>
							<description>Tx pulse shape coefficient 8</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_2_TX_COEF8_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_2_TX_COEF7</name>
							<bitRange>[23:16]</bitRange>
							<description>Tx pulse shape coefficient 7</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_2_TX_COEF7_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_2_TX_COEF6</name>
							<bitRange>[15:8]</bitRange>
							<description>Tx pulse shape coefficient 6</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_2_TX_COEF6_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_2_TX_COEF5</name>
							<bitRange>[7:0]</bitRange>
							<description>Tx pulse shape coefficient 5</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_2_TX_COEF5_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_TX_PULSE_SHAPE_3</name>
					<description>TX_PULSE_SHAPE_3</description>
					<addressOffset>0x50</addressOffset>
					<size>32</size>
					<resetValue>0x36201007</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TX_PULSE_SHAPE_3_TX_COEF12</name>
							<bitRange>[31:24]</bitRange>
							<description>Tx pulse shape coefficient 12</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_3_TX_COEF12_DEFAULT</name>
									<value>54</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_3_TX_COEF11</name>
							<bitRange>[23:16]</bitRange>
							<description>Tx pulse shape coefficient 11</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_3_TX_COEF11_DEFAULT</name>
									<value>32</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_3_TX_COEF10</name>
							<bitRange>[15:8]</bitRange>
							<description>Tx pulse shape coefficient 10</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_3_TX_COEF10_DEFAULT</name>
									<value>16</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_3_TX_COEF9</name>
							<bitRange>[7:0]</bitRange>
							<description>Tx pulse shape coefficient 9</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_3_TX_COEF9_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_TX_PULSE_SHAPE_4</name>
					<description>TX_PULSE_SHAPE_4</description>
					<addressOffset>0x54</addressOffset>
					<size>32</size>
					<resetValue>0x7D75664F</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TX_PULSE_SHAPE_4_TX_COEF16</name>
							<bitRange>[31:24]</bitRange>
							<description>Tx pulse shape coefficient 16</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_4_TX_COEF16_DEFAULT</name>
									<value>125</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_4_TX_COEF15</name>
							<bitRange>[23:16]</bitRange>
							<description>Tx pulse shape coefficient 15</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_4_TX_COEF15_DEFAULT</name>
									<value>117</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_4_TX_COEF14</name>
							<bitRange>[15:8]</bitRange>
							<description>Tx pulse shape coefficient 14</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_4_TX_COEF14_DEFAULT</name>
									<value>102</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_4_TX_COEF13</name>
							<bitRange>[7:0]</bitRange>
							<description>Tx pulse shape coefficient 13</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_4_TX_COEF13_DEFAULT</name>
									<value>79</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_FRONTEND</name>
					<description>FRONTEND</description>
					<addressOffset>0x58</addressOffset>
					<size>32</size>
					<resetValue>0x403000</resetValue>
					<resetMask>0x3FF7FFF</resetMask>
					<fields>
						<field>
							<name>RX_IF_DIG_IF_DIG</name>
							<bitRange>[25:16]</bitRange>
							<description>IF frequency (signed)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_IF_DIG_IF_DIG_DEFAULT</name>
									<value>64</value>
									<description>Should be equal to f_IF/f_phADC*1024</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRONTEND_RESAMPLE_PH_GAIN</name>
							<bitRange>[14:11]</bitRange>
							<description>Gain of the phase resampling block</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FRONTEND_RESAMPLE_PH_GAIN_DEFAULT</name>
									<value>6</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRONTEND_RESAMPLE_RSSI_G2</name>
							<bitRange>[10:8]</bitRange>
							<description>Gain of the decimator in the RSSI resampling block</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FRONTEND_RESAMPLE_RSSI_G2_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRONTEND_RESAMPLE_RSSI_G1</name>
							<bitRange>[7:6]</bitRange>
							<description>Gain of the interpolator in the RSSI resampling block</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FRONTEND_RESAMPLE_RSSI_G1_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRONTEND_EN_RESAMPLE_RSSI</name>
							<bitRange>[5:5]</bitRange>
							<description>RSSI resampling</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FRONTEND_EN_RESAMPLE_RSSI_DISABLE</name>
									<value>0</value>
									<description>Disable the RSSI resampling</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FRONTEND_EN_RESAMPLE_RSSI_ENABLE</name>
									<value>1</value>
									<description>Enable the RSSI resampling</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRONTEND_EN_RESAMPLE_PHADC</name>
							<bitRange>[4:4]</bitRange>
							<description>Phase resampling</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FRONTEND_EN_RESAMPLE_PHADC_DISABLE</name>
									<value>0</value>
									<description>Disable the phase resampling</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FRONTEND_EN_RESAMPLE_PHADC_ENABLE</name>
									<value>1</value>
									<description>Enable the phase resampling</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRONTEND_DIV_PHADC</name>
							<bitRange>[3:0]</bitRange>
							<description>Unsigned value that specifies the divider to obtain the phADC clock (and RSSI).</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FRONTEND_DIV_PHADC_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_RX_PULSE_SHAPE</name>
					<description>RX_PULSE_SHAPE</description>
					<addressOffset>0x5C</addressOffset>
					<size>32</size>
					<resetValue>0xFECA7421</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RX_PULSE_SHAPE_RX_COEF8</name>
							<bitRange>[31:28]</bitRange>
							<description>Rx pulse shape coefficient 8</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_PULSE_SHAPE_RX_COEF8_DEFAULT</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_PULSE_SHAPE_RX_COEF7</name>
							<bitRange>[27:24]</bitRange>
							<description>Rx pulse shape coefficient 7</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_PULSE_SHAPE_RX_COEF7_DEFAULT</name>
									<value>14</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_PULSE_SHAPE_RX_COEF6</name>
							<bitRange>[23:20]</bitRange>
							<description>Rx pulse shape coefficient 6</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_PULSE_SHAPE_RX_COEF6_DEFAULT</name>
									<value>12</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_PULSE_SHAPE_RX_COEF5</name>
							<bitRange>[19:16]</bitRange>
							<description>Rx pulse shape coefficient 5</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_PULSE_SHAPE_RX_COEF5_DEFAULT</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_PULSE_SHAPE_RX_COEF4</name>
							<bitRange>[15:12]</bitRange>
							<description>Rx pulse shape coefficient 4</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_PULSE_SHAPE_RX_COEF4_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_PULSE_SHAPE_RX_COEF3</name>
							<bitRange>[11:8]</bitRange>
							<description>Rx pulse shape coefficient 3</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_PULSE_SHAPE_RX_COEF3_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_PULSE_SHAPE_RX_COEF2</name>
							<bitRange>[7:4]</bitRange>
							<description>Rx pulse shape coefficient 2</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_PULSE_SHAPE_RX_COEF2_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_PULSE_SHAPE_RX_COEF1</name>
							<bitRange>[3:0]</bitRange>
							<description>Rx pulse shape coefficient 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_PULSE_SHAPE_RX_COEF1_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG18</name>
					<description>REG18</description>
					<addressOffset>0x60</addressOffset>
					<size>32</size>
					<resetValue>0x2401B50</resetValue>
					<resetMask>0xE7FFF77</resetMask>
					<fields>
						<field>
							<name>DELAY_LINE_CONF_DL_ISI_THR</name>
							<bitRange>[27:25]</bitRange>
							<description>Threshold bias for ISI compensation in the delay line sync word comparator</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_DL_ISI_THR_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DELAY_LINE_CONF_EN_SYNC_OK_DELAY_LINE</name>
							<bitRange>[22:22]</bitRange>
							<description>Use pattern_ok signal in delay line to synchronize the deserializer</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_EN_SYNC_OK_DELAY_LINE_DISABLE</name>
									<value>0</value>
									<description>Don't use the pattern_ok signal in delay line to synchronize the deserializer</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_EN_SYNC_OK_DELAY_LINE_ENABLE</name>
									<value>1</value>
									<description>Use the pattern_ok signal in delay line to synchronize the deserializer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DELAY_LINE_CONF_MAX_ERR_IN_DL_SYNC</name>
							<bitRange>[21:20]</bitRange>
							<description>Set the maximum errors in the delay line sync detection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_MAX_ERR_IN_DL_SYNC_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DELAY_LINE_CONF_EN_NOT_CAUSAL</name>
							<bitRange>[19:19]</bitRange>
							<description>Non causal processing</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_EN_NOT_CAUSAL_DISABLE</name>
									<value>0</value>
									<description>Disable the non causal processing</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_EN_NOT_CAUSAL_ENABLE</name>
									<value>1</value>
									<description>Enable the non causal processing</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DELAY_LINE_CONF_NC_SEL_OUT</name>
							<bitRange>[18:16]</bitRange>
							<description>Select the output position for the non causal processing</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_NC_SEL_OUT_4</name>
									<value>0</value>
									<description>4 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_NC_SEL_OUT_6</name>
									<value>1</value>
									<description>6 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_NC_SEL_OUT_8</name>
									<value>2</value>
									<description>8 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_NC_SEL_OUT_12</name>
									<value>3</value>
									<description>12 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_NC_SEL_OUT_16</name>
									<value>4</value>
									<description>16 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_NC_SEL_OUT_24</name>
									<value>5</value>
									<description>24 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_NC_SEL_OUT_32</name>
									<value>6</value>
									<description>32 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_NC_SEL_OUT_40</name>
									<value>7</value>
									<description>40 symbols</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSK_FCR_AMP_1_FSK_FCR_AMP1</name>
							<bitRange>[15:8]</bitRange>
							<description>FSK amplitude 1 (lowest)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSK_FCR_AMP_1_FSK_FCR_AMP1_DEFAULT</name>
									<value>27</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CARRIER_RECOVERY_EXTRA_FREQ_LIMIT_MAN</name>
							<bitRange>[6:4]</bitRange>
							<description>Mantissa of the carrier recovery frequency limit (unsigned)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EXTRA_FREQ_LIMIT_MAN_DEFAULT</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CARRIER_RECOVERY_EXTRA_FREQ_LIMIT_EXP</name>
							<bitRange>[2:0]</bitRange>
							<description>Exponent of the carrier recovery frequency limit (signed)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EXTRA_FREQ_LIMIT_EXP_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG19</name>
					<description>REG19</description>
					<addressOffset>0x64</addressOffset>
					<size>32</size>
					<resetValue>0x110B4430</resetValue>
					<resetMask>0x7F1FFFFF</resetMask>
					<fields>
						<field>
							<name>RSSI_BANK_EN_RSSI_DITHER</name>
							<bitRange>[30:30]</bitRange>
							<description>Speed on the RSSI triangular dithering signal (cf reg RSSI_TUN)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_BANK_EN_RRSI_DITHER_DISABLE</name>
									<value>0</value>
									<description>Disable the RSSI filtering (use minimum value of RSSI even)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_EN_RRSI_DITHER_ENABLE</name>
									<value>1</value>
									<description>Enable the RSSI filtering</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_BANK_FAST_RSSI</name>
							<bitRange>[29:29]</bitRange>
							<description>RSSI filtering speed</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_BANK_FAST_RSSI_NORMAl</name>
									<value>0</value>
									<description>Normal RSSI filtering</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_FAST_RSSI_FAST</name>
									<value>1</value>
									<description>Fast RSSI filtering (8x faster)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_BANK_EN_FAST_PRE_SYNC</name>
							<bitRange>[28:28]</bitRange>
							<description>Fast mode switching during the preamble reception</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_BANK_EN_FAST_PRE_SYNC_DISABLE</name>
									<value>0</value>
									<description>Don't switch the fast modes during the preamble reception</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_EN_FAST_PRE_SYNC_ENABLE</name>
									<value>1</value>
									<description>Switch the fast modes during the preamble reception</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_BANK_TAU_RSSI_FILTERING</name>
							<bitRange>[27:24]</bitRange>
							<description>Time constant of the RSSI filtering block</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_BANK_TAU_RSSI_FILTERING_4</name>
									<value>0</value>
									<description>4 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_TAU_RSSI_FILTERING_8</name>
									<value>1</value>
									<description>8 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_TAU_RSSI_FILTERING_16</name>
									<value>2</value>
									<description>16 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_TAU_RSSI_FILTERING_32</name>
									<value>3</value>
									<description>32 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_TAU_RSSI_FILTERING_64</name>
									<value>4</value>
									<description>64 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_TAU_RSSI_FILTERING_128</name>
									<value>5</value>
									<description>128 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_TAU_RSSI_FILTERING_256</name>
									<value>6</value>
									<description>256 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_TAU_RSSI_FILTERING_512</name>
									<value>7</value>
									<description>512 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_TAU_RSSI_FILTERING_1024</name>
									<value>8</value>
									<description>1024 symbols</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DECISION_USE_VIT_SOFT</name>
							<bitRange>[20:20]</bitRange>
							<description>Viterbi soft decoding</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DECISION_USE_VIT_SOFT_DISABLE</name>
									<value>0</value>
									<description>Don't use the Viterbi soft decoding</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DECISION_USE_VIT_SOFT_ENABLE</name>
									<value>1</value>
									<description>Use the Viterbi soft decoding</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DECISION_VITERBI_LEN</name>
							<bitRange>[19:18]</bitRange>
							<description>Set the Viterbi path length</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DECISION_VITERBI_LEN_1</name>
									<value>0</value>
									<description>1 bit</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DECISION_VITERBI_LEN_2</name>
									<value>1</value>
									<description>2 bits</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DECISION_VITERBI_LEN_4</name>
									<value>2</value>
									<description>4 bits</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DECISION_VITERBI_LEN_8</name>
									<value>3</value>
									<description>8 bits</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DECISION_VITERBI_POW_NLIN</name>
							<bitRange>[17:17]</bitRange>
							<description>Viterbi algorithm uses power instead of amplitude to evaluate the error on the path</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DECISION_VITERBI_POW_NLIN_DISABLE</name>
									<value>0</value>
									<description>Viterbi algorithm uses amplitude to evaluate the error on the path</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DECISION_VITERBI_POW_NLIN_ENABLE</name>
									<value>1</value>
									<description>Viterbi algorithm uses power to evaluate the error on the path</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DECISION_EN_VITERBI_GFSK</name>
							<bitRange>[16:16]</bitRange>
							<description>Viterbi algorithm for the GFSK decoding; this will override the old ISI correction algorithm.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DECISION_EN_VITERBI_GFSK_DISABLE</name>
									<value>0</value>
									<description>Disable the Viterbi algorithm for the GFSK decoding</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DECISION_EN_VITERBI_GFSK_ENABLE</name>
									<value>1</value>
									<description>Enable the Viterbi algorithm for the GFSK decoding</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSK_FCR_AMP_3_FSK_FCR_AMP3</name>
							<bitRange>[15:8]</bitRange>
							<description>FSK amplitude 3 (highest): in 4FSK is the high amplitude (+/-3), in FSK w/ ISI it specifies the highest amplitude (generally it corresponds to a sequence 1-1-1).</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSK_FCR_AMP_3_FSK_FCR_AMP3_DEFAULT</name>
									<value>68</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSK_FCR_AMP_2_FSK_FCR_AMP2</name>
							<bitRange>[7:0]</bitRange>
							<description>FSK amplitude 2 (mid): in 4FSK is the threshold, in FSK w/ ISI it specify the mid amplitude (generally it corresponds to a sequence 0-1-1 or 1-1-0).</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSK_FCR_AMP_2_FSK_FCR_AMP2_DEFAULT</name>
									<value>48</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG1A</name>
					<description>REG1A</description>
					<addressOffset>0x68</addressOffset>
					<size>32</size>
					<resetValue>0xC031555</resetValue>
					<resetMask>0x1F6FFFFF</resetMask>
					<fields>
						<field>
							<name>PA_PWR_PA_PWR</name>
							<bitRange>[28:24]</bitRange>
							<description>Signed value that sets the PA power</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_PWR_PA_PWR_DEFAULT</name>
									<value>12</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_BANK_ALT_USE_RSSI_ALT</name>
							<bitRange>[22:22]</bitRange>
							<description>Use alternative RRSI configuration</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_USE_RSSI_INITIAL</name>
									<value>0</value>
									<description>RSSI_AVG, RSSI_MAX and RSSI_MIN will point to initial RSSI configuration</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_USE_RSSI_ALTERNATE</name>
									<value>1</value>
									<description>RSSI_AVG, RSSI_MAX and RSSI_MIN will point to alternative RSSI configuration</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_BANK_ALT_FAST_RSSI_ALT</name>
							<bitRange>[21:21]</bitRange>
							<description>RSSI filtering speed</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_FAST_RSSI_NORMAL</name>
									<value>0</value>
									<description>Normal RSSI filtering</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_FAST_RSSI_FAST</name>
									<value>1</value>
									<description>Fast RSSI filtering (8x faster)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_BANK_ALT_TAU_RSSI_FILTERING_ALT</name>
							<bitRange>[19:16]</bitRange>
							<description>Time constant of the RSSI filtering block</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_TAU_RSSI_FILTERING_ALT_4</name>
									<value>0</value>
									<description>4 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_TAU_RSSI_FILTERING_ALT_8</name>
									<value>1</value>
									<description>8 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_TAU_RSSI_FILTERING_ALT_16</name>
									<value>2</value>
									<description>16 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_TAU_RSSI_FILTERING_ALT_32</name>
									<value>3</value>
									<description>32 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_TAU_RSSI_FILTERING_ALT_64</name>
									<value>4</value>
									<description>64 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_TAU_RSSI_FILTERING_ALT_128</name>
									<value>5</value>
									<description>128 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_TAU_RSSI_FILTERING_ALT_256</name>
									<value>6</value>
									<description>256 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_TAU_RSSI_FILTERING_ALT_512</name>
									<value>7</value>
									<description>512 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_TAU_RSSI_FILTERING_ALT_1024</name>
									<value>8</value>
									<description>1024 symbols</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORRECT_CFREQ_IF_CORRECT_CFREQ_IF</name>
							<bitRange>[15:0]</bitRange>
							<description>Unsigned value that specifies the IF for the Rx mode.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CORRECT_CFREQ_IF_CORRECT_CFREQ_IF_DEFAULT</name>
									<value>5461</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG1B</name>
					<description>REG1B</description>
					<addressOffset>0x6C</addressOffset>
					<size>32</size>
					<resetValue>0x740B0015</resetValue>
					<resetMask>0xFF7FBFFF</resetMask>
					<fields>
						<field>
							<name>PLL_BANK_EN_LOW_CHP_BIAS_TX</name>
							<bitRange>[31:31]</bitRange>
							<description>In Rx mode the en_low_chp_bias bit is set to 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_BANK_EN_LOW_CHP_BIAS_TX_RESET</name>
									<value>0</value>
									<description>In Tx mode EN_LOW_CHP_BIAS bit is reset</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_BANK_EN_LOW_CHP_BIAS_TX_SET</name>
									<value>1</value>
									<description>In Tx mode EN_LOW_CHP_BIAS bit is set</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_BANK_EN_LOW_CHP_BIAS_RX</name>
							<bitRange>[30:30]</bitRange>
							<description>In Rx mode the en_low_chp_bias bit is set to 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_BANK_EN_LOW_CHP_BIAS_RX_RESET</name>
									<value>0</value>
									<description>In Rx mode EN_LOW_CHP_BIAS bit is reset</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_BANK_EN_LOW_CHP_BIAS_RX_SET</name>
									<value>1</value>
									<description>In Rx mode EN_LOW_CHP_BIAS bit is set</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_BANK_PLL_FILTER_RES_TRIM_TX</name>
							<bitRange>[29:28]</bitRange>
							<description>Same as pll_filter_res_trim but for Tx case. Real value in Tx is pll_filter_res_trim xor pll_filter_res_trim_tx. If set to 0, Tx and Rx have the same value.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_BANK_PLL_FILTER_RES_TRIM_TX_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_BANK_IQ_PLL_0_TX</name>
							<bitRange>[27:24]</bitRange>
							<description>Charge pump bias for Tx case. Real value in Tx is iq_pll_0 xor iq_pll_0_tx. If set to 0, Tx and Rx have the same value.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_BANK_IQ_PLL_0_TX_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_BANK_LOW_DR_TX</name>
							<bitRange>[22:22]</bitRange>
							<description>Low data-rate mode in Tx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_BANK_LOW_DR_TX_DISABLE</name>
									<value>0</value>
									<description>Tx works not in low data rate</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_BANK_LOW_DR_TX_ENABLE</name>
									<value>1</value>
									<description>Tx works in low data rate</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_BANK_PLL_FILTER_RES_TRIM</name>
							<bitRange>[21:20]</bitRange>
							<description>Allow to modify the value of the loop filter resistor R2 when bit 5 is high (TX mode)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_BANK_PLL_FILTER_RES_TRIM_0</name>
									<value>0</value>
									<description>Normal resistor</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_BANK_PLL_FILTER_RES_TRIM_1</name>
									<value>1</value>
									<description>Normal resistor + 23 percent</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_BANK_PLL_FILTER_RES_TRIM_2</name>
									<value>2</value>
									<description>Normal resistor + 30 percent</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_BANK_PLL_FILTER_RES_TRIM_3</name>
									<value>3</value>
									<description>Normal resistor + 70 percent</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_BANK_IQ_PLL_0_RX</name>
							<bitRange>[19:16]</bitRange>
							<description>Charge pump bias for Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_BANK_IQ_PLL_0_RX_DEFAULT</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANACLK_USE_NEW_ANACK</name>
							<bitRange>[15:15]</bitRange>
							<description>Use the new analog clock generator</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANACLK_USE_NEW_ANACK_DISABLE</name>
									<value>0</value>
									<description>Do not use the analog clock generator</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANACLK_USE_NEW_ANACK_ENABLE</name>
									<value>1</value>
									<description>Use the analog clock generator</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANACLK_DIV_CK_RSSI</name>
							<bitRange>[13:12]</bitRange>
							<description>Set the master clock divider for the RSSI clock (from 48MHz)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANACLK_DIV_CK_RSSI_3</name>
									<value>0</value>
									<description>Division by 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANACLK_DIV_CK_RSSI_2</name>
									<value>1</value>
									<description>Division by 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANACLK_DIV_CK_RSSI_1</name>
									<value>2</value>
									<description>Division by 1</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANACLK_DIV_CK_FILT</name>
							<bitRange>[11:10]</bitRange>
							<description>Set the master clock divider for the channel filter clock (from 48MHz)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANACLK_DIV_CK_FILT_3</name>
									<value>0</value>
									<description>Division by 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANACLK_DIV_CK_FILT_2</name>
									<value>1</value>
									<description>Division by 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANACLK_DIV_CK_FILT_1</name>
									<value>2</value>
									<description>Division by 1</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANACLK_DIV_CK_PHADC</name>
							<bitRange>[9:8]</bitRange>
							<description>Set the master clock divider for the phADC clock (from 48MHz)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANACLK_DIV_CK_PHADC_3</name>
									<value>0</value>
									<description>Division by 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANACLK_DIV_CK_PHADC_2</name>
									<value>1</value>
									<description>Division by 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANACLK_DIV_CK_PHADC_1</name>
									<value>2</value>
									<description>Division by 1</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANACLK_DIV_RSSI</name>
							<bitRange>[7:4]</bitRange>
							<description>Unsigned value that specifies the division factor for the clock controlling the RSSI.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANACLK_DIV_RSSI_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANACLK_DIV_FILT</name>
							<bitRange>[3:0]</bitRange>
							<description>Unsigned value that specifies the division factor for the clock controlling the channel filter.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANACLK_DIV_FILT_DEFAULT</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_RSSI_CTRL</name>
					<description>RSSI_CTRL</description>
					<addressOffset>0x70</addressOffset>
					<size>32</size>
					<resetValue>0xFE000B14</resetValue>
					<resetMask>0xFF1F1F1F</resetMask>
					<fields>
						<field>
							<name>RSSI_CTRL_AGC_DECAY_TAU</name>
							<bitRange>[31:30]</bitRange>
							<description>Time constant of the decay speed; high values corresponds to a slow decay</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_CTRL_AGC_DECAY_TAU_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_CTRL_AGC_USE_LNA</name>
							<bitRange>[29:29]</bitRange>
							<description>AGC algorithm LNA bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_CTRL_AGC_USE_LNA_DISABLE</name>
									<value>0</value>
									<description>AGC algorithm doesn't use the LNA bias</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_CTRL_AGC_USE_LNA_ENABLE</name>
									<value>1</value>
									<description>AGC algorithm uses the LNA bias</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_CTRL_AGC_MODE</name>
							<bitRange>[28:28]</bitRange>
							<description>AGC algorithm selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_CTRL_AGC_MODE_DISABLE</name>
									<value>0</value>
									<description>Old AGC algorithm</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_CTRL_AGC_MODE_ENABLE</name>
									<value>1</value>
									<description>New AGC algorithm</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_CTRL_AGC_WAIT</name>
							<bitRange>[27:26]</bitRange>
							<description>Set the wait time of the AGC after switching between state</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_CTRL_AGC_WAIT_0</name>
									<value>0</value>
									<description>Don't wait</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_CTRL_AGC_WAIT_1</name>
									<value>1</value>
									<description>Wait 1x RSSI filtering period</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_CTRL_AGC_WAIT_2</name>
									<value>2</value>
									<description>Wait 2x RSSI filtering period</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_CTRL_AGC_WAIT_3</name>
									<value>3</value>
									<description>Wait 3x RSSI filtering period</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_CTRL_PAYLOAD_BLOCKS_AGC</name>
							<bitRange>[25:25]</bitRange>
							<description>AGC payload blocking</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_CTRL_PAYLOAD_BLOCKS_AGC_DISABLE</name>
									<value>0</value>
									<description>AGC is not blocked during the payload</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_CTRL_PAYLOAD_BLOCKS_AGC_ENABLE</name>
									<value>1</value>
									<description>AGC is blocked during the payload</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_CTRL_BYPASS_AGC</name>
							<bitRange>[24:24]</bitRange>
							<description>AGC algorithm bypass</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_CTRL_BYPASS_AGC_DISABLE</name>
									<value>0</value>
									<description>AGC algorithm is not bypassed</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_CTRL_BYPASS_AGC_ENABLE</name>
									<value>1</value>
									<description>AGC algorithm is bypassed</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_PWR_OFFSET_PA_PWR_OFFSET</name>
							<bitRange>[20:16]</bitRange>
							<description>Signed value that sets the PA power</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_PWR_OFFSET_PA_PWR_OFFSET_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FILTER_BIAS_IQ_FI_BW</name>
							<bitRange>[12:8]</bitRange>
							<description>Bias for the bandwidth of the channel filter</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FILTER_BIAS_IQ_FI_BW_DEFAULT</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FILTER_BIAS_IQ_FI_FC</name>
							<bitRange>[4:0]</bitRange>
							<description>Bias for the central frequency of the channel filter</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FILTER_BIAS_IQ_FI_FC_DEFAULT</name>
									<value>20</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG1D</name>
					<description>REG1D</description>
					<addressOffset>0x74</addressOffset>
					<size>32</size>
					<resetValue>0x716940B0</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>AGC_PEAK_DET_PEAK_DET_TAU</name>
							<bitRange>[31:28]</bitRange>
							<description>Time constant of the peak detector monostable circuit; if set to 0 the monostable is bypassed</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_PEAK_DET_PEAK_DET_TAU_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_PEAK_DET_PEAK_DET_THR_LOW</name>
							<bitRange>[27:26]</bitRange>
							<description>Threshold for the low level of the peak detector: 0 =&gt; 0, 1 =&gt; 1, 2 =&gt; 2, 3 =&gt; N.A.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_PEAK_DET_PEAK_DET_THR_LOW_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_PEAK_DET_PEAK_DET_THR_HIGH</name>
							<bitRange>[25:25]</bitRange>
							<description>Threshold for the high level of the peak detector</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_PEAK_DET_PEAK_DET_THR_HIGH_0</name>
									<value>0</value>
									<description>Threshold 2 for the high level of the peak detector</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AGC_PEAK_DET_PEAK_DET_THR_HIGH_1</name>
									<value>1</value>
									<description>Threshold 3 for the high level of the peak detector</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_PEAK_DET_EN_AGC_PEAK</name>
							<bitRange>[24:24]</bitRange>
							<description>AGC peak detector</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_PEAK_DET_EN_AGC_PEAK_DISABLE</name>
									<value>0</value>
									<description>Disable the AGC peak detector</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AGC_PEAK_DET_EN_AGC_PEAK_ENABLE</name>
									<value>1</value>
									<description>Enable the AGC peak detector</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_THR_HIGH_AGC_THR_HIGH</name>
							<bitRange>[23:16]</bitRange>
							<description>AGC threshold high level</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_THR_HIGH_AGC_THR_HIGH_DEFAULT</name>
									<value>105</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_THR_LOW_AGC_THR_LOW</name>
							<bitRange>[15:8]</bitRange>
							<description>AGC threshold low level</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_THR_LOW_AGC_THR_LOW_DEFAULT</name>
									<value>64</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ATT_CTRL_ATT_CTRL_MAX</name>
							<bitRange>[7:4]</bitRange>
							<description>Maximum attenuation level in AGC algorithm</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ATT_CTRL_ATT_CTRL_MAX_DEFAULT</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ATT_CTRL_SET_RX_ATT_CTRL</name>
							<bitRange>[3:0]</bitRange>
							<description>Attenuation level if the AGC is bypassed</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ATT_CTRL_SET_RX_ATT_CTRL_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_AGC_LUT1</name>
					<description>AGC_LUT1</description>
					<addressOffset>0x78</addressOffset>
					<size>32</size>
					<resetValue>0xA0040000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>AGC_LUT_1_AGC_LEVEL_2_LO</name>
							<bitRange>[31:22]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_1_AGC_LEVEL_2_LO_DEFAULT</name>
									<value>640</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_1_AGC_LEVEL_1</name>
							<bitRange>[21:11]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_1_AGC_LEVEL_1_DEFAULT</name>
									<value>128</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_1_AGC_LEVEL_0</name>
							<bitRange>[10:0]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_1_AGC_LEVEL_0_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_AGC_LUT2</name>
					<description>AGC_LUT2</description>
					<addressOffset>0x7C</addressOffset>
					<size>32</size>
					<resetValue>0x42284900</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>AGC_LUT_2_AGC_LEVEL_5_LO</name>
							<bitRange>[31:23]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_2_AGC_LEVEL_5_LO_DEFAULT</name>
									<value>132</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_2_AGC_LEVEL_4</name>
							<bitRange>[22:12]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_2_AGC_LEVEL_4_DEFAULT</name>
									<value>644</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_2_AGC_LEVEL_3</name>
							<bitRange>[11:1]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_2_AGC_LEVEL_3_DEFAULT</name>
									<value>1152</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_2_AGC_LEVEL_2_HI</name>
							<bitRange>[0:0]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_2_AGC_LEVEL_2_HI_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_AGC_LUT3</name>
					<description>AGC_LUT3</description>
					<addressOffset>0x80</addressOffset>
					<size>32</size>
					<resetValue>0x9D92B216</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>AGC_LUT_3_AGC_LEVEL_8_LO</name>
							<bitRange>[31:24]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_3_AGC_LEVEL_8_LO_DEFAULT</name>
									<value>157</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_3_AGC_LEVEL_7</name>
							<bitRange>[23:13]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_3_AGC_LEVEL_7_DEFAULT</name>
									<value>1173</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_3_AGC_LEVEL_6</name>
							<bitRange>[12:2]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_3_AGC_LEVEL_6_DEFAULT</name>
									<value>1157</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_3_AGC_LEVEL_5_HI</name>
							<bitRange>[1:0]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_3_AGC_LEVEL_5_HI_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_AGC_LUT4</name>
					<description>AGC_LUT4</description>
					<addressOffset>0x84</addressOffset>
					<size>32</size>
					<resetValue>0xFF3FE4FC</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>AGC_LUT_4_AGC_LEVEL_11_LO</name>
							<bitRange>[31:25]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_4_AGC_LEVEL_11_LO_DEFAULT</name>
									<value>127</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_4_AGC_LEVEL_10</name>
							<bitRange>[24:14]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_4_AGC_LEVEL_10_DEFAULT</name>
									<value>1279</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_4_AGC_LEVEL_9</name>
							<bitRange>[13:3]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_4_AGC_LEVEL_9_DEFAULT</name>
									<value>1183</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_4_AGC_LEVEL_8_HI</name>
							<bitRange>[2:0]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_4_AGC_LEVEL_8_HI_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_AGC_LUT5</name>
					<description>AGC_LUT5</description>
					<addressOffset>0x88</addressOffset>
					<size>32</size>
					<resetValue>0x524000E</resetValue>
					<resetMask>0x7F7370F</resetMask>
					<fields>
						<field>
							<name>IEEE802154_OPTS_CNT_LIM_802154</name>
							<bitRange>[26:25]</bitRange>
							<description>Set the number of samples to wait before increasing the threshold</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IEEE802154_OPTS_CNT_LIM_802154_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IEEE802154_OPTS_CNT_OK_INC_802154</name>
							<bitRange>[24:22]</bitRange>
							<description>Set the increment to the counter that indicates that the correlators peaks are coherent</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IEEE802154_OPTS_CNT_OK_INC_802154_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IEEE802154_OPTS_USE_OS_802154</name>
							<bitRange>[21:21]</bitRange>
							<description>Enable the new algorithm working in the oversampled domain for the demodulation of the IEEE 802.15.4 protocol</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IEEE802154_OPTS_USE_OS_802154_DISABLE</name>
									<value>0</value>
									<description>Disable the Tx data-whitening</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IEEE802154_OPTS_USE_OS_802154_ENABLE</name>
									<value>1</value>
									<description>Enable the Tx data-whitening</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IEEE802154_OPTS_EN_DW_TEST</name>
							<bitRange>[20:20]</bitRange>
							<description>Tx data-whitening before the convolutional code block</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IEEE802154_OPTS_EN_DW_TEST_DISABLE</name>
									<value>0</value>
									<description>Disable the Tx data-whitening</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IEEE802154_OPTS_EN_DW_TEST_ENABLE</name>
									<value>1</value>
									<description>Enable the Tx data-whitening</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IEEE802154_OPTS_C2B_THR</name>
							<bitRange>[18:16]</bitRange>
							<description>Threshold of the chip2bit correlator of the IEEE 802.15.4 protocol.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IEEE802154_OPTS_C2B_THR_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_STREAMS_BER_CLK_MODE</name>
							<bitRange>[13:12]</bitRange>
							<description>Set the clock output mode for BER mode or RW mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_STREAMS_BER_CLK_MODE_FALLING</name>
									<value>0</value>
									<description>data change on falling edge</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_STREAMS_BER_CLK_MODE_RISING</name>
									<value>1</value>
									<description>Data change on rising edge</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_STREAMS_BER_CLK_MODE_TOGGLE</name>
									<value>2</value>
									<description>Clock signal is a toggled signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_STREAMS_BER_CLK_MODE_RECOVERY</name>
									<value>3</value>
									<description>Enable signal from clock recovery</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_STREAMS_RX_DATA_NOT_SAMPLED</name>
							<bitRange>[10:10]</bitRange>
							<description>Signal rx_data in test modes sampling</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_STREAMS_RX_DATA_NOT_SAMPLED_DISABLE</name>
									<value>0</value>
									<description>The signal rx_data in test modes is sampled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_STREAMS_RX_DATA_NOT_SAMPLED_ENABLE</name>
									<value>1</value>
									<description>The signal rx_data in test modes is not sampled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_STREAMS_PHASE_GREY</name>
							<bitRange>[9:9]</bitRange>
							<description>Phase signal encoding</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_STREAMS_PHASE_GREY_DISABLE</name>
									<value>0</value>
									<description>The phase signal on the test bus is not grey encoded</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_STREAMS_PHASE_GREY_ENABLE</name>
									<value>1</value>
									<description>The phase signal on the test bus is grey encoded</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_STREAMS_TX_IN_CLK_TOGGLE</name>
							<bitRange>[8:8]</bitRange>
							<description>Input clock</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_STREAMS_TX_IN_CLK_TOGGLE_DISABLE</name>
									<value>0</value>
									<description>Input clock is not a toggling signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_STREAMS_TX_IN_CLK_TOGGLE_ENABLE</name>
									<value>1</value>
									<description>input clock is a toggling signal</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_5_AGC_LEVEL_11_HI</name>
							<bitRange>[3:0]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_5_AGC_LEVEL_11_HI_DEFAULT</name>
									<value>14</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_AGC_ATT1</name>
					<description>AGC_ATT1</description>
					<addressOffset>0x8C</addressOffset>
					<size>32</size>
					<resetValue>0xEB8D244C</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>AGC_ATT_1_AGC_ATT_AB_LO</name>
							<bitRange>[31:30]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_AB_LO_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_1_AGC_ATT_9A</name>
							<bitRange>[29:27]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_9A_DEFAULT</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_1_AGC_ATT_89</name>
							<bitRange>[26:24]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_89_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_1_AGC_ATT_78</name>
							<bitRange>[23:21]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_78_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_1_AGC_ATT_67</name>
							<bitRange>[20:18]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_67_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_1_AGC_ATT_56</name>
							<bitRange>[17:15]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_56_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_1_AGC_ATT_45</name>
							<bitRange>[14:12]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_45_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_1_AGC_ATT_34</name>
							<bitRange>[11:9]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_34_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_1_AGC_ATT_23</name>
							<bitRange>[8:6]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_23_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_1_AGC_ATT_12</name>
							<bitRange>[5:3]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_12_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_1_AGC_ATT_01</name>
							<bitRange>[2:0]</bitRange>
							<description>These fields specify the attenuation levels</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_01_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_AGC_ATT2</name>
					<description>AGC_ATT2</description>
					<addressOffset>0x90</addressOffset>
					<size>32</size>
					<resetValue>0x22C13501</resetValue>
					<resetMask>0xFFFF7703</resetMask>
					<fields>
						<field>
							<name>TIMINGS_3_T_DLL</name>
							<bitRange>[31:28]</bitRange>
							<description>Time needed by the DLL blocks to switch on</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMINGS_3_T_DLL_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMINGS_3_T_PLL_TX</name>
							<bitRange>[27:24]</bitRange>
							<description>Time needed by the PLL blocks in Tx mode to switch on</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMINGS_3_T_PLL_TX_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMINGS_2_T_SUBBAND_TX</name>
							<bitRange>[23:20]</bitRange>
							<description>Time needed by the subband algorithm to calibrate in Tx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMINGS_2_T_SUBBAND_TX_DEFAULT</name>
									<value>12</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMINGS_2_T_TX_RF</name>
							<bitRange>[19:16]</bitRange>
							<description>Time needed by the Tx RF blocks to switch on</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMINGS_2_T_TX_RF_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMINGS_1_T_GRANULARITY_TX</name>
							<bitRange>[14:12]</bitRange>
							<description>Fixes the granularity of the timer in Tx mode. The granularity is given by (2^(t_granularity-2)) x 1us.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMINGS_1_T_GRANULARITY_TX_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMINGS_1_T_GRANULARITY_RX</name>
							<bitRange>[10:8]</bitRange>
							<description>Fixes the granularity of the timer in Rx mode. The granularity is given by (2^(t_granularity)) x 1us.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMINGS_1_T_GRANULARITY_RX_DEFAULT</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_2_AGC_ATT_1DB</name>
							<bitRange>[1:1]</bitRange>
							<description>Attenuation steps</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_2_AGC_ATT_1DB_DISABLE</name>
									<value>0</value>
									<description>Attenuation is not specified by 1dB steps from 4dB to 11dB</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AGC_ATT_2_AGC_ATT_1DB_ENABLE</name>
									<value>1</value>
									<description>Attenuation is specified by 1dB steps from 4dB to 11dB</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_2_AGC_ATT_AB_HI</name>
							<bitRange>[0:0]</bitRange>
							<description>AGC_ATT_2_AGC_ATT_AB MSB</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_2_AGC_ATT_AB_HI_DISABLE</name>
									<value>0</value>
									<description>AGC_ATT_2_AGC_ATT_AB MSB is 0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AGC_ATT_2_AGC_ATT_AB_HI_ENABLE</name>
									<value>1</value>
									<description>AGC_ATT_2_AGC_ATT_AB MSB is 1</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG25</name>
					<description>REG25</description>
					<addressOffset>0x94</addressOffset>
					<size>32</size>
					<resetValue>0x3851</resetValue>
					<resetMask>0xFF3FFFFF</resetMask>
					<fields>
						<field>
							<name>TIMEOUT_EN_RX_TIMEOUT</name>
							<bitRange>[31:31]</bitRange>
							<description>Timeout of the Rx when the system is on FSM mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMEOUT_EN_RX_TIMEOUT_DISABLE</name>
									<value>0</value>
									<description>Disable the timeout of the Rx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMEOUT_EN_RX_TIMEOUT_ENABLE</name>
									<value>1</value>
									<description>Enable the timeout of the Rx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMEOUT_T_TIMEOUT_GR</name>
							<bitRange>[30:28]</bitRange>
							<description>Granularity of the timer in timeout Rx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMEOUT_T_TIMEOUT_GR_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMEOUT_T_RX_TIMEOUT</name>
							<bitRange>[27:24]</bitRange>
							<description>Time that has to occur before the timeout</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMEOUT_T_RX_TIMEOUT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMING_FAST_RX_EN_FAST_RX_TXFILT</name>
							<bitRange>[21:21]</bitRange>
							<description>Filter Tx configuration for the fast Rx PLL</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMING_FAST_RX_EN_FAST_RX_TXFILT_DISABLE</name>
									<value>0</value>
									<description>Disable filter Tx configuration for the fast Rx PLL</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMING_FAST_RX_EN_FAST_RX_TXFILT_ENABLE</name>
									<value>1</value>
									<description>Enable filter Tx configuration for the fast Rx PLL</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMING_FAST_RX_EN_FAST_RX</name>
							<bitRange>[20:20]</bitRange>
							<description>Fast Rx PLL</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMING_FAST_RX_EN_FAST_RX_DISABLE</name>
									<value>0</value>
									<description>Disable the fast Rx PLL</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMING_FAST_RX_EN_FAST_RX_ENABLE</name>
									<value>1</value>
									<description>Enable the fast Rx PLL</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMING_FAST_RX_T_RX_FAST_CHP</name>
							<bitRange>[19:16]</bitRange>
							<description>Time to switch off the fast CHP in Rx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMING_FAST_RX_T_RX_FAST_CHP_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMINGS_5_T_RX_RF</name>
							<bitRange>[15:12]</bitRange>
							<description>Time needed by the Rx RF blocks to switch on</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMINGS_5_T_RX_RF_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMINGS_5_T_RX_BB</name>
							<bitRange>[11:8]</bitRange>
							<description>Time needed by the Rx BB blocks to switch on</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMINGS_5_T_RX_BB_DEFAULT</name>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMINGS_4_T_SUBBAND_RX</name>
							<bitRange>[7:4]</bitRange>
							<description>Time needed by the subband algorithm to calibrate in Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMINGS_4_T_SUBBAND_RX_DEFAULT</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMINGS_4_T_PLL_RX</name>
							<bitRange>[3:0]</bitRange>
							<description>Time needed by the PLL blocks in Rx mode to switch on</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMINGS_4_T_PLL_RX_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_BIAS_0_2</name>
					<description>BIAS_0_2</description>
					<addressOffset>0x98</addressOffset>
					<size>32</size>
					<resetValue>0x38667300</resetValue>
					<resetMask>0xFFFFFFF3</resetMask>
					<fields>
						<field>
							<name>BIAS_2_IQ_RXTX_6</name>
							<bitRange>[31:28]</bitRange>
							<description>VCOM_MX bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_2_IQ_RXTX_6_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_2_IQ_RXTX_5</name>
							<bitRange>[27:24]</bitRange>
							<description>VCOM_LO bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_2_IQ_RXTX_5_DEFAULT</name>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_1_IQ_RXTX_3</name>
							<bitRange>[23:20]</bitRange>
							<description>PrePA Casc bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_1_IQ_RXTX_3_DEFAULT</name>
									<value>6</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_1_IQ_RXTX_2</name>
							<bitRange>[19:16]</bitRange>
							<description>PrePA In bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_1_IQ_RXTX_2_DEFAULT</name>
									<value>6</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_0_IQ_RXTX_1</name>
							<bitRange>[15:12]</bitRange>
							<description>PA backoff bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_0_IQ_RXTX_1_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_0_IQ_RXTX_0</name>
							<bitRange>[11:8]</bitRange>
							<description>PA bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_0_IQ_RXTX_0_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>INTERFACE_CONF_EN_SYNC_IFACE</name>
							<bitRange>[7:7]</bitRange>
							<description>Interfaces resynchronization</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INTERFACE_CONF_EN_SYNC_IFACE_DISABLE</name>
									<value>0</value>
									<description>Interfaces are not resynchronized if the clock is available</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>INTERFACE_CONF_EN_SYNC_IFACE_ENABLE</name>
									<value>1</value>
									<description>Interfaces are resynchronized if the clock is available</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>INTERFACE_CONF_APB_WAIT_STATE</name>
							<bitRange>[6:4]</bitRange>
							<description>Select the number of wait states during the APB transaction</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INTERFACE_CONF_APB_WAIT_STATE_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>INTERFACE_CONF_SPI_SELECT</name>
							<bitRange>[1:0]</bitRange>
							<description>Select the SPI mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INTERFACE_CONF_SPI_SELECT_LEGACY_SPI</name>
									<value>0</value>
									<description>Legacy SPI</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>INTERFACE_CONF_SPI_SELECT_ADVANCED_SPI</name>
									<value>1</value>
									<description>Advanced SPI</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>INTERFACE_CONF_SPI_SELECT_BLIM4SME_SPI</name>
									<value>2</value>
									<description>BLIM4SME SPI</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_BIAS_3_6</name>
					<description>BIAS_3_6</description>
					<addressOffset>0x9C</addressOffset>
					<size>32</size>
					<resetValue>0x778A7477</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>BIAS_6_IQ_BB_0</name>
							<bitRange>[31:28]</bitRange>
							<description>ACD_O bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_6_IQ_BB_0_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_6_IQ_PLL_3</name>
							<bitRange>[27:24]</bitRange>
							<description>DLL bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_6_IQ_PLL_3_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_5_IQ_PLL_4_RX</name>
							<bitRange>[23:20]</bitRange>
							<description>VCO bias for Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_5_IQ_PLL_4_RX_DEFAULT</name>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_5_IQ_PLL_4_TX</name>
							<bitRange>[19:16]</bitRange>
							<description>VCO bias for Tx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_5_IQ_PLL_4_TX_DEFAULT</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_4_IQ_PLL_2</name>
							<bitRange>[15:12]</bitRange>
							<description>Sub-band comparator bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_4_IQ_PLL_2_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_4_IQ_PLL_1</name>
							<bitRange>[11:8]</bitRange>
							<description>Dynamic divider bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_4_IQ_PLL_1_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_3_IQ_RXTX_8</name>
							<bitRange>[7:4]</bitRange>
							<description>IFA ctrl_c bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_3_IQ_RXTX_8_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_3_IQ_RXTX_7</name>
							<bitRange>[3:0]</bitRange>
							<description>IFA ctrl_r bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_3_IQ_RXTX_7_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_BIAS_7_9</name>
					<description>BIAS_7_9</description>
					<addressOffset>0xA0</addressOffset>
					<size>32</size>
					<resetValue>0xD5009F66</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>BIAS_9_IQ_BB_6</name>
							<bitRange>[31:28]</bitRange>
							<description>Peak detector threshold bias 0</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_9_IQ_BB_6_DEFAULT</name>
									<value>157</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_9_IQ_BB_5</name>
							<bitRange>[27:24]</bitRange>
							<description>Peak detector bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_9_IQ_BB_5_DEFAULT</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SWCAP_FSM_SB_CAP_RX</name>
							<bitRange>[23:20]</bitRange>
							<description>VCO subband selection (Rx in FSM mode)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SWCAP_FSM_SB_CAP_RX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SWCAP_FSM_SB_CAP_TX</name>
							<bitRange>[19:16]</bitRange>
							<description>VCO subband selection (Tx in FSM mode)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SWCAP_FSM_SB_CAP_TX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_8_IQ_BB_4</name>
							<bitRange>[15:12]</bitRange>
							<description>RSSI_D bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_8_IQ_BB_4_DEFAULT</name>
									<value>9</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_8_IQ_BB_3</name>
							<bitRange>[11:8]</bitRange>
							<description>RSSI_G bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_8_IQ_BB_3_DEFAULT</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_7_IQ_BB_2</name>
							<bitRange>[7:4]</bitRange>
							<description>ACD_L bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_7_IQ_BB_2_DEFAULT</name>
									<value>6</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_7_IQ_BB_1</name>
							<bitRange>[3:0]</bitRange>
							<description>ACD_C bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_7_IQ_BB_1_DEFAULT</name>
									<value>6</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_BIAS_10_12</name>
					<description>BIAS_10_12</description>
					<addressOffset>0xA4</addressOffset>
					<size>32</size>
					<resetValue>0x17678906</resetValue>
					<resetMask>0x7FFFFFFF</resetMask>
					<fields>
						<field>
							<name>SD_MASH_MASH_DITHER_TYPE</name>
							<bitRange>[30:30]</bitRange>
							<description>Enable the new dithering scheme</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SD_MASH_MASH_DITHER_TYPE_0</name>
									<value>0</value>
									<description>Disable the new dithering scheme</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SD_MASH_MASH_DITHER_TYPE_ENABLE</name>
									<value>1</value>
									<description>Enable the new dithering scheme</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SD_MASH_MASH_ENABLE</name>
							<bitRange>[29:29]</bitRange>
							<description>Enable the sigma delta mash</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SD_MASH_MASH_ENABLE_DISABLE</name>
									<value>0</value>
									<description>Disable the sigma delta mash</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SD_MASH_MASH_ENABLE_ENABLE</name>
									<value>1</value>
									<description>Enable the sigma delta mash</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SD_MASH_MASH_DITHER</name>
							<bitRange>[28:28]</bitRange>
							<description>Enable dithering on the sigma delta mash</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SD_MASH_MASH_DITHER_DISABLE</name>
									<value>0</value>
									<description>Disable dithering on the sigma delta mash</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SD_MASH_MASH_DITHER_ENABLE</name>
									<value>1</value>
									<description>Enable dithering on the sigma delta mash</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SD_MASH_MASH_ORDER</name>
							<bitRange>[27:25]</bitRange>
							<description>Order of the sigma delta mash</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SD_MASH_MASH_ORDER_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SD_MASH_MASH_RSTB</name>
							<bitRange>[24:24]</bitRange>
							<description>Reset of the sigma delta mash (active low)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SD_MASH_MASH_RSTB_RESET</name>
									<value>0</value>
									<description>Reset the sigma delta mash</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SD_MASH_MASH_RSTB_NO_RESET</name>
									<value>1</value>
									<description>Do not reset the sigma delta mash</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_12_LNA_AGC_BIAS_3</name>
							<bitRange>[23:20]</bitRange>
							<description>LNA bias for AGC lvl 3</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_12_LNA_AGC_BIAS_3_DEFAULT</name>
									<value>6</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_12_LNA_AGC_BIAS_2</name>
							<bitRange>[19:16]</bitRange>
							<description>LNA bias for AGC lvl 2</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_12_LNA_AGC_BIAS_2_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_11_LNA_AGC_BIAS_1</name>
							<bitRange>[15:12]</bitRange>
							<description>LNA bias for AGC lvl 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_11_LNA_AGC_BIAS_1_DEFAULT</name>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_11_LNA_AGC_BIAS_0</name>
							<bitRange>[11:8]</bitRange>
							<description>LNA bias for AGC lvl 0</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_11_LNA_AGC_BIAS_0_DEFAULT</name>
									<value>9</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_10_IQ_BB_8</name>
							<bitRange>[7:4]</bitRange>
							<description>Peak detector threshold bias 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_10_IQ_BB_8_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_10_IQ_BB_7</name>
							<bitRange>[3:0]</bitRange>
							<description>Peak detector threshold bias 2</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_10_IQ_BB_7_DEFAULT</name>
									<value>6</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG2A</name>
					<description>REG2A</description>
					<addressOffset>0xA8</addressOffset>
					<size>32</size>
					<resetValue>0x80000</resetValue>
					<resetMask>0xF0FFFFF</resetMask>
					<fields>
						<field>
							<name>SD_MASH_MASK_MASH_MASK</name>
							<bitRange>[27:24]</bitRange>
							<description>Debug: mask n LSBs of the fractional part of the MASH</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SD_MASH_MASK_MASH_MASK_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_EN_2_EN_PTAT</name>
							<bitRange>[19:19]</bitRange>
							<description>Enable PTAT</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_EN_2_EN_PTAT_DISABLE</name>
									<value>0</value>
									<description>Disable PTAT</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BIAS_EN_2_EN_PTAT_ENABLE</name>
									<value>1</value>
									<description>Enable PTAT</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_EN_2_EN_BIAS_BB_HI</name>
							<bitRange>[18:16]</bitRange>
							<description>Bias enable for BB (same order as biases)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_EN_2_EN_BIAS_BB_HI_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_EN_1_EN_BIAS_BB_LO</name>
							<bitRange>[15:12]</bitRange>
							<description>Bias enable for BB (same order as biases)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_EN_1_EN_BIAS_BB_LO_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_EN_1_EN_BIAS_PLL</name>
							<bitRange>[11:7]</bitRange>
							<description>Bias enable for PLL (same order as biases)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_EN_1_EN_BIAS_PLL_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_EN_1_EN_BIAS_RXTX</name>
							<bitRange>[6:0]</bitRange>
							<description>Bias enable for RxTx (same order as biases)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_EN_1_EN_BIAS_RXTX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_PLL_CTRL</name>
					<description>PLL_CTRL</description>
					<addressOffset>0xAC</addressOffset>
					<size>32</size>
					<resetValue>0x2C01F46</resetValue>
					<resetMask>0x7FFBFFF</resetMask>
					<fields>
						<field>
							<name>PLL_CTRL_DISABLE_CHP_SBS</name>
							<bitRange>[26:26]</bitRange>
							<description>Charge-pump disabling during sub-band selection (FLL and frequency ratios)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_2_DISABLE_CHP_SBS_DISABLE</name>
									<value>0</value>
									<description>Charge-pump is enabled during the sub-band selection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_2_DISABLE_CHP_SBS_ENABLE</name>
									<value>1</value>
									<description>Charge-pump is disabled during the sub-band selection</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_PLL_RX_48MEG</name>
							<bitRange>[25:25]</bitRange>
							<description>PLL frequency</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_2_PLL_RX_48MEG_24</name>
									<value>0</value>
									<description>PLL is set to 24MHz in Rx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_2_PLL_RX_48MEG_48</name>
									<value>1</value>
									<description>PLL is set to 48MHz in Rx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_SWCAP_TX_SAME_RX</name>
							<bitRange>[24:24]</bitRange>
							<description>Registers for Rx and Tx swcap in case of swcap_fsm=1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_2_SWCAP_TX_SAME_RX_DISABLE</name>
									<value>0</value>
									<description>The register for Rx and Tx swcap is not the same</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_2_SWCAP_TX_SAME_RX_ENABLE</name>
									<value>1</value>
									<description>The register for Rx and Tx swcap is the same</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_SWCAP_FSM</name>
							<bitRange>[23:23]</bitRange>
							<description>swcap_fsm register selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_2_SWCAP_FSM_DISABLE</name>
									<value>0</value>
									<description>Don't use the swcap_fsm register as reference for the sub-band selection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_2_SWCAP_FSM_ENABLE</name>
									<value>1</value>
									<description>Use the swcap_fsm register as reference for the sub-band selection</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_DLL_RSTB</name>
							<bitRange>[22:22]</bitRange>
							<description>Reset signal of the DLL (active low)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_2_DLL_RSTB_RESET</name>
									<value>0</value>
									<description>Reset the DLL</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_2_DLL_RSTB_NO_RESET</name>
									<value>1</value>
									<description>Don't reset the DLL</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_VCO_SUBBAND_TRIM</name>
							<bitRange>[21:18]</bitRange>
							<description>VCO sub-band selection bits</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_VCO_SUBBAND_TRIM_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_SUB_SEL_OFFS_EN</name>
							<bitRange>[17:17]</bitRange>
							<description>Add offset to sub-band selection comparator</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_1_SUB_SEL_OFFS_EN_DISABLE</name>
									<value>0</value>
									<description>Don't add offset to sub-band selection comparator</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_1_SUB_SEL_OFFS_EN_ENABLE</name>
									<value>1</value>
									<description>Add offset to sub-band selection comparator</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_DIV2_CLKVCO_TEST_EN</name>
							<bitRange>[16:16]</bitRange>
							<description>VCO signal divided by the programmable divider</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_1_DIV2_CLKVCO_TEST_EN_1</name>
									<value>0</value>
									<description>Division ratio set to 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_1_DIV2_CLKVCO_TEST_EN_2</name>
									<value>1</value>
									<description>Division ratio set to 2 (before to be outputted to ck_div_test)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_VCODIV_CLK_TEST_EN</name>
							<bitRange>[15:15]</bitRange>
							<description>Output on GPIO the VCO signal divided by the programmable divider</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_1_VCODIV_CLK_TEST_EN_DISABLE</name>
									<value>0</value>
									<description>Disable to output on GPIO the VCO signal divided by the programmable divider</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_ENABLE_VCODIV_CLK_TEST_EN_ENABLE</name>
									<value>1</value>
									<description>Enable to output on GPIO the VCO signal divided by the programmable divider</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_CHP_DEAD_ZONE_EN</name>
							<bitRange>[13:13]</bitRange>
							<description>Charge-pump dead zone</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_1_CHP_DEAD_ZONE_EN_DISABLE</name>
									<value>0</value>
									<description>Disable charge-pump dead zone</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_ENABLE_CHP_DEAD_ZONE_EN_ENABLE</name>
									<value>1</value>
									<description>Enable charge-pump dead zone</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_CHP_CURR_OFF_TRIM_TX</name>
							<bitRange>[12:11]</bitRange>
							<description>Charge-pump offset current values selection bits in TX</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_1_CHP_CURR_OFF_TRIM_TX_15</name>
									<value>0</value>
									<description>d_phi=15</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_1_CHP_CURR_OFF_TRIM_TX_22</name>
									<value>1</value>
									<description>d_phi=22.5</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_1_CHP_CURR_OFF_TRIM_TX_30</name>
									<value>2</value>
									<description>d_phi = 30</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_1_CHP_CURR_OFF_TRIM_TX_60</name>
									<value>3</value>
									<description>d_phi = 60</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_CHP_CURR_OFF_TRIM_RX</name>
							<bitRange>[10:9]</bitRange>
							<description>Charge-pump offset current values selection bits in RX</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_1_CHP_CURR_OFF_TRIM_RX_15</name>
									<value>0</value>
									<description>d_phi=15</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_1_CHP_CURR_OFF_TRIM_RX_22</name>
									<value>1</value>
									<description>d_phi=22.5</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_1_CHP_CURR_OFF_TRIM_RX_30</name>
									<value>2</value>
									<description>d_phi = 30</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_1_CHP_CURR_OFF_TRIM_RX_60</name>
									<value>3</value>
									<description>d_phi = 60</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_HIGH_BW_FILTER_EN_TX</name>
							<bitRange>[8:8]</bitRange>
							<description>PLL filter high bandwidth needed in TX</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_HIGH_BW_FILTER_EN_TX_DISABLE</name>
									<value>0</value>
									<description>Disable the PLL filter high bandwidth needed in TX</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_HIGH_BW_FILTER_EN_TX_ENABLE</name>
									<value>1</value>
									<description>Enable the PLL filter high bandwidth needed in TX</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_HIGH_BW_FILTER_EN_RX</name>
							<bitRange>[7:7]</bitRange>
							<description>PLL filter high bandwidth needed in RX</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_HIGH_BW_FILTER_EN_RX_DISABLE</name>
									<value>0</value>
									<description>Disable the PLL filter high bandwidth needed in RX</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_HIGH_BW_FILTER_EN_RX_ENABLE</name>
									<value>1</value>
									<description>Enable the PLL filter high bandwidth needed in RX</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_FAST_CHP_EN_TX</name>
							<bitRange>[6:6]</bitRange>
							<description>High current output of the charge-pump for PLL TX high bandwidth mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_FAST_CHP_EN_TX_DISABLE</name>
									<value>0</value>
									<description>Disable the high current output of the charge-pump in TX</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_FAST_CHP_EN_TX_ENABLE</name>
									<value>1</value>
									<description>Enable the high current output of the charge-pum in TX</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_FAST_CHP_EN_RX</name>
							<bitRange>[5:5]</bitRange>
							<description>High current output of the charge-pump for PLL RX high bandwidth mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_FAST_CHP_EN_RX_DISABLE</name>
									<value>0</value>
									<description>Disable the high current output of the charge-pump in RX</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_FAST_CHP_EN_RX_ENABLE</name>
									<value>1</value>
									<description>Enable the high current output of the charge-pump in RX</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_CHP_MODE_TRIM</name>
							<bitRange>[4:3]</bitRange>
							<description>Charge-pump active if 00 else this allow to open the PLL and force the VCO tune voltage to reach</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_CHP_MODE_TRIM_MIN_FREQ</name>
									<value>0</value>
									<description>Minimum frequency inside sub-band selection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_CHP_MODE_TRIM_MED_FREQ</name>
									<value>1</value>
									<description>Medium frequency inside sub-band selection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_CHP_MODE_TRIM_MAX_FREQ</name>
									<value>2</value>
									<description>Maximum frequency inside sub-band selection</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_CHP_CMC_EN</name>
							<bitRange>[2:2]</bitRange>
							<description>Common mode control block of the charge-pump</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_CHP_CMC_EN_DISABLE</name>
									<value>0</value>
									<description>Disable the common mode control block of the charge-pump</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_CHP_CMC_EN_ENABLE</name>
									<value>1</value>
									<description>Enable the common mode control block of the charge-pump</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_CHP_CURR_OFF_EN_TX</name>
							<bitRange>[1:1]</bitRange>
							<description>Charge-pump offset current in Tx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_CHP_CURR_OFF_EN_TX_DISABLE</name>
									<value>0</value>
									<description>Disable the charge-pump offset current in TX</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_CHP_CURR_OFF_EN_TX_ENABLE</name>
									<value>1</value>
									<description>Enable the charge-pump offset current in TX</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_CHP_CURR_OFF_EN_RX</name>
							<bitRange>[0:0]</bitRange>
							<description>Charge-pump offset current in Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_CHP_CURR_OFF_EN_RX_DISABLE</name>
									<value>0</value>
									<description>Disable the charge-pump offset current in RX</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_CHP_CURR_OFF_EN_RX_ENABLE</name>
									<value>1</value>
									<description>Enable the charge-pump offset current in RX</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_DLL_CTRL</name>
					<description>DLL_CTRL</description>
					<addressOffset>0xB0</addressOffset>
					<size>32</size>
					<resetValue>0x24110064</resetValue>
					<resetMask>0xFFFF1FFF</resetMask>
					<fields>
						<field>
							<name>RSSI_TUN_1_RSSI_TUN_GAIN</name>
							<bitRange>[31:29]</bitRange>
							<description>RSSI tuning for gain</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_TUN_1_RSSI_TUN_GAIN_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_TUN_1_RSSI_ODD_OFFSET</name>
							<bitRange>[28:24]</bitRange>
							<description>RSSI tuning for odd stages: offset to the even triangular wave</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_TUN_1_RSSI_ODD_OFFSET_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_TUN_1_RSSI_EVEN_MAX</name>
							<bitRange>[23:20]</bitRange>
							<description>RSSI tuning for even stages: maximum value of the triangular wave. If max = min, static signal.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_TUN_1_RSSI_EVEN_MAX_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_TUN_1_RSSI_EVEN_MIN</name>
							<bitRange>[19:16]</bitRange>
							<description>RSSI tuning for even stages: minimum value of the triangular wave</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_TUN_1_RSSI_EVEN_MIN_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_CK_LAST_SEL_DELAY</name>
							<bitRange>[12:12]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_CK_LAST_SEL_DELAY_0</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_LAST_SEL_DELAY_1</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_CK_FIRST_SEL_DELAY</name>
							<bitRange>[11:11]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_CK_FIRST_SEL_DELAY_0</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_FIRST_SEL_DELAY_1</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_CK_EXT_SEL</name>
							<bitRange>[10:10]</bitRange>
							<description>Input clock selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_CK_EXT_SEL_XTAL</name>
									<value>0</value>
									<description>Input clock comes from ck_xtal pin</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_EXT_SEL_EXT</name>
									<value>1</value>
									<description>Input clock comes from ck_ext pin</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_CK_DIG_EN</name>
							<bitRange>[9:9]</bitRange>
							<description>Alternate ck_dig pin to output the PLL reference clock signal</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_CK_DIG_EN_NOMINAL</name>
									<value>0</value>
									<description>Don't use the alternate ck_dig pin to output the PLL reference clock signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_DIG_EN_ALTERNATE</name>
									<value>1</value>
									<description>Use the alternate ck_dig pin to output the PLL reference clock signal</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_CK_TEST_EN</name>
							<bitRange>[8:8]</bitRange>
							<description>Output on GPIO the PLL reference clock signal via ck_test pin</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_CK_TEST_EN_0</name>
									<value>0</value>
									<description>Don't output on GPIO the PLL reference clock signal via ck_test pin</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_TEST_EN_ENABLE</name>
									<value>1</value>
									<description>Output on GPIO the PLL reference clock signal via ck_test pin</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_TOO_FAST_ENB</name>
							<bitRange>[7:7]</bitRange>
							<description>Lock range phase detector</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_TOO_FAST_ENB_DISABLE</name>
									<value>0</value>
									<description>Enable auxiliary wide lock range phase detector when fast mode locking is enabled (fast_enb = 0)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_TOO_FAST_ENB_ENABLE</name>
									<value>1</value>
									<description>The narrow lock range phase detector is enabled and bit 2 (fast_enb) must be high to avoid false frequency lock (slow mode locking)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_LOCKED_DET_EN</name>
							<bitRange>[6:6]</bitRange>
							<description>Reference frequency multiplier locked detector</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_LOCKED_DET_EN_DISABLE</name>
									<value>0</value>
									<description>Disable reference frequency multiplier locked detector</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_LOCKED_DET_EN_ENABLE</name>
									<value>1</value>
									<description>Enable reference frequency multiplier locked detector</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_LOCKED_AUTO_CHECK_EN</name>
							<bitRange>[5:5]</bitRange>
							<description>Frequency multiplier is out of lock (usually because some input clocks from ck_xtal or ck_ext are missing)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_LOCKED_AUTO_CHECK_EN_DISABLE</name>
									<value>0</value>
									<description>Manual reset should be performed via dll_rstb input(see Table 3) to relock the frequency multiplier</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_LOCKED_AUTO_CHECK_EN_ENABLE</name>
									<value>1</value>
									<description>Frequency multiplier will try to lock again automatically</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_FAST_ENB</name>
							<bitRange>[4:4]</bitRange>
							<description>Enable, when low, fast mode locking of the reference frequency multiplier (default). Bit 5 must also be set low in this mode of operation (see below)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_FAST_ENB_ENABLE</name>
									<value>0</value>
									<description>Fast mode locking of the reference frequency multiplier</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_FAST_ENB_DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_CK_SEL_TX</name>
							<bitRange>[3:2]</bitRange>
							<description>Selection of the clock used as frequency reference of the PLL in TX (also to ck_test and ck_dig outputs)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_CK_SEL_TX_0</name>
									<value>0</value>
									<description>ref = ck_xtal ot ck_ext (if bit 8 is high)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_SEL_TX_1</name>
									<value>1</value>
									<description>ref = same as ck_sel = 00 if dll_en = 0, otherwise frequency(ref) = 3x frequency(ck_xtal) or 3x frequency(ck_ext) (if bit 8 is high)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_SEL_TX_2</name>
									<value>2</value>
									<description>ref = same as ck_sel = 01 but output frequency divided by 2 (used in normal RX mode when dll_en = 0)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_SEL_TX_3</name>
									<value>3</value>
									<description>ref = same as ck_sel = 01 but output frequency divided by 5 (used for RX mode with external signal at 132 MHz when dll_en = 0)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_CK_SEL_RX</name>
							<bitRange>[1:0]</bitRange>
							<description>Selection of the clock used as frequency reference of the PLL in RX (also to ck_test and ck_dig outputs)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_CK_SEL_RX_0</name>
									<value>0</value>
									<description>ref = ck_xtal ot ck_ext (if bit 8 is high)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_SEL_RX_1</name>
									<value>1</value>
									<description>ref = same as ck_sel = 00 if dll_en = 0, otherwise frequency(ref) = 3x frequency(ck_xtal) or 3x frequency(ck_ext) (if bit 8 is high)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_SEL_RX_2</name>
									<value>2</value>
									<description>ref = same as ck_sel = 01 but output frequency divided by 2 (used in normal RX mode when dll_en = 0)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_SEL_RX_3</name>
									<value>3</value>
									<description>ref = same as ck_sel = 01 but output frequency divided by 5 (used for RX mode with external signal at 132 MHz when dll_en = 0)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG2D</name>
					<description>REG2D</description>
					<addressOffset>0xB4</addressOffset>
					<size>32</size>
					<resetValue>0x54FA50B</resetValue>
					<resetMask>0x3FFFFF7F</resetMask>
					<fields>
						<field>
							<name>PA_CONF_SW_CN</name>
							<bitRange>[29:28]</bitRange>
							<description>Harmonic 2 notch tuning</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_CONF_SW_CN_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_CONF_TX_SWITCHPA</name>
							<bitRange>[27:27]</bitRange>
							<description>Switch PA</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_CONF_TX_SWITCHPA_DISABLE</name>
									<value>0</value>
									<description>RF Tx timing</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PA_CONF_TX_SWITCHPA_ENABLE</name>
									<value>1</value>
									<description>Enable the PA only with the digital block</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_CONF_TX_0DBM</name>
							<bitRange>[26:26]</bitRange>
							<description>Select between PPA and PA</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_CONF_TX_DISABLEDBM_DISABLE</name>
									<value>0</value>
									<description>Only use the PPA is used (-20dBm)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PA_CONF_TX_DISABLEDBM_ENABLE</name>
									<value>1</value>
									<description>Enable the PA</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_CONF_LIN_RAMP</name>
							<bitRange>[25:25]</bitRange>
							<description>PA ramp-up linearization</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_CONF_LIN_RAMP_DISABLE</name>
									<value>0</value>
									<description>Don't linearize the PA ramp-up by having not equal ramp-up step delays</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PA_CONF_LIN_RAMP_ENABLE</name>
									<value>1</value>
									<description>Linearize the PA ramp-up by having not equal ramp-up step delays</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_CONF_MIN_PA_PWR</name>
							<bitRange>[24:24]</bitRange>
							<description>Set the minimum power during the PA ramp-up</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_CONF_MIN_PA_PWR_M3</name>
									<value>0</value>
									<description>The ramp-up starts at -3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PA_CONF_MIN_PA_PWR_M1</name>
									<value>1</value>
									<description>The ramp-up starts at -1</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTRL_RX_SWITCH_LP</name>
							<bitRange>[23:23]</bitRange>
							<description>Switch the low-pass filter in the Rx chain</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTRL_RX_SWITCH_LP_DISABLE</name>
									<value>0</value>
									<description>Do not switch the low-pass filter in the Rx chain</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTRL_RX_SWITCH_LP_ENABLE</name>
									<value>1</value>
									<description>Switch the low-pass filter in the Rx chain</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTRL_RX_USE_PEAK_DETECTOR</name>
							<bitRange>[22:22]</bitRange>
							<description>Peak detector powering</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTRL_RX_USE_PEAK_DETECTOR_DISABLE</name>
									<value>0</value>
									<description>The peak detector is not powered on during the Rx by the FSM</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTRL_RX_USE_PEAK_DETECTOR_ENABLE</name>
									<value>1</value>
									<description>The peak detector is powered on during the Rx by the FSM</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTRL_RX_START_MIX_ON_CAL</name>
							<bitRange>[21:21]</bitRange>
							<description>Mixer enabling</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTRL_RX_START_MIX_ON_CAL_DISABLE</name>
									<value>0</value>
									<description>The mixer is disabled during the sub-band selection phase</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTRL_RX_START_MIX_ON_CAL_ENABLE</name>
									<value>1</value>
									<description>The mixer is enabled during the sub-band selection phase</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTRL_RX_CTRL_RX</name>
							<bitRange>[20:16]</bitRange>
							<description>RX control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTRL_RX_CTRL_RX_DEFAULT</name>
									<value>15</value>
									<description>Rx control</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTRL_ADC_PHADC_THERM_OUT_EN</name>
							<bitRange>[15:15]</bitRange>
							<description>Enable the buffers of phADC thermometric code</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTRL_ADC_PHADC_THERM_OUT_EN_DISABLE</name>
									<value>0</value>
									<description>Disable thermometric code</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTRL_ADC_PHADC_THERM_OUT_EN_ENABLE</name>
									<value>1</value>
									<description>Enable thermometric code</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTRL_ADC_PHADC_DELLATCH</name>
							<bitRange>[14:13]</bitRange>
							<description>phADC delay latch trimming</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTRL_ADC_PHADC_DELLATCH_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTRL_ADC_CTRL_ADC</name>
							<bitRange>[12:8]</bitRange>
							<description>phADC control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTRL_ADC_CTRL_ADC_DEFAULT</name>
									<value>5</value>
									<description>bits(1:0) =&gt; phADC reset delay, bits(3:2) phADC clock delay, bit(4) phADC latch idle</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_TUN_2_RSSI_TRI_CK_DIV</name>
							<bitRange>[6:5]</bitRange>
							<description>Speed on the RSSI triangular dithering signal (cf reg RSSI_TUN)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_TRI_CK_DIV_2</name>
									<value>0</value>
									<description>2 RSSI clk periods</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_TRI_CK_DIV_4</name>
									<value>1</value>
									<description>4 RSSI clk periods</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_TRI_CK_DIV_8</name>
									<value>2</value>
									<description>8 RSSI clk periods</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_TRI_CK_DIV_16</name>
									<value>3</value>
									<description>16 RSSI clk periods</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_TUN_2_RSSI_ONE_CK_RSSI_PHADC</name>
							<bitRange>[4:4]</bitRange>
							<description>RSSI and phADC clocks sharing</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_ONE_CK_RSSI_PHADC_DISABLE</name>
									<value>0</value>
									<description>RSSI and the phADC don't share the same clock</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_ONE_CK_RSSI_PHADC_ENABLE</name>
									<value>1</value>
									<description>RSSI and the phADC share the same clock</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_TUN_2_RSSI_FULL</name>
							<bitRange>[3:3]</bitRange>
							<description>RSSI full scale</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_FULL_DISABLE</name>
									<value>0</value>
									<description>RSSI full scale is not used</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_FULL_ENABLE</name>
									<value>1</value>
									<description>RSSI full scale is used (10bits)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_TUN_2_RSSI_1DB</name>
							<bitRange>[2:2]</bitRange>
							<description>LSB resolution</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_1DB_0P5</name>
									<value>0</value>
									<description>LSB is 0.5dB</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_1DB_1</name>
									<value>1</value>
									<description>LSB is 1dB</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_TUN_2_RSSI_PRE_ATT</name>
							<bitRange>[1:0]</bitRange>
							<description>Pre attenuation of the RSSI signal</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_PRE_ATT_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG2E</name>
					<description>REG2E</description>
					<addressOffset>0xB8</addressOffset>
					<size>32</size>
					<resetValue>0x60600000</resetValue>
					<resetMask>0xFFFF1FFF</resetMask>
					<fields>
						<field>
							<name>XTAL_TRIM_XTAL_TRIM_INIT</name>
							<bitRange>[31:24]</bitRange>
							<description>Initial trimming of the xtal</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_TRIM_XTAL_TRIM_INIT_DEFAULT</name>
									<value>96</value>
									<description>5MSB thermometric, 3LSB direct</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_TRIM_XTAL_TRIM</name>
							<bitRange>[23:16]</bitRange>
							<description>Trimming of the xtal</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_TRIM_XTAL_TRIM_DEFAULT</name>
									<value>96</value>
									<description>5MSB thermometric, 3LSB direct</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENABLES_SEPARATE_PPA_CASC</name>
							<bitRange>[12:12]</bitRange>
							<description>PA cascode bit</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLES_SEPARATE_PPA_CASC_DISABLE</name>
									<value>0</value>
									<description>Enable PPA cascode bit is dependent of the en PA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_SEPARATE_PPA_CASC_ENABLE</name>
									<value>1</value>
									<description>Disable PPA cascode bit is independent from the en PA</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENABLES_EN_RXTX</name>
							<bitRange>[11:6]</bitRange>
							<description>Enable signals</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLES_EN_RXTX_0</name>
									<value>0</value>
									<description>LNA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_EN_RXTX_1</name>
									<value>1</value>
									<description>LNA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_EN_RXTX_2</name>
									<value>2</value>
									<description>IFA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_EN_RXTX_3</name>
									<value>3</value>
									<description>TX</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_EN_RXTX_4</name>
									<value>4</value>
									<description>PA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_EN_RXTX_5</name>
									<value>5</value>
									<description>PPA casc</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENABLES_EN_BB</name>
							<bitRange>[5:0]</bitRange>
							<description>Enable signals for the BB</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLES_EN_BB_0</name>
									<value>0</value>
									<description>Filter,</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_EN_BB_1</name>
									<value>1</value>
									<description>Filter central frequency bias</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_EN_BB_2</name>
									<value>2</value>
									<description>Filter bandwidth bias</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_EN_BB_3</name>
									<value>3</value>
									<description>ADC</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_EN_BB_4</name>
									<value>4</value>
									<description>RSSI</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_EN_BB_5</name>
									<value>5</value>
									<description>Peak detector</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_XTAL_CTRL</name>
					<description>XTAL_CTRL</description>
					<addressOffset>0xBC</addressOffset>
					<size>32</size>
					<resetValue>0xC3810500</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>XTAL_CTRL_XO_THR_HIGH</name>
							<bitRange>[31:28]</bitRange>
							<description>High threshold for xtal trimming</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_XO_THR_HIGH_DEFAULT</name>
									<value>12</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_XO_THR_LOW</name>
							<bitRange>[27:24]</bitRange>
							<description>Low threshold for xtal trimming</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_XO_THR_LOW_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_XO_A_S_CURR_SEL_HIGH</name>
							<bitRange>[23:22]</bitRange>
							<description>Value of after_startup_curr_sel when level is higher than xo_thr_high</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_XO_A_S_CURR_SEL_HIGH_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_XO_A_S_CURR_SEL_LOW</name>
							<bitRange>[21:20]</bitRange>
							<description>Value of after_startup_curr_sel when level is lower than xo_thr_low</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_XO_A_S_CURR_SEL_LOW_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_LOW_CLK_READY_TH_EN</name>
							<bitRange>[19:19]</bitRange>
							<description>clk_ready threshold</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_LOW_CLK_READY_TH_EN_NOMINAL</name>
									<value>0</value>
									<description>The clk_ready threshold is nominal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_LOW_CLK_READY_TH_EN_LOW</name>
									<value>1</value>
									<description>The clk_ready threshold is set to a lower value</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_XTAL_CTRL_BYPASS</name>
							<bitRange>[18:18]</bitRange>
							<description>Bypass the Xtal control algorithm</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_XTAL_CTRL_BYPASS_DISABLE</name>
									<value>0</value>
									<description>Don't bypass the Xtal control algorithm</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_XTAL_CTRL_BYPASS_ENABLE</name>
									<value>1</value>
									<description>Bypass the Xtal control algorithm</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_DIG_CLK_IN_SEL</name>
							<bitRange>[17:17]</bitRange>
							<description>Clock selection for the digital block</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_DIG_CLK_IN_SEL_XTAL</name>
									<value>0</value>
									<description>Select the internal xtal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_DIG_CLK_IN_SEL_CLK_IN</name>
									<value>1</value>
									<description>Select the clk_in_dig signal</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_XO_EN_B_REG</name>
							<bitRange>[16:16]</bitRange>
							<description>Xtal oscillator enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_ENABLE_OSCILLATOR</name>
									<value>0</value>
									<description>Xtal oscillator enable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_DISABLE_OSCILLATOR</name>
									<value>1</value>
									<description>Xtal oscillator disable</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_XTAL_CKDIV</name>
							<bitRange>[15:14]</bitRange>
							<description>Xtal trimming speed</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_XTAL_CKDIV_0</name>
									<value>0</value>
									<description>43 us</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_XTAL_CKDIV_1</name>
									<value>1</value>
									<description>85 us</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_XTAL_CKDIV_2</name>
									<value>2</value>
									<description>171 us</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_XTAL_CKDIV_3</name>
									<value>3</value>
									<description>341 us</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_CLK_OUT_EN_B</name>
							<bitRange>[13:13]</bitRange>
							<description>Output clock to go to main IP</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_CLK_OUT_EN_B_ENABLE</name>
									<value>0</value>
									<description>Enable the output clock to go to main IP</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_CLK_OUT_EN_B_DISABLE</name>
									<value>1</value>
									<description>Disable the output clock to go to main IP (clk_out output stay low)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_REG_VALUE_SEL</name>
							<bitRange>[12:12]</bitRange>
							<description>Control bits of xtal_reg</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_REG_VALUE_SEL_EXTERNAL</name>
									<value>0</value>
									<description>Main ctrl signals are used instead of corresponding ctrl signal or some control bits of xtal_reg</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_REG_VALUE_SEL_INTERNAL</name>
									<value>1</value>
									<description>Corresponding ctrl signal and some control bits of xtal_reg are used instead of main ctrl signals.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_AFTERSTARTUP_CURR_SEL</name>
							<bitRange>[11:10]</bitRange>
							<description>Selection of the current before amplitude stabilization but after starting-up in active transistors of the core oscillator</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_AFTERSTARTUP_CURR_SEL_0</name>
									<value>0</value>
									<description>0.15 mA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_AFTERSTARTUP_CURR_SEL_1</name>
									<value>1</value>
									<description>0.24 mA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_AFTERSTARTUP_CURR_SEL_2</name>
									<value>2</value>
									<description>0.40 mA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_AFTERSTARTUP_CURR_SEL_3</name>
									<value>3</value>
									<description>0.61 mA</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_STARTUP_CURR_SEL</name>
							<bitRange>[9:8]</bitRange>
							<description>Selection of the starting-up current in active transistors of the core oscillator</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_STARTUP_CURR_SEL_0</name>
									<value>0</value>
									<description>0.41 mA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_STARTUP_CURR_SEL_1</name>
									<value>1</value>
									<description>0.59 mA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_STARTUP_CURR_SEL_2</name>
									<value>2</value>
									<description>0.88 mA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_STARTUP_CURR_SEL_3</name>
									<value>3</value>
									<description>1.24 mA</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_INV_CLK_DIG</name>
							<bitRange>[7:7]</bitRange>
							<description>Invert clock on clk_dig output</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_INV_CLK_DIG_DISABLE</name>
									<value>0</value>
									<description>Don't invert clock on clk_dig output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_INV_CLK_DIG_ENABLE</name>
									<value>1</value>
									<description>Invert clock on clk_dig output</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_INV_CLK_PLL</name>
							<bitRange>[6:6]</bitRange>
							<description>Invert clock on clk_pll output</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_INV_CLK_PLL_DISABLE</name>
									<value>0</value>
									<description>Don't invert clock on clk_pll output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_INV_CLK_PLL_ENABLE</name>
									<value>1</value>
									<description>Invert clock on clk_pll output</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_FORCE_CLK_READY</name>
							<bitRange>[5:5]</bitRange>
							<description>Force output clocks on clk_pll, clk_dig and clk_out</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_FORCE_CLK_READY_DISABLE</name>
									<value>0</value>
									<description>Don't force output clocks on clk_pll, clk_dig and clk_out</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_FORCE_CLK_READY_ENABLE</name>
									<value>1</value>
									<description>Force output clocks on clk_pll, clk_dig and clk_out and bypass the xtal internal clock detector</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_CLK_DIG_EN_B</name>
							<bitRange>[4:4]</bitRange>
							<description>When high, disable the output clock to go to digital (clk_dig output stay low).</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_CLK_DIG_EN_B_DISABLE</name>
									<value>0</value>
									<description>Enable the output clock to go to digital</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_CLK_DIG_EN_B_ENABLE</name>
									<value>1</value>
									<description>Disable the output clock to go to digital (clk_dig output stay low)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_BUFF_EN_B</name>
							<bitRange>[3:3]</bitRange>
							<description>Xtal buffer disabling</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_BUFF_EN_B_DISABLE</name>
									<value>0</value>
									<description>The xtal buffer is enabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_BUFF_EN_B_ENABLE</name>
									<value>1</value>
									<description>The xtal buffer is disabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_HP_MODE</name>
							<bitRange>[2:2]</bitRange>
							<description>Bias current increase in the clock buffer</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_HP_MODE_NOMINAL</name>
									<value>0</value>
									<description>The bias current in the clock buffer is nominal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_HP_MODE_HIGH</name>
									<value>1</value>
									<description>The bias current in the clock buffer is increased</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_LP_MODE</name>
							<bitRange>[1:1]</bitRange>
							<description>Bias current decrease in the clock buffer</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_LP_MODE_NOMINAL</name>
									<value>0</value>
									<description>The bias current in the clock buffer is nominal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_LP_MODE_HIGH</name>
									<value>1</value>
									<description>The bias current in the clock buffer is reduced compared to normal operatio</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_EXT_CLK_MODE</name>
							<bitRange>[0:0]</bitRange>
							<description>Use XTAL pads as external clock input</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_EXT_CLK_MODE_DISABLE</name>
									<value>0</value>
									<description>Don not use xtal_p (and eventually xtal_n) as external clock input(s)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_EXT_CLK_MODE_ENABLE</name>
									<value>1</value>
									<description>Use xtal_p (and eventually xtal_n) as external clock input(s)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_SUBBAND</name>
					<description>SUBBAND</description>
					<addressOffset>0xC0</addressOffset>
					<size>32</size>
					<resetValue>0xF1D0F080</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SUBBAND_OFFSET_SB_OFFSET_RX</name>
							<bitRange>[31:24]</bitRange>
							<description>Offset to add in frequency count in order to compensate the offset of the varicap.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_OFFSET_SB_OFFSET_RX_DEFAULT</name>
									<value>241</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_OFFSET_SB_OFFSET</name>
							<bitRange>[23:16]</bitRange>
							<description>Offset to add in frequency count in order to compensate the offset of the varicap.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_OFFSET_SB_OFFSET_DEFAULT</name>
									<value>208</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SWCAP_LIM_SB_MAX_VAL</name>
							<bitRange>[15:12]</bitRange>
							<description>Maximum subband value in linear search subband (freq and comp)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SWCAP_LIM_SB_MAX_VAL_DEFAULT</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SWCAP_LIM_SB_MIN_VAL</name>
							<bitRange>[11:8]</bitRange>
							<description>Minimum subband value in linear search subband (freq and comp)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SWCAP_LIM_SB_MIN_VAL_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_CONF_SB_FLL_MODE</name>
							<bitRange>[7:7]</bitRange>
							<description>FLL mode for the subband selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_FLL_MODE_DISABLE</name>
									<value>0</value>
									<description>Disable the FLL mode for the subband selection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_FLL_MODE_ENABLE</name>
									<value>1</value>
									<description>Enable the FLL mode for the subband selection (overrides other settings)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_CONF_SB_INV_BAND</name>
							<bitRange>[6:6]</bitRange>
							<description>Invert the meaning of sb_high and sb_low</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_INV_BAND_DISABLE</name>
									<value>0</value>
									<description>Don't invert the meaning of sb_high and sb_low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_INV_BAND_ENABLE</name>
									<value>1</value>
									<description>Invert the meaning of sb_high and sb_low</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_CONF_SB_FREQ_CNT</name>
							<bitRange>[5:4]</bitRange>
							<description>The length to count in frequency mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_FREQ_CNT_256</name>
									<value>0</value>
									<description>256 (Rx: 10.7us, Tx: 2.13us)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_FREQ_CNT_512</name>
									<value>1</value>
									<description>512 (Rx: 21.3us, Tx: 4.26us)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_FREQ_CNT_1024</name>
									<value>2</value>
									<description>1024 (Rx: 42.7us, Tx: 8.53us)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_FREQ_CNT_4096</name>
									<value>3</value>
									<description>4096 (Rx: 171us, Tx: 34.1us)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_CONF_SB_WAIT_T</name>
							<bitRange>[3:2]</bitRange>
							<description>Time to wait to the PLL to settle</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_WAIT_T_8</name>
									<value>0</value>
									<description>Rx 8us, Tx 2us</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_WAIT_T_12</name>
									<value>1</value>
									<description>Rx 12us, Tx 3us</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_WAIT_T_16</name>
									<value>2</value>
									<description>Rx 16us, Tx 4us</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_WAIT_T_24</name>
									<value>3</value>
									<description>Rx 24us, Tx 6u</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_CONF_SB_MODE</name>
							<bitRange>[1:0]</bitRange>
							<description>Sub-band algorithm mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_MODE_0</name>
									<value>0</value>
									<description>SAR w/ comparators</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_MODE_1</name>
									<value>1</value>
									<description>linear w/ comparators</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_MODE_2</name>
									<value>2</value>
									<description>SAR w/ frequency ratios</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_MODE_3</name>
									<value>3</value>
									<description>linear w/ frequency ratios</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG31</name>
					<description>REG31</description>
					<addressOffset>0xC4</addressOffset>
					<size>32</size>
					<resetValue>0xC3</resetValue>
					<resetMask>0xFFF70FFF</resetMask>
					<fields>
						<field>
							<name>RSSI_DETECT_RSSI_DET_CR_LEN</name>
							<bitRange>[31:30]</bitRange>
							<description>Number of samples to estimate the carrier offset: 0 -&gt; 32, 1 -&gt; 64, 2 -&gt; 128, 3-&gt;256</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_CR_LEN_32</name>
									<value>0</value>
									<description>32 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_CR_LEN_64</name>
									<value>1</value>
									<description>64 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_CR_LEN_128</name>
									<value>2</value>
									<description>128 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_CR_LEN_256</name>
									<value>3</value>
									<description>256 samples</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_DETECT_RSSI_DET_WAIT</name>
							<bitRange>[29:28]</bitRange>
							<description>Symbols to wait after the RSSI detection: 00 -&gt; 0, 01 -&gt; 1, 10 -&gt; 2, 11 -&gt; 4</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_WAIT_0</name>
									<value>0</value>
									<description>0 symbol</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_WAIT_1</name>
									<value>1</value>
									<description>1 symbol</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_WAIT_2</name>
									<value>2</value>
									<description>2 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_WAIT_4</name>
									<value>3</value>
									<description>4 symbols</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_DETECT_RSSI_DET_DIFF_LL</name>
							<bitRange>[27:26]</bitRange>
							<description>Set the distance between the actual value and the subtracted one (0-&gt;1 sample,1-&gt;2 samples,etc)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_DIFF_LL_1</name>
									<value>0</value>
									<description>1 sample</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_DIFF_LL_2</name>
									<value>1</value>
									<description>2 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_DIFF_LL_3</name>
									<value>2</value>
									<description>3 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_DIFF_LL_4</name>
									<value>3</value>
									<description>4 samples</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_DETECT_EN_ABS_RSSI_DETECT</name>
							<bitRange>[25:25]</bitRange>
							<description>Absolute RSSI detection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_DETECT_EN_ABS_RSSI_DETECT_DISABLE</name>
									<value>0</value>
									<description>Disable the absolute RSSI detection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_EN_ABS_RSSI_DETECT_ENABLE</name>
									<value>1</value>
									<description>Enable the absolute RSSI detection</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_DETECT_EN_DIFF_RSSI_DETECT</name>
							<bitRange>[24:24]</bitRange>
							<description>Differential RSSI detection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_DETECT_EN_DIFF_RSSI_DETECT_DISABLE</name>
									<value>0</value>
									<description>Disable the differential RSSI detection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_EN_DIFF_RSSI_DETECT_ENABLE</name>
									<value>1</value>
									<description>Enable the differential RSSI detection</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_CORR_SUBBAND_CORR_EN</name>
							<bitRange>[23:23]</bitRange>
							<description>Subband correction</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_CORR_SUBBAND_CORR_EN_DISABLE</name>
									<value>0</value>
									<description>Disable the subband correction</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CORR_SUBBAND_CORR_EN_ENABLE</name>
									<value>1</value>
									<description>Enable the subband correction</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_CORR_SUBBAND_CORR_RX</name>
							<bitRange>[22:20]</bitRange>
							<description>Subband correction in Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_CORR_SUBBAND_CORR_RX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_CORR_SUBBAND_CORR_TX</name>
							<bitRange>[18:16]</bitRange>
							<description>Subband correction in Tx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_CORR_SUBBAND_CORR_TX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXRX_CONF_INV_CLK_PLL_TX</name>
							<bitRange>[11:11]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXRX_CONF_INV_CLK_PLL_TX_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXRX_CONF_INV_CLK_PLL_TX_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXRX_CONF_INV_CLK_DIG_TX</name>
							<bitRange>[10:10]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXRX_CONF_INV_CLK_DIG_TX_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXRX_CONF_INV_CLK_DIG_TX_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXRX_CONF_SB_WAIT_T_TX</name>
							<bitRange>[9:8]</bitRange>
							<description>Xor value to apply to sb_wait_t (register SUBBAND_CONF) when the radio is in Tx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXRX_CONF_SB_WAIT_T_TX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_RAMPUP_FULL_PA_RAMPUP</name>
							<bitRange>[7:7]</bitRange>
							<description>PA rampup configuration</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_RAMPUP_FULL_PA_RAMPUP_DISABLE</name>
									<value>0</value>
									<description>The PA rampup doesn't use the PA backoff enable bit</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PA_RAMPUP_FULL_PA_RAMPUP_ENABLE</name>
									<value>1</value>
									<description>The PA rampup uses the PA backoff enable bit (from -40 dBm)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_RAMPUP_DEL_PA_RAMPUP</name>
							<bitRange>[6:4]</bitRange>
							<description>Time to wait to start the ramp-up after the PA enable is detected</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_RAMPUP_DEL_PA_RAMPUP_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_RAMPUP_TAU_PA_RAMPUP</name>
							<bitRange>[3:2]</bitRange>
							<description>Time constant of the Ramp-up/Ramp-down</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_RAMPUP_TAU_PA_RAMPUP_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_RAMPUP_EN_PA_RAMPDOWN</name>
							<bitRange>[1:1]</bitRange>
							<description>PA ramp-down</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_RAMPUP_EN_PA_RAMPDOWN_DISABLE</name>
									<value>0</value>
									<description>Disable the PA ramp-down</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PA_RAMPUP_EN_PA_RAMPDOWN_ENABLE</name>
									<value>1</value>
									<description>Enable the PA ramp-down</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_RAMPUP_EN_PA_RAMPUP</name>
							<bitRange>[0:0]</bitRange>
							<description>PA ramp-up linearization</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_RAMPUP_EN_PA_RAMPUP_DISABLE</name>
									<value>0</value>
									<description>Disable the PA ramp-up</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PA_RAMPUP_EN_PA_RAMPUP_ENABLE</name>
									<value>1</value>
									<description>Enable the PA ramp-up</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_DEMOD_CTRL</name>
					<description>DEMOD_CTRL</description>
					<addressOffset>0xC8</addressOffset>
					<size>32</size>
					<resetValue>0x800000C0</resetValue>
					<resetMask>0xBFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SYNC_WORD_CORR_EN_SYNC_WORD_CORR</name>
							<bitRange>[31:31]</bitRange>
							<description>Sync word bias correction with RSSI detection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SYNC_WORD_CORR_EN_SYNC_WORD_CORR_DISABLE</name>
									<value>0</value>
									<description>Disable the sync word bias correction with RSSI detection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SYNC_WORD_CORR_EN_SYNC_WORD_CORR_ENABLE</name>
									<value>1</value>
									<description>Enable the sync word bias correction with RSSI detection</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SYNC_WORD_CORR_SYNC_WORD_BIAS</name>
							<bitRange>[29:24]</bitRange>
							<description>Set the sync word bias. Without the phADC rescaler, it's 8*mod_idx.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SYNC_WORD_CORR_SYNC_WORD_BIAS_DEFAULT</name>
									<value>128</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_DETECT_ABS_THR_RSSI_DET_ABS_THR</name>
							<bitRange>[23:16]</bitRange>
							<description>Threshold used for absolute RSSI detection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_DETECT_ABS_THR_RSSI_DET_ABS_THR_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_DETECT_DIFF_THR_RSSI_DET_DIFF_THR</name>
							<bitRange>[15:8]</bitRange>
							<description>Threshold used for differential RSSI detection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_DETECT_DIFF_THR_RSSI_DET_DIFF_THR_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEMOD_CTRL_DL_SYNC_NO_DATA</name>
							<bitRange>[7:7]</bitRange>
							<description>No data going through the demodulator, until the delay line detects the sync word</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEMOD_CTRL_DL_SYNC_NO_DATA_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEMOD_CTRL_DL_SYNC_NO_DATA_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEMOD_CTRL_EN_DELLINE_SYNC_DET</name>
							<bitRange>[6:6]</bitRange>
							<description>Sync word detection in the delay line</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEMOD_CTRL_EN_DELLINE_SYNC_DET_DISABLE</name>
									<value>0</value>
									<description>Disable the sync word detection in the delay line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEMOD_CTRL_EN_DELLINE_SYNC_DET_ENABLE</name>
									<value>1</value>
									<description>Enable the sync word detection in the delay line</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEMOD_CTRL_RSSI_DET_FILT</name>
							<bitRange>[5:5]</bitRange>
							<description>Additional filtering on the RSSI value</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEMOD_CTRL_RSSI_DET_FILT_DISABLE</name>
									<value>0</value>
									<description>Dont' add an additional filtering on the RSSI value</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEMOD_CTRL_RSSI_DET_FILT_ENABLE</name>
									<value>1</value>
									<description>Add an additional filtering on the RSSI value</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEMOD_CTRL_EN_FAST_CLK_RECOV</name>
							<bitRange>[4:4]</bitRange>
							<description>Clock recovery during the resto of the preamble</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEMOD_CTRL_EN_FAST_CLK_RECOV_NOMINAL</name>
									<value>0</value>
									<description>Keep nominal clock recovery during the resto of the preamble</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEMOD_CTRL_EN_FAST_CLK_RECOV_SPEED</name>
									<value>1</value>
									<description>Speed up the clock recovery during the resto of the preamble</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEMOD_CTRL_EN_MIN_MAX_MF</name>
							<bitRange>[3:3]</bitRange>
							<description>Min max algo after the matched filter</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEMOD_CTRL_EN_MIN_MAX_MF_DISABLE</name>
									<value>0</value>
									<description>Disable the min max algo after the matched filter</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEMOD_CTRL_EN_MIN_MAX_MF_ENABLE</name>
									<value>1</value>
									<description>Enable the min max algo after the matched filter</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEMOD_CTRL_EN_PRE_SYNC</name>
							<bitRange>[2:2]</bitRange>
							<description>Sync detection on the non-delayed path</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEMOD_CTRL_EN_PRE_SYNC_DISABLE</name>
									<value>0</value>
									<description>Disable the sync detection on the non-delayed path</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEMOD_CTRL_EN_PRE_SYNC_ENABLE</name>
									<value>1</value>
									<description>Enable the sync detection on the non-delayed path</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEMOD_CTRL_BLOCK_RSSI_DET</name>
							<bitRange>[1:1]</bitRange>
							<description>RSSI detection during the slow-down period</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEMOD_CTRL_BLOCK_RSSI_DET_DISABLE</name>
									<value>0</value>
									<description>Keep the rssi detection during the slow-down period</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEMOD_CTRL_BLOCK_RSSI_DET_ENABLE</name>
									<value>1</value>
									<description>Block the rssi detection during the slow-down period</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEMOD_CTRL_EARLY_FINE_RECOV</name>
							<bitRange>[0:0]</bitRange>
							<description>Early fine recovery after the packet detection or pre-sync</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEMOD_CTRL_EARLY_FINE_RECOV_DISABLE</name>
									<value>0</value>
									<description>Disable the early fine recovery</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEMOD_CTRL_EARLY_FINE_RECOV_ENABLE</name>
									<value>1</value>
									<description>Enable the early fine recovery</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG33</name>
					<description>REG33</description>
					<addressOffset>0xCC</addressOffset>
					<size>32</size>
					<resetValue>0x33</resetValue>
					<resetMask>0x7FF7FFF</resetMask>
					<fields>
						<field>
							<name>CK_DIV_1_6_CK_DIV_1_6</name>
							<bitRange>[26:24]</bitRange>
							<description>Clock division factor for ck_div_1_6</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CK_DIV_1_6_NO_CLOCK</name>
									<value>0</value>
									<description>No clock is generated</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CK_DIV_1_6_PRESCALE_1</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CK_DIV_1_6_PRESCALE_2</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CK_DIV_1_6_PRESCALE_3</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CK_DIV_1_6_PRESCALE_4</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CK_DIV_1_6_PRESCALE_5</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CK_DIV_1_6_PRESCALE_6</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CK_DIV_1_6_PRESCALE_7</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SPARES_SPARES</name>
							<bitRange>[23:16]</bitRange>
							<description>Spare bits</description>
							<access>read-write</access>
						</field>
						<field>
							<name>PADS_PE_DS_GPIO_DS</name>
							<bitRange>[14:14]</bitRange>
							<description>Increased drive strength of the digital pads</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PADS_PE_DS_GPIO_DS_DISABLE</name>
									<value>0</value>
									<description>Disable the increased drive strength of the digital pads</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PADS_PE_DS_GPIO_DS_ENABLE</name>
									<value>1</value>
									<description>Enable the increased drive strength of the digital pads</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PADS_PE_DS_GPIO_PE</name>
							<bitRange>[13:13]</bitRange>
							<description>Pull-up of the GPIO pads</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PADS_PE_DS_GPIO_PE_DISABLE</name>
									<value>0</value>
									<description>Disable the pull-up of the GPIO pads</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PADS_PE_DS_GPIO_PE_ENABLE</name>
									<value>1</value>
									<description>Enable the pull-up of the GPIO pads</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PADS_PE_DS_NRESET_PE</name>
							<bitRange>[12:12]</bitRange>
							<description>Pull-up of the NRESET pads</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PADS_PE_DS_NRESET_PE_DISABLE</name>
									<value>0</value>
									<description>Disable the pull-up of the NRESET pads</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PADS_PE_DS_NRESET_PE_ENABLE</name>
									<value>1</value>
									<description>Enable the pull-up of the NRESET pads</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PADS_PE_DS_SPI_MISO_PE</name>
							<bitRange>[11:11]</bitRange>
							<description>Pull-up of the SPI MISO pads</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PADS_PE_DS_SPI_MISO_PE_DISABLE</name>
									<value>0</value>
									<description>Disable the pull-up of the SPI MISO pads</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PADS_PE_DS_SPI_MISO_PE_ENABLE</name>
									<value>1</value>
									<description>Enable the pull-up of the SPI MISO pads</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PADS_PE_DS_SPI_MOSI_PE</name>
							<bitRange>[10:10]</bitRange>
							<description>Pull-up of the SPI MOSI pads</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PADS_PE_DS_SPI_MOSI_PE_DISABLE</name>
									<value>0</value>
									<description>Disable the pull-up of the SPI MOSI pads</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PADS_PE_DS_SPI_MOSI_PE_ENABLE</name>
									<value>1</value>
									<description>Enable the pull-up of the SPI MOSI pads</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PADS_PE_DS_SPI_SCLK_PE</name>
							<bitRange>[9:9]</bitRange>
							<description>Pull-up of the SPI CLK pads</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PADS_PE_DS_SPI_SCLK_PE_DISABLE</name>
									<value>0</value>
									<description>Disable the pull-up of the SPI CLK pads</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PADS_PE_DS_SPI_SCLK_PE_ENABLE</name>
									<value>1</value>
									<description>Enable the pull-up of the SPI CLK pads</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PADS_PE_DS_SPI_CS_N_PE</name>
							<bitRange>[8:8]</bitRange>
							<description>Pull-up of the SPI CSN pads</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PADS_PE_DS_SPI_CS_N_PE_DISABLE</name>
									<value>0</value>
									<description>Disable the pull-up of the SPI CSN pads</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PADS_PE_DS_SPI_CS_N_PE_ENABLE</name>
									<value>1</value>
									<description>Enable the pull-up of the SPI CSN pads</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_FLL_SB_FLL_DITHER</name>
							<bitRange>[7:6]</bitRange>
							<description>Select the dithering</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_DITHER_OFF</name>
									<value>0</value>
									<description>No dithering</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_DITHER_PN9</name>
									<value>1</value>
									<description>PN9 positive</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_DITHER_PN10</name>
									<value>2</value>
									<description>PN10 negative</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_DITHER_PN9_PN10</name>
									<value>3</value>
									<description>PN9+PN10</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_FLL_SB_FLL_CIC_TAU</name>
							<bitRange>[5:4]</bitRange>
							<description>Set the CIC decimator factor</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_CIC_TAU_16</name>
									<value>0</value>
									<description>Decimate by 16</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_CIC_TAU_32</name>
									<value>1</value>
									<description>Decimate by 32</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_CIC_TAU_64</name>
									<value>2</value>
									<description>Decimate by 64</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_CIC_TAU_128</name>
									<value>3</value>
									<description>Decimate by 128</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_FLL_SB_FLL_PH_4_N8</name>
							<bitRange>[3:3]</bitRange>
							<description>Phases in the frequency detecto</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_PH_4_N8_8</name>
									<value>0</value>
									<description>Use 8 phases in the frequency detector</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_PH_4_N8_4</name>
									<value>1</value>
									<description>Use 4 phases in the frequency detector</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_FLL_SB_FLL_WAIT</name>
							<bitRange>[2:0]</bitRange>
							<description>Set the number of CIC samples before stopping the FLL</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_WAIT_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG34</name>
					<description>REG34</description>
					<addressOffset>0xD0</addressOffset>
					<size>32</size>
					<resetValue>0xAE2F</resetValue>
					<resetMask>0xBF3F</resetMask>
					<fields>
						<field>
							<name>CLK_RECOVERY_CLK_RECOV_CORR</name>
							<bitRange>[29:24]</bitRange>
							<description>Number of samples that covers the clock recovery correlator</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_RECOVERY_CLK_RECOV_CORR_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_RECOVERY_CLK_AB_LIMIT</name>
							<bitRange>[23:16]</bitRange>
							<description>Time constant for switch the clock phase if chosen wrong in clk recovery algorithm</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_RECOVERY_CLK_AB_LIMIT_DEFAULT</name>
									<value>128</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PRE_DIST_EN_PRE_DIST</name>
							<bitRange>[15:15]</bitRange>
							<description>Tx pre-distortion filter</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PRE_DIST_EN_PRE_DIST_DISABLE</name>
									<value>0</value>
									<description>Disable the Tx pre-distortion filter</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TX_PRE_DIST_EN_PRE_DIST_ENABLE</name>
									<value>1</value>
									<description>Enable the Tx pre-distortion filter</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PRE_DIST_PRE_DIST_B0</name>
							<bitRange>[13:8]</bitRange>
							<description>Coefficient b0 of the Tx pre-distortion filter: the coefficient value is the (pre_dist_b0+64)/128</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PRE_DIST_PRE_DIST_B0_DEFAULT</name>
									<value>46</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PRE_DIST_PRE_DIST_A0</name>
							<bitRange>[5:0]</bitRange>
							<description>Coefficient a0 of the Tx pre-distortion filter: the coefficient value is the (pre_dist_a0+64)/128</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PRE_DIST_PRE_DIST_A0_DEFAULT</name>
									<value>47</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_BLE_LR</name>
					<description>BLE_LR</description>
					<addressOffset>0xD4</addressOffset>
					<size>32</size>
					<resetValue>0x3000</resetValue>
					<resetMask>0x3F1F</resetMask>
					<fields>
						<field>
							<name>BLR_SYNC_THRESHOLD_BLE_SYNC_THR</name>
							<bitRange>[30:24]</bitRange>
							<description>Threshold for the BLR sync word detector</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLR_SYNC_THRESHOLD_BLE_SYNC_THR_DEFAULT</name>
									<value>56</value>
									<description>Unsigned value smaller than 64</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLR_PREAMBLE_BLE_PRE_THR</name>
							<bitRange>[19:16]</bitRange>
							<description>Threshold for the BLR preamble detector</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLR_PREAMBLE_BLE_PRE_THR_DEFAULT</name>
									<value>1</value>
									<description>Unsigned value</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_LONG_RANGE_BLR_PUT_RI_FIFO</name>
							<bitRange>[15:15]</bitRange>
							<description>During the reception the RI (rate indicator) is put into the Rx FIFO</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_BLR_PUT_RI_FIFO_DISABLE</name>
									<value>0</value>
									<description>Do not put RI in the RX FIFO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_BLR_PUT_RI_FIFO_ENABLE</name>
									<value>1</value>
									<description>Put RI in the RX FIFO</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_LONG_RANGE_BLR500_NO_ROUGH</name>
							<bitRange>[14:14]</bitRange>
							<description>Rough recovery is stopped during the 500kbps payloads of BLR packets</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_BLR500_NO_ROUGH_NO_STOP</name>
									<value>0</value>
									<description>Rough recovery is not stopped</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_BLR500_NO_ROUGH_STOP</name>
									<value>1</value>
									<description>Rough recovery is stopped</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_LONG_RANGE_BLR_LIN_FILTER</name>
							<bitRange>[13:13]</bitRange>
							<description>Matched filter</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_BLR_LIN_FILTER_DISABLE</name>
									<value>0</value>
									<description>The matched filter is not linear in BLR mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_BLR_LIN_FILTER_ENABLE</name>
									<value>1</value>
									<description>The matched filter is linear in BLR mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_LONG_RANGE_EN_BLR_FLUSH</name>
							<bitRange>[12:12]</bitRange>
							<description>Viterbi path 0 flushing at the end of the packet</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_EN_BLR_FLUSH_DISABLE</name>
									<value>0</value>
									<description>The Viterbi path 0 is not flushed at 2Mbps</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_EN_BLR_FLUSH_ENABLE</name>
									<value>1</value>
									<description>The Viterbi path 0 is flushed at 2Mbps</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_LONG_RANGE_BLR_USE_EXT_LEN</name>
							<bitRange>[11:11]</bitRange>
							<description>BLR_PKT_LEN for flushing out the Viterbi</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_BLR_USE_EXT_LEN_NOT_USED</name>
									<value>0</value>
									<description>The value in BLR_PKT_LEN will not be used for the flush out of the Viterbi at the end of the packet</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_BLR_USE_EXT_LEN_USED</name>
									<value>1</value>
									<description>The value in BLR_PKT_LEN will be used for the flush out of the Viterbi at the end of the packet</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_LONG_RANGE_DISABLE_BLR_TX</name>
							<bitRange>[10:10]</bitRange>
							<description>Long Range feature in Tx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_DISABLE_BLR_TX_ENABLE</name>
									<value>0</value>
									<description>Long Range feature is enabled in Tx mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_DISABLE_BLR_TX_DISABLE</name>
									<value>1</value>
									<description>Long Range feature is disabled in Tx mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_LONG_RANGE_BLR_500_N125</name>
							<bitRange>[9:9]</bitRange>
							<description>Data rate selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_BLR_500_N125_125</name>
									<value>0</value>
									<description>125 kbps mode is used</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_BLR_500_N125_500</name>
									<value>1</value>
									<description>500 kbps mode is used</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_LONG_RANGE_EN_BLR</name>
							<bitRange>[8:8]</bitRange>
							<description>BLE long range mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_EN_BLR_DISABLE</name>
									<value>0</value>
									<description>Disable the BLE long range mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_EN_BLR_ENABLE</name>
									<value>1</value>
									<description>Enable the BLE long range mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HW_TRIGGER_HW_TRIG_GPIO</name>
							<bitRange>[4:4]</bitRange>
							<description>HW trigger is mapped on the GPIO instead of the Tx_on signal 0x0</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>HW_TRIGGER_HW_TRIG_GPIO_TX_ON</name>
									<value>0</value>
									<description>HW trigger mapped on TX_ON</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>HW_TRIGGER_HW_TRIG_GPIO</name>
									<value>1</value>
									<description>HW trigger mapped on GPIO</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HW_TRIGGER_HW_TRIG_SUBBAND</name>
							<bitRange>[3:3]</bitRange>
							<description>Trigger will activate the sub-band selection during the Tx activation 0x0</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>HW_TRIGGER_HW_TRIG_SUBBAND_NOT_ACTIVE</name>
									<value>0</value>
									<description>HW trigger does not active sub-band selection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>HW_TRIGGER_HW_TRIG_SUBBAND_ACTIVE</name>
									<value>1</value>
									<description>HW trigger actives sub-band selection</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HW_TRIGGER_HW_TRIG_TX_NRX</name>
							<bitRange>[2:2]</bitRange>
							<description>Trigger will activate the Tx mode; if set to 0, the Rx will be activated 0x0</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>HW_TRIGGER_HW_TRIG_TX_NRX_RX</name>
									<value>0</value>
									<description>HW trigger actives RX mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>HW_TRIGGER_HW_TRIG_TX_NRX_TX</name>
									<value>1</value>
									<description>HW trigger actives TX mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HW_TRIGGER_HW_TRIG_LOW</name>
							<bitRange>[1:1]</bitRange>
							<description>Trigger is active low, high otherwise 0x0</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>HW_TRIGGER_HW_TRIG_LOW_LOW</name>
									<value>0</value>
									<description>HW trigger active low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>HW_TRIGGER_HW_TRIG_LOW_HIGH</name>
									<value>1</value>
									<description>HW trigger active high</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HW_TRIGGER_HW_TRIG_ACTIVE</name>
							<bitRange>[0:0]</bitRange>
							<description>Enable HW trigger</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>HW_TRIGGER_HW_TRIG_ACTIVE_DISABLE</name>
									<value>0</value>
									<description>Disable HW trigger</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>HW_TRIGGER_HW_TRIG_ACTIVE_ENABLE</name>
									<value>1</value>
									<description>Enable HW trigger</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG36</name>
					<description>REG36</description>
					<addressOffset>0xD8</addressOffset>
					<size>32</size>
					<resetValue>0x0C</resetValue>
					<resetMask>0x7FFF011F</resetMask>
					<fields>
						<field>
							<name>IQ_SPARES_EN_BIAS_SPARE</name>
							<bitRange>[30:28]</bitRange>
							<description>Enable for IQ spares</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQ_SPARES_EN_BIAS_SPARE_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQ_SPARES_IQ_SPARE_2</name>
							<bitRange>[27:24]</bitRange>
							<description>Spare Bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQ_SPARES_IQ_SPARE_2_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQ_SPARES_IQ_SPARE_1</name>
							<bitRange>[23:20]</bitRange>
							<description>Spare Bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQ_SPARES_IQ_SPARE_1_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQ_SPARES_IQ_SPARE_0</name>
							<bitRange>[19:16]</bitRange>
							<description>Spare Bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQ_SPARES_IQ_SPARE_0_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MISC_ISO_VDDA</name>
							<bitRange>[8:8]</bitRange>
							<description>Set to 1 to isolate VDDA signals</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MISC_ISO_VDDA_NOT_ISOLATE</name>
									<value>0</value>
									<description>Do not isolate VDDA signals</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MISC_ISO_VDDA_ISOLATE</name>
									<value>1</value>
									<description>Isolate VDDA signals</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLR_DEMAPPER_BLR_USE_EXT_VIT_GFSK</name>
							<bitRange>[4:4]</bitRange>
							<description>500kbps BLR uses the Viterbi GFSK decision</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLR_DEMAPPER_BLR_USE_EXT_VIT_GFSK_DISABLE</name>
									<value>0</value>
									<description>Do not use the Viterbi GFSK decision</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLR_DEMAPPER_BLR_USE_EXT_VIT_GFSK_ENABLE</name>
									<value>1</value>
									<description>Use the Viterbi GFSK decision</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLR_DEMAPPER_BLR_500_DPHASE</name>
							<bitRange>[3:2]</bitRange>
							<description>Set the distance between samples for the phase to frequency conversion in S2 mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLR_DEMAPPER_BLR_500_DPHASE_2</name>
									<value>0</value>
									<description>2 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLR_DEMAPPER_BLR_500_DPHASE_4</name>
									<value>1</value>
									<description>4 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLR_DEMAPPER_BLR_500_DPHASE_6</name>
									<value>2</value>
									<description>6 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLR_DEMAPPER_BLR_500_DPHASE_8</name>
									<value>3</value>
									<description>8 samples</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLR_DEMAPPER_BLR_500_LOW_GAIN</name>
							<bitRange>[1:1]</bitRange>
							<description>Set the low gain in S2 mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLR_DEMAPPER_BLR_500_LOW_GAIN_DISABLE</name>
									<value>0</value>
									<description>Do not set low gain in S2 mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLR_DEMAPPER_BLR_500_LOW_GAIN_ENABLE</name>
									<value>1</value>
									<description>Set low gain in S2 mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLR_DEMAPPER_BLR_125_LOW_GAIN</name>
							<bitRange>[0:0]</bitRange>
							<description>Set the low gain in S8 mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLR_DEMAPPER_BLR_125_LOW_GAIN_DISABLE</name>
									<value>0</value>
									<description>Do not set low gain in S8 mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLR_DEMAPPER_BLR_125_LOW_GAIN_ENABLE</name>
									<value>1</value>
									<description>Set low gain in S8 mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_PROT_TIMER</name>
					<description>PROT_TIMER</description>
					<addressOffset>0xDC</addressOffset>
					<size>32</size>
					<resetValue>0x42500</resetValue>
					<resetMask>0xBF7FFF8F</resetMask>
					<fields>
						<field>
							<name>PROT_TIMER_CONF_EN_PROT_TIMER</name>
							<bitRange>[31:31]</bitRange>
							<description>Enable the protocol timer</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PROT_TIMER_CONF_EN_PROT_TIMER_DISABLE</name>
									<value>0</value>
									<description>Disable protocol timer</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PROT_TIMER_CONF_EN_PROT_TIMER_ENABLE</name>
									<value>1</value>
									<description>Enable protocol timer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PROT_TIMER_CONF_PT_T_STP_1</name>
							<bitRange>[29:27]</bitRange>
							<description>Configure the time stamp 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PROT_TIMER_CONF_PT_T_STP_1_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PROT_TIMER_CONF_PT_T_STP_0</name>
							<bitRange>[26:24]</bitRange>
							<description>Configure the time stamp 0</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PROT_TIMER_CONF_PT_T_STP_0_NO_STAMP</name>
									<value>0</value>
									<description>No time stamp</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PROT_TIMER_CONF_PT_T_STP_0_TIMER_TRIGGER</name>
									<value>1</value>
									<description>Protocol timer trigger</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PROT_TIMER_CONF_PT_T_STP_0_TRIGGER_TX_STOP</name>
									<value>4</value>
									<description>TX stop trigger</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PROT_TIMER_CONF_PT_T_STP_0_TRIGGER_RX_SYNC</name>
									<value>5</value>
									<description>RX sync trigger</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PROT_TIMER_CONF_PT_T_STP_0_TRIGGER_RX_STOP</name>
									<value>6</value>
									<description>RX stop trigger</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PROT_TIMER_CONF_PT_T_STP_0_TRIGGER_RX_RECEIVED</name>
									<value>7</value>
									<description>RX received trigger</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STAGING_PS_NZ_START_BIT</name>
							<bitRange>[22:22]</bitRange>
							<description>Select the frequency offset</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>STAGING_PS_NZ_START_BIT_0</name>
									<value>0</value>
									<description>Select bit 0 (-250 kHz offset)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>STAGING_PS_NZ_START_BIT_1</name>
									<value>1</value>
									<description>Select bit 1 (+250 kHz offset)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STAGING_PS_NZ_START</name>
							<bitRange>[21:21]</bitRange>
							<description>Start the pulse shaper with a +/- 250 kHz frequency offset</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>STAGING_PS_NZ_START_NO_OFFSET</name>
									<value>0</value>
									<description>Do not start the pulse shaper with a frequency offset</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>STAGING_PS_NZ_START_OFFSET</name>
									<value>1</value>
									<description>Start the pulse shaper with a frequency offset</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STAGING_DEL_PA_RAMPDW</name>
							<bitRange>[20:20]</bitRange>
							<description>Delay the PA ramp-down by 4.5 us</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>STAGING_DEL_PA_RAMPDW_NO_DELAY</name>
									<value>0</value>
									<description>Do not delay PA ramp down</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>STAGING_DEL_PA_RAMPDW_DELAY</name>
									<value>1</value>
									<description>Delay PA ramp down</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STAGING_PEAK_DET_TH_SHIFT</name>
							<bitRange>[19:19]</bitRange>
							<description>Peak detector threshold shift</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>STAGING_PEAK_DET_TH_SHIFT_NO_SHIFT</name>
									<value>0</value>
									<description>Do not shift peak detector</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>STAGING_PEAK_DET_TH_SHIFT_SHIFT</name>
									<value>1</value>
									<description>Shift peak detector</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STAGING_AGC_DERIV_LVL</name>
							<bitRange>[18:17]</bitRange>
							<description>Select the AGC derivative level</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>STAGING_AGC_DERIV_LVL_16</name>
									<value>0</value>
									<description>Level 16</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>STAGING_AGC_DERIV_LVL_24</name>
									<value>1</value>
									<description>Level 24</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>STAGING_AGC_DERIV_LVL_32</name>
									<value>2</value>
									<description>Level 32</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>STAGING_AGC_DERIV_LVL_48</name>
									<value>3</value>
									<description>Level 48</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STAGING_AGC_USE_DERIV</name>
							<bitRange>[16:16]</bitRange>
							<description>AGC algorithm uses the derivative information to accelerate the AGC settling</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>STAGING_AGC_USE_DERIV_NOT_USED</name>
									<value>0</value>
									<description>Do not use derivative information</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>STAGING_AGC_USE_DERIV_USED</name>
									<value>1</value>
									<description>Use derivative information</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_DTM_BLE_DTM_LEN</name>
							<bitRange>[15:8]</bitRange>
							<description>Set the BLE DTM packet length</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_DTM_BLE_DTM_LEN_DEFAULT</name>
									<value>37</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_DTM_EN_BLE_DTM</name>
							<bitRange>[7:7]</bitRange>
							<description>Enable the BLE DTM automatic packets</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_DTM_EN_BLE_DTM_DISABLE</name>
									<value>0</value>
									<description>Disable BLE DTM automatic packets</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_DTM_EN_BLE_DTM_ENABLE</name>
									<value>1</value>
									<description>Enable BLE DTM automatic packets</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_DTM_BLE_DTM_PKT_TYPE</name>
							<bitRange>[3:0]</bitRange>
							<description>Set the BLE DTM packet type (see Bluetooth specification)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_DTM_BLE_DTM_PKT_TYPE_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_CTE_OPTS</name>
					<description>CTE_OPTS</description>
					<addressOffset>0xE0</addressOffset>
					<size>32</size>
					<resetValue>0x300E</resetValue>
					<resetMask>0x3FFF7FFF</resetMask>
					<fields>
						<field>
							<name>CTE_OPTS_RECT_PS_CTE</name>
							<bitRange>[29:29]</bitRange>
							<description>Use rectangular pulse shape during the CTE</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_OPTS_RECT_PS_CTE_DISABLE</name>
									<value>0</value>
									<description>Disable CTE with rectangular pulse shaping</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_OPTS_RECT_PS_CTE_ENABLE</name>
									<value>1</value>
									<description>Enable CTE with rectangular pulse shaping</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_OPTS_USE_CTE_WO_CP</name>
							<bitRange>[28:28]</bitRange>
							<description>Enable the CTE without reading or inserting the CP</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_OPTS_USE_CTE_WO_CP_DISABLE</name>
									<value>0</value>
									<description>Disable CTE without reading CP</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_OPTS_USE_CTE_WO_CP_ENABLE</name>
									<value>1</value>
									<description>Enable CTE without reading CP</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_OPTS_CTE_AMPL</name>
							<bitRange>[27:27]</bitRange>
							<description>Enable the usage of the RSSI values to adapt the amplitude of the IQ signal based to the RSSI value</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_OPTS_CTE_AMPL_DISABLE</name>
									<value>0</value>
									<description>Disable RSSI for IQ signal validation</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_OPTS_CTE_AMPL_ENABLE</name>
									<value>1</value>
									<description>Enable RSSI for IQ signal validation</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_OPTS_DF_AOA_SLOT_TIME</name>
							<bitRange>[26:26]</bitRange>
							<description>Indicate the switching/sampling slot period for AoA</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_OPTS_DF_AOA_SLOT_TIME_1</name>
									<value>0</value>
									<description>1us switching period</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_OPTS_DF_AOA_SLOT_TIME_2</name>
									<value>1</value>
									<description>2us switching period</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_OPTS_CP_INSERT</name>
							<bitRange>[25:25]</bitRange>
							<description>Force the CP bit in the packet header to 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_OPTS_CP_INSERT_DISABLE</name>
									<value>0</value>
									<description>Disable forcing CP bit to 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_OPTS_CP_INSERT_ENABLE</name>
									<value>1</value>
									<description>Enable forcing CP bit to 1</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_OPTS_EN_READ_CP</name>
							<bitRange>[24:24]</bitRange>
							<description>CP bit is read in the packet header (BLE standard)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_OPTS_EN_READ_CP_DISABLE</name>
									<value>0</value>
									<description>Disable reading CP bit</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_OPTS_EN_READ_CP_ENABLE</name>
									<value>1</value>
									<description>Enable reading CP bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_OPTS_CTE_INFO</name>
							<bitRange>[23:16]</bitRange>
							<description>Set the CTEInfo field in the packet header while cp_insert is set to 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_OPTS_CTE_INFO_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ASK_MOD_ASK_MAX</name>
							<bitRange>[14:10]</bitRange>
							<description>Set the maximum value for the ASK modulation</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASK_MOD_ASK_MAX_DEFAULT</name>
									<value>12</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ASK_MOD_ASK_MIN</name>
							<bitRange>[9:5]</bitRange>
							<description>Set the minimum value for the ASK modulation</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASK_MOD_ASK_MIN_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ASK_MOD_ASK_CNT</name>
							<bitRange>[4:1]</bitRange>
							<description>Set the how long to count for the ASK modulation</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASK_MOD_ASK_CNT_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ASK_MOD_EN_RSSI_ASK</name>
							<bitRange>[0:0]</bitRange>
							<description>PA will perform an ASK modulation</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASK_MOD_EN_RSSI_ASK_DISABLE</name>
									<value>0</value>
									<description>Disable PA ASK modulation</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASK_MOD_EN_RSSI_ASK_ENABLE</name>
									<value>1</value>
									<description>Enable PA ASK modulation</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_PT_DELTA_0</name>
					<description>PT_DELTA_0</description>
					<addressOffset>0xE4</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xC00FFFFF</resetMask>
					<fields>
						<field>
							<name>PT_DELTA_TS_0_PT_DELTA_T0_MULT</name>
							<bitRange>[31:30]</bitRange>
							<description>Multiplier for the delta t0</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PT_DELTA_TS_0_PT_DELTA_T0_MULT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PT_DELTA_TS_0_PT_DELTA_T0</name>
							<bitRange>[19:0]</bitRange>
							<description>Delta t0 for the protocol timer</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PT_DELTA_TS_0_PT_DELTA_T0_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_PT_DELTA_1</name>
					<description>PT_DELTA_1</description>
					<addressOffset>0xE8</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xC00FFFFF</resetMask>
					<fields>
						<field>
							<name>PT_DELTA_TS_1_PT_DELTA_T1_MULT</name>
							<bitRange>[31:30]</bitRange>
							<description>Multiplier for the delta t1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PT_DELTA_TS_1_PT_DELTA_T1_MULT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PT_DELTA_TS_1_PT_DELTA_T1</name>
							<bitRange>[19:0]</bitRange>
							<description>Delta t1 for the protocol timer</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PT_DELTA_TS_1_PT_DELTA_T1_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_CTE_IF</name>
					<description>CTE_IF</description>
					<addressOffset>0xEC</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FF3F3F</resetMask>
					<fields>
						<field>
							<name>CTE_CTRL_DELAY_TX_DF_DELAY_TX</name>
							<bitRange>[25:16]</bitRange>
							<description>Delay (in 62.5ns) form the serializer up to the antenna (direction finding)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_CTRL_DELAY_TX_DF_DELAY_TX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANTENNA_CONF_DF_IND_PATTERN</name>
							<bitRange>[13:13]</bitRange>
							<description>Separate the antenna switching pattern from the reference one</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANTENNA_CONF_DF_IND_PATTERN_DISABLE</name>
									<value>0</value>
									<description>Disable the seperation of the antenna switching pattern</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANTENNA_CONF_DF_IND_PATTERN_ENABLE</name>
									<value>1</value>
									<description>Enable the seperation of the antenna switching pattern</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANTENNA_CONF_DF_IND_ANTENNA</name>
							<bitRange>[12:12]</bitRange>
							<description>Make the antenna for DF independent from the rest of the packet</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANTENNA_CONF_DF_IND_ANTENNA_DISABLE</name>
									<value>0</value>
									<description>Disable the independancy of the antenna</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANTENNA_CONF_DF_IND_ANTENNA_ENABLE</name>
									<value>1</value>
									<description>Enable the independancy of the antenna</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANTENNA_CONF_ANT_LUT_M</name>
							<bitRange>[11:8]</bitRange>
							<description>Number of states used (-1) in the antenna LUT</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANTENNA_CONF_ANT_LUT_M_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_AUTO_PULL_EXT_IQ_SMP_TYPE</name>
							<bitRange>[5:5]</bitRange>
							<description>Select the external IQ sample signal qualifier type</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_EXT_IQ_SMP_TYPE_PULSE</name>
									<value>0</value>
									<description>Pulse</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_EXT_IQ_SMP_TYPE_TOGGLE</name>
									<value>1</value>
									<description>Toggle</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_AUTO_PULL_IQ_MSB</name>
							<bitRange>[4:4]</bitRange>
							<description>Select which signal is sent over the MSB in case of a 16bits buffers</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_IQ_MSB_Q</name>
									<value>0</value>
									<description>I LSB, Q MSB</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_IQ_MSB_I</name>
									<value>1</value>
									<description>Q LSB, I MSB</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_AUTO_PULL_IQ_DATA_BUS_SIZE</name>
							<bitRange>[3:2]</bitRange>
							<description>Select the bus data size of IQ signals</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_IQ_DATA_BUS_SIZE_4</name>
									<value>0</value>
									<description>4 bits</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_IQ_DATA_BUS_SIZE_8</name>
									<value>1</value>
									<description>8 bits</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_IQ_DATA_BUS_SIZE_16</name>
									<value>2</value>
									<description>16 bits</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_AUTO_PULL_CTE_QUAL</name>
							<bitRange>[1:1]</bitRange>
							<description>Select the CTE data qualifier</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_CTE_QUAL_TOGGLE</name>
									<value>0</value>
									<description>Toggling signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_CTE_QUAL_CLOCK</name>
									<value>1</value>
									<description>Clock signal</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_AUTO_PULL_EN_CTE_AUTO_PULL</name>
							<bitRange>[0:0]</bitRange>
							<description>Enable the automatic push of CTE data to an external IP</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_EN_CTE_AUTO_PULL_DISABLE</name>
									<value>0</value>
									<description>Disable automatic push of CTE data</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_EN_CTE_AUTO_PULL_ENABLE</name>
									<value>1</value>
									<description>Enable automatic push of CTE data</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_CTE_CTRL</name>
					<description>CTE_CTRL</description>
					<addressOffset>0xF0</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FF03FF</resetMask>
					<fields>
						<field>
							<name>CTE_CTRL_DELAY_RX_DF_DELAY_SWITCH_RX</name>
							<bitRange>[25:16]</bitRange>
							<description>Delay (in 62.5ns) from the antennae up to the deserializer (direction finding)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_CTRL_DELAY_RX_DF_DELAY_SWITCH_RX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_CTRL_DELAY_RX_DF_DELAY_SAMPLE_RX</name>
							<bitRange>[9:0]</bitRange>
							<description>Delay (in 62.5ns) from the matched filter up to the deserializer (direction finding)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_CTRL_DELAY_RX_DF_DELAY_SAMPLE_RX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_AGC_ADVANCED</name>
					<description>AGC_ADVANCED</description>
					<addressOffset>0xF4</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x7FF01FF</resetMask>
					<fields>
						<field>
							<name>AGC_SWITCHES_AGC_SHORTS_LUT</name>
							<bitRange>[26:16]</bitRange>
							<description>Array of values that indicates if the highpass shorts must be set for the AGC state passage from n -&gt; n+1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_SWITCHES_AGC_SHORTS_LUT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEBUG_FAKE_IQ_SAMPLES</name>
							<bitRange>[8:8]</bitRange>
							<description>Generate fake IQ samples</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEBUG_FAKE_IQ_SAMPLES_DISABLE</name>
									<value>0</value>
									<description>Disable fake IQ samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEBUG_FAKE_IQ_SAMPLES_ENABLE</name>
									<value>1</value>
									<description>Enable fake IQ samples</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ADVANCED_AGC_TAU_SHORTS</name>
							<bitRange>[7:4]</bitRange>
							<description>Time constant that indicates the time that shorts must be on</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ADVANCED_AGC_TAU_SHORTS_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ADVANCED_AGC_EN_SHORT_PHADC</name>
							<bitRange>[3:3]</bitRange>
							<description>Enable the short on the phADC highpass filter</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ADVANCED_AGC_EN_SHORT_PHADC_DISABLE</name>
									<value>0</value>
									<description>Disable the short on the phADC highpass filter</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AGC_ADVANCED_AGC_EN_SHORT_PHADC_ENABLE</name>
									<value>1</value>
									<description>Enable the short on the phADC highpass filter</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ADVANCED_AGC_EN_SHORT_IFA</name>
							<bitRange>[2:2]</bitRange>
							<description>Enable the short on the IFA highpass filter</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ADVANCED_AGC_EN_SHORT_IFA_DISABLE</name>
									<value>0</value>
									<description>Disable the short on the IFA highpass filter</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AGC_ADVANCED_AGC_EN_SHORT_IFA_ENABLE</name>
									<value>1</value>
									<description>Enable the short on the IFA highpass filter</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ADVANCED_AGC_USE_SHORTS</name>
							<bitRange>[1:1]</bitRange>
							<description>Enable the usage of the shorts located in the BB path,</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ADVANCED_AGC_USE_SHORTS_DISABLE</name>
									<value>0</value>
									<description>Disable using shorts located in BB path</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AGC_ADVANCED_AGC_USE_SHORTS_ENABLE</name>
									<value>1</value>
									<description>Enable using shorts located in BB path</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ADVANCED_AGC_FULL_SPEED</name>
							<bitRange>[0:0]</bitRange>
							<description>Enable the maximum speed in AGC</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ADVANCED_AGC_FULL_SPEED_DISABLE</name>
									<value>0</value>
									<description>Disable maximum AGC speed</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AGC_ADVANCED_AGC_FULL_SPEED_ENABLE</name>
									<value>1</value>
									<description>Enable maximum speed AGC</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REVISION</name>
					<description>REVISION</description>
					<addressOffset>0xFF</addressOffset>
					<size>32</size>
					<resetValue>0x30000000</resetValue>
					<resetMask>0xFF000000</resetMask>
					<fields>
						<field>
							<name>CHIP_ID</name>
							<bitRange>[31:24]</bitRange>
							<description>Version of the chip: 0x00: v1, 0x10: v2A, 0x11: v2B, 0x12: v2C, 0x13: v2D, 0x14: v2E, 0x20: v3</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHIP_ID_DEFAULT</name>
									<value>48</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_FSM_CTRL</name>
					<description>FSM_CTRL</description>
					<addressOffset>0x100</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFF0707</resetMask>
					<fields>
						<field>
							<name>RXFIFO_STATUS_RX_BIST</name>
							<bitRange>[31:25]</bitRange>
							<description>Start the bist test on the Rx FIFO (code 0x5d)</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_BIST_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXFIFO_STATUS_RX_BIST_ERRORS</name>
							<bitRange>[31:30]</bitRange>
							<description>Rx FIFO BIST result</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_BIST_NO_ERROR</name>
									<value>0</value>
									<description>No error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_BIST_CKBD</name>
									<value>1</value>
									<description>Error in checkboard test</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_BIST_ICKBD</name>
									<value>2</value>
									<description>Error in inversed checkboard test</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_BIST_DECODER</name>
									<value>3</value>
									<description>Error in decoder test</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXFIFO_STATUS_RX_NEAR_UNDERFLOW</name>
							<bitRange>[29:29]</bitRange>
							<description>Rx FIFO near underflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_NO_NEAR_UNDERFLOW</name>
									<value>0</value>
									<description>No Rx FIFO near underflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_NEAR_UNDERFLOW</name>
									<value>1</value>
									<description>Rx FIFO near underflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXFIFO_STATUS_RX_NEAR_OVERFLOW</name>
							<bitRange>[28:28]</bitRange>
							<description>Rx FIFO near overflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_NO_NEAR_OVERFLOW</name>
									<value>0</value>
									<description>No Rx FIFO near overflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_NEAR_OVERFLOW</name>
									<value>1</value>
									<description>Rx FIFO near verflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXFIFO_STATUS_RX_UNDERFLOW</name>
							<bitRange>[27:27]</bitRange>
							<description>Rx FIFO underflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_NO_UNDERFLOW</name>
									<value>0</value>
									<description>No Rx FIFO underflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_UNDERFLOW</name>
									<value>1</value>
									<description>Rx FIFO underflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXFIFO_STATUS_RX_OVERFLOW</name>
							<bitRange>[26:26]</bitRange>
							<description>Rx FIFO overflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_NO_OVERFLOW</name>
									<value>0</value>
									<description>No Rx FIFO overflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_OVERFLOW</name>
									<value>1</value>
									<description>Rx FIFO overflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXFIFO_STATUS_RX_FULL</name>
							<bitRange>[25:25]</bitRange>
							<description>Rx FIFO full</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_NOT_FULL</name>
									<value>0</value>
									<description>Rx FIFO is not full</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_FULL</name>
									<value>1</value>
									<description>Rx FIFO is full</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXFIFO_STATUS_FLUSH</name>
							<bitRange>[24:24]</bitRange>
							<description>Rx FIFO flush</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_STATUS_NO_FLUSH</name>
									<value>0</value>
									<description>Don't flush Rx FIFO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXFIFO_STATUS_FLUSH</name>
									<value>1</value>
									<description>Flush Rx FIFO</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXFIFO_STATUS_RX_EMPTY</name>
							<bitRange>[24:24]</bitRange>
							<description>Rx FIFO empty</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_NOT_EMPTY</name>
									<value>0</value>
									<description>Rx FIFO is not empty</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_EMPTY</name>
									<value>1</value>
									<description>Rx FIFO is empty</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXFIFO_STATUS_TX_BIST</name>
							<bitRange>[23:17]</bitRange>
							<description>Start the bist test on the Tx FIFO (code 0x5d)</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_BIST_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXFIFO_STATUS_TX_BIST_ERRORS</name>
							<bitRange>[23:22]</bitRange>
							<description>Tx FIFO BIST result</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_BIST_NO_ERROR</name>
									<value>0</value>
									<description>No error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_BIST_CKBD</name>
									<value>1</value>
									<description>Error in checkboard test</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_BIST_ICKBD</name>
									<value>2</value>
									<description>Error in inversed checkboard test</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_BIST_DECODER</name>
									<value>3</value>
									<description>Error in decoder test</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXFIFO_STATUS_TX_NEAR_UNDERFLOW</name>
							<bitRange>[21:21]</bitRange>
							<description>Tx FIFO near underflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_NO_NEAR_UNDERFLOW</name>
									<value>0</value>
									<description>No Tx FIFO near underflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_NEAR_UNDERFLOW</name>
									<value>1</value>
									<description>Tx FIFO near underflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXFIFO_STATUS_TX_NEAR_OVERFLOW</name>
							<bitRange>[20:20]</bitRange>
							<description>Tx FIFO near overflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_NO_NEAR_OVERFLOW</name>
									<value>0</value>
									<description>No Tx FIFO near overflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_NEAR_OVERFLOW</name>
									<value>1</value>
									<description>Tx FIFO near verflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXFIFO_STATUS_TX_UNDERFLOW</name>
							<bitRange>[19:19]</bitRange>
							<description>Tx FIFO underflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_NO_UNDERFLOW</name>
									<value>0</value>
									<description>No Tx FIFO underflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_UNDERFLOW</name>
									<value>1</value>
									<description>Tx FIFO underflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXFIFO_STATUS_TX_OVERFLOW</name>
							<bitRange>[18:18]</bitRange>
							<description>Tx FIFO overflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_NO_OVERFLOW</name>
									<value>0</value>
									<description>No Tx FIFO overflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_OVERFLOW</name>
									<value>1</value>
									<description>Tx FIFO overflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXFIFO_STATUS_TX_FULL</name>
							<bitRange>[17:17]</bitRange>
							<description>Tx FIFO full</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_NOT_FULL</name>
									<value>0</value>
									<description>Tx FIFO is not full</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_FULL</name>
									<value>1</value>
									<description>Tx FIFO is full</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXFIFO_STATUS_FLUSH</name>
							<bitRange>[16:16]</bitRange>
							<description>Tx FIFO flush</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_STATUS_NO_FLUSH</name>
									<value>0</value>
									<description>Don't flush Tx FIFO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXFIFO_STATUS_FLUSH</name>
									<value>1</value>
									<description>Flush Tx FIFO</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXFIFO_STATUS_TX_EMPTY</name>
							<bitRange>[16:16]</bitRange>
							<description>Tx FIFO empty</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_NOT_EMPTY</name>
									<value>0</value>
									<description>Tx FIFO is not empty</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_EMPTY</name>
									<value>1</value>
									<description>Tx FIFO is empty</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSM_STATUS_TX_NRX</name>
							<bitRange>[10:10]</bitRange>
							<description>Select Rx or Tx mode</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_STATUS_RX_NTX</name>
									<value>0</value>
									<description>Radio is in Rx mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_STATUS_TX_NRX</name>
									<value>1</value>
									<description>Radio is in Tx mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSM_STATUS_STATUS</name>
							<bitRange>[9:8]</bitRange>
							<description>Status of the FSM</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_STATUS_IDLE</name>
									<value>0</value>
									<description>Nothing is done</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_STATUS_TX</name>
									<value>1</value>
									<description>Tx mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_STATUS_RX</name>
									<value>2</value>
									<description>Rx mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_STATUS_SUSPEND</name>
									<value>3</value>
									<description>Suspend</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSM_MODE_RESET</name>
							<bitRange>[3:3]</bitRange>
							<description>FSM reset</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_MODE_NOT_RESET</name>
									<value>0</value>
									<description>Not reset FSM</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_MODE_RESET</name>
									<value>1</value>
									<description>Reset FSM</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSM_MODE_TX_NRX</name>
							<bitRange>[2:2]</bitRange>
							<description>Set the Radio in Tx or Rx mode</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_MODE_RX_NTX</name>
									<value>0</value>
									<description>Set the radio in Rx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_MODE_TX_NRX</name>
									<value>1</value>
									<description>Set the radio in Tx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSM_MODE_RX_MODE</name>
							<bitRange>[2:2]</bitRange>
							<description>Rx status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_MODE_RX_MODE_OFF</name>
									<value>0</value>
									<description>No ongoing Rx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_MODE_RX_MODE_ON</name>
									<value>1</value>
									<description>Rx is ongoing</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSM_MODE_MODE</name>
							<bitRange>[1:0]</bitRange>
							<description>Set the FSM mode</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_MODE_MODE_IDLE</name>
									<value>0</value>
									<description>Nothing is done</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_MODE_MODE_ACTIVATE</name>
									<value>1</value>
									<description>Activate</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_MODE_MODE_CAL_PLL</name>
									<value>2</value>
									<description>Calibrate the PLL</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_MODE_MODE_CAL_PLL_TXRX</name>
									<value>3</value>
									<description>Calibrate the PLL then Tx/Rx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSM_MODE_TX_MODE</name>
							<bitRange>[1:1]</bitRange>
							<description>Tx status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_MODE_TX_MODE_OFF</name>
									<value>0</value>
									<description>No ongoing Tx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_MODE_TX_MODE_ON</name>
									<value>1</value>
									<description>Tx is ongoing</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSM_MODE_N_IDLE</name>
							<bitRange>[0:0]</bitRange>
							<description>FSM status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_MODE_IDLE</name>
									<value>0</value>
									<description>FSM is in the Idle mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_MODE_N_IDLE</name>
									<value>1</value>
									<description>FSM is not in the Idle mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_IQFIFO_STATUS</name>
					<description>IQFIFO_STATUS</description>
					<addressOffset>0x104</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1FFFFFF</resetMask>
					<fields>
						<field>
							<name>TXFIFO_COUNT_TX_COUNT</name>
							<bitRange>[24:16]</bitRange>
							<description>Number of bytes in the Tx FIFO</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_COUNT_TX_COUNT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQFIFO_COUNT_IQ_COUNT</name>
							<bitRange>[15:8]</bitRange>
							<description>Number of bytes in the IQ FIFO</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_COUNT_IQ_COUNT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQFIFO_STATUS_IQ_BIST</name>
							<bitRange>[7:1]</bitRange>
							<description>Start the BIST test on the IQ FIFO (code 0x5d)</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_BIST_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQFIFO_STATUS_IQ_BIST_ERRORS</name>
							<bitRange>[7:6]</bitRange>
							<description>IQ FIFO BIST result</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_BIST_NO_ERROR</name>
									<value>0</value>
									<description>No error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_BIST_CKBD</name>
									<value>1</value>
									<description>Error in checkboard test</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_BIST_ICKBD</name>
									<value>2</value>
									<description>Error in inversed checkboard test</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_BIST_DECODER</name>
									<value>3</value>
									<description>Error in decoder test</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQFIFO_STATUS_IQ_NEAR_UNDERFLOW</name>
							<bitRange>[5:5]</bitRange>
							<description>IQ FIFO near underflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_NO_NEAR_UNDERFLOW</name>
									<value>0</value>
									<description>No Tx FIFO near underflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_NEAR_UNDERFLOW</name>
									<value>1</value>
									<description>Tx FIFO near underflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQFIFO_STATUS_IQ_NEAR_OVERFLOW</name>
							<bitRange>[4:4]</bitRange>
							<description>IQ FIFO near overflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_NO_NEAR_OVERFLOW</name>
									<value>0</value>
									<description>No Tx FIFO near overflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_NEAR_OVERFLOW</name>
									<value>1</value>
									<description>Tx FIFO near overflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQFIFO_STATUS_IQ_UNDERFLOW</name>
							<bitRange>[3:3]</bitRange>
							<description>IQ FIFO underflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_NO_UNDERFLOW</name>
									<value>0</value>
									<description>No Tx FIFO underflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_UNDERFLOW</name>
									<value>1</value>
									<description>Tx FIFO underflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQFIFO_STATUS_IQ_OVERFLOW</name>
							<bitRange>[2:2]</bitRange>
							<description>IQ FIFO overflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_NO_OVERFLOW</name>
									<value>0</value>
									<description>No Tx FIFO overflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_OVERFLOW</name>
									<value>1</value>
									<description>Tx FIFO overflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQFIFO_STATUS_IQ_FULL</name>
							<bitRange>[1:1]</bitRange>
							<description>IQ FIFO full</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_NOT_FULL</name>
									<value>0</value>
									<description>Tx FIFO is not full</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_FULL</name>
									<value>1</value>
									<description>Tx FIFO is full</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQFIFO_STATUS_FLUSH</name>
							<bitRange>[0:0]</bitRange>
							<description>IQ FIFO flush</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_STATUS_NO_FLUSH</name>
									<value>0</value>
									<description>Don't flush Tx FIFO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IQFIFO_STATUS_FLUSH</name>
									<value>1</value>
									<description>Flush Tx FIFO</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQFIFO_STATUS_IQ_EMPTY</name>
							<bitRange>[0:0]</bitRange>
							<description>IQ FIFO empty</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_NOT_EMPTY</name>
									<value>0</value>
									<description>Tx FIFO is not empty</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_EMPTY</name>
									<value>1</value>
									<description>Tx FIFO is empty</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_TXFIFO</name>
					<description>TXFIFO</description>
					<addressOffset>0x108</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields>
						<field>
							<name>TXFIFO_TX_DATA</name>
							<bitRange>[7:0]</bitRange>
							<description>Data to be sent</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_TX_DATA_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_RXFIFO</name>
					<description>RXFIFO</description>
					<addressOffset>0x10C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>RXFIFO_RX_DATA</name>
							<bitRange>[7:0]</bitRange>
							<description>Received data</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_RX_DATA_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_IQFIFO</name>
					<description>IQFIFO</description>
					<addressOffset>0x110</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>IQFIFO_IQ_DATA</name>
							<bitRange>[7:0]</bitRange>
							<description>IQ data for AoA or AoD</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_IQ_DATA_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_REG45</name>
					<description>REG45</description>
					<addressOffset>0x114</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FF01FF</resetMask>
					<fields>
						<field>
							<name>RSSI_AVG_RSSI_AVG</name>
							<bitRange>[25:16]</bitRange>
							<description>Filtered RSSI value</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_AVG_RSSI_AVG_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXFIFO_COUNT_RX_COUNT</name>
							<bitRange>[8:0]</bitRange>
							<description>Number of bytes in the Rx FIFO</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_COUNT_RX_COUNT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_DESER_STATUS</name>
					<description>DESER_STATUS</description>
					<addressOffset>0x118</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>DESER_STATUS_SIGNAL_RECEIVING</name>
							<bitRange>[7:7]</bitRange>
							<description>Deserializer enabling</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DESER_STATUS_SIGNAL_RECEIVING_DISABLE</name>
									<value>0</value>
									<description>Deserializer is disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DESER_STATUS_SIGNAL_RECEIVING_ENABLE</name>
									<value>1</value>
									<description>Deserializer is enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DESER_STATUS_SYNC_DETECTED</name>
							<bitRange>[6:6]</bitRange>
							<description>Sync word detection</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DESER_STATUS_SYNC_NOT_DETECTED</name>
									<value>0</value>
									<description>Sync word (pattern) not detected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DESER_STATUS_SYNC_DETECTED</name>
									<value>1</value>
									<description>Sync word (pattern) detected</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DESER_STATUS_WAIT_SYNC</name>
							<bitRange>[5:5]</bitRange>
							<description>Deserializer waiting for the sync word</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DESER_STATUS_WAIT_SYNC_NOT_WAITING</name>
									<value>0</value>
									<description>Deserializer is not waiting the sync word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DESER_STATUS_WAIT_SYNC_WAITING</name>
									<value>1</value>
									<description>Deserializer is waiting the sync word</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DESER_STATUS_IS_ADDRESS_BR</name>
							<bitRange>[4:4]</bitRange>
							<description>Received address</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DESER_STATUS_IS_ADDRESS_BR_DISABLE</name>
									<value>0</value>
									<description>The received address is not the broadcast address</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DESER_STATUS_IS_ADDRESS_BR_ENABLE</name>
									<value>1</value>
									<description>The received address is the broadcast address</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DESER_STATUS_PKT_LEN_ERR</name>
							<bitRange>[3:3]</bitRange>
							<description>Packet length</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DESER_STATUS_PKT_LEN_ERR_NO_ERROR</name>
									<value>0</value>
									<description>The packet length is shorter than the maximum acceptable packet length</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DESER_STATUS_PKT_LEN_ERR_ERROR</name>
									<value>1</value>
									<description>The packet length is longer than the maximum acceptable packet length</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DESER_STATUS_ADDRESS_ERR</name>
							<bitRange>[2:2]</bitRange>
							<description>Address error</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DESER_STATUS_ADDRESS_ERR_NO_ERROR</name>
									<value>0</value>
									<description>No address error detected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DESER_STATUS_ADDRESS_ERR_ERROR</name>
									<value>1</value>
									<description>Address error detected</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DESER_STATUS_CRC_ERR</name>
							<bitRange>[1:1]</bitRange>
							<description>CRC error</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DESER_STATUS_CRC_ERR_NO_ERROR</name>
									<value>0</value>
									<description>No CRC error detected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DESER_STATUS_CRC_ERR_ERROR</name>
									<value>1</value>
									<description>CRC error detected</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DESER_STATUS_DESER_FINISH</name>
							<bitRange>[0:0]</bitRange>
							<description>Deserializer status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DESER_STATUS_DESER_FINISH_BUSY</name>
									<value>0</value>
									<description>Deserializer has not yet finished</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DESER_STATUS_DESER_FINISH_IDLE</name>
									<value>1</value>
									<description>Deserializer has finished</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_BLE_AEC_CCM</name>
					<description>BLE_AEC_CCM</description>
					<addressOffset>0x11C</addressOffset>
					<size>32</size>
					<resetValue>0x07</resetValue>
					<resetMask>0x07</resetMask>
					<fields>
						<field>
							<name>BLE_AES_CCM_BLE_AES_MIC_OK</name>
							<bitRange>[2:2]</bitRange>
							<description>AES CCM MIC error</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_AES_CCM_BLE_AES_MIC_OK_ERROR</name>
									<value>0</value>
									<description>MIC has been received with errors</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_AES_CCM_BLE_AES_MIC_OK_NO_ERROR</name>
									<value>1</value>
									<description>MIC has been received without errors</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_AES_CCM_BLE_AES_DONE_RX</name>
							<bitRange>[1:1]</bitRange>
							<description>AES CCM packet decoding</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_AES_CCM_BLE_AES_DONE_RX_BUSY</name>
									<value>0</value>
									<description>BLE AES CCM algorithm has not yet finished the packet decoding</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_AES_CCM_BLE_AES_DONE_RX_IDLE</name>
									<value>1</value>
									<description>BLE AES CCM algorithm has finished the packet decoding</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_AES_CCM_BLE_AES_DONE_TX</name>
							<bitRange>[0:0]</bitRange>
							<description>AES CCM packet encoding</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_AES_CCM_BLE_AES_DONE_TX_BUSY</name>
									<value>0</value>
									<description>BLE AES CCM algorithm has not yet finished the packet encoding</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_AES_CCM_BLE_AES_DONE_TX_IDLE</name>
									<value>1</value>
									<description>BLE AES CCM algorithm has finished the packet encoding</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_IRQ_STATUS</name>
					<description>IRQ_STATUS</description>
					<addressOffset>0x120</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3F</resetMask>
					<fields>
						<field>
							<name>IRQ_STATUS_FLAG_RXFIFO</name>
							<bitRange>[5:5]</bitRange>
							<description>IRQ RXFIFO status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_RXFIFO_IDLE</name>
									<value>0</value>
									<description>IRQ RXFIFO is not active</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_RXFIFO_ACTIVE</name>
									<value>1</value>
									<description>IRQ RXFIFO is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IRQ_STATUS_FLAG_TXFIFO</name>
							<bitRange>[4:4]</bitRange>
							<description>IRQ TXFIFO status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_TXFIFO_IDLE</name>
									<value>0</value>
									<description>IRQ TXFIFO is not active</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_TXFIFO_ACTIVE</name>
									<value>1</value>
									<description>IRQ TXFIFO is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IRQ_STATUS_FLAG_SYNC</name>
							<bitRange>[3:3]</bitRange>
							<description>IRQ SYNC status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_SYNC_IDLE</name>
									<value>0</value>
									<description>IRQ SYNC is not active</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_SYNC_ACTIVE</name>
									<value>1</value>
									<description>IRQ SYNC is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IRQ_STATUS_FLAG_RECEIVED</name>
							<bitRange>[2:2]</bitRange>
							<description>IRQ RECEIVED status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_RECEIVED_IDLE</name>
									<value>0</value>
									<description>IRQ RECEIVED is not active</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_RECEIVED_ACTIVE</name>
									<value>1</value>
									<description>IRQ RECEIVED is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IRQ_STATUS_FLAG_RXSTOP</name>
							<bitRange>[1:1]</bitRange>
							<description>IRQ RXSTOP status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_RXSTOP_IDLE</name>
									<value>0</value>
									<description>IRQ RXSTOP is not active</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_RXSTOP_ACTIVE</name>
									<value>1</value>
									<description>IRQ RXSTOP is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IRQ_STATUS_FLAG_TX</name>
							<bitRange>[0:0]</bitRange>
							<description>IRQ TX status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_TX_IDLE</name>
									<value>0</value>
									<description>IRQ TX is not active</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_TX_ACTIVE</name>
									<value>1</value>
									<description>IRQ TX is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_RSSI_MIN_MAX</name>
					<description>RSSI_MIN_MAX</description>
					<addressOffset>0x124</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FF03FF</resetMask>
					<fields>
						<field>
							<name>RSSI_MAX_RSSI_MAX</name>
							<bitRange>[25:16]</bitRange>
							<description>Maximum RSSI value over a filtering period</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_MAX_RSSI_MAX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_MIN_RSSI_MIN</name>
							<bitRange>[9:0]</bitRange>
							<description>Minimum RSSI value over a filtering period</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_MIN_RSSI_MIN_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_REG4A</name>
					<description>REG4A</description>
					<addressOffset>0x128</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x7700FFFF</resetMask>
					<fields>
						<field>
							<name>RX_ATT_LEVEL_RX_ATT_LEVEL_PKT_LVL</name>
							<bitRange>[30:28]</bitRange>
							<description>Rx attenuation level (AGC level) during the packet reception</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_ATT_LEVEL_RX_ATT_LEVEL_PKT_LVL_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_ATT_LEVEL_RX_ATT_LEVEL</name>
							<bitRange>[26:24]</bitRange>
							<description>Rx attenuation level (AGC level)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_ATT_LEVEL_RX_ATT_LEVEL_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DR_ERR_IND_DR_ERR_IND</name>
							<bitRange>[15:8]</bitRange>
							<description>Data-rate error indicator</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DR_ERR_IND_DR_ERR_IND_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_PKT_RSSI_PKT</name>
							<bitRange>[7:0]</bitRange>
							<description>Filtered RSSI value sampled during the packet reception</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_PKT_RSSI_PKT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_FEI</name>
					<description>FEI</description>
					<addressOffset>0x12C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>FEI_PKT_FEI_PKT</name>
							<bitRange>[31:16]</bitRange>
							<description>Frequency error indicator sampled during the packet reception.</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FEI_PKT_FEI_PKT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FEI_FEI_OUT</name>
							<bitRange>[15:0]</bitRange>
							<description>Frequency error indicator</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FEI_FEI_OUT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_REG4C</name>
					<description>REG4C</description>
					<addressOffset>0x130</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LINK_QUAL_PKT_LINK_QUALITY_PKT</name>
							<bitRange>[31:24]</bitRange>
							<description>Link quality indicator sampled during the packet reception. Note that the Viterbi algorithm as to be enabled.</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LINK_QUAL_PKT_LINK_QUALITY_PKT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LINK_QUAL_LINK_QUALITY</name>
							<bitRange>[23:16]</bitRange>
							<description>Instantaneous link quality indicator. Note that the Viterbi algorithm as to be enabled.</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LINK_QUAL_LINK_QUALITY_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FEI_AFC_FEI_AFC</name>
							<bitRange>[15:0]</bitRange>
							<description>Frequency error indicator sampled during the AFC.</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FEI_AFC_FEI_AFC_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_ANALOG_INFO</name>
					<description>ANALOG_INFO</description>
					<addressOffset>0x134</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x77FFFF</resetMask>
					<fields>
						<field>
							<name>BLR_READOUT_BLR_RATE</name>
							<bitRange>[25:24]</bitRange>
							<description>Bluetooth LE long range Rate Indicator</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLR_READOUT_BLR_RATE_DEFAULT</name>
									<value>0</value>
									<description>No action</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PEAK_DET_VAL_PEAK_DET_FILT</name>
							<bitRange>[22:20]</bitRange>
							<description>Distance from the subband center (only available with the FLL method)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PEAK_DET_VAL_PEAK_DET_FILT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PEAK_DET_VAL_PEAK_DET_RAW</name>
							<bitRange>[18:16]</bitRange>
							<description>Distance from the subband center (only available with the FLL method)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PEAK_DET_VAL_PEAK_DET_RAW_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANALOG_INFO_POR_VDDA</name>
							<bitRange>[15:15]</bitRange>
							<description>Set to 1 if the VDDA LDO is not enabled</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANALOG_INFO_POR_VDDA_DISABLE</name>
									<value>0</value>
									<description>VDDA LDO disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANALOG_INFO_POR_VDDA_ENABLE</name>
									<value>1</value>
									<description>VDDA LDO enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANALOG_INFO_PLL_UNLOCK</name>
							<bitRange>[14:14]</bitRange>
							<description>PLL unlock</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANALOG_INFO_PLL_LOCKED</name>
									<value>0</value>
									<description>PLL is locked</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANALOG_INFO_PLL_UNLOCKED</name>
									<value>1</value>
									<description>PLL is unlocked</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANALOG_INFO_XTAL_FINISH</name>
							<bitRange>[13:13]</bitRange>
							<description>Xtal algorithm</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANALOG_INFO_XTAL_TRIM_RUNNING</name>
									<value>0</value>
									<description>Xtal algorithm has not yet finished</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANALOG_INFO_XTAL_TRIM_FINISHED</name>
									<value>1</value>
									<description>Xtal algorithm has finished</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANALOG_INFO_DLL_LOCKED</name>
							<bitRange>[12:12]</bitRange>
							<description>DLL lock</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANALOG_INFO_DLL_UNLOCKED</name>
									<value>0</value>
									<description>DLL is unlocked</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANALOG_INFO_DLL_LOCKED</name>
									<value>1</value>
									<description>DLL is locked</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANALOG_INFO_CLK_DIG_READY</name>
							<bitRange>[11:11]</bitRange>
							<description>Ready signal of the digital clock</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANALOG_INFO_CLK_DIG_NOT_READY</name>
									<value>0</value>
									<description>Digital clock not ready</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANALOG_INFO_CLK_DIG_READY</name>
									<value>1</value>
									<description>Digital clock ready</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANALOG_INFO_CLK_PLL_READY</name>
							<bitRange>[10:10]</bitRange>
							<description>PLL clock</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANALOG_INFO_CLK_PLL_NOT_READY</name>
									<value>0</value>
									<description>PLL clock not ready</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANALOG_INFO_CLK_PLL_READY</name>
									<value>1</value>
									<description>PLL clock ready</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANALOG_INFO_SUBBAND</name>
							<bitRange>[9:8]</bitRange>
							<description>Status of the subband comparator Hi</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANALOG_INFO_SUBBAND_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_ERR_SB_FLL_ERR</name>
							<bitRange>[7:0]</bitRange>
							<description>Distance from the subband center (only available with the FLL method)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_ERR_SB_FLL_ERR_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_SAMPLE_RSSI</name>
					<description>SAMPLE_RSSI</description>
					<addressOffset>0x138</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields>
						<field>
							<name>SAMPLE_RSSI_SAMPLE_RSSI</name>
							<bitRange>[0:0]</bitRange>
							<description>Sample the thermometric RSSI</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SAMPLE_RSSI_SAMPLE_RSSI</name>
									<value>0</value>
									<description>No action</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SAMPLE_RSSI_NOT_SAMPLE_RSSI</name>
									<value>1</value>
									<description>Sample the thermometric RSSI</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_RSSI_THERM</name>
					<description>RSSI_THERM</description>
					<addressOffset>0x13C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FFFFFFF</resetMask>
					<fields>
						<field>
							<name>RSSI_THERM_RSSI_THERM</name>
							<bitRange>[29:0]</bitRange>
							<description>Thermometric value of the RSSI</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_THERM_RSSI_THERM_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_LUT_ANTENNA_ARRAY_1</name>
					<description>LUT_ANTENNA_ARRAY_1</description>
					<addressOffset>0x180</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LUT_ANTENNA_ARRAY_1_ANTENNA_7</name>
							<bitRange>[31:28]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_1_ANTENNA_7_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_1_ANTENNA_6</name>
							<bitRange>[27:24]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_1_ANTENNA_6_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_1_ANTENNA_5</name>
							<bitRange>[23:20]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_1_ANTENNA_5_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_1_ANTENNA_4</name>
							<bitRange>[19:16]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_1_ANTENNA_4_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_1_ANTENNA_3</name>
							<bitRange>[15:12]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_1_ANTENNA_3_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_1_ANTENNA_2</name>
							<bitRange>[11:8]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_1_ANTENNA_2_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_1_ANTENNA_1</name>
							<bitRange>[7:4]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_1_ANTENNA_1_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_1_ANTENNA_0</name>
							<bitRange>[3:0]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_1_ANTENNA_0_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_LUT_ANTENNA_ARRAY_2</name>
					<description>LUT_ANTENNA_ARRAY_2</description>
					<addressOffset>0x184</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LUT_ANTENNA_ARRAY_2_ANTENNA_15</name>
							<bitRange>[31:28]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_2_ANTENNA_15_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_2_ANTENNA_14</name>
							<bitRange>[27:24]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_2_ANTENNA_14_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_2_ANTENNA_13</name>
							<bitRange>[23:20]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_2_ANTENNA_13_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_2_ANTENNA_12</name>
							<bitRange>[19:16]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_2_ANTENNA_12_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_2_ANTENNA_11</name>
							<bitRange>[15:12]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_2_ANTENNA_11_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_2_ANTENNA_10</name>
							<bitRange>[11:8]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_2_ANTENNA_10_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_2_ANTENNA_9</name>
							<bitRange>[7:4]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_2_ANTENNA_9_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_2_ANTENNA_8</name>
							<bitRange>[3:0]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_2_ANTENNA_8_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_LUT_ANTENNA_ARRAY_3</name>
					<description>LUT_ANTENNA_ARRAY_3</description>
					<addressOffset>0x188</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LUT_ANTENNA_ARRAY_3_ANTENNA_23</name>
							<bitRange>[31:28]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_3_ANTENNA_23_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_3_ANTENNA_22</name>
							<bitRange>[27:24]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_3_ANTENNA_22_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_3_ANTENNA_21</name>
							<bitRange>[23:20]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_3_ANTENNA_21_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_3_ANTENNA_20</name>
							<bitRange>[19:16]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_3_ANTENNA_20_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_3_ANTENNA_19</name>
							<bitRange>[15:12]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_3_ANTENNA_19_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_3_ANTENNA_18</name>
							<bitRange>[11:8]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_3_ANTENNA_18_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_3_ANTENNA_17</name>
							<bitRange>[7:4]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_3_ANTENNA_17_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_3_ANTENNA_16</name>
							<bitRange>[3:0]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_3_ANTENNA_16_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_LUT_ANTENNA_ARRAY_4</name>
					<description>LUT_ANTENNA_ARRAY_4</description>
					<addressOffset>0x18C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LUT_ANTENNA_ARRAY_4_ANTENNA_31</name>
							<bitRange>[31:28]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_4_ANTENNA_31_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_4_ANTENNA_30</name>
							<bitRange>[27:24]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_4_ANTENNA_30_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_4_ANTENNA_29</name>
							<bitRange>[23:20]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_4_ANTENNA_29_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_4_ANTENNA_28</name>
							<bitRange>[19:16]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_4_ANTENNA_28_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_4_ANTENNA_27</name>
							<bitRange>[15:12]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_4_ANTENNA_27_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_4_ANTENNA_26</name>
							<bitRange>[11:8]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_4_ANTENNA_26_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_4_ANTENNA_25</name>
							<bitRange>[7:4]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_4_ANTENNA_25_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_4_ANTENNA_24</name>
							<bitRange>[3:0]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_4_ANTENNA_24_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_REG50</name>
					<description>REG50</description>
					<addressOffset>0x1C0</addressOffset>
					<size>32</size>
					<resetValue>0x7000000</resetValue>
					<resetMask>0xF000000</resetMask>
					<fields>
						<field>
							<name>FEATURES_HAS_BLE_AES</name>
							<bitRange>[27:27]</bitRange>
							<description>Set to 1 if the Bluetooth AES block is available</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FEATURES_HAS_NOT_BLE_AES</name>
									<value>0</value>
									<description>PLL is locked</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FEATURES_HAS_BLE_AES</name>
									<value>1</value>
									<description>PLL is unlocked</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FEATURES_HAS_BLE_DF_AOA_AOD</name>
							<bitRange>[26:26]</bitRange>
							<description>Set to 1 if the Bluetooth Direction Finding AoA/AoD feature is available</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FEATURES_HAS_NOT_BLE_DF_AOA_AOD</name>
									<value>0</value>
									<description>Xtal algorithm has not yet finished</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FEATURES_HAS_BLE_DF_AOA_AOD</name>
									<value>1</value>
									<description>Xtal algorithm has finished</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FEATURES_HAS_BLE_LONG_RANGE</name>
							<bitRange>[25:25]</bitRange>
							<description>Set to 1 if the Bluetooth LongRange feature is available</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FEATURES_HAS_NOT_BLE_LONG_RANGE</name>
									<value>0</value>
									<description>DLL is unlocked</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FEATURES_HAS_BLE_LONG_RANGE</name>
									<value>1</value>
									<description>DLL is locked</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FEATURES_FEATURES_AVAILABLE</name>
							<bitRange>[24:24]</bitRange>
							<description>Set to 1 if the features are available</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FEATURES_FEATURES_NOT_AVAILABLE</name>
									<value>0</value>
									<description>Digital clock not ready</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FEATURES_FEATURES_AVAILABLE</name>
									<value>1</value>
									<description>Digital clock ready</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLR_PKT_LEN_BLR_PKT_LEN</name>
							<bitRange>[23:16]</bitRange>
							<description>Packet length of the BLR packet</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLR_PKT_LEN_BLR_PKT_LEN_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PROT_TIMER_PT_CMD</name>
							<bitRange>[15:8]</bitRange>
							<description>Protocol timer command</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PROT_TIMER_PT_CMD_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>COMMANDS_START_SUBBAND</name>
							<bitRange>[0:0]</bitRange>
							<description>Subband selection algorithm</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>COMMANDS_START_SUBBAND_IDLE</name>
									<value>0</value>
									<description>No action</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMMANDS_START_SUBBAND_START</name>
									<value>1</value>
									<description>Start the subband selection algorithm</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG51</name>
					<description>REG51</description>
					<addressOffset>0x1E0</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>FSM_MODE_RM_TX</name>
							<bitRange>[31:24]</bitRange>
							<description>Remap register FSM_MODE</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_MODE_RM_TX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_PWR_RM</name>
							<bitRange>[23:16]</bitRange>
							<description>Remap register PA_PWR</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_PWR_RM_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CHANNEL_RM_TX</name>
							<bitRange>[15:8]</bitRange>
							<description>Remap register CHANNEL</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHANNEL_RM_TX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RATE_TX</name>
							<bitRange>[7:0]</bitRange>
							<description>Remap register BANK</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RATE_TX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG52</name>
					<description>REG52</description>
					<addressOffset>0x1E8</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>ACCESS_ADDRESS</name>
							<bitRange>[31:24]</bitRange>
							<description>Remap register PATTERN</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACCESS_ADDRESS_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSM_MODE_RM_RX</name>
							<bitRange>[23:16]</bitRange>
							<description>Remap register FSM_MODE</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_MODE_RM_RX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CHANNEL_RM_RX</name>
							<bitRange>[15:8]</bitRange>
							<description>Remap register CHANNEL</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHANNEL_RM_RX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RATE_RX</name>
							<bitRange>[7:0]</bitRange>
							<description>Remap register BANK</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RATE_RX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG53</name>
					<description>REG53</description>
					<addressOffset>0x1F0</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFF00</resetMask>
					<fields>
						<field>
							<name>RSSI_MAX_RM</name>
							<bitRange>[23:16]</bitRange>
							<description>Remap register RSSI_MAX</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_MAX_RM_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_MIN_RM</name>
							<bitRange>[15:8]</bitRange>
							<description>Remap register RSSI_MIN</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_MIN_RM_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG54</name>
					<description>REG54</description>
					<addressOffset>0x1F4</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>BLR_PACKET_LEN</name>
							<bitRange>[7:0]</bitRange>
							<description>Remap register BLR_PACKET_LEN</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLR_PACKET_LEN_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG55</name>
					<description>REG55</description>
					<addressOffset>0x1F8</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>ITRX_FEATURES</name>
							<bitRange>[7:0]</bitRange>
							<description>Remap register ITRX_FEATURES</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ITRX_FEATURES_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG56</name>
					<description>REG56</description>
					<addressOffset>0x1FC</addressOffset>
					<size>32</size>
					<resetValue>0x30000000</resetValue>
					<resetMask>0xFFFF0000</resetMask>
					<fields>
						<field>
							<name>CHIP_ID_CHIP_ID</name>
							<bitRange>[31:24]</bitRange>
							<description>Version of the chip</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHIP_ID_CHIP_ID_DEFAULT</name>
									<value>48</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MD5_REGS_MD5_REGS</name>
							<bitRange>[23:16]</bitRange>
							<description>MD5 calculated on the register map file</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MD5_REGS_MD5_REGS_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SCAN_2_SCAN_2_PASSWORD</name>
							<bitRange>[15:8]</bitRange>
							<description>SCAN 2 key</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SCAN_2_SCAN_2_PASSWORD_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SCAN_1_SCAN_1_PASSWORD</name>
							<bitRange>[7:0]</bitRange>
							<description>SCAN 1 key</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SCAN_1_SCAN_1_PASSWORD_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>RF2</name>
			<baseAddress>0x40040C00</baseAddress>
			<description>RF Front-End 2.4 GHz</description>
			<addressBlock>
				<offset>0</offset>
				<size>0x1FC</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>RF_REG00</name>
					<description>REG00</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0x80000022</resetValue>
					<resetMask>0xFFF77FBF</resetMask>
					<fields>
						<field>
							<name>DATAWHITE_BTLE_DW_BTLE</name>
							<bitRange>[31:31]</bitRange>
							<description>Data whitening control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATAWHITE_BTLE_DW_BTLE_DISABLE</name>
									<value>0</value>
									<description>Disable data whitening</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATAWHITE_BTLE_DW_BTLE_ENABLE</name>
									<value>1</value>
									<description>Enable data whitening</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATAWHITE_BTLE_DW_BTLE_RST</name>
							<bitRange>[30:24]</bitRange>
							<description>Reset value to put on the Bluetooth LE data whitening shift register</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATAWHITE_BTLE_DW_BTLE_RST_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FOURFSK_CODING_EN_FOURFSK_CODING</name>
							<bitRange>[23:23]</bitRange>
							<description>4FSK coding</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FOURFSK_CODING_EN_FOURFSK_CODING_DISABLE</name>
									<value>0</value>
									<description>Disable 4FSK coding</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FOURFSK_CODING_EN_FOURFSK_CODING_ENABLE</name>
									<value>1</value>
									<description>Enable 4FSK coding</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FOURFSK_CODING_TX_FOURFSK_CODING</name>
							<bitRange>[22:20]</bitRange>
							<description>Set the 4FSK coding (Tx): bit 0 determines if the sign is given by the Q signal (0) or I signal (1), bit 1 select if the signal is inverted for the sign, bit 2 selects if the signal is inverted for the abs amplitude</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FOURFSK_CODING_TX_FOURFSK_CODING_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FOURFSK_CODING_RX_FOURFSK_CODING</name>
							<bitRange>[18:16]</bitRange>
							<description>Set the 4FSK decoding (Rx): bit 0 determines if the sign is given by the Q signal (0) or I signal (1), bit 1 selects if the signal is inverted for the sign, bit 2 selects if the signal is inverted for the abs amplitude</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FOURFSK_CODING_RX_FOURFSK_CODING_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE2_DIFF_CODING</name>
							<bitRange>[14:14]</bitRange>
							<description>Differential coding/decoding</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MODE2_DIFF_CODING_DISABLE</name>
									<value>0</value>
									<description>Disable the differential coding/decoding</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE2_DIFF_CODING_ENABLE</name>
									<value>1</value>
									<description>Enable the differential coding/decoding</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE2_PSK_NFSK</name>
							<bitRange>[13:13]</bitRange>
							<description>FSK/PSK mode selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MODE2_PSK_NFSK_FSK</name>
									<value>0</value>
									<description>FSK mode is selected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE2_PSK_NFSK_PSK</name>
									<value>1</value>
									<description>PSK mode is selected</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE2_TESTMODE</name>
							<bitRange>[12:8]</bitRange>
							<description>Output test mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MODE2_TESTMODE_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE2_TESTMODE_CEVA</name>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE_NOT_TO_IDLE</name>
							<bitRange>[7:7]</bitRange>
							<description>FSM to go in suspend mode after a Tx or Rx packet</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MODE_NOT_TO_IDLE_DISABLE</name>
									<value>0</value>
									<description>FSM not to go in suspend mode after a Tx or Rx packet</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE_NOT_TO_IDLE_ENABLE</name>
									<value>1</value>
									<description>FSM to go in suspend mode after a Tx or Rx packet</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE_EN_FSM</name>
							<bitRange>[5:5]</bitRange>
							<description>Radio FSM control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MODE_EN_FSM_DISABLE</name>
									<value>0</value>
									<description>Disable the radio FSM</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE_EN_FSM_ENABLE</name>
									<value>1</value>
									<description>Enable the radio FSM</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE_EN_DESERIALIZER</name>
							<bitRange>[4:4]</bitRange>
							<description>Deserializer control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MODE_EN_DESERIALIZER_DISABLE</name>
									<value>0</value>
									<description>Disable the deserializer</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE_EN_DESERIALIZER_ENABLE</name>
									<value>1</value>
									<description>Enable the deserializer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE_EN_SERIALIZER</name>
							<bitRange>[3:3]</bitRange>
							<description>Serializer control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MODE_EN_SERIALIZER_DISABLE</name>
									<value>0</value>
									<description>Disable the serializer</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE_EN_SERIALIZER_ENABLE</name>
									<value>1</value>
									<description>Enable the serializer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE_TX_NRX</name>
							<bitRange>[2:2]</bitRange>
							<description>Select Tx or Rx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MODE_TX_NRX_RX</name>
									<value>0</value>
									<description>Select Rx mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE_TX_NRX_TX</name>
									<value>1</value>
									<description>Select Tx mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE_MODE</name>
							<bitRange>[1:0]</bitRange>
							<description>Select the working mode of the digital baseband</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MODE_MODE_0</name>
									<value>0</value>
									<description>The digital baseband is off</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE_MODE_1</name>
									<value>1</value>
									<description>The clock is generated but the blocks are reset (Tx, Rx, FIFOs and FSM)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE_MODE_2</name>
									<value>2</value>
									<description>The digital baseband is frozen</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE_MODE_3</name>
									<value>3</value>
									<description>Working</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG01</name>
					<description>REG01</description>
					<addressOffset>0x04</addressOffset>
					<size>32</size>
					<resetValue>0x140B2200</resetValue>
					<resetMask>0xFFFFFF7F</resetMask>
					<fields>
						<field>
							<name>TAU_PHASE_RECOV_TAU_PHASE_RECOV</name>
							<bitRange>[31:24]</bitRange>
							<description>Time constant of the fine carrier recovery block</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TAU_PHASE_RECOV_TAU_PHASE_RECOV_DEFAULT</name>
									<value>20</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TAU_ROUGH_RECOV_TAU_ROUGH_RECOV</name>
							<bitRange>[23:16]</bitRange>
							<description>Time constant of the rough carrier recovery block</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TAU_ROUGH_RECOV_TAU_ROUGH_RECOV_DEFAULT</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CARRIER_RECOVERY_EN_CORRECT_CFREQ_AFC</name>
							<bitRange>[15:15]</bitRange>
							<description>Automatic AFC correction</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EN_CORRECT_CFREQ_AFC_DISABLE</name>
									<value>0</value>
									<description>Disable the automatic AFC correction</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EN_CORRECT_CFREQ_AFC_ENABLE</name>
									<value>1</value>
									<description>Enable the automatic AFC correction</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CARRIER_RECOVERY_CORRECT_CFREQ_IF_NEG</name>
							<bitRange>[14:14]</bitRange>
							<description>IF correction</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_CORRECT_CFREQ_IF_NEG_POS</name>
									<value>0</value>
									<description>Positive IF correction</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_CORRECT_CFREQ_IF_NEG_NEG</name>
									<value>1</value>
									<description>Negative IF correction</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CARRIER_RECOVERY_EN_CORRECT_CFREQ_IF</name>
							<bitRange>[13:13]</bitRange>
							<description>Automatic IF correction</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EN_CORRECT_CFREQ_IF_DISABLE</name>
									<value>0</value>
									<description>Disable the automatic IF correction</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EN_CORRECT_CFREQ_IF_ENABLE</name>
									<value>1</value>
									<description>Enable the automatic IF correction</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CARRIER_RECOVERY_AFC_NEG</name>
							<bitRange>[12:12]</bitRange>
							<description>AFC correction</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_AFC_NEG_POS</name>
									<value>0</value>
									<description>Positive AFC correction</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_AFC_NEG_NEG</name>
									<value>1</value>
									<description>Negative AFC correction</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CARRIER_RECOVERY_STARTER_MODE</name>
							<bitRange>[11:11]</bitRange>
							<description>Starter mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_STARTER_MODE_DISABLE</name>
									<value>0</value>
									<description>Disable the starter mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_STARTER_MODE_ENABLE</name>
									<value>1</value>
									<description>Enable the starter mode (32x faster carrier recovery)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CARRIER_RECOVERY_EN_AFC</name>
							<bitRange>[10:10]</bitRange>
							<description>Automatic Frequency Control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EN_AFC_DISABLE</name>
									<value>0</value>
									<description>Disable the Automatic Frequency Control</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EN_AFC_ENABLE</name>
									<value>1</value>
									<description>Enable the Automatic Frequency Control</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CARRIER_RECOVERY_EN_FINE_RECOV</name>
							<bitRange>[9:9]</bitRange>
							<description>Fine carrier recovery</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EN_FINE_RECOV_DISABLE</name>
									<value>0</value>
									<description>Disable the fine carrier recovery</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EN_FINE_RECOV_ENABLE</name>
									<value>1</value>
									<description>Enable the fine carrier recovery</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CARRIER_RECOVERY_EN_ROUGH_RECOV</name>
							<bitRange>[8:8]</bitRange>
							<description>Rough carrier recovery</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EN_ROUGH_RECOV_DISABLE</name>
									<value>0</value>
									<description>Disable the rough carrier recovery</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EN_ROUGH_RECOV_ENABLE</name>
									<value>1</value>
									<description>Enable the rough carrier recovery</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MOD_TX_PULSE_NSYM</name>
							<bitRange>[6:6]</bitRange>
							<description>Tx pulse shape function.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MOD_TX_PULSE_NSYM_EVEN</name>
									<value>0</value>
									<description>Tx pulse shape is an even function</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MOD_TX_PULSE_NSYM_ODD</name>
									<value>1</value>
									<description>Tx pulse shape is an odd function</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MOD_TX_EN_INTERP</name>
							<bitRange>[5:5]</bitRange>
							<description>Tx CIC interpolator</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MOD_TX_EN_INTERP_DISABLE</name>
									<value>0</value>
									<description>Disable the Tx CIC interpolator</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MOD_TX_EN_INTERP_ENABLE</name>
									<value>1</value>
									<description>Enable the Tx CIC interpolator</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MOD_TX_CK_TX_M</name>
							<bitRange>[4:0]</bitRange>
							<description>Unsigned value determining the Tx CIC interpolator frequency. The formula is similar to the evaluation of the oversampling frequency.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MOD_TX_CK_TX_M_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG02</name>
					<description>REG02</description>
					<addressOffset>0x08</addressOffset>
					<size>32</size>
					<resetValue>0x2009</resetValue>
					<resetMask>0x3FFFFFF</resetMask>
					<fields>
						<field>
							<name>DATARATE_OFFSET_DR_LIMIT</name>
							<bitRange>[25:24]</bitRange>
							<description>Set the data-rate recovery limits</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATARATE_OFFSET_DR_LIMIT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATARATE_OFFSET_DATARATE_OFFSET</name>
							<bitRange>[23:16]</bitRange>
							<description>Data-rate offset. It is a signed value and the full scale (0x7f) corresponds to a data-rate offset of 12.5 percent.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATARATE_OFFSET_DATARATE_OFFSET_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TAU_DATARATE_RECOV_TAU_DATARATE_RECOV</name>
							<bitRange>[15:8]</bitRange>
							<description>Time constant of the data-rate recovery</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TAU_DATARATE_RECOV_TAU_DATARATE_RECOV_DEFAULT</name>
									<value>32</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TAU_CLK_RECOV_TAU_CLK_RECOV</name>
							<bitRange>[7:0]</bitRange>
							<description>Time constant of the clock recovery</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TAU_CLK_RECOV_TAU_CLK_RECOV_DEFAULT</name>
									<value>9</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG03</name>
					<description>REG03</description>
					<addressOffset>0x0C</addressOffset>
					<size>32</size>
					<resetValue>0x80400310</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>MAC_CONF_MAC_TIMER_GR</name>
							<bitRange>[31:30]</bitRange>
							<description>MAC timer granularity. The granularity is given by (2^(2mac_timer_gr)) x 1us.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MAC_CONF_MAC_TIMER_GR_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MAC_CONF_RX_MAC_ACT</name>
							<bitRange>[29:29]</bitRange>
							<description>FSM switch to Rx after Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MAC_CONF_RX_MAC_ACT_DISABLE</name>
									<value>0</value>
									<description>FSM will not switch to Rx or Tx after an Rx mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MAC_CONF_RX_MAC_ACT_ENABLE</name>
									<value>1</value>
									<description>FSM will switch to Rx or Tx after an Rx mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MAC_CONF_RX_MAC_TX_NRX</name>
							<bitRange>[28:28]</bitRange>
							<description>FSM switch to Tx after Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MAC_CONF_RX_MAC_TX_NRX_DISABLE</name>
									<value>0</value>
									<description>FSM will not switch to Tx after an Rx mode, Rx otherwise.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MAC_CONF_RX_MAC_TX_NRX_ENABLE</name>
									<value>1</value>
									<description>FSM will switch to Tx after an Rx mode, Rx otherwise.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MAC_CONF_RX_MAC_START_NSTOP</name>
							<bitRange>[27:27]</bitRange>
							<description>MAC timer activation after sync word detection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MAC_CONF_RX_MAC_START_NSTOP_DISABLE</name>
									<value>0</value>
									<description>MAC timer is not activated at the reception of the sync word, at the end of the packet otherwise</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MAC_CONF_RX_MAC_START_NSTOP_ENABLE</name>
									<value>1</value>
									<description>MAC timer is activated at the reception of the sync word, at the end of the packet otherwise</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MAC_CONF_TX_MAC_ACT</name>
							<bitRange>[26:26]</bitRange>
							<description>FSM switch to Rx after Tx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MAC_CONF_TX_MAC_ACT_DISABLE</name>
									<value>0</value>
									<description>FSM will not switch to Rx or Tx after a Tx mode.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MAC_CONF_TX_MAC_ACT_ENABLE</name>
									<value>1</value>
									<description>FSM will switch to Rx or Tx after a Tx mode.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MAC_CONF_TX_MAC_TX_NRX</name>
							<bitRange>[25:25]</bitRange>
							<description>FSM switch to Tx after Tx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MAC_CONF_TX_MAC_TX_NRX_DISABLE</name>
									<value>0</value>
									<description>FSM will not switch to Tx after an Tx mode, Rx otherwise</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MAC_CONF_TX_MAC_TX_NRX_ENABLE</name>
									<value>1</value>
									<description>FSM will switch to Tx after an Tx mode, Rx otherwise</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MAC_CONF_TX_MAC_START_NSTOP</name>
							<bitRange>[24:24]</bitRange>
							<description>MAC timer activation after packet transmission</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MAC_CONF_TX_MAC_START_NSTOP_DISABLE</name>
									<value>0</value>
									<description>MAC timer is not activated at beginning of the packet, otherwise at the end of the packet transmission</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MAC_CONF_TX_MAC_START_NSTOP_ENABLE</name>
									<value>1</value>
									<description>MAC timer is activated at beginning of the packet, otherwise at the end of the packet transmission</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IRQ_CONF_IRQ_HIGH_Z</name>
							<bitRange>[23:23]</bitRange>
							<description>Pads are set to High-Z when the IRQ is not active</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IRQ_CONF_IRQ_HIGH_Z_DISABLE</name>
									<value>0</value>
									<description>The pads are not set to High-Z when the IRQ is not active</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_CONF_IRQ_HIGH_Z_ENABLE</name>
									<value>1</value>
									<description>The pads are set to High-Z when the IRQ is not active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IRQ_CONF_IRQ_ACTIVE_LOW</name>
							<bitRange>[22:22]</bitRange>
							<description>IRQ are active low</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IRQ_CONF_IRQ_ACTIVE_LOW_DISABLE</name>
									<value>0</value>
									<description>IRQ are active high</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_CONF_IRQ_ACTIVE_LOW_ENABLE</name>
									<value>1</value>
									<description>IRQ are active low</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IRQ_CONF_IRQS_MASK</name>
							<bitRange>[21:16]</bitRange>
							<description>Mask to determine which IRQs are enabled (active high)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IRQ_CONF_IRQS_MASK_DEFAULT</name>
									<value>0</value>
									<description>No IRQ enable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_CONF_IRQS_MASK_TX</name>
									<value>1</value>
									<description>Tx IRQ enable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_CONF_IRQS_MASK_RX_STOP</name>
									<value>2</value>
									<description>Rx stop IRQ enable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_CONF_IRQS_MASK_RECEIVED</name>
									<value>4</value>
									<description>Rx received IRQ enable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_CONF_IRQS_MASK_SYNC</name>
									<value>8</value>
									<description>Sync IRQ enable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_CONF_IRQS_MASK_TX_FIFO</name>
									<value>16</value>
									<description>Tx FIFO IRQ enable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_CONF_IRQS_MASK_RX_FIFO</name>
									<value>32</value>
									<description>Rx FIFO IRQ enable</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_2_FIFO_THR_TX</name>
							<bitRange>[15:13]</bitRange>
							<description>Threshold indicating the 'almost empty' Tx FIFO state</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_2_FIFO_THR_TX_16</name>
									<value>0</value>
									<description>Tx FIFO threshold is 16 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_FIFO_THR_TX_48</name>
									<value>1</value>
									<description>Tx FIFO threshold is 48 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_FIFO_THR_TX_80</name>
									<value>2</value>
									<description>Tx FIFO threshold is 80 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_FIFO_THR_TX_112</name>
									<value>3</value>
									<description>Tx FIFO threshold is 112 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_FIFO_THR_TX_144</name>
									<value>4</value>
									<description>Tx FIFO threshold is 144 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_FIFO_THR_TX_176</name>
									<value>5</value>
									<description>Tx FIFO threshold is 176 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_FIFO_THR_TX_208</name>
									<value>6</value>
									<description>Tx FIFO threshold is 208 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_FIFO_THR_TX_240</name>
									<value>7</value>
									<description>Tx FIFO threshold is 240 samples</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_2_WAIT_TXFIFO_WR</name>
							<bitRange>[12:12]</bitRange>
							<description>FSM will wait a Tx FIFO write before starting the Tx in case of an empty Tx FIFO</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_2_WAIT_TXFIFO_WR_DISABLE</name>
									<value>0</value>
									<description>FSM will not wait a Tx FIFO write before starting the Tx in case of an empty Tx FIFO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_WAIT_TXFIFO_WR_ENABLE</name>
									<value>1</value>
									<description>FSM will wait a Tx FIFO write before starting the Tx in case of an empty Tx FIFO</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_2_STOP_ON_RXFF_OVFLW</name>
							<bitRange>[11:11]</bitRange>
							<description>Stop the reception in case of a FIFO overflow</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_2_STOP_ON_RXFF_OVFLW_DISABLE</name>
									<value>0</value>
									<description>Keep the reception in case of a FIFO overflow</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_STOP_ON_RXFF_OVFLW_ENABLE</name>
									<value>1</value>
									<description>Stop the reception in case of a FIFO overflow</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_2_STOP_ON_TXFF_UNFLW</name>
							<bitRange>[10:10]</bitRange>
							<description>Stop the transmission in case of a FIFO underflow</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_2_STOP_ON_TXFF_UNFLW_DISABLE</name>
									<value>0</value>
									<description>Keep the transmission in case of a FIFO underflow</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_STOP_ON_TXFF_UNFLW_ENABLE</name>
									<value>1</value>
									<description>Stop the transmission in case of a FIFO underflow</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_2_RXFF_FLUSH_ON_START</name>
							<bitRange>[9:9]</bitRange>
							<description>Flush the Rx FIFO when the Rx is enabled, in order to receive a packet with an empty FIFO</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_2_RXFF_FLUSH_ON_START_DISABLE</name>
									<value>0</value>
									<description>Keep the Rx FIFO when the Rx is enabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_RXFF_FLUSH_ON_START_ENABLE</name>
									<value>1</value>
									<description>Flush the Rx FIFO when the Rx is enabled, in order to receive a packet with an empty FIFO</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_2_TXFF_FLUSH_ON_STOP</name>
							<bitRange>[8:8]</bitRange>
							<description>Flush the Tx FIFO after the end of a packet transmission in order to have an empty FIFO</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_2_TXFF_FLUSH_ON_STOP_DISABLE</name>
									<value>0</value>
									<description>Keep the Tx FIFO after the end of a packet transmission in order to have an empty FIFO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_TXFF_FLUSH_ON_STOP_ENABLE</name>
									<value>1</value>
									<description>Flush the Tx FIFO after the end of a packet transmission in order to have an empty FIFO</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_FIFO_FLUSH_ON_OVFLW</name>
							<bitRange>[7:7]</bitRange>
							<description>Overflow FIFO flush control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_FIFO_FLUSH_ON_OVFLW_DISABLE</name>
									<value>0</value>
									<description>Keep the Rx and the FIFO in case of overflow</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_FLUSH_ON_OVFLW_ENABLE</name>
									<value>1</value>
									<description>Stop the Rx and flush the FIFO in case of overflow</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_FIFO_FLUSH_ON_ADDR_ERR</name>
							<bitRange>[6:6]</bitRange>
							<description>Address error FIFO flush control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_FIFO_FLUSH_ON_ADDR_ERR_DISABLE</name>
									<value>0</value>
									<description>Keep the Rx and the FIFO in case of address error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_FLUSH_ON_ADDR_ERR_ENABLE</name>
									<value>1</value>
									<description>Stop the Rx and flush the FIFO in case of address error</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_FIFO_FLUSH_ON_PL_ERR</name>
							<bitRange>[5:5]</bitRange>
							<description>Packet length error FIFO flush control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_FIFO_FLUSH_ON_PL_ERR_DISABLE</name>
									<value>0</value>
									<description>Keep the Rx and the FIFO in case of packet length error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_FLUSH_ON_PL_ERR_ENABLE</name>
									<value>1</value>
									<description>Stop the Rx and flush the FIFO in case of packet length error</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_FIFO_FLUSH_ON_CRC_ERR</name>
							<bitRange>[4:4]</bitRange>
							<description>CRC error FIFO flush control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_FIFO_FLUSH_ON_CRC_ERR_DISABLE</name>
									<value>0</value>
									<description>Keep the Rx and the FIFO in case of CRC error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_FLUSH_ON_CRC_ERR_ENABLE</name>
									<value>1</value>
									<description>Stop the Rx and flush the FIFO in case of CRC error</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_RX_FIFO_ACK</name>
							<bitRange>[3:3]</bitRange>
							<description>Rx FIFO acknowledgement</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_RX_FIFO_ACK_DISABLE</name>
									<value>0</value>
									<description>Rx FIFO doesn't need an acknowledgement (packet received correctly) to change its state</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_RX_FIFO_ACK_ENABLE</name>
									<value>1</value>
									<description>Rx FIFO needs an acknowledgement (packet received correctly) to change its state</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_FIFO_THR</name>
							<bitRange>[2:0]</bitRange>
							<description>Threshold indicating the 'almost full' Rx FIFO state</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_FIFO_THR_240</name>
									<value>0</value>
									<description>Rx FIFO threshold is 240 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_THR_208</name>
									<value>1</value>
									<description>Rx FIFO threshold is 208 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_THR_176</name>
									<value>2</value>
									<description>Rx FIFO threshold is 176 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_THR_144</name>
									<value>3</value>
									<description>Rx FIFO threshold is 144 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_THR_112</name>
									<value>4</value>
									<description>Rx FIFO threshold is 112 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_THR_80</name>
									<value>5</value>
									<description>Rx FIFO threshold is 80 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_THR_48</name>
									<value>6</value>
									<description>Rx FIFO threshold is 48 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_THR_16</name>
									<value>7</value>
									<description>Rx FIFO threshold is 16 samples</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_PADS_03</name>
					<description>PADS_03</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1F1F1F1F</resetMask>
					<fields>
						<field>
							<name>PAD_CONF_1_PAD_3_CONF</name>
							<bitRange>[28:24]</bitRange>
							<description>Configuration of GPIO pad 3</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_CONF_1_PAD_3_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_CONF_1_PAD_3_TEST_MODE</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PAD_CONF_1_PAD_2_CONF</name>
							<bitRange>[20:16]</bitRange>
							<description>Configuration of GPIO pad 2</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_CONF_1_PAD_2_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_CONF_1_PAD_2_TEST_MODE</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PAD_CONF_1_PAD_1_CONF</name>
							<bitRange>[12:8]</bitRange>
							<description>Configuration of GPIO pad 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_CONF_1_PAD_1_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_CONF_1_PAD_1_TEST_MODE</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PAD_CONF_1_PAD_0_CONF</name>
							<bitRange>[4:0]</bitRange>
							<description>Configuration of GPIO pad 0</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_CONF_1_PAD_0_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_CONF_1_PAD_0_TEST_MODE</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_PADS_47</name>
					<description>PADS_47</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1F1F1F1F</resetMask>
					<fields>
						<field>
							<name>PAD_CONF_2_PAD_7_CONF</name>
							<bitRange>[28:24]</bitRange>
							<description>Configuration of GPIO pad 7</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_CONF_2_PAD_7_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_CONF_2_PAD_7_TEST_MODE</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PAD_CONF_2_PAD_6_CONF</name>
							<bitRange>[20:16]</bitRange>
							<description>Configuration of GPIO pad 6</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_CONF_2_PAD_6_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_CONF_2_PAD_6_TEST_MODE</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PAD_CONF_2_PAD_5_CONF</name>
							<bitRange>[12:8]</bitRange>
							<description>Configuration of GPIO pad 5</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_CONF_2_PAD_5_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_CONF_2_PAD_5_TEST_MODE</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PAD_CONF_2_PAD_4_CONF</name>
							<bitRange>[4:0]</bitRange>
							<description>Configuration of GPIO pad 4</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_CONF_2_PAD_4_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_CONF_2_PAD_4_TEST_MODE</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_CENTER_FREQ</name>
					<description>CENTER_FREQ</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<resetValue>0x8215C71B</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CENTER_FREQ_ADAPT_CFREQ</name>
							<bitRange>[31:31]</bitRange>
							<description>Frequency adaptation between Tx and Rx.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CENTER_FREQ_ADAPT_CFREQ_DISABLE</name>
									<value>0</value>
									<description>Do not adapt frequency between Tx and Rx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CENTER_FREQ_ADAPT_CFREQ_ENABLE</name>
									<value>1</value>
									<description>Automatically adapt frequency between Tx and Rx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CENTER_FREQ_RX_DIV_5_N6</name>
							<bitRange>[30:30]</bitRange>
							<description>Ratio of the PLL reference between Tx and Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CENTER_FREQ_RX_DIV_5_N6_DISABLE</name>
									<value>0</value>
									<description>The ratio of the PLL reference between Tx and Rx is 6 instead of 5</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CENTER_FREQ_RX_DIV_5_N6_ENABLE</name>
									<value>1</value>
									<description>The ratio of the PLL reference between Tx and Rx is 5 instead of 6</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CENTER_FREQ_CENTER_FREQUENCY</name>
							<bitRange>[29:0]</bitRange>
							<description>Set the center frequency</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CENTER_FREQ_CENTER_FREQUENCY_DEFAULT</name>
									<value>34981659</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_PADS_89</name>
					<description>PADS_89</description>
					<addressOffset>0x1C</addressOffset>
					<size>32</size>
					<resetValue>0x82230000</resetValue>
					<resetMask>0xFFFF1F1F</resetMask>
					<fields>
						<field>
							<name>TX_MAC_TIMER_TX_MAC_TIMER</name>
							<bitRange>[31:24]</bitRange>
							<description>Time to wait after the Tx mode.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_MAC_TIMER_TX_MAC_TIMER_DEFAULT</name>
									<value>130</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_MAC_TIMER_RX_MAC_TIMER</name>
							<bitRange>[23:16]</bitRange>
							<description>Time to wait after the Rx mode.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_MAC_TIMER_RX_MAC_TIMER_DEFAULT</name>
									<value>35</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PAD_CONF_3_PAD_9_CONF</name>
							<bitRange>[12:8]</bitRange>
							<description>Configuration of GPIO pad 9</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_CONF_3_PAD_9_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_CONF_3_PAD_9_TEST_MODE</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PAD_CONF_3_PAD_8_CONF</name>
							<bitRange>[4:0]</bitRange>
							<description>Configuration of GPIO pad 8</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_CONF_3_PAD_8_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_CONF_3_PAD_8_TEST_MODE</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG08</name>
					<description>REG08</description>
					<addressOffset>0x20</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFF7F0F</resetMask>
					<fields>
						<field>
							<name>MOD_INFO_RX_DIV_CK_RX</name>
							<bitRange>[31:30]</bitRange>
							<description>Set the clock divider for the Rx mode: 00 =&gt; /1, 01 =&gt; /2, 1x =&gt; /3</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MOD_INFO_RX_DIV_CK_RX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MOD_INFO_RX_SYMBOL_2BIT_RX</name>
							<bitRange>[29:29]</bitRange>
							<description>Rx symbol bits composition</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MOD_INFO_RX_SYMBOL_2BIT_RX_DISABLE</name>
									<value>0</value>
									<description>Each symbol is not composed by 2 bits (OQPSK or 4FSK)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MOD_INFO_RX_SYMBOL_2BIT_RX_ENABLE</name>
									<value>1</value>
									<description>Each symbol is composed by 2 bits (OQPSK or 4FSK)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MOD_INFO_RX_DR_M_RX</name>
							<bitRange>[28:24]</bitRange>
							<description>Unsigned value determining the oversampling frequency and consequently the data-rate. This frequency is the system frequency (16 or 24 MHz) divided by this value+1.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MOD_INFO_RX_DR_M_RX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MOD_INFO_TX_DIV_CK_TX</name>
							<bitRange>[23:22]</bitRange>
							<description>Set the clock divider for the Tx mode: 00 =&gt; /1, 01 =&gt; /2, 1x =&gt; /3</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MOD_INFO_TX_DIV_CK_TX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MOD_INFO_TX_SYMBOL_2BIT_TX</name>
							<bitRange>[21:21]</bitRange>
							<description>Tx symbol bits composition</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MOD_INFO_TX_SYMBOL_2BIT_TX_DISABLE</name>
									<value>0</value>
									<description>Each symbol is not composed by 2 bits (OQPSK or 4FSK)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MOD_INFO_TX_SYMBOL_2BIT_TX_ENABLE</name>
									<value>1</value>
									<description>Each symbol is composed by 2 bits (OQPSK or 4FSK)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MOD_INFO_TX_DR_M_TX</name>
							<bitRange>[20:16]</bitRange>
							<description>Unsigned value determining the oversampling frequency and consequently the data-rate. This frequency is the system frequency (16 or 24 MHz) divided by this value+1.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MOD_INFO_TX_DR_M_TX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CHANNEL_SWITCH_IQ</name>
							<bitRange>[14:14]</bitRange>
							<description>Switch I and Q channels</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHANNEL_SWITCH_IQ_DISABLE</name>
									<value>0</value>
									<description>Don't switch I and Q channels</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CHANNEL_SWITCH_IQ_ENABLE</name>
									<value>1</value>
									<description>Switch I and Q channels</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CHANNEL_CHANNEL</name>
							<bitRange>[13:8]</bitRange>
							<description>Channel number</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHANNEL_CHANNEL_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BANK_DATARATE_TX_NRX</name>
							<bitRange>[3:3]</bitRange>
							<description>Select the data-rate register</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BANK_DATARATE_TX_NRX_RX</name>
									<value>0</value>
									<description>Rx data-rate</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BANK_DATARATE_TX_NRX_TX</name>
									<value>1</value>
									<description>Tx data-rate</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BANK_STD_BLE_RATES</name>
							<bitRange>[2:2]</bitRange>
							<description>Select the actual bank behavior</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BANK_STD_BLE_RATES_CUSTOM</name>
									<value>0</value>
									<description>Custom rates</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BANK_STD_BLE_RATES_STANDARD</name>
									<value>1</value>
									<description>Standard BLE rates</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BANK_BANK</name>
							<bitRange>[1:0]</bitRange>
							<description>Select the used bank</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BANK_BANK_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_CODING</name>
					<description>CODING</description>
					<addressOffset>0x24</addressOffset>
					<size>32</size>
					<resetValue>0x80C71C72</resetValue>
					<resetMask>0xFFCFFFFF</resetMask>
					<fields>
						<field>
							<name>CODING_EN_DATAWHITE</name>
							<bitRange>[31:31]</bitRange>
							<description>Data-whitening enabling</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODING_EN_DATAWHITE_DISABLE</name>
									<value>0</value>
									<description>Disable the data-whitening</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODING_EN_DATAWHITE_ENABLE</name>
									<value>1</value>
									<description>Enable the data-whitening</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODING_I_NQ_DELAYED</name>
							<bitRange>[30:30]</bitRange>
							<description>Channel I delay</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODING_I_NQ_DELAYED_DISABLE</name>
									<value>0</value>
									<description>Channel I is not considered as delayed in case of a 2bit per symbol modulation</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODING_I_NQ_DELAYED_ENABLE</name>
									<value>1</value>
									<description>Channel I is considered as delayed in case of a 2bit per symbol modulation</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODING_OFFSET</name>
							<bitRange>[29:29]</bitRange>
							<description>Offset (delay) introduction</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODING_OFFSET_DISABLE</name>
									<value>0</value>
									<description>No offset (delay) is introduced in one of the two channels (2 bits per symbol modulation)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODING_OFFSET_ENABLE</name>
									<value>1</value>
									<description>An offset (delay) is introduced in one of the two channels (2 bits per symbol modulation)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODING_BIT_INVERT</name>
							<bitRange>[28:28]</bitRange>
							<description>Bit value inversion (Tx and Rx)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODING_BIT_INVERT_DISABLE</name>
									<value>0</value>
									<description>Original bit value (Tx and Rx)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODING_BIT_INVERT_ENABLE</name>
									<value>1</value>
									<description>Inversed bit value (Tx and Rx)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODING_EVEN_BEFORE_ODD</name>
							<bitRange>[27:27]</bitRange>
							<description>Determine the bit order in case of a 2 bits per symbol modulation: if set to 1 the first bit (bit 0, even) goes to the I path</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODING_EVEN_BEFORE_ODD_DISABLE</name>
									<value>0</value>
									<description>Second bit (bit 1, odd) goes to the I path</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODING_EVEN_BEFORE_ODD_ENABLE</name>
									<value>1</value>
									<description>First bit (bit 0, even) goes to the I path</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODING_EN_802154_L2F</name>
							<bitRange>[26:26]</bitRange>
							<description>Linear to frequency encoding needed in order to modulate an OQPSK as an MSK</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODING_EN_802154_L2F_DISABLE</name>
									<value>0</value>
									<description>Disable the linear to frequency encoding</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODING_EN_802154_L2F_ENABLE</name>
									<value>1</value>
									<description>Enable the linear to frequency encoding</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODING_EN_802154_B2C</name>
							<bitRange>[25:25]</bitRange>
							<description>Bit to chips encoding used in the IEEE 802.15.4 standard</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODING_EN_802154_B2C_DISABLE</name>
									<value>0</value>
									<description>Disable the bit to chips encoding used in the IEEE 802.15.4 standard</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODING_EN_802154_B2C_ENABLE</name>
									<value>1</value>
									<description>Enable the bit to chips encoding used in the IEEE 802.15.4 standard</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODING_EN_MANCHESTER</name>
							<bitRange>[24:24]</bitRange>
							<description>Manchester encoding</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODING_EN_MANCHESTER_DISABLE</name>
									<value>0</value>
									<description>Disable the Manchester encoding</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODING_EN_MANCHESTER_ENABLE</name>
									<value>1</value>
									<description>Enable the Manchester encoding</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CHANNELS_2_EN_CHANNEL_SEL</name>
							<bitRange>[23:23]</bitRange>
							<description>Definition of channels</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHANNELS_2_EN_CHANNEL_SEL_DISABLE</name>
									<value>0</value>
									<description>Disable the definition of channels</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CHANNELS_2_EN_CHANNEL_SEL_ENABLE</name>
									<value>1</value>
									<description>Enable the definition of channels</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CHANNELS_2_EN_CHN_BLE</name>
							<bitRange>[22:22]</bitRange>
							<description>BLE channels index LUT (idx 37 =&gt; RF channel 0, channel idx 38 =&gt; RF channel 12, channel idx 39 =&gt; RF channel 39)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHANNELS_2_EN_CHN_BLE_DISABLE</name>
									<value>0</value>
									<description>Disable the BLE channels index LUT</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CHANNELS_2_EN_CHN_BLE_ENABLE</name>
									<value>1</value>
									<description>Enable the BLE channels index LUT</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CHANNELS_2_CHANNEL_SPACING_HI</name>
							<bitRange>[19:16]</bitRange>
							<description>Channel spacing: the formula that determines this value is the same as for the central frequency. v=ch_sp/144e6*2^25</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHANNELS_2_CHANNEL_SPACING_HI_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CHANNELS_1_CHANNEL_SPACING_LO</name>
							<bitRange>[15:0]</bitRange>
							<description>Channel spacing: the formula that determines this value is the same as for the central frequency.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHANNELS_1_CHANNEL_SPACING_LO_DEFAULT</name>
									<value>7282</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_PACKET_HANDLING</name>
					<description>PACKET_HANDLING</description>
					<addressOffset>0x28</addressOffset>
					<size>32</size>
					<resetValue>0x5501FFF3</resetValue>
					<resetMask>0xFF7FFFFF</resetMask>
					<fields>
						<field>
							<name>PREAMBLE_PREAMBLE</name>
							<bitRange>[31:24]</bitRange>
							<description>Preamble to be inserted</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PREAMBLE_PREAMBLE_DEFAULT</name>
									<value>85</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_LENGTH_OPTS_EN_PACKET_LEN_FIX</name>
							<bitRange>[22:22]</bitRange>
							<description>Packet length configuration</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_LENGTH_OPTS_EN_PACKET_LEN_FIX_DISABLE</name>
									<value>0</value>
									<description>Packet length is not fixed</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_LENGTH_OPTS_EN_PACKET_LEN_FIX_ENABLE</name>
									<value>1</value>
									<description>Packet length is fixed and specified in the PACKET_LEN register</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_LENGTH_OPTS_PACKET_LEN_CORR</name>
							<bitRange>[21:18]</bitRange>
							<description>Signed value that specifies the correction to apply to the specified packet length (due to differences between standards). The packet length here is specified by the byte number after the packet length byte, with the exclusion of the CRC.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_LENGTH_OPTS_PACKET_LEN_CORR_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_LENGTH_OPTS_PACKET_LEN_POS</name>
							<bitRange>[17:16]</bitRange>
							<description>Unsigned value that specifies the position of the packet length after the pattern</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_LENGTH_OPTS_PACKET_LEN_POS_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_LENGTH_PACKET_LEN</name>
							<bitRange>[15:8]</bitRange>
							<description>The packet length in the fixed packet length mode. In the variable packet length mode, it specifies the maximal packet length defined by the standard. In case of error a packet_len_err is raised.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_LENGTH_PACKET_LEN_DEFAULT</name>
									<value>255</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_HANDLING_LSB_FIRST</name>
							<bitRange>[7:7]</bitRange>
							<description>Select LSB or MSB to send first</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_HANDLING_LSB_FIRST_MSB</name>
									<value>0</value>
									<description>MSB is the first bit to be sent</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_HANDLING_LSB_FIRST_LSB</name>
									<value>1</value>
									<description>LSB is the first bit to be sent</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_HANDLING_EN_CRC</name>
							<bitRange>[6:6]</bitRange>
							<description>Automatic CRC evaluation and insertion</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_CRC_DISABLE</name>
									<value>0</value>
									<description>Disable the automatic CRC evaluation and insertion</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_CRC_ENABLE</name>
									<value>1</value>
									<description>Enable the automatic CRC evaluation and insertion</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_HANDLING_EN_CRC_ON_PKTLEN</name>
							<bitRange>[5:5]</bitRange>
							<description>CRC calculation on the packet length part of the packet</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_CRC_ON_PKTLEN_DISABLE</name>
									<value>0</value>
									<description>Disable the CRC calculation on the packet length part of the packet.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_CRC_ON_PKTLEN_ENABLE</name>
									<value>1</value>
									<description>Enable the CRC calculation on the packet length part of the packet.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_HANDLING_EN_PREAMBLE</name>
							<bitRange>[4:4]</bitRange>
							<description>Automatic preamble insertion</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_PREAMBLE_DISABLE</name>
									<value>0</value>
									<description>Disable the automatic preamble insertion</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_PREAMBLE_ENABLE</name>
									<value>1</value>
									<description>Enable the automatic preamble insertion</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_HANDLING_EN_MULTI_FRAME</name>
							<bitRange>[3:3]</bitRange>
							<description>Multi-frame packet</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_MULTI_FRAME_DISABLE</name>
									<value>0</value>
									<description>Disable the multi-frame packet (preamble-pattern-data-CRC-data-CRC-...)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_MULTI_FRAME_ENABLE</name>
									<value>1</value>
									<description>Enable the multi-frame packet (preamble-pattern-data-CRC-data-CRC-...)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_HANDLING_ENB_DW_ON_CRC</name>
							<bitRange>[2:2]</bitRange>
							<description>Data-whitening on the CRC (active low)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_HANDLING_ENB_DW_ON_CRC_DISABLE</name>
									<value>0</value>
									<description>Enable the data-whitening on the CRC</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_HANDLING_ENB_DW_ON_CRC_ENABLE</name>
									<value>1</value>
									<description>Disable the data-whitening on the CRC</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_HANDLING_EN_PATTERN</name>
							<bitRange>[1:1]</bitRange>
							<description>Automatic pattern insertion and recognition</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_PATTERN_DISABLE</name>
									<value>0</value>
									<description>Disable the automatic pattern insertion and recognition</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_PATTERN_ENABLE</name>
									<value>1</value>
									<description>Enable the automatic pattern insertion and recognition</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_HANDLING_EN_PACKET</name>
							<bitRange>[0:0]</bitRange>
							<description>Packet handler enabling</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_PACKET_DISABLE</name>
									<value>0</value>
									<description>Disable the packet handler</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_PACKET_ENABLE</name>
									<value>1</value>
									<description>Enable the packet handler</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_SYNC_PATTERN</name>
					<description>SYNC_PATTERN</description>
					<addressOffset>0x2C</addressOffset>
					<size>32</size>
					<resetValue>0x8E89BED6</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>PATTERN</name>
							<bitRange>[31:0]</bitRange>
							<description>Pattern (sync word) to be inserted or recognized.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PATTERN_DEFAULT</name>
									<value>2391391958</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG0C</name>
					<description>REG0C</description>
					<addressOffset>0x30</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFF0FFF</resetMask>
					<fields>
						<field>
							<name>ADDRESS_ADDRESS</name>
							<bitRange>[31:16]</bitRange>
							<description>Address of the node</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ADDRESS_ADDRESS_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ADDRESS_CONF_ADDRESS_LEN</name>
							<bitRange>[11:11]</bitRange>
							<description>Address length selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ADDRESS_CONF_ADDRESS_LEN_8</name>
									<value>0</value>
									<description>Address length is 8 bits</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ADDRESS_CONF_ADDRESS_LEN_16</name>
									<value>1</value>
									<description>Address length is 16 bits</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ADDRESS_CONF_EN_ADDRESS_RX_BR</name>
							<bitRange>[10:10]</bitRange>
							<description>Broadcast address detection on Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ADDRESS_CONF_EN_ADDRESS_RX_BR_DISABLE</name>
									<value>0</value>
									<description>Disable the broadcast address detection on Rx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ADDRESS_CONF_EN_ADDRESS_RX_BR_ENABLE</name>
									<value>1</value>
									<description>Enable the broadcast address detection on Rx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ADDRESS_CONF_EN_ADDRESS_RX</name>
							<bitRange>[9:9]</bitRange>
							<description>Address detection on Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ADDRESS_CONF_EN_ADDRESS_RX_DISABLE</name>
									<value>0</value>
									<description>Disable the address detection on Rx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ADDRESS_CONF_EN_ADDRESS_RX_ENABLE</name>
									<value>1</value>
									<description>Enable the address detection on Rx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ADDRESS_CONF_EN_ADDRESS_TX</name>
							<bitRange>[8:8]</bitRange>
							<description>Address insertion on Tx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ADDRESS_CONF_EN_ADDRESS_TX_DISABLE</name>
									<value>0</value>
									<description>Disable the address insertion on Tx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ADDRESS_CONF_EN_ADDRESS_TX_ENABLE</name>
									<value>1</value>
									<description>Enable the address insertion on Tx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PREAMBLE_LENGTH_PREAMBLE_LEN</name>
							<bitRange>[7:0]</bitRange>
							<description>Length of the preamble -1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PREAMBLE_LENGTH_PREAMBLE_LEN_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_PACKET_EXTRA</name>
					<description>PACKET_EXTRA</description>
					<addressOffset>0x34</addressOffset>
					<size>32</size>
					<resetValue>0xA200000</resetValue>
					<resetMask>0x3F7FFFFF</resetMask>
					<fields>
						<field>
							<name>CONV_CODES_CONF_STOP_WORD_LEN</name>
							<bitRange>[29:28]</bitRange>
							<description>Length of the stop word, same as the pattern word length</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CONV_CODES_CONF_STOP_WORD_LEN_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CONV_CODES_CONF_CC_VITERBI_LEN</name>
							<bitRange>[27:26]</bitRange>
							<description>Set the memory length of the Viterbi decoder</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CONV_CODES_CONF_CC_VITERBI_LEN_5</name>
									<value>0</value>
									<description>5</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CONV_CODES_CONF_CC_VITERBI_LEN_10</name>
									<value>1</value>
									<description>10</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CONV_CODES_CONF_CC_VITERBI_LEN_20</name>
									<value>2</value>
									<description>20</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CONV_CODES_CONF_CC_VITERBI_LEN_30</name>
									<value>3</value>
									<description>30</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CONV_CODES_CONF_CC_EN_TX_STOP</name>
							<bitRange>[25:25]</bitRange>
							<description>Stop word at the end of the transmission</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CONV_CODES_CONF_CC_EN_TX_STOP_DISABLE</name>
									<value>0</value>
									<description>Disable the stop word at the end of the transmission</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CONV_CODES_CONF_CC_EN_TX_STOP_ENABLE</name>
									<value>1</value>
									<description>Enable the stop word at the end of the transmission</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CONV_CODES_CONF_EN_CONV_CODE</name>
							<bitRange>[24:24]</bitRange>
							<description>Convolutional codes</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CONV_CODES_CONF_EN_CONV_CODE_DISABLE</name>
									<value>0</value>
									<description>Disable the convolutional codes</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CONV_CODES_CONF_EN_CONV_CODE_ENABLE</name>
									<value>1</value>
									<description>Enable the convolutional codes</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_EXTRA_FIFO_REWIND</name>
							<bitRange>[22:22]</bitRange>
							<description>At the end of a Tx transmission, the FIFO is rewind to the initial stage</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_EXTRA_FIFO_REWIND_DISABLE</name>
									<value>0</value>
									<description>FIFO is not rewind at the end of Tx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_EXTRA_FIFO_REWIND_ENABLE</name>
									<value>1</value>
									<description>FIFO is rewind at the end of Tx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_EXTRA_BLE_PREAMBLE</name>
							<bitRange>[21:21]</bitRange>
							<description>In Tx the preamble is handled directly (PREAMBLE register is not used) following the BLE standard</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_EXTRA_BLE_PREAMBLE_DISABLE</name>
									<value>0</value>
									<description>Preamble register is used</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_EXTRA_BLE_PREAMBLE_ENABLE</name>
									<value>1</value>
									<description>Preamble register is not used</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_EXTRA_PKT_INFO_PRE_NPOST</name>
							<bitRange>[20:20]</bitRange>
							<description>Packet information sampling</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_EXTRA_PKT_INFO_PRE_NPOST_SYNC</name>
									<value>0</value>
									<description>Sample packet information at the sync word detection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_EXTRA_PKT_INFO_PRE_NPOST_END</name>
									<value>1</value>
									<description>Sample packet information at the end of the packet</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_EXTRA_PATTERN_MAX_ERR</name>
							<bitRange>[19:18]</bitRange>
							<description>Unsigned value that specifies the maximum number of errors in the pattern recognition</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_EXTRA_PATTERN_MAX_ERR_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_EXTRA_PATTERN_WORD_LEN</name>
							<bitRange>[17:16]</bitRange>
							<description>Pattern word length</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_EXTRA_PATTERN_WORD_LEN_8</name>
									<value>0</value>
									<description>8 bits</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_EXTRA_PATTERN_WORD_LEN_16</name>
									<value>1</value>
									<description>16 bits</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_EXTRA_PATTERN_WORD_LEN_24</name>
									<value>2</value>
									<description>24 bits</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_EXTRA_PATTERN_WORD_LEN_32</name>
									<value>3</value>
									<description>32 bits</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ADDRESS_BROADCAST_ADDRESS_BR</name>
							<bitRange>[15:0]</bitRange>
							<description>Broadcast address</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ADDRESS_BROADCAST_ADDRESS_BR_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_CRC_POLYNOMIAL</name>
					<description>CRC_POLYNOMIAL</description>
					<addressOffset>0x38</addressOffset>
					<size>32</size>
					<resetValue>0x80032D</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CRC_POLYNOMIAL_CRC_POLY</name>
							<bitRange>[31:0]</bitRange>
							<description>CRC polynomial</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CRC_POLYNOMIAL_CRC_POLY_DEFAULT</name>
									<value>8389421</value>
									<description>It is coded using the Koopman notation, i.e. the nth bit codes the (n+1) coefficient.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_CRC_RST</name>
					<description>CRC_RST</description>
					<addressOffset>0x3C</addressOffset>
					<size>32</size>
					<resetValue>0x555555</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CRC_RST_CRC_RST</name>
							<bitRange>[31:0]</bitRange>
							<description>CRC reset value</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CRC_RST_CRC_RST_DEFAULT</name>
									<value>5592405</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG10</name>
					<description>REG10</description>
					<addressOffset>0x40</addressOffset>
					<size>32</size>
					<resetValue>0x2100DF</resetValue>
					<resetMask>0x3FF0FFF</resetMask>
					<fields>
						<field>
							<name>CONV_CODES_PUNCT_CC_PUNCT_1</name>
							<bitRange>[25:21]</bitRange>
							<description>Puncture of the second convolutional code</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CONV_CODES_PUNCT_CC_PUNCT_1_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CONV_CODES_PUNCT_CC_PUNCT_0</name>
							<bitRange>[20:16]</bitRange>
							<description>Puncture of the first convolutional code</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CONV_CODES_PUNCT_CC_PUNCT_0_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRAC_CONF_TX_FRAC_GAIN</name>
							<bitRange>[11:11]</bitRange>
							<description>Additional gain for fractional data-rates in Tx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FRAC_CONF_TX_FRAC_GAIN_DISABLE</name>
									<value>0</value>
									<description>Disable the additional gain for fractional data-rates in Tx mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FRAC_CONF_TX_FRAC_GAIN_ENABLE</name>
									<value>1</value>
									<description>Enable the additional gain for fractional data-rates in Tx mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRAC_CONF_RX_FRAC_GAIN</name>
							<bitRange>[10:10]</bitRange>
							<description>Additional gain for fractional data-rates in Rx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FRAC_CONF_RX_FRAC_GAIN_DISABLE</name>
									<value>0</value>
									<description>Disable the additional gain for fractional data-rates in Rx mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FRAC_CONF_RX_FRAC_GAIN_ENABLE</name>
									<value>1</value>
									<description>Enable the additional gain for fractional data-rates in Rx mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRAC_CONF_TX_EN_FRAC</name>
							<bitRange>[9:9]</bitRange>
							<description>Fractional data-rates in Tx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FRAC_CONF_TX_EN_FRAC_DISABLE</name>
									<value>0</value>
									<description>Disable the fractional data-rates in Tx mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FRAC_CONF_TX_EN_FRAC_ENABLE</name>
									<value>1</value>
									<description>Enable the fractional data-rates in Tx mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRAC_CONF_RX_EN_FRAC</name>
							<bitRange>[8:8]</bitRange>
							<description>Fractional data-rates in Rx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FRAC_CONF_RX_EN_FRAC_DISABLE</name>
									<value>0</value>
									<description>Disable the fractional data-rates in Rx mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FRAC_CONF_RX_EN_FRAC_ENABLE</name>
									<value>1</value>
									<description>Enable the fractional data-rates in Rx mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CONV_CODES_POLY_CC_POLY_1</name>
							<bitRange>[7:4]</bitRange>
							<description>Second convolutional code</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CONV_CODES_POLY_CC_POLY_1_DEFAULT</name>
									<value>13</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CONV_CODES_POLY_CC_POLY_0</name>
							<bitRange>[3:0]</bitRange>
							<description>First convolutional code</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CONV_CODES_POLY_CC_POLY_0_DEFAULT</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG11</name>
					<description>REG11</description>
					<addressOffset>0x44</addressOffset>
					<size>32</size>
					<resetValue>0x290000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>FILTER_GAIN_LIN_FILTER</name>
							<bitRange>[31:31]</bitRange>
							<description>Enable the linear filtering</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FILTER_GAIN_LIN_FILTER_DISABLE</name>
									<value>0</value>
									<description>Disable the linear filtering</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FILTER_GAIN_LIN_FILTER_ENABLE</name>
									<value>1</value>
									<description>Enable the linear filtering</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FILTER_GAIN_LOW_LIN_GAIN</name>
							<bitRange>[30:30]</bitRange>
							<description>Reduce the total gain by 2 (if the linear gain is set)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FILTER_GAIN_LOW_LIN_GAIN_DISABLE</name>
									<value>0</value>
									<description>Disable total gain reduction</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FILTER_GAIN_LOW_LIN_GAIN_ENABLE</name>
									<value>1</value>
									<description>Enable total gain reduction</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FILTER_GAIN_GAIN_M</name>
							<bitRange>[29:27]</bitRange>
							<description>Mantissa of the final stage gain of the matched filter</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FILTER_GAIN_GAIN_M_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FILTER_GAIN_GAIN_E</name>
							<bitRange>[26:24]</bitRange>
							<description>Exponent of the final stage gain of the matched filter</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FILTER_GAIN_GAIN_E_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_MULT_TX_MULT_EXP</name>
							<bitRange>[23:20]</bitRange>
							<description>Exponent of the Tx multiplier</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_MULT_TX_MULT_EXP_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_MULT_TX_MULT_MAN</name>
							<bitRange>[19:16]</bitRange>
							<description>Mantissa of the Tx multiplier</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_MULT_TX_MULT_MAN_DEFAULT</name>
									<value>9</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_FRAC_CONF_TX_FRAC_DEN</name>
							<bitRange>[15:12]</bitRange>
							<description>Denominator of the fractional data-rate in Tx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_FRAC_CONF_TX_FRAC_DEN_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_FRAC_CONF_TX_FRAC_NUM</name>
							<bitRange>[11:8]</bitRange>
							<description>Numerator of the fractional data-rate in Tx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_FRAC_CONF_TX_FRAC_NUM_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_FRAC_CONF_RX_FRAC_DEN</name>
							<bitRange>[7:4]</bitRange>
							<description>Denominator of the fractional data-rate in Rx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_FRAC_CONF_RX_FRAC_DEN_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_FRAC_CONF_RX_FRAC_NUM</name>
							<bitRange>[3:0]</bitRange>
							<description>Numerator of the fractional data-rate in Rx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_FRAC_CONF_RX_FRAC_NUM_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_TX_PULSE_SHAPE_1</name>
					<description>TX_PULSE_SHAPE_1</description>
					<addressOffset>0x48</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TX_PULSE_SHAPE_1_TX_COEF4</name>
							<bitRange>[31:24]</bitRange>
							<description>Tx pulse shape coefficient 4</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_1_TX_COEF4_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_1_TX_COEF3</name>
							<bitRange>[23:16]</bitRange>
							<description>Tx pulse shape coefficient 3</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_1_TX_COEF3_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_1_TX_COEF2</name>
							<bitRange>[15:8]</bitRange>
							<description>Tx pulse shape coefficient 2</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_1_TX_COEF2_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_1_TX_COEF1</name>
							<bitRange>[7:0]</bitRange>
							<description>Tx pulse shape coefficient 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_1_TX_COEF1_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_TX_PULSE_SHAPE_2</name>
					<description>TX_PULSE_SHAPE_2</description>
					<addressOffset>0x4C</addressOffset>
					<size>32</size>
					<resetValue>0x2010000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TX_PULSE_SHAPE_2_TX_COEF8</name>
							<bitRange>[31:24]</bitRange>
							<description>Tx pulse shape coefficient 8</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_2_TX_COEF8_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_2_TX_COEF7</name>
							<bitRange>[23:16]</bitRange>
							<description>Tx pulse shape coefficient 7</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_2_TX_COEF7_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_2_TX_COEF6</name>
							<bitRange>[15:8]</bitRange>
							<description>Tx pulse shape coefficient 6</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_2_TX_COEF6_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_2_TX_COEF5</name>
							<bitRange>[7:0]</bitRange>
							<description>Tx pulse shape coefficient 5</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_2_TX_COEF5_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_TX_PULSE_SHAPE_3</name>
					<description>TX_PULSE_SHAPE_3</description>
					<addressOffset>0x50</addressOffset>
					<size>32</size>
					<resetValue>0x36201007</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TX_PULSE_SHAPE_3_TX_COEF12</name>
							<bitRange>[31:24]</bitRange>
							<description>Tx pulse shape coefficient 12</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_3_TX_COEF12_DEFAULT</name>
									<value>54</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_3_TX_COEF11</name>
							<bitRange>[23:16]</bitRange>
							<description>Tx pulse shape coefficient 11</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_3_TX_COEF11_DEFAULT</name>
									<value>32</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_3_TX_COEF10</name>
							<bitRange>[15:8]</bitRange>
							<description>Tx pulse shape coefficient 10</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_3_TX_COEF10_DEFAULT</name>
									<value>16</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_3_TX_COEF9</name>
							<bitRange>[7:0]</bitRange>
							<description>Tx pulse shape coefficient 9</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_3_TX_COEF9_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_TX_PULSE_SHAPE_4</name>
					<description>TX_PULSE_SHAPE_4</description>
					<addressOffset>0x54</addressOffset>
					<size>32</size>
					<resetValue>0x7D75664F</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TX_PULSE_SHAPE_4_TX_COEF16</name>
							<bitRange>[31:24]</bitRange>
							<description>Tx pulse shape coefficient 16</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_4_TX_COEF16_DEFAULT</name>
									<value>125</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_4_TX_COEF15</name>
							<bitRange>[23:16]</bitRange>
							<description>Tx pulse shape coefficient 15</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_4_TX_COEF15_DEFAULT</name>
									<value>117</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_4_TX_COEF14</name>
							<bitRange>[15:8]</bitRange>
							<description>Tx pulse shape coefficient 14</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_4_TX_COEF14_DEFAULT</name>
									<value>102</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_4_TX_COEF13</name>
							<bitRange>[7:0]</bitRange>
							<description>Tx pulse shape coefficient 13</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_4_TX_COEF13_DEFAULT</name>
									<value>79</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_FRONTEND</name>
					<description>FRONTEND</description>
					<addressOffset>0x58</addressOffset>
					<size>32</size>
					<resetValue>0x403000</resetValue>
					<resetMask>0x3FF7FFF</resetMask>
					<fields>
						<field>
							<name>RX_IF_DIG_IF_DIG</name>
							<bitRange>[25:16]</bitRange>
							<description>IF frequency (signed)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_IF_DIG_IF_DIG_DEFAULT</name>
									<value>64</value>
									<description>Should be equal to f_IF/f_phADC*1024</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRONTEND_RESAMPLE_PH_GAIN</name>
							<bitRange>[14:11]</bitRange>
							<description>Gain of the phase resampling block</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FRONTEND_RESAMPLE_PH_GAIN_DEFAULT</name>
									<value>6</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRONTEND_RESAMPLE_RSSI_G2</name>
							<bitRange>[10:8]</bitRange>
							<description>Gain of the decimator in the RSSI resampling block</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FRONTEND_RESAMPLE_RSSI_G2_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRONTEND_RESAMPLE_RSSI_G1</name>
							<bitRange>[7:6]</bitRange>
							<description>Gain of the interpolator in the RSSI resampling block</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FRONTEND_RESAMPLE_RSSI_G1_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRONTEND_EN_RESAMPLE_RSSI</name>
							<bitRange>[5:5]</bitRange>
							<description>RSSI resampling</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FRONTEND_EN_RESAMPLE_RSSI_DISABLE</name>
									<value>0</value>
									<description>Disable the RSSI resampling</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FRONTEND_EN_RESAMPLE_RSSI_ENABLE</name>
									<value>1</value>
									<description>Enable the RSSI resampling</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRONTEND_EN_RESAMPLE_PHADC</name>
							<bitRange>[4:4]</bitRange>
							<description>Phase resampling</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FRONTEND_EN_RESAMPLE_PHADC_DISABLE</name>
									<value>0</value>
									<description>Disable the phase resampling</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FRONTEND_EN_RESAMPLE_PHADC_ENABLE</name>
									<value>1</value>
									<description>Enable the phase resampling</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRONTEND_DIV_PHADC</name>
							<bitRange>[3:0]</bitRange>
							<description>Unsigned value that specifies the divider to obtain the phADC clock (and RSSI).</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FRONTEND_DIV_PHADC_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_RX_PULSE_SHAPE</name>
					<description>RX_PULSE_SHAPE</description>
					<addressOffset>0x5C</addressOffset>
					<size>32</size>
					<resetValue>0xFECA7421</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RX_PULSE_SHAPE_RX_COEF8</name>
							<bitRange>[31:28]</bitRange>
							<description>Rx pulse shape coefficient 8</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_PULSE_SHAPE_RX_COEF8_DEFAULT</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_PULSE_SHAPE_RX_COEF7</name>
							<bitRange>[27:24]</bitRange>
							<description>Rx pulse shape coefficient 7</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_PULSE_SHAPE_RX_COEF7_DEFAULT</name>
									<value>14</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_PULSE_SHAPE_RX_COEF6</name>
							<bitRange>[23:20]</bitRange>
							<description>Rx pulse shape coefficient 6</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_PULSE_SHAPE_RX_COEF6_DEFAULT</name>
									<value>12</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_PULSE_SHAPE_RX_COEF5</name>
							<bitRange>[19:16]</bitRange>
							<description>Rx pulse shape coefficient 5</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_PULSE_SHAPE_RX_COEF5_DEFAULT</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_PULSE_SHAPE_RX_COEF4</name>
							<bitRange>[15:12]</bitRange>
							<description>Rx pulse shape coefficient 4</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_PULSE_SHAPE_RX_COEF4_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_PULSE_SHAPE_RX_COEF3</name>
							<bitRange>[11:8]</bitRange>
							<description>Rx pulse shape coefficient 3</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_PULSE_SHAPE_RX_COEF3_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_PULSE_SHAPE_RX_COEF2</name>
							<bitRange>[7:4]</bitRange>
							<description>Rx pulse shape coefficient 2</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_PULSE_SHAPE_RX_COEF2_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_PULSE_SHAPE_RX_COEF1</name>
							<bitRange>[3:0]</bitRange>
							<description>Rx pulse shape coefficient 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_PULSE_SHAPE_RX_COEF1_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG18</name>
					<description>REG18</description>
					<addressOffset>0x60</addressOffset>
					<size>32</size>
					<resetValue>0x2401B50</resetValue>
					<resetMask>0xE7FFF77</resetMask>
					<fields>
						<field>
							<name>DELAY_LINE_CONF_DL_ISI_THR</name>
							<bitRange>[27:25]</bitRange>
							<description>Threshold bias for ISI compensation in the delay line sync word comparator</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_DL_ISI_THR_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DELAY_LINE_CONF_EN_SYNC_OK_DELAY_LINE</name>
							<bitRange>[22:22]</bitRange>
							<description>Use pattern_ok signal in delay line to synchronize the deserializer</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_EN_SYNC_OK_DELAY_LINE_DISABLE</name>
									<value>0</value>
									<description>Don't use the pattern_ok signal in delay line to synchronize the deserializer</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_EN_SYNC_OK_DELAY_LINE_ENABLE</name>
									<value>1</value>
									<description>Use the pattern_ok signal in delay line to synchronize the deserializer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DELAY_LINE_CONF_MAX_ERR_IN_DL_SYNC</name>
							<bitRange>[21:20]</bitRange>
							<description>Set the maximum errors in the delay line sync detection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_MAX_ERR_IN_DL_SYNC_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DELAY_LINE_CONF_EN_NOT_CAUSAL</name>
							<bitRange>[19:19]</bitRange>
							<description>Non causal processing</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_EN_NOT_CAUSAL_DISABLE</name>
									<value>0</value>
									<description>Disable the non causal processing</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_EN_NOT_CAUSAL_ENABLE</name>
									<value>1</value>
									<description>Enable the non causal processing</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DELAY_LINE_CONF_NC_SEL_OUT</name>
							<bitRange>[18:16]</bitRange>
							<description>Select the output position for the non causal processing</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_NC_SEL_OUT_4</name>
									<value>0</value>
									<description>4 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_NC_SEL_OUT_6</name>
									<value>1</value>
									<description>6 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_NC_SEL_OUT_8</name>
									<value>2</value>
									<description>8 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_NC_SEL_OUT_12</name>
									<value>3</value>
									<description>12 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_NC_SEL_OUT_16</name>
									<value>4</value>
									<description>16 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_NC_SEL_OUT_24</name>
									<value>5</value>
									<description>24 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_NC_SEL_OUT_32</name>
									<value>6</value>
									<description>32 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_NC_SEL_OUT_40</name>
									<value>7</value>
									<description>40 symbols</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSK_FCR_AMP_1_FSK_FCR_AMP1</name>
							<bitRange>[15:8]</bitRange>
							<description>FSK amplitude 1 (lowest)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSK_FCR_AMP_1_FSK_FCR_AMP1_DEFAULT</name>
									<value>27</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CARRIER_RECOVERY_EXTRA_FREQ_LIMIT_MAN</name>
							<bitRange>[6:4]</bitRange>
							<description>Mantissa of the carrier recovery frequency limit (unsigned)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EXTRA_FREQ_LIMIT_MAN_DEFAULT</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CARRIER_RECOVERY_EXTRA_FREQ_LIMIT_EXP</name>
							<bitRange>[2:0]</bitRange>
							<description>Exponent of the carrier recovery frequency limit (signed)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EXTRA_FREQ_LIMIT_EXP_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG19</name>
					<description>REG19</description>
					<addressOffset>0x64</addressOffset>
					<size>32</size>
					<resetValue>0x110B4430</resetValue>
					<resetMask>0x7F1FFFFF</resetMask>
					<fields>
						<field>
							<name>RSSI_BANK_EN_RSSI_DITHER</name>
							<bitRange>[30:30]</bitRange>
							<description>Speed on the RSSI triangular dithering signal (cf reg RSSI_TUN)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_BANK_EN_RRSI_DITHER_DISABLE</name>
									<value>0</value>
									<description>Disable the RSSI filtering (use minimum value of RSSI even)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_EN_RRSI_DITHER_ENABLE</name>
									<value>1</value>
									<description>Enable the RSSI filtering</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_BANK_FAST_RSSI</name>
							<bitRange>[29:29]</bitRange>
							<description>RSSI filtering speed</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_BANK_FAST_RSSI_NORMAl</name>
									<value>0</value>
									<description>Normal RSSI filtering</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_FAST_RSSI_FAST</name>
									<value>1</value>
									<description>Fast RSSI filtering (8x faster)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_BANK_EN_FAST_PRE_SYNC</name>
							<bitRange>[28:28]</bitRange>
							<description>Fast mode switching during the preamble reception</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_BANK_EN_FAST_PRE_SYNC_DISABLE</name>
									<value>0</value>
									<description>Don't switch the fast modes during the preamble reception</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_EN_FAST_PRE_SYNC_ENABLE</name>
									<value>1</value>
									<description>Switch the fast modes during the preamble reception</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_BANK_TAU_RSSI_FILTERING</name>
							<bitRange>[27:24]</bitRange>
							<description>Time constant of the RSSI filtering block</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_BANK_TAU_RSSI_FILTERING_4</name>
									<value>0</value>
									<description>4 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_TAU_RSSI_FILTERING_8</name>
									<value>1</value>
									<description>8 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_TAU_RSSI_FILTERING_16</name>
									<value>2</value>
									<description>16 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_TAU_RSSI_FILTERING_32</name>
									<value>3</value>
									<description>32 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_TAU_RSSI_FILTERING_64</name>
									<value>4</value>
									<description>64 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_TAU_RSSI_FILTERING_128</name>
									<value>5</value>
									<description>128 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_TAU_RSSI_FILTERING_256</name>
									<value>6</value>
									<description>256 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_TAU_RSSI_FILTERING_512</name>
									<value>7</value>
									<description>512 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_TAU_RSSI_FILTERING_1024</name>
									<value>8</value>
									<description>1024 symbols</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DECISION_USE_VIT_SOFT</name>
							<bitRange>[20:20]</bitRange>
							<description>Viterbi soft decoding</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DECISION_USE_VIT_SOFT_DISABLE</name>
									<value>0</value>
									<description>Don't use the Viterbi soft decoding</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DECISION_USE_VIT_SOFT_ENABLE</name>
									<value>1</value>
									<description>Use the Viterbi soft decoding</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DECISION_VITERBI_LEN</name>
							<bitRange>[19:18]</bitRange>
							<description>Set the Viterbi path length</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DECISION_VITERBI_LEN_1</name>
									<value>0</value>
									<description>1 bit</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DECISION_VITERBI_LEN_2</name>
									<value>1</value>
									<description>2 bits</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DECISION_VITERBI_LEN_4</name>
									<value>2</value>
									<description>4 bits</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DECISION_VITERBI_LEN_8</name>
									<value>3</value>
									<description>8 bits</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DECISION_VITERBI_POW_NLIN</name>
							<bitRange>[17:17]</bitRange>
							<description>Viterbi algorithm uses power instead of amplitude to evaluate the error on the path</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DECISION_VITERBI_POW_NLIN_DISABLE</name>
									<value>0</value>
									<description>Viterbi algorithm uses amplitude to evaluate the error on the path</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DECISION_VITERBI_POW_NLIN_ENABLE</name>
									<value>1</value>
									<description>Viterbi algorithm uses power to evaluate the error on the path</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DECISION_EN_VITERBI_GFSK</name>
							<bitRange>[16:16]</bitRange>
							<description>Viterbi algorithm for the GFSK decoding; this will override the old ISI correction algorithm.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DECISION_EN_VITERBI_GFSK_DISABLE</name>
									<value>0</value>
									<description>Disable the Viterbi algorithm for the GFSK decoding</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DECISION_EN_VITERBI_GFSK_ENABLE</name>
									<value>1</value>
									<description>Enable the Viterbi algorithm for the GFSK decoding</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSK_FCR_AMP_3_FSK_FCR_AMP3</name>
							<bitRange>[15:8]</bitRange>
							<description>FSK amplitude 3 (highest): in 4FSK is the high amplitude (+/-3), in FSK w/ ISI it specifies the highest amplitude (generally it corresponds to a sequence 1-1-1).</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSK_FCR_AMP_3_FSK_FCR_AMP3_DEFAULT</name>
									<value>68</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSK_FCR_AMP_2_FSK_FCR_AMP2</name>
							<bitRange>[7:0]</bitRange>
							<description>FSK amplitude 2 (mid): in 4FSK is the threshold, in FSK w/ ISI it specify the mid amplitude (generally it corresponds to a sequence 0-1-1 or 1-1-0).</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSK_FCR_AMP_2_FSK_FCR_AMP2_DEFAULT</name>
									<value>48</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG1A</name>
					<description>REG1A</description>
					<addressOffset>0x68</addressOffset>
					<size>32</size>
					<resetValue>0xC031555</resetValue>
					<resetMask>0x1F6FFFFF</resetMask>
					<fields>
						<field>
							<name>PA_PWR_PA_PWR</name>
							<bitRange>[28:24]</bitRange>
							<description>Signed value that sets the PA power</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_PWR_PA_PWR_DEFAULT</name>
									<value>12</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_BANK_ALT_USE_RSSI_ALT</name>
							<bitRange>[22:22]</bitRange>
							<description>Use alternative RRSI configuration</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_USE_RSSI_INITIAL</name>
									<value>0</value>
									<description>RSSI_AVG, RSSI_MAX and RSSI_MIN will point to initial RSSI configuration</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_USE_RSSI_ALTERNATE</name>
									<value>1</value>
									<description>RSSI_AVG, RSSI_MAX and RSSI_MIN will point to alternative RSSI configuration</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_BANK_ALT_FAST_RSSI_ALT</name>
							<bitRange>[21:21]</bitRange>
							<description>RSSI filtering speed</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_FAST_RSSI_NORMAL</name>
									<value>0</value>
									<description>Normal RSSI filtering</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_FAST_RSSI_FAST</name>
									<value>1</value>
									<description>Fast RSSI filtering (8x faster)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_BANK_ALT_TAU_RSSI_FILTERING_ALT</name>
							<bitRange>[19:16]</bitRange>
							<description>Time constant of the RSSI filtering block</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_TAU_RSSI_FILTERING_ALT_4</name>
									<value>0</value>
									<description>4 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_TAU_RSSI_FILTERING_ALT_8</name>
									<value>1</value>
									<description>8 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_TAU_RSSI_FILTERING_ALT_16</name>
									<value>2</value>
									<description>16 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_TAU_RSSI_FILTERING_ALT_32</name>
									<value>3</value>
									<description>32 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_TAU_RSSI_FILTERING_ALT_64</name>
									<value>4</value>
									<description>64 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_TAU_RSSI_FILTERING_ALT_128</name>
									<value>5</value>
									<description>128 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_TAU_RSSI_FILTERING_ALT_256</name>
									<value>6</value>
									<description>256 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_TAU_RSSI_FILTERING_ALT_512</name>
									<value>7</value>
									<description>512 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_TAU_RSSI_FILTERING_ALT_1024</name>
									<value>8</value>
									<description>1024 symbols</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORRECT_CFREQ_IF_CORRECT_CFREQ_IF</name>
							<bitRange>[15:0]</bitRange>
							<description>Unsigned value that specifies the IF for the Rx mode.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CORRECT_CFREQ_IF_CORRECT_CFREQ_IF_DEFAULT</name>
									<value>5461</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG1B</name>
					<description>REG1B</description>
					<addressOffset>0x6C</addressOffset>
					<size>32</size>
					<resetValue>0x740B0015</resetValue>
					<resetMask>0xFF7FBFFF</resetMask>
					<fields>
						<field>
							<name>PLL_BANK_EN_LOW_CHP_BIAS_TX</name>
							<bitRange>[31:31]</bitRange>
							<description>In Rx mode the en_low_chp_bias bit is set to 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_BANK_EN_LOW_CHP_BIAS_TX_RESET</name>
									<value>0</value>
									<description>In Tx mode EN_LOW_CHP_BIAS bit is reset</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_BANK_EN_LOW_CHP_BIAS_TX_SET</name>
									<value>1</value>
									<description>In Tx mode EN_LOW_CHP_BIAS bit is set</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_BANK_EN_LOW_CHP_BIAS_RX</name>
							<bitRange>[30:30]</bitRange>
							<description>In Rx mode the en_low_chp_bias bit is set to 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_BANK_EN_LOW_CHP_BIAS_RX_RESET</name>
									<value>0</value>
									<description>In Rx mode EN_LOW_CHP_BIAS bit is reset</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_BANK_EN_LOW_CHP_BIAS_RX_SET</name>
									<value>1</value>
									<description>In Rx mode EN_LOW_CHP_BIAS bit is set</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_BANK_PLL_FILTER_RES_TRIM_TX</name>
							<bitRange>[29:28]</bitRange>
							<description>Same as pll_filter_res_trim but for Tx case. Real value in Tx is pll_filter_res_trim xor pll_filter_res_trim_tx. If set to 0, Tx and Rx have the same value.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_BANK_PLL_FILTER_RES_TRIM_TX_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_BANK_IQ_PLL_0_TX</name>
							<bitRange>[27:24]</bitRange>
							<description>Charge pump bias for Tx case. Real value in Tx is iq_pll_0 xor iq_pll_0_tx. If set to 0, Tx and Rx have the same value.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_BANK_IQ_PLL_0_TX_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_BANK_LOW_DR_TX</name>
							<bitRange>[22:22]</bitRange>
							<description>Low data-rate mode in Tx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_BANK_LOW_DR_TX_DISABLE</name>
									<value>0</value>
									<description>Tx works not in low data rate</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_BANK_LOW_DR_TX_ENABLE</name>
									<value>1</value>
									<description>Tx works in low data rate</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_BANK_PLL_FILTER_RES_TRIM</name>
							<bitRange>[21:20]</bitRange>
							<description>Allow to modify the value of the loop filter resistor R2 when bit 5 is high (TX mode)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_BANK_PLL_FILTER_RES_TRIM_0</name>
									<value>0</value>
									<description>Normal resistor</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_BANK_PLL_FILTER_RES_TRIM_1</name>
									<value>1</value>
									<description>Normal resistor + 23 percent</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_BANK_PLL_FILTER_RES_TRIM_2</name>
									<value>2</value>
									<description>Normal resistor + 30 percent</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_BANK_PLL_FILTER_RES_TRIM_3</name>
									<value>3</value>
									<description>Normal resistor + 70 percent</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_BANK_IQ_PLL_0_RX</name>
							<bitRange>[19:16]</bitRange>
							<description>Charge pump bias for Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_BANK_IQ_PLL_0_RX_DEFAULT</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANACLK_USE_NEW_ANACK</name>
							<bitRange>[15:15]</bitRange>
							<description>Use the new analog clock generator</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANACLK_USE_NEW_ANACK_DISABLE</name>
									<value>0</value>
									<description>Do not use the analog clock generator</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANACLK_USE_NEW_ANACK_ENABLE</name>
									<value>1</value>
									<description>Use the analog clock generator</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANACLK_DIV_CK_RSSI</name>
							<bitRange>[13:12]</bitRange>
							<description>Set the master clock divider for the RSSI clock (from 48MHz)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANACLK_DIV_CK_RSSI_3</name>
									<value>0</value>
									<description>Division by 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANACLK_DIV_CK_RSSI_2</name>
									<value>1</value>
									<description>Division by 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANACLK_DIV_CK_RSSI_1</name>
									<value>2</value>
									<description>Division by 1</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANACLK_DIV_CK_FILT</name>
							<bitRange>[11:10]</bitRange>
							<description>Set the master clock divider for the channel filter clock (from 48MHz)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANACLK_DIV_CK_FILT_3</name>
									<value>0</value>
									<description>Division by 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANACLK_DIV_CK_FILT_2</name>
									<value>1</value>
									<description>Division by 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANACLK_DIV_CK_FILT_1</name>
									<value>2</value>
									<description>Division by 1</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANACLK_DIV_CK_PHADC</name>
							<bitRange>[9:8]</bitRange>
							<description>Set the master clock divider for the phADC clock (from 48MHz)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANACLK_DIV_CK_PHADC_3</name>
									<value>0</value>
									<description>Division by 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANACLK_DIV_CK_PHADC_2</name>
									<value>1</value>
									<description>Division by 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANACLK_DIV_CK_PHADC_1</name>
									<value>2</value>
									<description>Division by 1</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANACLK_DIV_RSSI</name>
							<bitRange>[7:4]</bitRange>
							<description>Unsigned value that specifies the division factor for the clock controlling the RSSI.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANACLK_DIV_RSSI_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANACLK_DIV_FILT</name>
							<bitRange>[3:0]</bitRange>
							<description>Unsigned value that specifies the division factor for the clock controlling the channel filter.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANACLK_DIV_FILT_DEFAULT</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_RSSI_CTRL</name>
					<description>RSSI_CTRL</description>
					<addressOffset>0x70</addressOffset>
					<size>32</size>
					<resetValue>0xFE000B14</resetValue>
					<resetMask>0xFF1F1F1F</resetMask>
					<fields>
						<field>
							<name>RSSI_CTRL_AGC_DECAY_TAU</name>
							<bitRange>[31:30]</bitRange>
							<description>Time constant of the decay speed; high values corresponds to a slow decay</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_CTRL_AGC_DECAY_TAU_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_CTRL_AGC_USE_LNA</name>
							<bitRange>[29:29]</bitRange>
							<description>AGC algorithm LNA bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_CTRL_AGC_USE_LNA_DISABLE</name>
									<value>0</value>
									<description>AGC algorithm doesn't use the LNA bias</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_CTRL_AGC_USE_LNA_ENABLE</name>
									<value>1</value>
									<description>AGC algorithm uses the LNA bias</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_CTRL_AGC_MODE</name>
							<bitRange>[28:28]</bitRange>
							<description>AGC algorithm selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_CTRL_AGC_MODE_DISABLE</name>
									<value>0</value>
									<description>Old AGC algorithm</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_CTRL_AGC_MODE_ENABLE</name>
									<value>1</value>
									<description>New AGC algorithm</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_CTRL_AGC_WAIT</name>
							<bitRange>[27:26]</bitRange>
							<description>Set the wait time of the AGC after switching between state</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_CTRL_AGC_WAIT_0</name>
									<value>0</value>
									<description>Don't wait</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_CTRL_AGC_WAIT_1</name>
									<value>1</value>
									<description>Wait 1x RSSI filtering period</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_CTRL_AGC_WAIT_2</name>
									<value>2</value>
									<description>Wait 2x RSSI filtering period</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_CTRL_AGC_WAIT_3</name>
									<value>3</value>
									<description>Wait 3x RSSI filtering period</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_CTRL_PAYLOAD_BLOCKS_AGC</name>
							<bitRange>[25:25]</bitRange>
							<description>AGC payload blocking</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_CTRL_PAYLOAD_BLOCKS_AGC_DISABLE</name>
									<value>0</value>
									<description>AGC is not blocked during the payload</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_CTRL_PAYLOAD_BLOCKS_AGC_ENABLE</name>
									<value>1</value>
									<description>AGC is blocked during the payload</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_CTRL_BYPASS_AGC</name>
							<bitRange>[24:24]</bitRange>
							<description>AGC algorithm bypass</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_CTRL_BYPASS_AGC_DISABLE</name>
									<value>0</value>
									<description>AGC algorithm is not bypassed</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_CTRL_BYPASS_AGC_ENABLE</name>
									<value>1</value>
									<description>AGC algorithm is bypassed</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_PWR_OFFSET_PA_PWR_OFFSET</name>
							<bitRange>[20:16]</bitRange>
							<description>Signed value that sets the PA power</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_PWR_OFFSET_PA_PWR_OFFSET_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FILTER_BIAS_IQ_FI_BW</name>
							<bitRange>[12:8]</bitRange>
							<description>Bias for the bandwidth of the channel filter</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FILTER_BIAS_IQ_FI_BW_DEFAULT</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FILTER_BIAS_IQ_FI_FC</name>
							<bitRange>[4:0]</bitRange>
							<description>Bias for the central frequency of the channel filter</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FILTER_BIAS_IQ_FI_FC_DEFAULT</name>
									<value>20</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG1D</name>
					<description>REG1D</description>
					<addressOffset>0x74</addressOffset>
					<size>32</size>
					<resetValue>0x716940B0</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>AGC_PEAK_DET_PEAK_DET_TAU</name>
							<bitRange>[31:28]</bitRange>
							<description>Time constant of the peak detector monostable circuit; if set to 0 the monostable is bypassed</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_PEAK_DET_PEAK_DET_TAU_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_PEAK_DET_PEAK_DET_THR_LOW</name>
							<bitRange>[27:26]</bitRange>
							<description>Threshold for the low level of the peak detector: 0 =&gt; 0, 1 =&gt; 1, 2 =&gt; 2, 3 =&gt; N.A.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_PEAK_DET_PEAK_DET_THR_LOW_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_PEAK_DET_PEAK_DET_THR_HIGH</name>
							<bitRange>[25:25]</bitRange>
							<description>Threshold for the high level of the peak detector</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_PEAK_DET_PEAK_DET_THR_HIGH_0</name>
									<value>0</value>
									<description>Threshold 2 for the high level of the peak detector</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AGC_PEAK_DET_PEAK_DET_THR_HIGH_1</name>
									<value>1</value>
									<description>Threshold 3 for the high level of the peak detector</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_PEAK_DET_EN_AGC_PEAK</name>
							<bitRange>[24:24]</bitRange>
							<description>AGC peak detector</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_PEAK_DET_EN_AGC_PEAK_DISABLE</name>
									<value>0</value>
									<description>Disable the AGC peak detector</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AGC_PEAK_DET_EN_AGC_PEAK_ENABLE</name>
									<value>1</value>
									<description>Enable the AGC peak detector</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_THR_HIGH_AGC_THR_HIGH</name>
							<bitRange>[23:16]</bitRange>
							<description>AGC threshold high level</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_THR_HIGH_AGC_THR_HIGH_DEFAULT</name>
									<value>105</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_THR_LOW_AGC_THR_LOW</name>
							<bitRange>[15:8]</bitRange>
							<description>AGC threshold low level</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_THR_LOW_AGC_THR_LOW_DEFAULT</name>
									<value>64</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ATT_CTRL_ATT_CTRL_MAX</name>
							<bitRange>[7:4]</bitRange>
							<description>Maximum attenuation level in AGC algorithm</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ATT_CTRL_ATT_CTRL_MAX_DEFAULT</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ATT_CTRL_SET_RX_ATT_CTRL</name>
							<bitRange>[3:0]</bitRange>
							<description>Attenuation level if the AGC is bypassed</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ATT_CTRL_SET_RX_ATT_CTRL_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_AGC_LUT1</name>
					<description>AGC_LUT1</description>
					<addressOffset>0x78</addressOffset>
					<size>32</size>
					<resetValue>0xA0040000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>AGC_LUT_1_AGC_LEVEL_2_LO</name>
							<bitRange>[31:22]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_1_AGC_LEVEL_2_LO_DEFAULT</name>
									<value>640</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_1_AGC_LEVEL_1</name>
							<bitRange>[21:11]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_1_AGC_LEVEL_1_DEFAULT</name>
									<value>128</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_1_AGC_LEVEL_0</name>
							<bitRange>[10:0]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_1_AGC_LEVEL_0_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_AGC_LUT2</name>
					<description>AGC_LUT2</description>
					<addressOffset>0x7C</addressOffset>
					<size>32</size>
					<resetValue>0x42284900</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>AGC_LUT_2_AGC_LEVEL_5_LO</name>
							<bitRange>[31:23]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_2_AGC_LEVEL_5_LO_DEFAULT</name>
									<value>132</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_2_AGC_LEVEL_4</name>
							<bitRange>[22:12]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_2_AGC_LEVEL_4_DEFAULT</name>
									<value>644</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_2_AGC_LEVEL_3</name>
							<bitRange>[11:1]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_2_AGC_LEVEL_3_DEFAULT</name>
									<value>1152</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_2_AGC_LEVEL_2_HI</name>
							<bitRange>[0:0]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_2_AGC_LEVEL_2_HI_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_AGC_LUT3</name>
					<description>AGC_LUT3</description>
					<addressOffset>0x80</addressOffset>
					<size>32</size>
					<resetValue>0x9D92B216</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>AGC_LUT_3_AGC_LEVEL_8_LO</name>
							<bitRange>[31:24]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_3_AGC_LEVEL_8_LO_DEFAULT</name>
									<value>157</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_3_AGC_LEVEL_7</name>
							<bitRange>[23:13]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_3_AGC_LEVEL_7_DEFAULT</name>
									<value>1173</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_3_AGC_LEVEL_6</name>
							<bitRange>[12:2]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_3_AGC_LEVEL_6_DEFAULT</name>
									<value>1157</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_3_AGC_LEVEL_5_HI</name>
							<bitRange>[1:0]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_3_AGC_LEVEL_5_HI_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_AGC_LUT4</name>
					<description>AGC_LUT4</description>
					<addressOffset>0x84</addressOffset>
					<size>32</size>
					<resetValue>0xFF3FE4FC</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>AGC_LUT_4_AGC_LEVEL_11_LO</name>
							<bitRange>[31:25]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_4_AGC_LEVEL_11_LO_DEFAULT</name>
									<value>127</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_4_AGC_LEVEL_10</name>
							<bitRange>[24:14]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_4_AGC_LEVEL_10_DEFAULT</name>
									<value>1279</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_4_AGC_LEVEL_9</name>
							<bitRange>[13:3]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_4_AGC_LEVEL_9_DEFAULT</name>
									<value>1183</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_4_AGC_LEVEL_8_HI</name>
							<bitRange>[2:0]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_4_AGC_LEVEL_8_HI_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_AGC_LUT5</name>
					<description>AGC_LUT5</description>
					<addressOffset>0x88</addressOffset>
					<size>32</size>
					<resetValue>0x524000E</resetValue>
					<resetMask>0x7F7370F</resetMask>
					<fields>
						<field>
							<name>IEEE802154_OPTS_CNT_LIM_802154</name>
							<bitRange>[26:25]</bitRange>
							<description>Set the number of samples to wait before increasing the threshold</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IEEE802154_OPTS_CNT_LIM_802154_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IEEE802154_OPTS_CNT_OK_INC_802154</name>
							<bitRange>[24:22]</bitRange>
							<description>Set the increment to the counter that indicates that the correlators peaks are coherent</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IEEE802154_OPTS_CNT_OK_INC_802154_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IEEE802154_OPTS_USE_OS_802154</name>
							<bitRange>[21:21]</bitRange>
							<description>Enable the new algorithm working in the oversampled domain for the demodulation of the IEEE 802.15.4 protocol</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IEEE802154_OPTS_USE_OS_802154_DISABLE</name>
									<value>0</value>
									<description>Disable the Tx data-whitening</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IEEE802154_OPTS_USE_OS_802154_ENABLE</name>
									<value>1</value>
									<description>Enable the Tx data-whitening</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IEEE802154_OPTS_EN_DW_TEST</name>
							<bitRange>[20:20]</bitRange>
							<description>Tx data-whitening before the convolutional code block</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IEEE802154_OPTS_EN_DW_TEST_DISABLE</name>
									<value>0</value>
									<description>Disable the Tx data-whitening</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IEEE802154_OPTS_EN_DW_TEST_ENABLE</name>
									<value>1</value>
									<description>Enable the Tx data-whitening</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IEEE802154_OPTS_C2B_THR</name>
							<bitRange>[18:16]</bitRange>
							<description>Threshold of the chip2bit correlator of the IEEE 802.15.4 protocol.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IEEE802154_OPTS_C2B_THR_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_STREAMS_BER_CLK_MODE</name>
							<bitRange>[13:12]</bitRange>
							<description>Set the clock output mode for BER mode or RW mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_STREAMS_BER_CLK_MODE_FALLING</name>
									<value>0</value>
									<description>data change on falling edge</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_STREAMS_BER_CLK_MODE_RISING</name>
									<value>1</value>
									<description>Data change on rising edge</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_STREAMS_BER_CLK_MODE_TOGGLE</name>
									<value>2</value>
									<description>Clock signal is a toggled signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_STREAMS_BER_CLK_MODE_RECOVERY</name>
									<value>3</value>
									<description>Enable signal from clock recovery</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_STREAMS_RX_DATA_NOT_SAMPLED</name>
							<bitRange>[10:10]</bitRange>
							<description>Signal rx_data in test modes sampling</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_STREAMS_RX_DATA_NOT_SAMPLED_DISABLE</name>
									<value>0</value>
									<description>The signal rx_data in test modes is sampled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_STREAMS_RX_DATA_NOT_SAMPLED_ENABLE</name>
									<value>1</value>
									<description>The signal rx_data in test modes is not sampled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_STREAMS_PHASE_GREY</name>
							<bitRange>[9:9]</bitRange>
							<description>Phase signal encoding</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_STREAMS_PHASE_GREY_DISABLE</name>
									<value>0</value>
									<description>The phase signal on the test bus is not grey encoded</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_STREAMS_PHASE_GREY_ENABLE</name>
									<value>1</value>
									<description>The phase signal on the test bus is grey encoded</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_STREAMS_TX_IN_CLK_TOGGLE</name>
							<bitRange>[8:8]</bitRange>
							<description>Input clock</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_STREAMS_TX_IN_CLK_TOGGLE_DISABLE</name>
									<value>0</value>
									<description>Input clock is not a toggling signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_STREAMS_TX_IN_CLK_TOGGLE_ENABLE</name>
									<value>1</value>
									<description>input clock is a toggling signal</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_5_AGC_LEVEL_11_HI</name>
							<bitRange>[3:0]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_5_AGC_LEVEL_11_HI_DEFAULT</name>
									<value>14</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_AGC_ATT1</name>
					<description>AGC_ATT1</description>
					<addressOffset>0x8C</addressOffset>
					<size>32</size>
					<resetValue>0xEB8D244C</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>AGC_ATT_1_AGC_ATT_AB_LO</name>
							<bitRange>[31:30]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_AB_LO_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_1_AGC_ATT_9A</name>
							<bitRange>[29:27]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_9A_DEFAULT</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_1_AGC_ATT_89</name>
							<bitRange>[26:24]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_89_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_1_AGC_ATT_78</name>
							<bitRange>[23:21]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_78_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_1_AGC_ATT_67</name>
							<bitRange>[20:18]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_67_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_1_AGC_ATT_56</name>
							<bitRange>[17:15]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_56_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_1_AGC_ATT_45</name>
							<bitRange>[14:12]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_45_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_1_AGC_ATT_34</name>
							<bitRange>[11:9]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_34_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_1_AGC_ATT_23</name>
							<bitRange>[8:6]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_23_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_1_AGC_ATT_12</name>
							<bitRange>[5:3]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_12_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_1_AGC_ATT_01</name>
							<bitRange>[2:0]</bitRange>
							<description>These fields specify the attenuation levels</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_01_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_AGC_ATT2</name>
					<description>AGC_ATT2</description>
					<addressOffset>0x90</addressOffset>
					<size>32</size>
					<resetValue>0x22C13501</resetValue>
					<resetMask>0xFFFF7703</resetMask>
					<fields>
						<field>
							<name>TIMINGS_3_T_DLL</name>
							<bitRange>[31:28]</bitRange>
							<description>Time needed by the DLL blocks to switch on</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMINGS_3_T_DLL_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMINGS_3_T_PLL_TX</name>
							<bitRange>[27:24]</bitRange>
							<description>Time needed by the PLL blocks in Tx mode to switch on</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMINGS_3_T_PLL_TX_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMINGS_2_T_SUBBAND_TX</name>
							<bitRange>[23:20]</bitRange>
							<description>Time needed by the subband algorithm to calibrate in Tx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMINGS_2_T_SUBBAND_TX_DEFAULT</name>
									<value>12</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMINGS_2_T_TX_RF</name>
							<bitRange>[19:16]</bitRange>
							<description>Time needed by the Tx RF blocks to switch on</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMINGS_2_T_TX_RF_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMINGS_1_T_GRANULARITY_TX</name>
							<bitRange>[14:12]</bitRange>
							<description>Fixes the granularity of the timer in Tx mode. The granularity is given by (2^(t_granularity-2)) x 1us.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMINGS_1_T_GRANULARITY_TX_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMINGS_1_T_GRANULARITY_RX</name>
							<bitRange>[10:8]</bitRange>
							<description>Fixes the granularity of the timer in Rx mode. The granularity is given by (2^(t_granularity)) x 1us.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMINGS_1_T_GRANULARITY_RX_DEFAULT</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_2_AGC_ATT_1DB</name>
							<bitRange>[1:1]</bitRange>
							<description>Attenuation steps</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_2_AGC_ATT_1DB_DISABLE</name>
									<value>0</value>
									<description>Attenuation is not specified by 1dB steps from 4dB to 11dB</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AGC_ATT_2_AGC_ATT_1DB_ENABLE</name>
									<value>1</value>
									<description>Attenuation is specified by 1dB steps from 4dB to 11dB</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_2_AGC_ATT_AB_HI</name>
							<bitRange>[0:0]</bitRange>
							<description>AGC_ATT_2_AGC_ATT_AB MSB</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_2_AGC_ATT_AB_HI_DISABLE</name>
									<value>0</value>
									<description>AGC_ATT_2_AGC_ATT_AB MSB is 0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AGC_ATT_2_AGC_ATT_AB_HI_ENABLE</name>
									<value>1</value>
									<description>AGC_ATT_2_AGC_ATT_AB MSB is 1</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG25</name>
					<description>REG25</description>
					<addressOffset>0x94</addressOffset>
					<size>32</size>
					<resetValue>0x3851</resetValue>
					<resetMask>0xFF3FFFFF</resetMask>
					<fields>
						<field>
							<name>TIMEOUT_EN_RX_TIMEOUT</name>
							<bitRange>[31:31]</bitRange>
							<description>Timeout of the Rx when the system is on FSM mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMEOUT_EN_RX_TIMEOUT_DISABLE</name>
									<value>0</value>
									<description>Disable the timeout of the Rx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMEOUT_EN_RX_TIMEOUT_ENABLE</name>
									<value>1</value>
									<description>Enable the timeout of the Rx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMEOUT_T_TIMEOUT_GR</name>
							<bitRange>[30:28]</bitRange>
							<description>Granularity of the timer in timeout Rx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMEOUT_T_TIMEOUT_GR_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMEOUT_T_RX_TIMEOUT</name>
							<bitRange>[27:24]</bitRange>
							<description>Time that has to occur before the timeout</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMEOUT_T_RX_TIMEOUT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMING_FAST_RX_EN_FAST_RX_TXFILT</name>
							<bitRange>[21:21]</bitRange>
							<description>Filter Tx configuration for the fast Rx PLL</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMING_FAST_RX_EN_FAST_RX_TXFILT_DISABLE</name>
									<value>0</value>
									<description>Disable filter Tx configuration for the fast Rx PLL</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMING_FAST_RX_EN_FAST_RX_TXFILT_ENABLE</name>
									<value>1</value>
									<description>Enable filter Tx configuration for the fast Rx PLL</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMING_FAST_RX_EN_FAST_RX</name>
							<bitRange>[20:20]</bitRange>
							<description>Fast Rx PLL</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMING_FAST_RX_EN_FAST_RX_DISABLE</name>
									<value>0</value>
									<description>Disable the fast Rx PLL</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMING_FAST_RX_EN_FAST_RX_ENABLE</name>
									<value>1</value>
									<description>Enable the fast Rx PLL</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMING_FAST_RX_T_RX_FAST_CHP</name>
							<bitRange>[19:16]</bitRange>
							<description>Time to switch off the fast CHP in Rx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMING_FAST_RX_T_RX_FAST_CHP_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMINGS_5_T_RX_RF</name>
							<bitRange>[15:12]</bitRange>
							<description>Time needed by the Rx RF blocks to switch on</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMINGS_5_T_RX_RF_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMINGS_5_T_RX_BB</name>
							<bitRange>[11:8]</bitRange>
							<description>Time needed by the Rx BB blocks to switch on</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMINGS_5_T_RX_BB_DEFAULT</name>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMINGS_4_T_SUBBAND_RX</name>
							<bitRange>[7:4]</bitRange>
							<description>Time needed by the subband algorithm to calibrate in Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMINGS_4_T_SUBBAND_RX_DEFAULT</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMINGS_4_T_PLL_RX</name>
							<bitRange>[3:0]</bitRange>
							<description>Time needed by the PLL blocks in Rx mode to switch on</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMINGS_4_T_PLL_RX_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_BIAS_0_2</name>
					<description>BIAS_0_2</description>
					<addressOffset>0x98</addressOffset>
					<size>32</size>
					<resetValue>0x38667300</resetValue>
					<resetMask>0xFFFFFFF3</resetMask>
					<fields>
						<field>
							<name>BIAS_2_IQ_RXTX_6</name>
							<bitRange>[31:28]</bitRange>
							<description>VCOM_MX bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_2_IQ_RXTX_6_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_2_IQ_RXTX_5</name>
							<bitRange>[27:24]</bitRange>
							<description>VCOM_LO bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_2_IQ_RXTX_5_DEFAULT</name>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_1_IQ_RXTX_3</name>
							<bitRange>[23:20]</bitRange>
							<description>PrePA Casc bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_1_IQ_RXTX_3_DEFAULT</name>
									<value>6</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_1_IQ_RXTX_2</name>
							<bitRange>[19:16]</bitRange>
							<description>PrePA In bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_1_IQ_RXTX_2_DEFAULT</name>
									<value>6</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_0_IQ_RXTX_1</name>
							<bitRange>[15:12]</bitRange>
							<description>PA backoff bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_0_IQ_RXTX_1_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_0_IQ_RXTX_0</name>
							<bitRange>[11:8]</bitRange>
							<description>PA bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_0_IQ_RXTX_0_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>INTERFACE_CONF_EN_SYNC_IFACE</name>
							<bitRange>[7:7]</bitRange>
							<description>Interfaces resynchronization</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INTERFACE_CONF_EN_SYNC_IFACE_DISABLE</name>
									<value>0</value>
									<description>Interfaces are not resynchronized if the clock is available</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>INTERFACE_CONF_EN_SYNC_IFACE_ENABLE</name>
									<value>1</value>
									<description>Interfaces are resynchronized if the clock is available</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>INTERFACE_CONF_APB_WAIT_STATE</name>
							<bitRange>[6:4]</bitRange>
							<description>Select the number of wait states during the APB transaction</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INTERFACE_CONF_APB_WAIT_STATE_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>INTERFACE_CONF_SPI_SELECT</name>
							<bitRange>[1:0]</bitRange>
							<description>Select the SPI mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INTERFACE_CONF_SPI_SELECT_LEGACY_SPI</name>
									<value>0</value>
									<description>Legacy SPI</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>INTERFACE_CONF_SPI_SELECT_ADVANCED_SPI</name>
									<value>1</value>
									<description>Advanced SPI</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>INTERFACE_CONF_SPI_SELECT_BLIM4SME_SPI</name>
									<value>2</value>
									<description>BLIM4SME SPI</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_BIAS_3_6</name>
					<description>BIAS_3_6</description>
					<addressOffset>0x9C</addressOffset>
					<size>32</size>
					<resetValue>0x778A7477</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>BIAS_6_IQ_BB_0</name>
							<bitRange>[31:28]</bitRange>
							<description>ACD_O bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_6_IQ_BB_0_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_6_IQ_PLL_3</name>
							<bitRange>[27:24]</bitRange>
							<description>DLL bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_6_IQ_PLL_3_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_5_IQ_PLL_4_RX</name>
							<bitRange>[23:20]</bitRange>
							<description>VCO bias for Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_5_IQ_PLL_4_RX_DEFAULT</name>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_5_IQ_PLL_4_TX</name>
							<bitRange>[19:16]</bitRange>
							<description>VCO bias for Tx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_5_IQ_PLL_4_TX_DEFAULT</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_4_IQ_PLL_2</name>
							<bitRange>[15:12]</bitRange>
							<description>Sub-band comparator bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_4_IQ_PLL_2_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_4_IQ_PLL_1</name>
							<bitRange>[11:8]</bitRange>
							<description>Dynamic divider bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_4_IQ_PLL_1_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_3_IQ_RXTX_8</name>
							<bitRange>[7:4]</bitRange>
							<description>IFA ctrl_c bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_3_IQ_RXTX_8_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_3_IQ_RXTX_7</name>
							<bitRange>[3:0]</bitRange>
							<description>IFA ctrl_r bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_3_IQ_RXTX_7_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_BIAS_7_9</name>
					<description>BIAS_7_9</description>
					<addressOffset>0xA0</addressOffset>
					<size>32</size>
					<resetValue>0xD5009F66</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>BIAS_9_IQ_BB_6</name>
							<bitRange>[31:28]</bitRange>
							<description>Peak detector threshold bias 0</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_9_IQ_BB_6_DEFAULT</name>
									<value>157</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_9_IQ_BB_5</name>
							<bitRange>[27:24]</bitRange>
							<description>Peak detector bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_9_IQ_BB_5_DEFAULT</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SWCAP_FSM_SB_CAP_RX</name>
							<bitRange>[23:20]</bitRange>
							<description>VCO subband selection (Rx in FSM mode)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SWCAP_FSM_SB_CAP_RX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SWCAP_FSM_SB_CAP_TX</name>
							<bitRange>[19:16]</bitRange>
							<description>VCO subband selection (Tx in FSM mode)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SWCAP_FSM_SB_CAP_TX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_8_IQ_BB_4</name>
							<bitRange>[15:12]</bitRange>
							<description>RSSI_D bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_8_IQ_BB_4_DEFAULT</name>
									<value>9</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_8_IQ_BB_3</name>
							<bitRange>[11:8]</bitRange>
							<description>RSSI_G bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_8_IQ_BB_3_DEFAULT</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_7_IQ_BB_2</name>
							<bitRange>[7:4]</bitRange>
							<description>ACD_L bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_7_IQ_BB_2_DEFAULT</name>
									<value>6</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_7_IQ_BB_1</name>
							<bitRange>[3:0]</bitRange>
							<description>ACD_C bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_7_IQ_BB_1_DEFAULT</name>
									<value>6</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_BIAS_10_12</name>
					<description>BIAS_10_12</description>
					<addressOffset>0xA4</addressOffset>
					<size>32</size>
					<resetValue>0x17678906</resetValue>
					<resetMask>0x7FFFFFFF</resetMask>
					<fields>
						<field>
							<name>SD_MASH_MASH_DITHER_TYPE</name>
							<bitRange>[30:30]</bitRange>
							<description>Enable the new dithering scheme</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SD_MASH_MASH_DITHER_TYPE_0</name>
									<value>0</value>
									<description>Disable the new dithering scheme</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SD_MASH_MASH_DITHER_TYPE_ENABLE</name>
									<value>1</value>
									<description>Enable the new dithering scheme</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SD_MASH_MASH_ENABLE</name>
							<bitRange>[29:29]</bitRange>
							<description>Enable the sigma delta mash</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SD_MASH_MASH_ENABLE_DISABLE</name>
									<value>0</value>
									<description>Disable the sigma delta mash</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SD_MASH_MASH_ENABLE_ENABLE</name>
									<value>1</value>
									<description>Enable the sigma delta mash</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SD_MASH_MASH_DITHER</name>
							<bitRange>[28:28]</bitRange>
							<description>Enable dithering on the sigma delta mash</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SD_MASH_MASH_DITHER_DISABLE</name>
									<value>0</value>
									<description>Disable dithering on the sigma delta mash</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SD_MASH_MASH_DITHER_ENABLE</name>
									<value>1</value>
									<description>Enable dithering on the sigma delta mash</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SD_MASH_MASH_ORDER</name>
							<bitRange>[27:25]</bitRange>
							<description>Order of the sigma delta mash</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SD_MASH_MASH_ORDER_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SD_MASH_MASH_RSTB</name>
							<bitRange>[24:24]</bitRange>
							<description>Reset of the sigma delta mash (active low)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SD_MASH_MASH_RSTB_RESET</name>
									<value>0</value>
									<description>Reset the sigma delta mash</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SD_MASH_MASH_RSTB_NO_RESET</name>
									<value>1</value>
									<description>Do not reset the sigma delta mash</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_12_LNA_AGC_BIAS_3</name>
							<bitRange>[23:20]</bitRange>
							<description>LNA bias for AGC lvl 3</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_12_LNA_AGC_BIAS_3_DEFAULT</name>
									<value>6</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_12_LNA_AGC_BIAS_2</name>
							<bitRange>[19:16]</bitRange>
							<description>LNA bias for AGC lvl 2</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_12_LNA_AGC_BIAS_2_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_11_LNA_AGC_BIAS_1</name>
							<bitRange>[15:12]</bitRange>
							<description>LNA bias for AGC lvl 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_11_LNA_AGC_BIAS_1_DEFAULT</name>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_11_LNA_AGC_BIAS_0</name>
							<bitRange>[11:8]</bitRange>
							<description>LNA bias for AGC lvl 0</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_11_LNA_AGC_BIAS_0_DEFAULT</name>
									<value>9</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_10_IQ_BB_8</name>
							<bitRange>[7:4]</bitRange>
							<description>Peak detector threshold bias 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_10_IQ_BB_8_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_10_IQ_BB_7</name>
							<bitRange>[3:0]</bitRange>
							<description>Peak detector threshold bias 2</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_10_IQ_BB_7_DEFAULT</name>
									<value>6</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG2A</name>
					<description>REG2A</description>
					<addressOffset>0xA8</addressOffset>
					<size>32</size>
					<resetValue>0x80000</resetValue>
					<resetMask>0xF0FFFFF</resetMask>
					<fields>
						<field>
							<name>SD_MASH_MASK_MASH_MASK</name>
							<bitRange>[27:24]</bitRange>
							<description>Debug: mask n LSBs of the fractional part of the MASH</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SD_MASH_MASK_MASH_MASK_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_EN_2_EN_PTAT</name>
							<bitRange>[19:19]</bitRange>
							<description>Enable PTAT</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_EN_2_EN_PTAT_DISABLE</name>
									<value>0</value>
									<description>Disable PTAT</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BIAS_EN_2_EN_PTAT_ENABLE</name>
									<value>1</value>
									<description>Enable PTAT</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_EN_2_EN_BIAS_BB_HI</name>
							<bitRange>[18:16]</bitRange>
							<description>Bias enable for BB (same order as biases)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_EN_2_EN_BIAS_BB_HI_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_EN_1_EN_BIAS_BB_LO</name>
							<bitRange>[15:12]</bitRange>
							<description>Bias enable for BB (same order as biases)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_EN_1_EN_BIAS_BB_LO_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_EN_1_EN_BIAS_PLL</name>
							<bitRange>[11:7]</bitRange>
							<description>Bias enable for PLL (same order as biases)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_EN_1_EN_BIAS_PLL_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_EN_1_EN_BIAS_RXTX</name>
							<bitRange>[6:0]</bitRange>
							<description>Bias enable for RxTx (same order as biases)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_EN_1_EN_BIAS_RXTX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_PLL_CTRL</name>
					<description>PLL_CTRL</description>
					<addressOffset>0xAC</addressOffset>
					<size>32</size>
					<resetValue>0x2C01F46</resetValue>
					<resetMask>0x7FFBFFF</resetMask>
					<fields>
						<field>
							<name>PLL_CTRL_DISABLE_CHP_SBS</name>
							<bitRange>[26:26]</bitRange>
							<description>Charge-pump disabling during sub-band selection (FLL and frequency ratios)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_2_DISABLE_CHP_SBS_DISABLE</name>
									<value>0</value>
									<description>Charge-pump is enabled during the sub-band selection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_2_DISABLE_CHP_SBS_ENABLE</name>
									<value>1</value>
									<description>Charge-pump is disabled during the sub-band selection</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_PLL_RX_48MEG</name>
							<bitRange>[25:25]</bitRange>
							<description>PLL frequency</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_2_PLL_RX_48MEG_24</name>
									<value>0</value>
									<description>PLL is set to 24MHz in Rx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_2_PLL_RX_48MEG_48</name>
									<value>1</value>
									<description>PLL is set to 48MHz in Rx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_SWCAP_TX_SAME_RX</name>
							<bitRange>[24:24]</bitRange>
							<description>Registers for Rx and Tx swcap in case of swcap_fsm=1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_2_SWCAP_TX_SAME_RX_DISABLE</name>
									<value>0</value>
									<description>The register for Rx and Tx swcap is not the same</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_2_SWCAP_TX_SAME_RX_ENABLE</name>
									<value>1</value>
									<description>The register for Rx and Tx swcap is the same</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_SWCAP_FSM</name>
							<bitRange>[23:23]</bitRange>
							<description>swcap_fsm register selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_2_SWCAP_FSM_DISABLE</name>
									<value>0</value>
									<description>Don't use the swcap_fsm register as reference for the sub-band selection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_2_SWCAP_FSM_ENABLE</name>
									<value>1</value>
									<description>Use the swcap_fsm register as reference for the sub-band selection</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_DLL_RSTB</name>
							<bitRange>[22:22]</bitRange>
							<description>Reset signal of the DLL (active low)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_2_DLL_RSTB_RESET</name>
									<value>0</value>
									<description>Reset the DLL</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_2_DLL_RSTB_NO_RESET</name>
									<value>1</value>
									<description>Don't reset the DLL</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_VCO_SUBBAND_TRIM</name>
							<bitRange>[21:18]</bitRange>
							<description>VCO sub-band selection bits</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_VCO_SUBBAND_TRIM_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_SUB_SEL_OFFS_EN</name>
							<bitRange>[17:17]</bitRange>
							<description>Add offset to sub-band selection comparator</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_1_SUB_SEL_OFFS_EN_DISABLE</name>
									<value>0</value>
									<description>Don't add offset to sub-band selection comparator</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_1_SUB_SEL_OFFS_EN_ENABLE</name>
									<value>1</value>
									<description>Add offset to sub-band selection comparator</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_DIV2_CLKVCO_TEST_EN</name>
							<bitRange>[16:16]</bitRange>
							<description>VCO signal divided by the programmable divider</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_1_DIV2_CLKVCO_TEST_EN_1</name>
									<value>0</value>
									<description>Division ratio set to 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_1_DIV2_CLKVCO_TEST_EN_2</name>
									<value>1</value>
									<description>Division ratio set to 2 (before to be outputted to ck_div_test)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_VCODIV_CLK_TEST_EN</name>
							<bitRange>[15:15]</bitRange>
							<description>Output on GPIO the VCO signal divided by the programmable divider</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_1_VCODIV_CLK_TEST_EN_DISABLE</name>
									<value>0</value>
									<description>Disable to output on GPIO the VCO signal divided by the programmable divider</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_ENABLE_VCODIV_CLK_TEST_EN_ENABLE</name>
									<value>1</value>
									<description>Enable to output on GPIO the VCO signal divided by the programmable divider</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_CHP_DEAD_ZONE_EN</name>
							<bitRange>[13:13]</bitRange>
							<description>Charge-pump dead zone</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_1_CHP_DEAD_ZONE_EN_DISABLE</name>
									<value>0</value>
									<description>Disable charge-pump dead zone</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_ENABLE_CHP_DEAD_ZONE_EN_ENABLE</name>
									<value>1</value>
									<description>Enable charge-pump dead zone</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_CHP_CURR_OFF_TRIM_TX</name>
							<bitRange>[12:11]</bitRange>
							<description>Charge-pump offset current values selection bits in TX</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_1_CHP_CURR_OFF_TRIM_TX_15</name>
									<value>0</value>
									<description>d_phi=15</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_1_CHP_CURR_OFF_TRIM_TX_22</name>
									<value>1</value>
									<description>d_phi=22.5</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_1_CHP_CURR_OFF_TRIM_TX_30</name>
									<value>2</value>
									<description>d_phi = 30</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_1_CHP_CURR_OFF_TRIM_TX_60</name>
									<value>3</value>
									<description>d_phi = 60</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_CHP_CURR_OFF_TRIM_RX</name>
							<bitRange>[10:9]</bitRange>
							<description>Charge-pump offset current values selection bits in RX</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_1_CHP_CURR_OFF_TRIM_RX_15</name>
									<value>0</value>
									<description>d_phi=15</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_1_CHP_CURR_OFF_TRIM_RX_22</name>
									<value>1</value>
									<description>d_phi=22.5</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_1_CHP_CURR_OFF_TRIM_RX_30</name>
									<value>2</value>
									<description>d_phi = 30</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_1_CHP_CURR_OFF_TRIM_RX_60</name>
									<value>3</value>
									<description>d_phi = 60</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_HIGH_BW_FILTER_EN_TX</name>
							<bitRange>[8:8]</bitRange>
							<description>PLL filter high bandwidth needed in TX</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_HIGH_BW_FILTER_EN_TX_DISABLE</name>
									<value>0</value>
									<description>Disable the PLL filter high bandwidth needed in TX</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_HIGH_BW_FILTER_EN_TX_ENABLE</name>
									<value>1</value>
									<description>Enable the PLL filter high bandwidth needed in TX</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_HIGH_BW_FILTER_EN_RX</name>
							<bitRange>[7:7]</bitRange>
							<description>PLL filter high bandwidth needed in RX</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_HIGH_BW_FILTER_EN_RX_DISABLE</name>
									<value>0</value>
									<description>Disable the PLL filter high bandwidth needed in RX</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_HIGH_BW_FILTER_EN_RX_ENABLE</name>
									<value>1</value>
									<description>Enable the PLL filter high bandwidth needed in RX</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_FAST_CHP_EN_TX</name>
							<bitRange>[6:6]</bitRange>
							<description>High current output of the charge-pump for PLL TX high bandwidth mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_FAST_CHP_EN_TX_DISABLE</name>
									<value>0</value>
									<description>Disable the high current output of the charge-pump in TX</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_FAST_CHP_EN_TX_ENABLE</name>
									<value>1</value>
									<description>Enable the high current output of the charge-pum in TX</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_FAST_CHP_EN_RX</name>
							<bitRange>[5:5]</bitRange>
							<description>High current output of the charge-pump for PLL RX high bandwidth mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_FAST_CHP_EN_RX_DISABLE</name>
									<value>0</value>
									<description>Disable the high current output of the charge-pump in RX</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_FAST_CHP_EN_RX_ENABLE</name>
									<value>1</value>
									<description>Enable the high current output of the charge-pump in RX</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_CHP_MODE_TRIM</name>
							<bitRange>[4:3]</bitRange>
							<description>Charge-pump active if 00 else this allow to open the PLL and force the VCO tune voltage to reach</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_CHP_MODE_TRIM_MIN_FREQ</name>
									<value>0</value>
									<description>Minimum frequency inside sub-band selection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_CHP_MODE_TRIM_MED_FREQ</name>
									<value>1</value>
									<description>Medium frequency inside sub-band selection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_CHP_MODE_TRIM_MAX_FREQ</name>
									<value>2</value>
									<description>Maximum frequency inside sub-band selection</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_CHP_CMC_EN</name>
							<bitRange>[2:2]</bitRange>
							<description>Common mode control block of the charge-pump</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_CHP_CMC_EN_DISABLE</name>
									<value>0</value>
									<description>Disable the common mode control block of the charge-pump</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_CHP_CMC_EN_ENABLE</name>
									<value>1</value>
									<description>Enable the common mode control block of the charge-pump</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_CHP_CURR_OFF_EN_TX</name>
							<bitRange>[1:1]</bitRange>
							<description>Charge-pump offset current in Tx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_CHP_CURR_OFF_EN_TX_DISABLE</name>
									<value>0</value>
									<description>Disable the charge-pump offset current in TX</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_CHP_CURR_OFF_EN_TX_ENABLE</name>
									<value>1</value>
									<description>Enable the charge-pump offset current in TX</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_CHP_CURR_OFF_EN_RX</name>
							<bitRange>[0:0]</bitRange>
							<description>Charge-pump offset current in Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_CHP_CURR_OFF_EN_RX_DISABLE</name>
									<value>0</value>
									<description>Disable the charge-pump offset current in RX</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_CHP_CURR_OFF_EN_RX_ENABLE</name>
									<value>1</value>
									<description>Enable the charge-pump offset current in RX</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_DLL_CTRL</name>
					<description>DLL_CTRL</description>
					<addressOffset>0xB0</addressOffset>
					<size>32</size>
					<resetValue>0x24110064</resetValue>
					<resetMask>0xFFFF1FFF</resetMask>
					<fields>
						<field>
							<name>RSSI_TUN_1_RSSI_TUN_GAIN</name>
							<bitRange>[31:29]</bitRange>
							<description>RSSI tuning for gain</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_TUN_1_RSSI_TUN_GAIN_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_TUN_1_RSSI_ODD_OFFSET</name>
							<bitRange>[28:24]</bitRange>
							<description>RSSI tuning for odd stages: offset to the even triangular wave</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_TUN_1_RSSI_ODD_OFFSET_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_TUN_1_RSSI_EVEN_MAX</name>
							<bitRange>[23:20]</bitRange>
							<description>RSSI tuning for even stages: maximum value of the triangular wave. If max = min, static signal.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_TUN_1_RSSI_EVEN_MAX_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_TUN_1_RSSI_EVEN_MIN</name>
							<bitRange>[19:16]</bitRange>
							<description>RSSI tuning for even stages: minimum value of the triangular wave</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_TUN_1_RSSI_EVEN_MIN_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_CK_LAST_SEL_DELAY</name>
							<bitRange>[12:12]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_CK_LAST_SEL_DELAY_0</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_LAST_SEL_DELAY_1</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_CK_FIRST_SEL_DELAY</name>
							<bitRange>[11:11]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_CK_FIRST_SEL_DELAY_0</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_FIRST_SEL_DELAY_1</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_CK_EXT_SEL</name>
							<bitRange>[10:10]</bitRange>
							<description>Input clock selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_CK_EXT_SEL_XTAL</name>
									<value>0</value>
									<description>Input clock comes from ck_xtal pin</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_EXT_SEL_EXT</name>
									<value>1</value>
									<description>Input clock comes from ck_ext pin</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_CK_DIG_EN</name>
							<bitRange>[9:9]</bitRange>
							<description>Alternate ck_dig pin to output the PLL reference clock signal</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_CK_DIG_EN_NOMINAL</name>
									<value>0</value>
									<description>Don't use the alternate ck_dig pin to output the PLL reference clock signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_DIG_EN_ALTERNATE</name>
									<value>1</value>
									<description>Use the alternate ck_dig pin to output the PLL reference clock signal</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_CK_TEST_EN</name>
							<bitRange>[8:8]</bitRange>
							<description>Output on GPIO the PLL reference clock signal via ck_test pin</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_CK_TEST_EN_0</name>
									<value>0</value>
									<description>Don't output on GPIO the PLL reference clock signal via ck_test pin</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_TEST_EN_ENABLE</name>
									<value>1</value>
									<description>Output on GPIO the PLL reference clock signal via ck_test pin</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_TOO_FAST_ENB</name>
							<bitRange>[7:7]</bitRange>
							<description>Lock range phase detector</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_TOO_FAST_ENB_DISABLE</name>
									<value>0</value>
									<description>Enable auxiliary wide lock range phase detector when fast mode locking is enabled (fast_enb = 0)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_TOO_FAST_ENB_ENABLE</name>
									<value>1</value>
									<description>The narrow lock range phase detector is enabled and bit 2 (fast_enb) must be high to avoid false frequency lock (slow mode locking)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_LOCKED_DET_EN</name>
							<bitRange>[6:6]</bitRange>
							<description>Reference frequency multiplier locked detector</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_LOCKED_DET_EN_DISABLE</name>
									<value>0</value>
									<description>Disable reference frequency multiplier locked detector</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_LOCKED_DET_EN_ENABLE</name>
									<value>1</value>
									<description>Enable reference frequency multiplier locked detector</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_LOCKED_AUTO_CHECK_EN</name>
							<bitRange>[5:5]</bitRange>
							<description>Frequency multiplier is out of lock (usually because some input clocks from ck_xtal or ck_ext are missing)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_LOCKED_AUTO_CHECK_EN_DISABLE</name>
									<value>0</value>
									<description>Manual reset should be performed via dll_rstb input(see Table 3) to relock the frequency multiplier</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_LOCKED_AUTO_CHECK_EN_ENABLE</name>
									<value>1</value>
									<description>Frequency multiplier will try to lock again automatically</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_FAST_ENB</name>
							<bitRange>[4:4]</bitRange>
							<description>Enable, when low, fast mode locking of the reference frequency multiplier (default). Bit 5 must also be set low in this mode of operation (see below)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_FAST_ENB_ENABLE</name>
									<value>0</value>
									<description>Fast mode locking of the reference frequency multiplier</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_FAST_ENB_DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_CK_SEL_TX</name>
							<bitRange>[3:2]</bitRange>
							<description>Selection of the clock used as frequency reference of the PLL in TX (also to ck_test and ck_dig outputs)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_CK_SEL_TX_0</name>
									<value>0</value>
									<description>ref = ck_xtal ot ck_ext (if bit 8 is high)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_SEL_TX_1</name>
									<value>1</value>
									<description>ref = same as ck_sel = 00 if dll_en = 0, otherwise frequency(ref) = 3x frequency(ck_xtal) or 3x frequency(ck_ext) (if bit 8 is high)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_SEL_TX_2</name>
									<value>2</value>
									<description>ref = same as ck_sel = 01 but output frequency divided by 2 (used in normal RX mode when dll_en = 0)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_SEL_TX_3</name>
									<value>3</value>
									<description>ref = same as ck_sel = 01 but output frequency divided by 5 (used for RX mode with external signal at 132 MHz when dll_en = 0)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_CK_SEL_RX</name>
							<bitRange>[1:0]</bitRange>
							<description>Selection of the clock used as frequency reference of the PLL in RX (also to ck_test and ck_dig outputs)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_CK_SEL_RX_0</name>
									<value>0</value>
									<description>ref = ck_xtal ot ck_ext (if bit 8 is high)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_SEL_RX_1</name>
									<value>1</value>
									<description>ref = same as ck_sel = 00 if dll_en = 0, otherwise frequency(ref) = 3x frequency(ck_xtal) or 3x frequency(ck_ext) (if bit 8 is high)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_SEL_RX_2</name>
									<value>2</value>
									<description>ref = same as ck_sel = 01 but output frequency divided by 2 (used in normal RX mode when dll_en = 0)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_SEL_RX_3</name>
									<value>3</value>
									<description>ref = same as ck_sel = 01 but output frequency divided by 5 (used for RX mode with external signal at 132 MHz when dll_en = 0)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG2D</name>
					<description>REG2D</description>
					<addressOffset>0xB4</addressOffset>
					<size>32</size>
					<resetValue>0x54FA50B</resetValue>
					<resetMask>0x3FFFFF7F</resetMask>
					<fields>
						<field>
							<name>PA_CONF_SW_CN</name>
							<bitRange>[29:28]</bitRange>
							<description>Harmonic 2 notch tuning</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_CONF_SW_CN_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_CONF_TX_SWITCHPA</name>
							<bitRange>[27:27]</bitRange>
							<description>Switch PA</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_CONF_TX_SWITCHPA_DISABLE</name>
									<value>0</value>
									<description>RF Tx timing</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PA_CONF_TX_SWITCHPA_ENABLE</name>
									<value>1</value>
									<description>Enable the PA only with the digital block</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_CONF_TX_0DBM</name>
							<bitRange>[26:26]</bitRange>
							<description>Select between PPA and PA</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_CONF_TX_DISABLEDBM_DISABLE</name>
									<value>0</value>
									<description>Only use the PPA is used (-20dBm)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PA_CONF_TX_DISABLEDBM_ENABLE</name>
									<value>1</value>
									<description>Enable the PA</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_CONF_LIN_RAMP</name>
							<bitRange>[25:25]</bitRange>
							<description>PA ramp-up linearization</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_CONF_LIN_RAMP_DISABLE</name>
									<value>0</value>
									<description>Don't linearize the PA ramp-up by having not equal ramp-up step delays</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PA_CONF_LIN_RAMP_ENABLE</name>
									<value>1</value>
									<description>Linearize the PA ramp-up by having not equal ramp-up step delays</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_CONF_MIN_PA_PWR</name>
							<bitRange>[24:24]</bitRange>
							<description>Set the minimum power during the PA ramp-up</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_CONF_MIN_PA_PWR_M3</name>
									<value>0</value>
									<description>The ramp-up starts at -3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PA_CONF_MIN_PA_PWR_M1</name>
									<value>1</value>
									<description>The ramp-up starts at -1</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTRL_RX_SWITCH_LP</name>
							<bitRange>[23:23]</bitRange>
							<description>Switch the low-pass filter in the Rx chain</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTRL_RX_SWITCH_LP_DISABLE</name>
									<value>0</value>
									<description>Do not switch the low-pass filter in the Rx chain</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTRL_RX_SWITCH_LP_ENABLE</name>
									<value>1</value>
									<description>Switch the low-pass filter in the Rx chain</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTRL_RX_USE_PEAK_DETECTOR</name>
							<bitRange>[22:22]</bitRange>
							<description>Peak detector powering</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTRL_RX_USE_PEAK_DETECTOR_DISABLE</name>
									<value>0</value>
									<description>The peak detector is not powered on during the Rx by the FSM</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTRL_RX_USE_PEAK_DETECTOR_ENABLE</name>
									<value>1</value>
									<description>The peak detector is powered on during the Rx by the FSM</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTRL_RX_START_MIX_ON_CAL</name>
							<bitRange>[21:21]</bitRange>
							<description>Mixer enabling</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTRL_RX_START_MIX_ON_CAL_DISABLE</name>
									<value>0</value>
									<description>The mixer is disabled during the sub-band selection phase</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTRL_RX_START_MIX_ON_CAL_ENABLE</name>
									<value>1</value>
									<description>The mixer is enabled during the sub-band selection phase</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTRL_RX_CTRL_RX</name>
							<bitRange>[20:16]</bitRange>
							<description>RX control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTRL_RX_CTRL_RX_DEFAULT</name>
									<value>15</value>
									<description>Rx control</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTRL_ADC_PHADC_THERM_OUT_EN</name>
							<bitRange>[15:15]</bitRange>
							<description>Enable the buffers of phADC thermometric code</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTRL_ADC_PHADC_THERM_OUT_EN_DISABLE</name>
									<value>0</value>
									<description>Disable thermometric code</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTRL_ADC_PHADC_THERM_OUT_EN_ENABLE</name>
									<value>1</value>
									<description>Enable thermometric code</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTRL_ADC_PHADC_DELLATCH</name>
							<bitRange>[14:13]</bitRange>
							<description>phADC delay latch trimming</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTRL_ADC_PHADC_DELLATCH_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTRL_ADC_CTRL_ADC</name>
							<bitRange>[12:8]</bitRange>
							<description>phADC control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTRL_ADC_CTRL_ADC_DEFAULT</name>
									<value>5</value>
									<description>bits(1:0) =&gt; phADC reset delay, bits(3:2) phADC clock delay, bit(4) phADC latch idle</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_TUN_2_RSSI_TRI_CK_DIV</name>
							<bitRange>[6:5]</bitRange>
							<description>Speed on the RSSI triangular dithering signal (cf reg RSSI_TUN)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_TRI_CK_DIV_2</name>
									<value>0</value>
									<description>2 RSSI clk periods</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_TRI_CK_DIV_4</name>
									<value>1</value>
									<description>4 RSSI clk periods</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_TRI_CK_DIV_8</name>
									<value>2</value>
									<description>8 RSSI clk periods</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_TRI_CK_DIV_16</name>
									<value>3</value>
									<description>16 RSSI clk periods</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_TUN_2_RSSI_ONE_CK_RSSI_PHADC</name>
							<bitRange>[4:4]</bitRange>
							<description>RSSI and phADC clocks sharing</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_ONE_CK_RSSI_PHADC_DISABLE</name>
									<value>0</value>
									<description>RSSI and the phADC don't share the same clock</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_ONE_CK_RSSI_PHADC_ENABLE</name>
									<value>1</value>
									<description>RSSI and the phADC share the same clock</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_TUN_2_RSSI_FULL</name>
							<bitRange>[3:3]</bitRange>
							<description>RSSI full scale</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_FULL_DISABLE</name>
									<value>0</value>
									<description>RSSI full scale is not used</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_FULL_ENABLE</name>
									<value>1</value>
									<description>RSSI full scale is used (10bits)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_TUN_2_RSSI_1DB</name>
							<bitRange>[2:2]</bitRange>
							<description>LSB resolution</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_1DB_0P5</name>
									<value>0</value>
									<description>LSB is 0.5dB</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_1DB_1</name>
									<value>1</value>
									<description>LSB is 1dB</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_TUN_2_RSSI_PRE_ATT</name>
							<bitRange>[1:0]</bitRange>
							<description>Pre attenuation of the RSSI signal</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_PRE_ATT_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG2E</name>
					<description>REG2E</description>
					<addressOffset>0xB8</addressOffset>
					<size>32</size>
					<resetValue>0x60600000</resetValue>
					<resetMask>0xFFFF1FFF</resetMask>
					<fields>
						<field>
							<name>XTAL_TRIM_XTAL_TRIM_INIT</name>
							<bitRange>[31:24]</bitRange>
							<description>Initial trimming of the xtal</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_TRIM_XTAL_TRIM_INIT_DEFAULT</name>
									<value>96</value>
									<description>5MSB thermometric, 3LSB direct</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_TRIM_XTAL_TRIM</name>
							<bitRange>[23:16]</bitRange>
							<description>Trimming of the xtal</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_TRIM_XTAL_TRIM_DEFAULT</name>
									<value>96</value>
									<description>5MSB thermometric, 3LSB direct</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENABLES_SEPARATE_PPA_CASC</name>
							<bitRange>[12:12]</bitRange>
							<description>PA cascode bit</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLES_SEPARATE_PPA_CASC_DISABLE</name>
									<value>0</value>
									<description>Enable PPA cascode bit is dependent of the en PA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_SEPARATE_PPA_CASC_ENABLE</name>
									<value>1</value>
									<description>Disable PPA cascode bit is independent from the en PA</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENABLES_EN_RXTX</name>
							<bitRange>[11:6]</bitRange>
							<description>Enable signals</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLES_EN_RXTX_0</name>
									<value>0</value>
									<description>LNA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_EN_RXTX_1</name>
									<value>1</value>
									<description>LNA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_EN_RXTX_2</name>
									<value>2</value>
									<description>IFA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_EN_RXTX_3</name>
									<value>3</value>
									<description>TX</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_EN_RXTX_4</name>
									<value>4</value>
									<description>PA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_EN_RXTX_5</name>
									<value>5</value>
									<description>PPA casc</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENABLES_EN_BB</name>
							<bitRange>[5:0]</bitRange>
							<description>Enable signals for the BB</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLES_EN_BB_0</name>
									<value>0</value>
									<description>Filter,</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_EN_BB_1</name>
									<value>1</value>
									<description>Filter central frequency bias</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_EN_BB_2</name>
									<value>2</value>
									<description>Filter bandwidth bias</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_EN_BB_3</name>
									<value>3</value>
									<description>ADC</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_EN_BB_4</name>
									<value>4</value>
									<description>RSSI</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_EN_BB_5</name>
									<value>5</value>
									<description>Peak detector</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_XTAL_CTRL</name>
					<description>XTAL_CTRL</description>
					<addressOffset>0xBC</addressOffset>
					<size>32</size>
					<resetValue>0xC3810500</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>XTAL_CTRL_XO_THR_HIGH</name>
							<bitRange>[31:28]</bitRange>
							<description>High threshold for xtal trimming</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_XO_THR_HIGH_DEFAULT</name>
									<value>12</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_XO_THR_LOW</name>
							<bitRange>[27:24]</bitRange>
							<description>Low threshold for xtal trimming</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_XO_THR_LOW_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_XO_A_S_CURR_SEL_HIGH</name>
							<bitRange>[23:22]</bitRange>
							<description>Value of after_startup_curr_sel when level is higher than xo_thr_high</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_XO_A_S_CURR_SEL_HIGH_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_XO_A_S_CURR_SEL_LOW</name>
							<bitRange>[21:20]</bitRange>
							<description>Value of after_startup_curr_sel when level is lower than xo_thr_low</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_XO_A_S_CURR_SEL_LOW_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_LOW_CLK_READY_TH_EN</name>
							<bitRange>[19:19]</bitRange>
							<description>clk_ready threshold</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_LOW_CLK_READY_TH_EN_NOMINAL</name>
									<value>0</value>
									<description>The clk_ready threshold is nominal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_LOW_CLK_READY_TH_EN_LOW</name>
									<value>1</value>
									<description>The clk_ready threshold is set to a lower value</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_XTAL_CTRL_BYPASS</name>
							<bitRange>[18:18]</bitRange>
							<description>Bypass the Xtal control algorithm</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_XTAL_CTRL_BYPASS_DISABLE</name>
									<value>0</value>
									<description>Don't bypass the Xtal control algorithm</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_XTAL_CTRL_BYPASS_ENABLE</name>
									<value>1</value>
									<description>Bypass the Xtal control algorithm</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_DIG_CLK_IN_SEL</name>
							<bitRange>[17:17]</bitRange>
							<description>Clock selection for the digital block</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_DIG_CLK_IN_SEL_XTAL</name>
									<value>0</value>
									<description>Select the internal xtal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_DIG_CLK_IN_SEL_CLK_IN</name>
									<value>1</value>
									<description>Select the clk_in_dig signal</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_XO_EN_B_REG</name>
							<bitRange>[16:16]</bitRange>
							<description>Xtal oscillator enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_ENABLE_OSCILLATOR</name>
									<value>0</value>
									<description>Xtal oscillator enable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_DISABLE_OSCILLATOR</name>
									<value>1</value>
									<description>Xtal oscillator disable</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_XTAL_CKDIV</name>
							<bitRange>[15:14]</bitRange>
							<description>Xtal trimming speed</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_XTAL_CKDIV_0</name>
									<value>0</value>
									<description>43 us</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_XTAL_CKDIV_1</name>
									<value>1</value>
									<description>85 us</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_XTAL_CKDIV_2</name>
									<value>2</value>
									<description>171 us</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_XTAL_CKDIV_3</name>
									<value>3</value>
									<description>341 us</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_CLK_OUT_EN_B</name>
							<bitRange>[13:13]</bitRange>
							<description>Output clock to go to main IP</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_CLK_OUT_EN_B_ENABLE</name>
									<value>0</value>
									<description>Enable the output clock to go to main IP</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_CLK_OUT_EN_B_DISABLE</name>
									<value>1</value>
									<description>Disable the output clock to go to main IP (clk_out output stay low)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_REG_VALUE_SEL</name>
							<bitRange>[12:12]</bitRange>
							<description>Control bits of xtal_reg</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_REG_VALUE_SEL_EXTERNAL</name>
									<value>0</value>
									<description>Main ctrl signals are used instead of corresponding ctrl signal or some control bits of xtal_reg</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_REG_VALUE_SEL_INTERNAL</name>
									<value>1</value>
									<description>Corresponding ctrl signal and some control bits of xtal_reg are used instead of main ctrl signals.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_AFTERSTARTUP_CURR_SEL</name>
							<bitRange>[11:10]</bitRange>
							<description>Selection of the current before amplitude stabilization but after starting-up in active transistors of the core oscillator</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_AFTERSTARTUP_CURR_SEL_0</name>
									<value>0</value>
									<description>0.15 mA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_AFTERSTARTUP_CURR_SEL_1</name>
									<value>1</value>
									<description>0.24 mA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_AFTERSTARTUP_CURR_SEL_2</name>
									<value>2</value>
									<description>0.40 mA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_AFTERSTARTUP_CURR_SEL_3</name>
									<value>3</value>
									<description>0.61 mA</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_STARTUP_CURR_SEL</name>
							<bitRange>[9:8]</bitRange>
							<description>Selection of the starting-up current in active transistors of the core oscillator</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_STARTUP_CURR_SEL_0</name>
									<value>0</value>
									<description>0.41 mA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_STARTUP_CURR_SEL_1</name>
									<value>1</value>
									<description>0.59 mA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_STARTUP_CURR_SEL_2</name>
									<value>2</value>
									<description>0.88 mA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_STARTUP_CURR_SEL_3</name>
									<value>3</value>
									<description>1.24 mA</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_INV_CLK_DIG</name>
							<bitRange>[7:7]</bitRange>
							<description>Invert clock on clk_dig output</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_INV_CLK_DIG_DISABLE</name>
									<value>0</value>
									<description>Don't invert clock on clk_dig output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_INV_CLK_DIG_ENABLE</name>
									<value>1</value>
									<description>Invert clock on clk_dig output</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_INV_CLK_PLL</name>
							<bitRange>[6:6]</bitRange>
							<description>Invert clock on clk_pll output</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_INV_CLK_PLL_DISABLE</name>
									<value>0</value>
									<description>Don't invert clock on clk_pll output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_INV_CLK_PLL_ENABLE</name>
									<value>1</value>
									<description>Invert clock on clk_pll output</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_FORCE_CLK_READY</name>
							<bitRange>[5:5]</bitRange>
							<description>Force output clocks on clk_pll, clk_dig and clk_out</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_FORCE_CLK_READY_DISABLE</name>
									<value>0</value>
									<description>Don't force output clocks on clk_pll, clk_dig and clk_out</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_FORCE_CLK_READY_ENABLE</name>
									<value>1</value>
									<description>Force output clocks on clk_pll, clk_dig and clk_out and bypass the xtal internal clock detector</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_CLK_DIG_EN_B</name>
							<bitRange>[4:4]</bitRange>
							<description>When high, disable the output clock to go to digital (clk_dig output stay low).</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_CLK_DIG_EN_B_DISABLE</name>
									<value>0</value>
									<description>Enable the output clock to go to digital</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_CLK_DIG_EN_B_ENABLE</name>
									<value>1</value>
									<description>Disable the output clock to go to digital (clk_dig output stay low)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_BUFF_EN_B</name>
							<bitRange>[3:3]</bitRange>
							<description>Xtal buffer disabling</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_BUFF_EN_B_DISABLE</name>
									<value>0</value>
									<description>The xtal buffer is enabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_BUFF_EN_B_ENABLE</name>
									<value>1</value>
									<description>The xtal buffer is disabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_HP_MODE</name>
							<bitRange>[2:2]</bitRange>
							<description>Bias current increase in the clock buffer</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_HP_MODE_NOMINAL</name>
									<value>0</value>
									<description>The bias current in the clock buffer is nominal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_HP_MODE_HIGH</name>
									<value>1</value>
									<description>The bias current in the clock buffer is increased</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_LP_MODE</name>
							<bitRange>[1:1]</bitRange>
							<description>Bias current decrease in the clock buffer</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_LP_MODE_NOMINAL</name>
									<value>0</value>
									<description>The bias current in the clock buffer is nominal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_LP_MODE_HIGH</name>
									<value>1</value>
									<description>The bias current in the clock buffer is reduced compared to normal operatio</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_EXT_CLK_MODE</name>
							<bitRange>[0:0]</bitRange>
							<description>Use XTAL pads as external clock input</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_EXT_CLK_MODE_DISABLE</name>
									<value>0</value>
									<description>Don not use xtal_p (and eventually xtal_n) as external clock input(s)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_EXT_CLK_MODE_ENABLE</name>
									<value>1</value>
									<description>Use xtal_p (and eventually xtal_n) as external clock input(s)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_SUBBAND</name>
					<description>SUBBAND</description>
					<addressOffset>0xC0</addressOffset>
					<size>32</size>
					<resetValue>0xF1D0F080</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SUBBAND_OFFSET_SB_OFFSET_RX</name>
							<bitRange>[31:24]</bitRange>
							<description>Offset to add in frequency count in order to compensate the offset of the varicap.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_OFFSET_SB_OFFSET_RX_DEFAULT</name>
									<value>241</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_OFFSET_SB_OFFSET</name>
							<bitRange>[23:16]</bitRange>
							<description>Offset to add in frequency count in order to compensate the offset of the varicap.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_OFFSET_SB_OFFSET_DEFAULT</name>
									<value>208</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SWCAP_LIM_SB_MAX_VAL</name>
							<bitRange>[15:12]</bitRange>
							<description>Maximum subband value in linear search subband (freq and comp)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SWCAP_LIM_SB_MAX_VAL_DEFAULT</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SWCAP_LIM_SB_MIN_VAL</name>
							<bitRange>[11:8]</bitRange>
							<description>Minimum subband value in linear search subband (freq and comp)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SWCAP_LIM_SB_MIN_VAL_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_CONF_SB_FLL_MODE</name>
							<bitRange>[7:7]</bitRange>
							<description>FLL mode for the subband selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_FLL_MODE_DISABLE</name>
									<value>0</value>
									<description>Disable the FLL mode for the subband selection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_FLL_MODE_ENABLE</name>
									<value>1</value>
									<description>Enable the FLL mode for the subband selection (overrides other settings)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_CONF_SB_INV_BAND</name>
							<bitRange>[6:6]</bitRange>
							<description>Invert the meaning of sb_high and sb_low</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_INV_BAND_DISABLE</name>
									<value>0</value>
									<description>Don't invert the meaning of sb_high and sb_low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_INV_BAND_ENABLE</name>
									<value>1</value>
									<description>Invert the meaning of sb_high and sb_low</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_CONF_SB_FREQ_CNT</name>
							<bitRange>[5:4]</bitRange>
							<description>The length to count in frequency mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_FREQ_CNT_256</name>
									<value>0</value>
									<description>256 (Rx: 10.7us, Tx: 2.13us)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_FREQ_CNT_512</name>
									<value>1</value>
									<description>512 (Rx: 21.3us, Tx: 4.26us)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_FREQ_CNT_1024</name>
									<value>2</value>
									<description>1024 (Rx: 42.7us, Tx: 8.53us)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_FREQ_CNT_4096</name>
									<value>3</value>
									<description>4096 (Rx: 171us, Tx: 34.1us)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_CONF_SB_WAIT_T</name>
							<bitRange>[3:2]</bitRange>
							<description>Time to wait to the PLL to settle</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_WAIT_T_8</name>
									<value>0</value>
									<description>Rx 8us, Tx 2us</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_WAIT_T_12</name>
									<value>1</value>
									<description>Rx 12us, Tx 3us</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_WAIT_T_16</name>
									<value>2</value>
									<description>Rx 16us, Tx 4us</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_WAIT_T_24</name>
									<value>3</value>
									<description>Rx 24us, Tx 6u</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_CONF_SB_MODE</name>
							<bitRange>[1:0]</bitRange>
							<description>Sub-band algorithm mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_MODE_0</name>
									<value>0</value>
									<description>SAR w/ comparators</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_MODE_1</name>
									<value>1</value>
									<description>linear w/ comparators</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_MODE_2</name>
									<value>2</value>
									<description>SAR w/ frequency ratios</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_MODE_3</name>
									<value>3</value>
									<description>linear w/ frequency ratios</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG31</name>
					<description>REG31</description>
					<addressOffset>0xC4</addressOffset>
					<size>32</size>
					<resetValue>0xC3</resetValue>
					<resetMask>0xFFF70FFF</resetMask>
					<fields>
						<field>
							<name>RSSI_DETECT_RSSI_DET_CR_LEN</name>
							<bitRange>[31:30]</bitRange>
							<description>Number of samples to estimate the carrier offset: 0 -&gt; 32, 1 -&gt; 64, 2 -&gt; 128, 3-&gt;256</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_CR_LEN_32</name>
									<value>0</value>
									<description>32 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_CR_LEN_64</name>
									<value>1</value>
									<description>64 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_CR_LEN_128</name>
									<value>2</value>
									<description>128 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_CR_LEN_256</name>
									<value>3</value>
									<description>256 samples</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_DETECT_RSSI_DET_WAIT</name>
							<bitRange>[29:28]</bitRange>
							<description>Symbols to wait after the RSSI detection: 00 -&gt; 0, 01 -&gt; 1, 10 -&gt; 2, 11 -&gt; 4</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_WAIT_0</name>
									<value>0</value>
									<description>0 symbol</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_WAIT_1</name>
									<value>1</value>
									<description>1 symbol</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_WAIT_2</name>
									<value>2</value>
									<description>2 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_WAIT_4</name>
									<value>3</value>
									<description>4 symbols</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_DETECT_RSSI_DET_DIFF_LL</name>
							<bitRange>[27:26]</bitRange>
							<description>Set the distance between the actual value and the subtracted one (0-&gt;1 sample,1-&gt;2 samples,etc)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_DIFF_LL_1</name>
									<value>0</value>
									<description>1 sample</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_DIFF_LL_2</name>
									<value>1</value>
									<description>2 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_DIFF_LL_3</name>
									<value>2</value>
									<description>3 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_DIFF_LL_4</name>
									<value>3</value>
									<description>4 samples</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_DETECT_EN_ABS_RSSI_DETECT</name>
							<bitRange>[25:25]</bitRange>
							<description>Absolute RSSI detection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_DETECT_EN_ABS_RSSI_DETECT_DISABLE</name>
									<value>0</value>
									<description>Disable the absolute RSSI detection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_EN_ABS_RSSI_DETECT_ENABLE</name>
									<value>1</value>
									<description>Enable the absolute RSSI detection</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_DETECT_EN_DIFF_RSSI_DETECT</name>
							<bitRange>[24:24]</bitRange>
							<description>Differential RSSI detection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_DETECT_EN_DIFF_RSSI_DETECT_DISABLE</name>
									<value>0</value>
									<description>Disable the differential RSSI detection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_EN_DIFF_RSSI_DETECT_ENABLE</name>
									<value>1</value>
									<description>Enable the differential RSSI detection</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_CORR_SUBBAND_CORR_EN</name>
							<bitRange>[23:23]</bitRange>
							<description>Subband correction</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_CORR_SUBBAND_CORR_EN_DISABLE</name>
									<value>0</value>
									<description>Disable the subband correction</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CORR_SUBBAND_CORR_EN_ENABLE</name>
									<value>1</value>
									<description>Enable the subband correction</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_CORR_SUBBAND_CORR_RX</name>
							<bitRange>[22:20]</bitRange>
							<description>Subband correction in Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_CORR_SUBBAND_CORR_RX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_CORR_SUBBAND_CORR_TX</name>
							<bitRange>[18:16]</bitRange>
							<description>Subband correction in Tx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_CORR_SUBBAND_CORR_TX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXRX_CONF_INV_CLK_PLL_TX</name>
							<bitRange>[11:11]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXRX_CONF_INV_CLK_PLL_TX_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXRX_CONF_INV_CLK_PLL_TX_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXRX_CONF_INV_CLK_DIG_TX</name>
							<bitRange>[10:10]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXRX_CONF_INV_CLK_DIG_TX_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXRX_CONF_INV_CLK_DIG_TX_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXRX_CONF_SB_WAIT_T_TX</name>
							<bitRange>[9:8]</bitRange>
							<description>Xor value to apply to sb_wait_t (register SUBBAND_CONF) when the radio is in Tx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXRX_CONF_SB_WAIT_T_TX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_RAMPUP_FULL_PA_RAMPUP</name>
							<bitRange>[7:7]</bitRange>
							<description>PA rampup configuration</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_RAMPUP_FULL_PA_RAMPUP_DISABLE</name>
									<value>0</value>
									<description>The PA rampup doesn't use the PA backoff enable bit</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PA_RAMPUP_FULL_PA_RAMPUP_ENABLE</name>
									<value>1</value>
									<description>The PA rampup uses the PA backoff enable bit (from -40 dBm)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_RAMPUP_DEL_PA_RAMPUP</name>
							<bitRange>[6:4]</bitRange>
							<description>Time to wait to start the ramp-up after the PA enable is detected</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_RAMPUP_DEL_PA_RAMPUP_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_RAMPUP_TAU_PA_RAMPUP</name>
							<bitRange>[3:2]</bitRange>
							<description>Time constant of the Ramp-up/Ramp-down</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_RAMPUP_TAU_PA_RAMPUP_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_RAMPUP_EN_PA_RAMPDOWN</name>
							<bitRange>[1:1]</bitRange>
							<description>PA ramp-down</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_RAMPUP_EN_PA_RAMPDOWN_DISABLE</name>
									<value>0</value>
									<description>Disable the PA ramp-down</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PA_RAMPUP_EN_PA_RAMPDOWN_ENABLE</name>
									<value>1</value>
									<description>Enable the PA ramp-down</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_RAMPUP_EN_PA_RAMPUP</name>
							<bitRange>[0:0]</bitRange>
							<description>PA ramp-up linearization</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_RAMPUP_EN_PA_RAMPUP_DISABLE</name>
									<value>0</value>
									<description>Disable the PA ramp-up</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PA_RAMPUP_EN_PA_RAMPUP_ENABLE</name>
									<value>1</value>
									<description>Enable the PA ramp-up</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_DEMOD_CTRL</name>
					<description>DEMOD_CTRL</description>
					<addressOffset>0xC8</addressOffset>
					<size>32</size>
					<resetValue>0x800000C0</resetValue>
					<resetMask>0xBFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SYNC_WORD_CORR_EN_SYNC_WORD_CORR</name>
							<bitRange>[31:31]</bitRange>
							<description>Sync word bias correction with RSSI detection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SYNC_WORD_CORR_EN_SYNC_WORD_CORR_DISABLE</name>
									<value>0</value>
									<description>Disable the sync word bias correction with RSSI detection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SYNC_WORD_CORR_EN_SYNC_WORD_CORR_ENABLE</name>
									<value>1</value>
									<description>Enable the sync word bias correction with RSSI detection</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SYNC_WORD_CORR_SYNC_WORD_BIAS</name>
							<bitRange>[29:24]</bitRange>
							<description>Set the sync word bias. Without the phADC rescaler, it's 8*mod_idx.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SYNC_WORD_CORR_SYNC_WORD_BIAS_DEFAULT</name>
									<value>128</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_DETECT_ABS_THR_RSSI_DET_ABS_THR</name>
							<bitRange>[23:16]</bitRange>
							<description>Threshold used for absolute RSSI detection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_DETECT_ABS_THR_RSSI_DET_ABS_THR_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_DETECT_DIFF_THR_RSSI_DET_DIFF_THR</name>
							<bitRange>[15:8]</bitRange>
							<description>Threshold used for differential RSSI detection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_DETECT_DIFF_THR_RSSI_DET_DIFF_THR_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEMOD_CTRL_DL_SYNC_NO_DATA</name>
							<bitRange>[7:7]</bitRange>
							<description>No data going through the demodulator, until the delay line detects the sync word</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEMOD_CTRL_DL_SYNC_NO_DATA_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEMOD_CTRL_DL_SYNC_NO_DATA_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEMOD_CTRL_EN_DELLINE_SYNC_DET</name>
							<bitRange>[6:6]</bitRange>
							<description>Sync word detection in the delay line</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEMOD_CTRL_EN_DELLINE_SYNC_DET_DISABLE</name>
									<value>0</value>
									<description>Disable the sync word detection in the delay line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEMOD_CTRL_EN_DELLINE_SYNC_DET_ENABLE</name>
									<value>1</value>
									<description>Enable the sync word detection in the delay line</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEMOD_CTRL_RSSI_DET_FILT</name>
							<bitRange>[5:5]</bitRange>
							<description>Additional filtering on the RSSI value</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEMOD_CTRL_RSSI_DET_FILT_DISABLE</name>
									<value>0</value>
									<description>Dont' add an additional filtering on the RSSI value</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEMOD_CTRL_RSSI_DET_FILT_ENABLE</name>
									<value>1</value>
									<description>Add an additional filtering on the RSSI value</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEMOD_CTRL_EN_FAST_CLK_RECOV</name>
							<bitRange>[4:4]</bitRange>
							<description>Clock recovery during the resto of the preamble</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEMOD_CTRL_EN_FAST_CLK_RECOV_NOMINAL</name>
									<value>0</value>
									<description>Keep nominal clock recovery during the resto of the preamble</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEMOD_CTRL_EN_FAST_CLK_RECOV_SPEED</name>
									<value>1</value>
									<description>Speed up the clock recovery during the resto of the preamble</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEMOD_CTRL_EN_MIN_MAX_MF</name>
							<bitRange>[3:3]</bitRange>
							<description>Min max algo after the matched filter</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEMOD_CTRL_EN_MIN_MAX_MF_DISABLE</name>
									<value>0</value>
									<description>Disable the min max algo after the matched filter</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEMOD_CTRL_EN_MIN_MAX_MF_ENABLE</name>
									<value>1</value>
									<description>Enable the min max algo after the matched filter</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEMOD_CTRL_EN_PRE_SYNC</name>
							<bitRange>[2:2]</bitRange>
							<description>Sync detection on the non-delayed path</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEMOD_CTRL_EN_PRE_SYNC_DISABLE</name>
									<value>0</value>
									<description>Disable the sync detection on the non-delayed path</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEMOD_CTRL_EN_PRE_SYNC_ENABLE</name>
									<value>1</value>
									<description>Enable the sync detection on the non-delayed path</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEMOD_CTRL_BLOCK_RSSI_DET</name>
							<bitRange>[1:1]</bitRange>
							<description>RSSI detection during the slow-down period</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEMOD_CTRL_BLOCK_RSSI_DET_DISABLE</name>
									<value>0</value>
									<description>Keep the rssi detection during the slow-down period</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEMOD_CTRL_BLOCK_RSSI_DET_ENABLE</name>
									<value>1</value>
									<description>Block the rssi detection during the slow-down period</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEMOD_CTRL_EARLY_FINE_RECOV</name>
							<bitRange>[0:0]</bitRange>
							<description>Early fine recovery after the packet detection or pre-sync</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEMOD_CTRL_EARLY_FINE_RECOV_DISABLE</name>
									<value>0</value>
									<description>Disable the early fine recovery</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEMOD_CTRL_EARLY_FINE_RECOV_ENABLE</name>
									<value>1</value>
									<description>Enable the early fine recovery</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG33</name>
					<description>REG33</description>
					<addressOffset>0xCC</addressOffset>
					<size>32</size>
					<resetValue>0x33</resetValue>
					<resetMask>0x7FF7FFF</resetMask>
					<fields>
						<field>
							<name>CK_DIV_1_6_CK_DIV_1_6</name>
							<bitRange>[26:24]</bitRange>
							<description>Clock division factor for ck_div_1_6</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CK_DIV_1_6_NO_CLOCK</name>
									<value>0</value>
									<description>No clock is generated</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CK_DIV_1_6_PRESCALE_1</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CK_DIV_1_6_PRESCALE_2</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CK_DIV_1_6_PRESCALE_3</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CK_DIV_1_6_PRESCALE_4</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CK_DIV_1_6_PRESCALE_5</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CK_DIV_1_6_PRESCALE_6</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CK_DIV_1_6_PRESCALE_7</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SPARES_SPARES</name>
							<bitRange>[23:16]</bitRange>
							<description>Spare bits</description>
							<access>read-write</access>
						</field>
						<field>
							<name>PADS_PE_DS_GPIO_DS</name>
							<bitRange>[14:14]</bitRange>
							<description>Increased drive strength of the digital pads</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PADS_PE_DS_GPIO_DS_DISABLE</name>
									<value>0</value>
									<description>Disable the increased drive strength of the digital pads</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PADS_PE_DS_GPIO_DS_ENABLE</name>
									<value>1</value>
									<description>Enable the increased drive strength of the digital pads</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PADS_PE_DS_GPIO_PE</name>
							<bitRange>[13:13]</bitRange>
							<description>Pull-up of the GPIO pads</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PADS_PE_DS_GPIO_PE_DISABLE</name>
									<value>0</value>
									<description>Disable the pull-up of the GPIO pads</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PADS_PE_DS_GPIO_PE_ENABLE</name>
									<value>1</value>
									<description>Enable the pull-up of the GPIO pads</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PADS_PE_DS_NRESET_PE</name>
							<bitRange>[12:12]</bitRange>
							<description>Pull-up of the NRESET pads</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PADS_PE_DS_NRESET_PE_DISABLE</name>
									<value>0</value>
									<description>Disable the pull-up of the NRESET pads</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PADS_PE_DS_NRESET_PE_ENABLE</name>
									<value>1</value>
									<description>Enable the pull-up of the NRESET pads</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PADS_PE_DS_SPI_MISO_PE</name>
							<bitRange>[11:11]</bitRange>
							<description>Pull-up of the SPI MISO pads</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PADS_PE_DS_SPI_MISO_PE_DISABLE</name>
									<value>0</value>
									<description>Disable the pull-up of the SPI MISO pads</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PADS_PE_DS_SPI_MISO_PE_ENABLE</name>
									<value>1</value>
									<description>Enable the pull-up of the SPI MISO pads</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PADS_PE_DS_SPI_MOSI_PE</name>
							<bitRange>[10:10]</bitRange>
							<description>Pull-up of the SPI MOSI pads</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PADS_PE_DS_SPI_MOSI_PE_DISABLE</name>
									<value>0</value>
									<description>Disable the pull-up of the SPI MOSI pads</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PADS_PE_DS_SPI_MOSI_PE_ENABLE</name>
									<value>1</value>
									<description>Enable the pull-up of the SPI MOSI pads</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PADS_PE_DS_SPI_SCLK_PE</name>
							<bitRange>[9:9]</bitRange>
							<description>Pull-up of the SPI CLK pads</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PADS_PE_DS_SPI_SCLK_PE_DISABLE</name>
									<value>0</value>
									<description>Disable the pull-up of the SPI CLK pads</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PADS_PE_DS_SPI_SCLK_PE_ENABLE</name>
									<value>1</value>
									<description>Enable the pull-up of the SPI CLK pads</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PADS_PE_DS_SPI_CS_N_PE</name>
							<bitRange>[8:8]</bitRange>
							<description>Pull-up of the SPI CSN pads</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PADS_PE_DS_SPI_CS_N_PE_DISABLE</name>
									<value>0</value>
									<description>Disable the pull-up of the SPI CSN pads</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PADS_PE_DS_SPI_CS_N_PE_ENABLE</name>
									<value>1</value>
									<description>Enable the pull-up of the SPI CSN pads</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_FLL_SB_FLL_DITHER</name>
							<bitRange>[7:6]</bitRange>
							<description>Select the dithering</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_DITHER_OFF</name>
									<value>0</value>
									<description>No dithering</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_DITHER_PN9</name>
									<value>1</value>
									<description>PN9 positive</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_DITHER_PN10</name>
									<value>2</value>
									<description>PN10 negative</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_DITHER_PN9_PN10</name>
									<value>3</value>
									<description>PN9+PN10</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_FLL_SB_FLL_CIC_TAU</name>
							<bitRange>[5:4]</bitRange>
							<description>Set the CIC decimator factor</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_CIC_TAU_16</name>
									<value>0</value>
									<description>Decimate by 16</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_CIC_TAU_32</name>
									<value>1</value>
									<description>Decimate by 32</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_CIC_TAU_64</name>
									<value>2</value>
									<description>Decimate by 64</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_CIC_TAU_128</name>
									<value>3</value>
									<description>Decimate by 128</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_FLL_SB_FLL_PH_4_N8</name>
							<bitRange>[3:3]</bitRange>
							<description>Phases in the frequency detecto</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_PH_4_N8_8</name>
									<value>0</value>
									<description>Use 8 phases in the frequency detector</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_PH_4_N8_4</name>
									<value>1</value>
									<description>Use 4 phases in the frequency detector</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_FLL_SB_FLL_WAIT</name>
							<bitRange>[2:0]</bitRange>
							<description>Set the number of CIC samples before stopping the FLL</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_WAIT_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG34</name>
					<description>REG34</description>
					<addressOffset>0xD0</addressOffset>
					<size>32</size>
					<resetValue>0xAE2F</resetValue>
					<resetMask>0xBF3F</resetMask>
					<fields>
						<field>
							<name>CLK_RECOVERY_CLK_RECOV_CORR</name>
							<bitRange>[29:24]</bitRange>
							<description>Number of samples that covers the clock recovery correlator</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_RECOVERY_CLK_RECOV_CORR_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_RECOVERY_CLK_AB_LIMIT</name>
							<bitRange>[23:16]</bitRange>
							<description>Time constant for switch the clock phase if chosen wrong in clk recovery algorithm</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_RECOVERY_CLK_AB_LIMIT_DEFAULT</name>
									<value>128</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PRE_DIST_EN_PRE_DIST</name>
							<bitRange>[15:15]</bitRange>
							<description>Tx pre-distortion filter</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PRE_DIST_EN_PRE_DIST_DISABLE</name>
									<value>0</value>
									<description>Disable the Tx pre-distortion filter</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TX_PRE_DIST_EN_PRE_DIST_ENABLE</name>
									<value>1</value>
									<description>Enable the Tx pre-distortion filter</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PRE_DIST_PRE_DIST_B0</name>
							<bitRange>[13:8]</bitRange>
							<description>Coefficient b0 of the Tx pre-distortion filter: the coefficient value is the (pre_dist_b0+64)/128</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PRE_DIST_PRE_DIST_B0_DEFAULT</name>
									<value>46</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PRE_DIST_PRE_DIST_A0</name>
							<bitRange>[5:0]</bitRange>
							<description>Coefficient a0 of the Tx pre-distortion filter: the coefficient value is the (pre_dist_a0+64)/128</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PRE_DIST_PRE_DIST_A0_DEFAULT</name>
									<value>47</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_BLE_LR</name>
					<description>BLE_LR</description>
					<addressOffset>0xD4</addressOffset>
					<size>32</size>
					<resetValue>0x3000</resetValue>
					<resetMask>0x3F1F</resetMask>
					<fields>
						<field>
							<name>BLR_SYNC_THRESHOLD_BLE_SYNC_THR</name>
							<bitRange>[30:24]</bitRange>
							<description>Threshold for the BLR sync word detector</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLR_SYNC_THRESHOLD_BLE_SYNC_THR_DEFAULT</name>
									<value>56</value>
									<description>Unsigned value smaller than 64</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLR_PREAMBLE_BLE_PRE_THR</name>
							<bitRange>[19:16]</bitRange>
							<description>Threshold for the BLR preamble detector</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLR_PREAMBLE_BLE_PRE_THR_DEFAULT</name>
									<value>1</value>
									<description>Unsigned value</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_LONG_RANGE_BLR_PUT_RI_FIFO</name>
							<bitRange>[15:15]</bitRange>
							<description>During the reception the RI (rate indicator) is put into the Rx FIFO</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_BLR_PUT_RI_FIFO_DISABLE</name>
									<value>0</value>
									<description>Do not put RI in the RX FIFO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_BLR_PUT_RI_FIFO_ENABLE</name>
									<value>1</value>
									<description>Put RI in the RX FIFO</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_LONG_RANGE_BLR500_NO_ROUGH</name>
							<bitRange>[14:14]</bitRange>
							<description>Rough recovery is stopped during the 500kbps payloads of BLR packets</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_BLR500_NO_ROUGH_NO_STOP</name>
									<value>0</value>
									<description>Rough recovery is not stopped</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_BLR500_NO_ROUGH_STOP</name>
									<value>1</value>
									<description>Rough recovery is stopped</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_LONG_RANGE_BLR_LIN_FILTER</name>
							<bitRange>[13:13]</bitRange>
							<description>Matched filter</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_BLR_LIN_FILTER_DISABLE</name>
									<value>0</value>
									<description>The matched filter is not linear in BLR mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_BLR_LIN_FILTER_ENABLE</name>
									<value>1</value>
									<description>The matched filter is linear in BLR mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_LONG_RANGE_EN_BLR_FLUSH</name>
							<bitRange>[12:12]</bitRange>
							<description>Viterbi path 0 flushing at the end of the packet</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_EN_BLR_FLUSH_DISABLE</name>
									<value>0</value>
									<description>The Viterbi path 0 is not flushed at 2Mbps</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_EN_BLR_FLUSH_ENABLE</name>
									<value>1</value>
									<description>The Viterbi path 0 is flushed at 2Mbps</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_LONG_RANGE_BLR_USE_EXT_LEN</name>
							<bitRange>[11:11]</bitRange>
							<description>BLR_PKT_LEN for flushing out the Viterbi</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_BLR_USE_EXT_LEN_NOT_USED</name>
									<value>0</value>
									<description>The value in BLR_PKT_LEN will not be used for the flush out of the Viterbi at the end of the packet</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_BLR_USE_EXT_LEN_USED</name>
									<value>1</value>
									<description>The value in BLR_PKT_LEN will be used for the flush out of the Viterbi at the end of the packet</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_LONG_RANGE_DISABLE_BLR_TX</name>
							<bitRange>[10:10]</bitRange>
							<description>Long Range feature in Tx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_DISABLE_BLR_TX_ENABLE</name>
									<value>0</value>
									<description>Long Range feature is enabled in Tx mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_DISABLE_BLR_TX_DISABLE</name>
									<value>1</value>
									<description>Long Range feature is disabled in Tx mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_LONG_RANGE_BLR_500_N125</name>
							<bitRange>[9:9]</bitRange>
							<description>Data rate selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_BLR_500_N125_125</name>
									<value>0</value>
									<description>125 kbps mode is used</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_BLR_500_N125_500</name>
									<value>1</value>
									<description>500 kbps mode is used</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_LONG_RANGE_EN_BLR</name>
							<bitRange>[8:8]</bitRange>
							<description>BLE long range mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_EN_BLR_DISABLE</name>
									<value>0</value>
									<description>Disable the BLE long range mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_EN_BLR_ENABLE</name>
									<value>1</value>
									<description>Enable the BLE long range mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HW_TRIGGER_HW_TRIG_GPIO</name>
							<bitRange>[4:4]</bitRange>
							<description>HW trigger is mapped on the GPIO instead of the Tx_on signal 0x0</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>HW_TRIGGER_HW_TRIG_GPIO_TX_ON</name>
									<value>0</value>
									<description>HW trigger mapped on TX_ON</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>HW_TRIGGER_HW_TRIG_GPIO</name>
									<value>1</value>
									<description>HW trigger mapped on GPIO</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HW_TRIGGER_HW_TRIG_SUBBAND</name>
							<bitRange>[3:3]</bitRange>
							<description>Trigger will activate the sub-band selection during the Tx activation 0x0</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>HW_TRIGGER_HW_TRIG_SUBBAND_NOT_ACTIVE</name>
									<value>0</value>
									<description>HW trigger does not active sub-band selection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>HW_TRIGGER_HW_TRIG_SUBBAND_ACTIVE</name>
									<value>1</value>
									<description>HW trigger actives sub-band selection</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HW_TRIGGER_HW_TRIG_TX_NRX</name>
							<bitRange>[2:2]</bitRange>
							<description>Trigger will activate the Tx mode; if set to 0, the Rx will be activated 0x0</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>HW_TRIGGER_HW_TRIG_TX_NRX_RX</name>
									<value>0</value>
									<description>HW trigger actives RX mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>HW_TRIGGER_HW_TRIG_TX_NRX_TX</name>
									<value>1</value>
									<description>HW trigger actives TX mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HW_TRIGGER_HW_TRIG_LOW</name>
							<bitRange>[1:1]</bitRange>
							<description>Trigger is active low, high otherwise 0x0</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>HW_TRIGGER_HW_TRIG_LOW_LOW</name>
									<value>0</value>
									<description>HW trigger active low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>HW_TRIGGER_HW_TRIG_LOW_HIGH</name>
									<value>1</value>
									<description>HW trigger active high</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HW_TRIGGER_HW_TRIG_ACTIVE</name>
							<bitRange>[0:0]</bitRange>
							<description>Enable HW trigger</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>HW_TRIGGER_HW_TRIG_ACTIVE_DISABLE</name>
									<value>0</value>
									<description>Disable HW trigger</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>HW_TRIGGER_HW_TRIG_ACTIVE_ENABLE</name>
									<value>1</value>
									<description>Enable HW trigger</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG36</name>
					<description>REG36</description>
					<addressOffset>0xD8</addressOffset>
					<size>32</size>
					<resetValue>0x0C</resetValue>
					<resetMask>0x7FFF011F</resetMask>
					<fields>
						<field>
							<name>IQ_SPARES_EN_BIAS_SPARE</name>
							<bitRange>[30:28]</bitRange>
							<description>Enable for IQ spares</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQ_SPARES_EN_BIAS_SPARE_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQ_SPARES_IQ_SPARE_2</name>
							<bitRange>[27:24]</bitRange>
							<description>Spare Bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQ_SPARES_IQ_SPARE_2_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQ_SPARES_IQ_SPARE_1</name>
							<bitRange>[23:20]</bitRange>
							<description>Spare Bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQ_SPARES_IQ_SPARE_1_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQ_SPARES_IQ_SPARE_0</name>
							<bitRange>[19:16]</bitRange>
							<description>Spare Bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQ_SPARES_IQ_SPARE_0_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MISC_ISO_VDDA</name>
							<bitRange>[8:8]</bitRange>
							<description>Set to 1 to isolate VDDA signals</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MISC_ISO_VDDA_NOT_ISOLATE</name>
									<value>0</value>
									<description>Do not isolate VDDA signals</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MISC_ISO_VDDA_ISOLATE</name>
									<value>1</value>
									<description>Isolate VDDA signals</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLR_DEMAPPER_BLR_USE_EXT_VIT_GFSK</name>
							<bitRange>[4:4]</bitRange>
							<description>500kbps BLR uses the Viterbi GFSK decision</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLR_DEMAPPER_BLR_USE_EXT_VIT_GFSK_DISABLE</name>
									<value>0</value>
									<description>Do not use the Viterbi GFSK decision</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLR_DEMAPPER_BLR_USE_EXT_VIT_GFSK_ENABLE</name>
									<value>1</value>
									<description>Use the Viterbi GFSK decision</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLR_DEMAPPER_BLR_500_DPHASE</name>
							<bitRange>[3:2]</bitRange>
							<description>Set the distance between samples for the phase to frequency conversion in S2 mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLR_DEMAPPER_BLR_500_DPHASE_2</name>
									<value>0</value>
									<description>2 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLR_DEMAPPER_BLR_500_DPHASE_4</name>
									<value>1</value>
									<description>4 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLR_DEMAPPER_BLR_500_DPHASE_6</name>
									<value>2</value>
									<description>6 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLR_DEMAPPER_BLR_500_DPHASE_8</name>
									<value>3</value>
									<description>8 samples</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLR_DEMAPPER_BLR_500_LOW_GAIN</name>
							<bitRange>[1:1]</bitRange>
							<description>Set the low gain in S2 mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLR_DEMAPPER_BLR_500_LOW_GAIN_DISABLE</name>
									<value>0</value>
									<description>Do not set low gain in S2 mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLR_DEMAPPER_BLR_500_LOW_GAIN_ENABLE</name>
									<value>1</value>
									<description>Set low gain in S2 mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLR_DEMAPPER_BLR_125_LOW_GAIN</name>
							<bitRange>[0:0]</bitRange>
							<description>Set the low gain in S8 mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLR_DEMAPPER_BLR_125_LOW_GAIN_DISABLE</name>
									<value>0</value>
									<description>Do not set low gain in S8 mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLR_DEMAPPER_BLR_125_LOW_GAIN_ENABLE</name>
									<value>1</value>
									<description>Set low gain in S8 mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_PROT_TIMER</name>
					<description>PROT_TIMER</description>
					<addressOffset>0xDC</addressOffset>
					<size>32</size>
					<resetValue>0x42500</resetValue>
					<resetMask>0xBF7FFF8F</resetMask>
					<fields>
						<field>
							<name>PROT_TIMER_CONF_EN_PROT_TIMER</name>
							<bitRange>[31:31]</bitRange>
							<description>Enable the protocol timer</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PROT_TIMER_CONF_EN_PROT_TIMER_DISABLE</name>
									<value>0</value>
									<description>Disable protocol timer</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PROT_TIMER_CONF_EN_PROT_TIMER_ENABLE</name>
									<value>1</value>
									<description>Enable protocol timer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PROT_TIMER_CONF_PT_T_STP_1</name>
							<bitRange>[29:27]</bitRange>
							<description>Configure the time stamp 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PROT_TIMER_CONF_PT_T_STP_1_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PROT_TIMER_CONF_PT_T_STP_0</name>
							<bitRange>[26:24]</bitRange>
							<description>Configure the time stamp 0</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PROT_TIMER_CONF_PT_T_STP_0_NO_STAMP</name>
									<value>0</value>
									<description>No time stamp</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PROT_TIMER_CONF_PT_T_STP_0_TIMER_TRIGGER</name>
									<value>1</value>
									<description>Protocol timer trigger</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PROT_TIMER_CONF_PT_T_STP_0_TRIGGER_TX_STOP</name>
									<value>4</value>
									<description>TX stop trigger</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PROT_TIMER_CONF_PT_T_STP_0_TRIGGER_RX_SYNC</name>
									<value>5</value>
									<description>RX sync trigger</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PROT_TIMER_CONF_PT_T_STP_0_TRIGGER_RX_STOP</name>
									<value>6</value>
									<description>RX stop trigger</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PROT_TIMER_CONF_PT_T_STP_0_TRIGGER_RX_RECEIVED</name>
									<value>7</value>
									<description>RX received trigger</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STAGING_PS_NZ_START_BIT</name>
							<bitRange>[22:22]</bitRange>
							<description>Select the frequency offset</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>STAGING_PS_NZ_START_BIT_0</name>
									<value>0</value>
									<description>Select bit 0 (-250 kHz offset)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>STAGING_PS_NZ_START_BIT_1</name>
									<value>1</value>
									<description>Select bit 1 (+250 kHz offset)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STAGING_PS_NZ_START</name>
							<bitRange>[21:21]</bitRange>
							<description>Start the pulse shaper with a +/- 250 kHz frequency offset</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>STAGING_PS_NZ_START_NO_OFFSET</name>
									<value>0</value>
									<description>Do not start the pulse shaper with a frequency offset</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>STAGING_PS_NZ_START_OFFSET</name>
									<value>1</value>
									<description>Start the pulse shaper with a frequency offset</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STAGING_DEL_PA_RAMPDW</name>
							<bitRange>[20:20]</bitRange>
							<description>Delay the PA ramp-down by 4.5 us</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>STAGING_DEL_PA_RAMPDW_NO_DELAY</name>
									<value>0</value>
									<description>Do not delay PA ramp down</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>STAGING_DEL_PA_RAMPDW_DELAY</name>
									<value>1</value>
									<description>Delay PA ramp down</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STAGING_PEAK_DET_TH_SHIFT</name>
							<bitRange>[19:19]</bitRange>
							<description>Peak detector threshold shift</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>STAGING_PEAK_DET_TH_SHIFT_NO_SHIFT</name>
									<value>0</value>
									<description>Do not shift peak detector</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>STAGING_PEAK_DET_TH_SHIFT_SHIFT</name>
									<value>1</value>
									<description>Shift peak detector</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STAGING_AGC_DERIV_LVL</name>
							<bitRange>[18:17]</bitRange>
							<description>Select the AGC derivative level</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>STAGING_AGC_DERIV_LVL_16</name>
									<value>0</value>
									<description>Level 16</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>STAGING_AGC_DERIV_LVL_24</name>
									<value>1</value>
									<description>Level 24</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>STAGING_AGC_DERIV_LVL_32</name>
									<value>2</value>
									<description>Level 32</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>STAGING_AGC_DERIV_LVL_48</name>
									<value>3</value>
									<description>Level 48</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STAGING_AGC_USE_DERIV</name>
							<bitRange>[16:16]</bitRange>
							<description>AGC algorithm uses the derivative information to accelerate the AGC settling</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>STAGING_AGC_USE_DERIV_NOT_USED</name>
									<value>0</value>
									<description>Do not use derivative information</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>STAGING_AGC_USE_DERIV_USED</name>
									<value>1</value>
									<description>Use derivative information</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_DTM_BLE_DTM_LEN</name>
							<bitRange>[15:8]</bitRange>
							<description>Set the BLE DTM packet length</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_DTM_BLE_DTM_LEN_DEFAULT</name>
									<value>37</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_DTM_EN_BLE_DTM</name>
							<bitRange>[7:7]</bitRange>
							<description>Enable the BLE DTM automatic packets</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_DTM_EN_BLE_DTM_DISABLE</name>
									<value>0</value>
									<description>Disable BLE DTM automatic packets</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_DTM_EN_BLE_DTM_ENABLE</name>
									<value>1</value>
									<description>Enable BLE DTM automatic packets</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_DTM_BLE_DTM_PKT_TYPE</name>
							<bitRange>[3:0]</bitRange>
							<description>Set the BLE DTM packet type (see Bluetooth specification)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_DTM_BLE_DTM_PKT_TYPE_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_CTE_OPTS</name>
					<description>CTE_OPTS</description>
					<addressOffset>0xE0</addressOffset>
					<size>32</size>
					<resetValue>0x300E</resetValue>
					<resetMask>0x3FFF7FFF</resetMask>
					<fields>
						<field>
							<name>CTE_OPTS_RECT_PS_CTE</name>
							<bitRange>[29:29]</bitRange>
							<description>Use rectangular pulse shape during the CTE</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_OPTS_RECT_PS_CTE_DISABLE</name>
									<value>0</value>
									<description>Disable CTE with rectangular pulse shaping</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_OPTS_RECT_PS_CTE_ENABLE</name>
									<value>1</value>
									<description>Enable CTE with rectangular pulse shaping</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_OPTS_USE_CTE_WO_CP</name>
							<bitRange>[28:28]</bitRange>
							<description>Enable the CTE without reading or inserting the CP</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_OPTS_USE_CTE_WO_CP_DISABLE</name>
									<value>0</value>
									<description>Disable CTE without reading CP</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_OPTS_USE_CTE_WO_CP_ENABLE</name>
									<value>1</value>
									<description>Enable CTE without reading CP</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_OPTS_CTE_AMPL</name>
							<bitRange>[27:27]</bitRange>
							<description>Enable the usage of the RSSI values to adapt the amplitude of the IQ signal based to the RSSI value</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_OPTS_CTE_AMPL_DISABLE</name>
									<value>0</value>
									<description>Disable RSSI for IQ signal validation</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_OPTS_CTE_AMPL_ENABLE</name>
									<value>1</value>
									<description>Enable RSSI for IQ signal validation</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_OPTS_DF_AOA_SLOT_TIME</name>
							<bitRange>[26:26]</bitRange>
							<description>Indicate the switching/sampling slot period for AoA</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_OPTS_DF_AOA_SLOT_TIME_1</name>
									<value>0</value>
									<description>1us switching period</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_OPTS_DF_AOA_SLOT_TIME_2</name>
									<value>1</value>
									<description>2us switching period</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_OPTS_CP_INSERT</name>
							<bitRange>[25:25]</bitRange>
							<description>Force the CP bit in the packet header to 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_OPTS_CP_INSERT_DISABLE</name>
									<value>0</value>
									<description>Disable forcing CP bit to 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_OPTS_CP_INSERT_ENABLE</name>
									<value>1</value>
									<description>Enable forcing CP bit to 1</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_OPTS_EN_READ_CP</name>
							<bitRange>[24:24]</bitRange>
							<description>CP bit is read in the packet header (BLE standard)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_OPTS_EN_READ_CP_DISABLE</name>
									<value>0</value>
									<description>Disable reading CP bit</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_OPTS_EN_READ_CP_ENABLE</name>
									<value>1</value>
									<description>Enable reading CP bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_OPTS_CTE_INFO</name>
							<bitRange>[23:16]</bitRange>
							<description>Set the CTEInfo field in the packet header while cp_insert is set to 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_OPTS_CTE_INFO_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ASK_MOD_ASK_MAX</name>
							<bitRange>[14:10]</bitRange>
							<description>Set the maximum value for the ASK modulation</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASK_MOD_ASK_MAX_DEFAULT</name>
									<value>12</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ASK_MOD_ASK_MIN</name>
							<bitRange>[9:5]</bitRange>
							<description>Set the minimum value for the ASK modulation</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASK_MOD_ASK_MIN_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ASK_MOD_ASK_CNT</name>
							<bitRange>[4:1]</bitRange>
							<description>Set the how long to count for the ASK modulation</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASK_MOD_ASK_CNT_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ASK_MOD_EN_RSSI_ASK</name>
							<bitRange>[0:0]</bitRange>
							<description>PA will perform an ASK modulation</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASK_MOD_EN_RSSI_ASK_DISABLE</name>
									<value>0</value>
									<description>Disable PA ASK modulation</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASK_MOD_EN_RSSI_ASK_ENABLE</name>
									<value>1</value>
									<description>Enable PA ASK modulation</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_PT_DELTA_0</name>
					<description>PT_DELTA_0</description>
					<addressOffset>0xE4</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xC00FFFFF</resetMask>
					<fields>
						<field>
							<name>PT_DELTA_TS_0_PT_DELTA_T0_MULT</name>
							<bitRange>[31:30]</bitRange>
							<description>Multiplier for the delta t0</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PT_DELTA_TS_0_PT_DELTA_T0_MULT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PT_DELTA_TS_0_PT_DELTA_T0</name>
							<bitRange>[19:0]</bitRange>
							<description>Delta t0 for the protocol timer</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PT_DELTA_TS_0_PT_DELTA_T0_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_PT_DELTA_1</name>
					<description>PT_DELTA_1</description>
					<addressOffset>0xE8</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xC00FFFFF</resetMask>
					<fields>
						<field>
							<name>PT_DELTA_TS_1_PT_DELTA_T1_MULT</name>
							<bitRange>[31:30]</bitRange>
							<description>Multiplier for the delta t1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PT_DELTA_TS_1_PT_DELTA_T1_MULT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PT_DELTA_TS_1_PT_DELTA_T1</name>
							<bitRange>[19:0]</bitRange>
							<description>Delta t1 for the protocol timer</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PT_DELTA_TS_1_PT_DELTA_T1_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_CTE_IF</name>
					<description>CTE_IF</description>
					<addressOffset>0xEC</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FF3F3F</resetMask>
					<fields>
						<field>
							<name>CTE_CTRL_DELAY_TX_DF_DELAY_TX</name>
							<bitRange>[25:16]</bitRange>
							<description>Delay (in 62.5ns) form the serializer up to the antenna (direction finding)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_CTRL_DELAY_TX_DF_DELAY_TX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANTENNA_CONF_DF_IND_PATTERN</name>
							<bitRange>[13:13]</bitRange>
							<description>Separate the antenna switching pattern from the reference one</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANTENNA_CONF_DF_IND_PATTERN_DISABLE</name>
									<value>0</value>
									<description>Disable the seperation of the antenna switching pattern</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANTENNA_CONF_DF_IND_PATTERN_ENABLE</name>
									<value>1</value>
									<description>Enable the seperation of the antenna switching pattern</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANTENNA_CONF_DF_IND_ANTENNA</name>
							<bitRange>[12:12]</bitRange>
							<description>Make the antenna for DF independent from the rest of the packet</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANTENNA_CONF_DF_IND_ANTENNA_DISABLE</name>
									<value>0</value>
									<description>Disable the independancy of the antenna</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANTENNA_CONF_DF_IND_ANTENNA_ENABLE</name>
									<value>1</value>
									<description>Enable the independancy of the antenna</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANTENNA_CONF_ANT_LUT_M</name>
							<bitRange>[11:8]</bitRange>
							<description>Number of states used (-1) in the antenna LUT</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANTENNA_CONF_ANT_LUT_M_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_AUTO_PULL_EXT_IQ_SMP_TYPE</name>
							<bitRange>[5:5]</bitRange>
							<description>Select the external IQ sample signal qualifier type</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_EXT_IQ_SMP_TYPE_PULSE</name>
									<value>0</value>
									<description>Pulse</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_EXT_IQ_SMP_TYPE_TOGGLE</name>
									<value>1</value>
									<description>Toggle</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_AUTO_PULL_IQ_MSB</name>
							<bitRange>[4:4]</bitRange>
							<description>Select which signal is sent over the MSB in case of a 16bits buffers</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_IQ_MSB_Q</name>
									<value>0</value>
									<description>I LSB, Q MSB</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_IQ_MSB_I</name>
									<value>1</value>
									<description>Q LSB, I MSB</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_AUTO_PULL_IQ_DATA_BUS_SIZE</name>
							<bitRange>[3:2]</bitRange>
							<description>Select the bus data size of IQ signals</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_IQ_DATA_BUS_SIZE_4</name>
									<value>0</value>
									<description>4 bits</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_IQ_DATA_BUS_SIZE_8</name>
									<value>1</value>
									<description>8 bits</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_IQ_DATA_BUS_SIZE_16</name>
									<value>2</value>
									<description>16 bits</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_AUTO_PULL_CTE_QUAL</name>
							<bitRange>[1:1]</bitRange>
							<description>Select the CTE data qualifier</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_CTE_QUAL_TOGGLE</name>
									<value>0</value>
									<description>Toggling signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_CTE_QUAL_CLOCK</name>
									<value>1</value>
									<description>Clock signal</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_AUTO_PULL_EN_CTE_AUTO_PULL</name>
							<bitRange>[0:0]</bitRange>
							<description>Enable the automatic push of CTE data to an external IP</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_EN_CTE_AUTO_PULL_DISABLE</name>
									<value>0</value>
									<description>Disable automatic push of CTE data</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_EN_CTE_AUTO_PULL_ENABLE</name>
									<value>1</value>
									<description>Enable automatic push of CTE data</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_CTE_CTRL</name>
					<description>CTE_CTRL</description>
					<addressOffset>0xF0</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FF03FF</resetMask>
					<fields>
						<field>
							<name>CTE_CTRL_DELAY_RX_DF_DELAY_SWITCH_RX</name>
							<bitRange>[25:16]</bitRange>
							<description>Delay (in 62.5ns) from the antennae up to the deserializer (direction finding)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_CTRL_DELAY_RX_DF_DELAY_SWITCH_RX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_CTRL_DELAY_RX_DF_DELAY_SAMPLE_RX</name>
							<bitRange>[9:0]</bitRange>
							<description>Delay (in 62.5ns) from the matched filter up to the deserializer (direction finding)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_CTRL_DELAY_RX_DF_DELAY_SAMPLE_RX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_AGC_ADVANCED</name>
					<description>AGC_ADVANCED</description>
					<addressOffset>0xF4</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x7FF01FF</resetMask>
					<fields>
						<field>
							<name>AGC_SWITCHES_AGC_SHORTS_LUT</name>
							<bitRange>[26:16]</bitRange>
							<description>Array of values that indicates if the highpass shorts must be set for the AGC state passage from n -&gt; n+1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_SWITCHES_AGC_SHORTS_LUT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEBUG_FAKE_IQ_SAMPLES</name>
							<bitRange>[8:8]</bitRange>
							<description>Generate fake IQ samples</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEBUG_FAKE_IQ_SAMPLES_DISABLE</name>
									<value>0</value>
									<description>Disable fake IQ samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEBUG_FAKE_IQ_SAMPLES_ENABLE</name>
									<value>1</value>
									<description>Enable fake IQ samples</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ADVANCED_AGC_TAU_SHORTS</name>
							<bitRange>[7:4]</bitRange>
							<description>Time constant that indicates the time that shorts must be on</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ADVANCED_AGC_TAU_SHORTS_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ADVANCED_AGC_EN_SHORT_PHADC</name>
							<bitRange>[3:3]</bitRange>
							<description>Enable the short on the phADC highpass filter</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ADVANCED_AGC_EN_SHORT_PHADC_DISABLE</name>
									<value>0</value>
									<description>Disable the short on the phADC highpass filter</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AGC_ADVANCED_AGC_EN_SHORT_PHADC_ENABLE</name>
									<value>1</value>
									<description>Enable the short on the phADC highpass filter</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ADVANCED_AGC_EN_SHORT_IFA</name>
							<bitRange>[2:2]</bitRange>
							<description>Enable the short on the IFA highpass filter</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ADVANCED_AGC_EN_SHORT_IFA_DISABLE</name>
									<value>0</value>
									<description>Disable the short on the IFA highpass filter</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AGC_ADVANCED_AGC_EN_SHORT_IFA_ENABLE</name>
									<value>1</value>
									<description>Enable the short on the IFA highpass filter</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ADVANCED_AGC_USE_SHORTS</name>
							<bitRange>[1:1]</bitRange>
							<description>Enable the usage of the shorts located in the BB path,</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ADVANCED_AGC_USE_SHORTS_DISABLE</name>
									<value>0</value>
									<description>Disable using shorts located in BB path</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AGC_ADVANCED_AGC_USE_SHORTS_ENABLE</name>
									<value>1</value>
									<description>Enable using shorts located in BB path</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ADVANCED_AGC_FULL_SPEED</name>
							<bitRange>[0:0]</bitRange>
							<description>Enable the maximum speed in AGC</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ADVANCED_AGC_FULL_SPEED_DISABLE</name>
									<value>0</value>
									<description>Disable maximum AGC speed</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AGC_ADVANCED_AGC_FULL_SPEED_ENABLE</name>
									<value>1</value>
									<description>Enable maximum speed AGC</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REVISION</name>
					<description>REVISION</description>
					<addressOffset>0xFF</addressOffset>
					<size>32</size>
					<resetValue>0x30000000</resetValue>
					<resetMask>0xFF000000</resetMask>
					<fields>
						<field>
							<name>CHIP_ID</name>
							<bitRange>[31:24]</bitRange>
							<description>Version of the chip: 0x00: v1, 0x10: v2A, 0x11: v2B, 0x12: v2C, 0x13: v2D, 0x14: v2E, 0x20: v3</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHIP_ID_DEFAULT</name>
									<value>48</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_FSM_CTRL</name>
					<description>FSM_CTRL</description>
					<addressOffset>0x100</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFF0707</resetMask>
					<fields>
						<field>
							<name>RXFIFO_STATUS_RX_BIST</name>
							<bitRange>[31:25]</bitRange>
							<description>Start the bist test on the Rx FIFO (code 0x5d)</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_BIST_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXFIFO_STATUS_RX_BIST_ERRORS</name>
							<bitRange>[31:30]</bitRange>
							<description>Rx FIFO BIST result</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_BIST_NO_ERROR</name>
									<value>0</value>
									<description>No error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_BIST_CKBD</name>
									<value>1</value>
									<description>Error in checkboard test</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_BIST_ICKBD</name>
									<value>2</value>
									<description>Error in inversed checkboard test</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_BIST_DECODER</name>
									<value>3</value>
									<description>Error in decoder test</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXFIFO_STATUS_RX_NEAR_UNDERFLOW</name>
							<bitRange>[29:29]</bitRange>
							<description>Rx FIFO near underflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_NO_NEAR_UNDERFLOW</name>
									<value>0</value>
									<description>No Rx FIFO near underflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_NEAR_UNDERFLOW</name>
									<value>1</value>
									<description>Rx FIFO near underflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXFIFO_STATUS_RX_NEAR_OVERFLOW</name>
							<bitRange>[28:28]</bitRange>
							<description>Rx FIFO near overflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_NO_NEAR_OVERFLOW</name>
									<value>0</value>
									<description>No Rx FIFO near overflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_NEAR_OVERFLOW</name>
									<value>1</value>
									<description>Rx FIFO near verflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXFIFO_STATUS_RX_UNDERFLOW</name>
							<bitRange>[27:27]</bitRange>
							<description>Rx FIFO underflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_NO_UNDERFLOW</name>
									<value>0</value>
									<description>No Rx FIFO underflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_UNDERFLOW</name>
									<value>1</value>
									<description>Rx FIFO underflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXFIFO_STATUS_RX_OVERFLOW</name>
							<bitRange>[26:26]</bitRange>
							<description>Rx FIFO overflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_NO_OVERFLOW</name>
									<value>0</value>
									<description>No Rx FIFO overflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_OVERFLOW</name>
									<value>1</value>
									<description>Rx FIFO overflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXFIFO_STATUS_RX_FULL</name>
							<bitRange>[25:25]</bitRange>
							<description>Rx FIFO full</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_NOT_FULL</name>
									<value>0</value>
									<description>Rx FIFO is not full</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_FULL</name>
									<value>1</value>
									<description>Rx FIFO is full</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXFIFO_STATUS_FLUSH</name>
							<bitRange>[24:24]</bitRange>
							<description>Rx FIFO flush</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_STATUS_NO_FLUSH</name>
									<value>0</value>
									<description>Don't flush Rx FIFO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXFIFO_STATUS_FLUSH</name>
									<value>1</value>
									<description>Flush Rx FIFO</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXFIFO_STATUS_RX_EMPTY</name>
							<bitRange>[24:24]</bitRange>
							<description>Rx FIFO empty</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_NOT_EMPTY</name>
									<value>0</value>
									<description>Rx FIFO is not empty</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_EMPTY</name>
									<value>1</value>
									<description>Rx FIFO is empty</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXFIFO_STATUS_TX_BIST</name>
							<bitRange>[23:17]</bitRange>
							<description>Start the bist test on the Tx FIFO (code 0x5d)</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_BIST_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXFIFO_STATUS_TX_BIST_ERRORS</name>
							<bitRange>[23:22]</bitRange>
							<description>Tx FIFO BIST result</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_BIST_NO_ERROR</name>
									<value>0</value>
									<description>No error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_BIST_CKBD</name>
									<value>1</value>
									<description>Error in checkboard test</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_BIST_ICKBD</name>
									<value>2</value>
									<description>Error in inversed checkboard test</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_BIST_DECODER</name>
									<value>3</value>
									<description>Error in decoder test</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXFIFO_STATUS_TX_NEAR_UNDERFLOW</name>
							<bitRange>[21:21]</bitRange>
							<description>Tx FIFO near underflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_NO_NEAR_UNDERFLOW</name>
									<value>0</value>
									<description>No Tx FIFO near underflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_NEAR_UNDERFLOW</name>
									<value>1</value>
									<description>Tx FIFO near underflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXFIFO_STATUS_TX_NEAR_OVERFLOW</name>
							<bitRange>[20:20]</bitRange>
							<description>Tx FIFO near overflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_NO_NEAR_OVERFLOW</name>
									<value>0</value>
									<description>No Tx FIFO near overflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_NEAR_OVERFLOW</name>
									<value>1</value>
									<description>Tx FIFO near verflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXFIFO_STATUS_TX_UNDERFLOW</name>
							<bitRange>[19:19]</bitRange>
							<description>Tx FIFO underflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_NO_UNDERFLOW</name>
									<value>0</value>
									<description>No Tx FIFO underflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_UNDERFLOW</name>
									<value>1</value>
									<description>Tx FIFO underflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXFIFO_STATUS_TX_OVERFLOW</name>
							<bitRange>[18:18]</bitRange>
							<description>Tx FIFO overflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_NO_OVERFLOW</name>
									<value>0</value>
									<description>No Tx FIFO overflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_OVERFLOW</name>
									<value>1</value>
									<description>Tx FIFO overflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXFIFO_STATUS_TX_FULL</name>
							<bitRange>[17:17]</bitRange>
							<description>Tx FIFO full</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_NOT_FULL</name>
									<value>0</value>
									<description>Tx FIFO is not full</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_FULL</name>
									<value>1</value>
									<description>Tx FIFO is full</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXFIFO_STATUS_FLUSH</name>
							<bitRange>[16:16]</bitRange>
							<description>Tx FIFO flush</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_STATUS_NO_FLUSH</name>
									<value>0</value>
									<description>Don't flush Tx FIFO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXFIFO_STATUS_FLUSH</name>
									<value>1</value>
									<description>Flush Tx FIFO</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXFIFO_STATUS_TX_EMPTY</name>
							<bitRange>[16:16]</bitRange>
							<description>Tx FIFO empty</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_NOT_EMPTY</name>
									<value>0</value>
									<description>Tx FIFO is not empty</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_EMPTY</name>
									<value>1</value>
									<description>Tx FIFO is empty</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSM_STATUS_TX_NRX</name>
							<bitRange>[10:10]</bitRange>
							<description>Select Rx or Tx mode</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_STATUS_RX_NTX</name>
									<value>0</value>
									<description>Radio is in Rx mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_STATUS_TX_NRX</name>
									<value>1</value>
									<description>Radio is in Tx mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSM_STATUS_STATUS</name>
							<bitRange>[9:8]</bitRange>
							<description>Status of the FSM</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_STATUS_IDLE</name>
									<value>0</value>
									<description>Nothing is done</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_STATUS_TX</name>
									<value>1</value>
									<description>Tx mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_STATUS_RX</name>
									<value>2</value>
									<description>Rx mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_STATUS_SUSPEND</name>
									<value>3</value>
									<description>Suspend</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSM_MODE_RESET</name>
							<bitRange>[3:3]</bitRange>
							<description>FSM reset</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_MODE_NOT_RESET</name>
									<value>0</value>
									<description>Not reset FSM</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_MODE_RESET</name>
									<value>1</value>
									<description>Reset FSM</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSM_MODE_TX_NRX</name>
							<bitRange>[2:2]</bitRange>
							<description>Set the Radio in Tx or Rx mode</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_MODE_RX_NTX</name>
									<value>0</value>
									<description>Set the radio in Rx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_MODE_TX_NRX</name>
									<value>1</value>
									<description>Set the radio in Tx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSM_MODE_RX_MODE</name>
							<bitRange>[2:2]</bitRange>
							<description>Rx status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_MODE_RX_MODE_OFF</name>
									<value>0</value>
									<description>No ongoing Rx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_MODE_RX_MODE_ON</name>
									<value>1</value>
									<description>Rx is ongoing</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSM_MODE_MODE</name>
							<bitRange>[1:0]</bitRange>
							<description>Set the FSM mode</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_MODE_MODE_IDLE</name>
									<value>0</value>
									<description>Nothing is done</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_MODE_MODE_ACTIVATE</name>
									<value>1</value>
									<description>Activate</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_MODE_MODE_CAL_PLL</name>
									<value>2</value>
									<description>Calibrate the PLL</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_MODE_MODE_CAL_PLL_TXRX</name>
									<value>3</value>
									<description>Calibrate the PLL then Tx/Rx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSM_MODE_TX_MODE</name>
							<bitRange>[1:1]</bitRange>
							<description>Tx status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_MODE_TX_MODE_OFF</name>
									<value>0</value>
									<description>No ongoing Tx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_MODE_TX_MODE_ON</name>
									<value>1</value>
									<description>Tx is ongoing</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSM_MODE_N_IDLE</name>
							<bitRange>[0:0]</bitRange>
							<description>FSM status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_MODE_IDLE</name>
									<value>0</value>
									<description>FSM is in the Idle mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_MODE_N_IDLE</name>
									<value>1</value>
									<description>FSM is not in the Idle mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_IQFIFO_STATUS</name>
					<description>IQFIFO_STATUS</description>
					<addressOffset>0x104</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1FFFFFF</resetMask>
					<fields>
						<field>
							<name>TXFIFO_COUNT_TX_COUNT</name>
							<bitRange>[24:16]</bitRange>
							<description>Number of bytes in the Tx FIFO</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_COUNT_TX_COUNT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQFIFO_COUNT_IQ_COUNT</name>
							<bitRange>[15:8]</bitRange>
							<description>Number of bytes in the IQ FIFO</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_COUNT_IQ_COUNT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQFIFO_STATUS_IQ_BIST</name>
							<bitRange>[7:1]</bitRange>
							<description>Start the BIST test on the IQ FIFO (code 0x5d)</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_BIST_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQFIFO_STATUS_IQ_BIST_ERRORS</name>
							<bitRange>[7:6]</bitRange>
							<description>IQ FIFO BIST result</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_BIST_NO_ERROR</name>
									<value>0</value>
									<description>No error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_BIST_CKBD</name>
									<value>1</value>
									<description>Error in checkboard test</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_BIST_ICKBD</name>
									<value>2</value>
									<description>Error in inversed checkboard test</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_BIST_DECODER</name>
									<value>3</value>
									<description>Error in decoder test</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQFIFO_STATUS_IQ_NEAR_UNDERFLOW</name>
							<bitRange>[5:5]</bitRange>
							<description>IQ FIFO near underflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_NO_NEAR_UNDERFLOW</name>
									<value>0</value>
									<description>No Tx FIFO near underflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_NEAR_UNDERFLOW</name>
									<value>1</value>
									<description>Tx FIFO near underflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQFIFO_STATUS_IQ_NEAR_OVERFLOW</name>
							<bitRange>[4:4]</bitRange>
							<description>IQ FIFO near overflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_NO_NEAR_OVERFLOW</name>
									<value>0</value>
									<description>No Tx FIFO near overflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_NEAR_OVERFLOW</name>
									<value>1</value>
									<description>Tx FIFO near overflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQFIFO_STATUS_IQ_UNDERFLOW</name>
							<bitRange>[3:3]</bitRange>
							<description>IQ FIFO underflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_NO_UNDERFLOW</name>
									<value>0</value>
									<description>No Tx FIFO underflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_UNDERFLOW</name>
									<value>1</value>
									<description>Tx FIFO underflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQFIFO_STATUS_IQ_OVERFLOW</name>
							<bitRange>[2:2]</bitRange>
							<description>IQ FIFO overflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_NO_OVERFLOW</name>
									<value>0</value>
									<description>No Tx FIFO overflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_OVERFLOW</name>
									<value>1</value>
									<description>Tx FIFO overflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQFIFO_STATUS_IQ_FULL</name>
							<bitRange>[1:1]</bitRange>
							<description>IQ FIFO full</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_NOT_FULL</name>
									<value>0</value>
									<description>Tx FIFO is not full</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_FULL</name>
									<value>1</value>
									<description>Tx FIFO is full</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQFIFO_STATUS_FLUSH</name>
							<bitRange>[0:0]</bitRange>
							<description>IQ FIFO flush</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_STATUS_NO_FLUSH</name>
									<value>0</value>
									<description>Don't flush Tx FIFO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IQFIFO_STATUS_FLUSH</name>
									<value>1</value>
									<description>Flush Tx FIFO</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQFIFO_STATUS_IQ_EMPTY</name>
							<bitRange>[0:0]</bitRange>
							<description>IQ FIFO empty</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_NOT_EMPTY</name>
									<value>0</value>
									<description>Tx FIFO is not empty</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_EMPTY</name>
									<value>1</value>
									<description>Tx FIFO is empty</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_TXFIFO</name>
					<description>TXFIFO</description>
					<addressOffset>0x108</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields>
						<field>
							<name>TXFIFO_TX_DATA</name>
							<bitRange>[7:0]</bitRange>
							<description>Data to be sent</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_TX_DATA_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_RXFIFO</name>
					<description>RXFIFO</description>
					<addressOffset>0x10C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>RXFIFO_RX_DATA</name>
							<bitRange>[7:0]</bitRange>
							<description>Received data</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_RX_DATA_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_IQFIFO</name>
					<description>IQFIFO</description>
					<addressOffset>0x110</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>IQFIFO_IQ_DATA</name>
							<bitRange>[7:0]</bitRange>
							<description>IQ data for AoA or AoD</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_IQ_DATA_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_REG45</name>
					<description>REG45</description>
					<addressOffset>0x114</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FF01FF</resetMask>
					<fields>
						<field>
							<name>RSSI_AVG_RSSI_AVG</name>
							<bitRange>[25:16]</bitRange>
							<description>Filtered RSSI value</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_AVG_RSSI_AVG_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXFIFO_COUNT_RX_COUNT</name>
							<bitRange>[8:0]</bitRange>
							<description>Number of bytes in the Rx FIFO</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_COUNT_RX_COUNT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_DESER_STATUS</name>
					<description>DESER_STATUS</description>
					<addressOffset>0x118</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>DESER_STATUS_SIGNAL_RECEIVING</name>
							<bitRange>[7:7]</bitRange>
							<description>Deserializer enabling</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DESER_STATUS_SIGNAL_RECEIVING_DISABLE</name>
									<value>0</value>
									<description>Deserializer is disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DESER_STATUS_SIGNAL_RECEIVING_ENABLE</name>
									<value>1</value>
									<description>Deserializer is enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DESER_STATUS_SYNC_DETECTED</name>
							<bitRange>[6:6]</bitRange>
							<description>Sync word detection</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DESER_STATUS_SYNC_NOT_DETECTED</name>
									<value>0</value>
									<description>Sync word (pattern) not detected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DESER_STATUS_SYNC_DETECTED</name>
									<value>1</value>
									<description>Sync word (pattern) detected</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DESER_STATUS_WAIT_SYNC</name>
							<bitRange>[5:5]</bitRange>
							<description>Deserializer waiting for the sync word</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DESER_STATUS_WAIT_SYNC_NOT_WAITING</name>
									<value>0</value>
									<description>Deserializer is not waiting the sync word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DESER_STATUS_WAIT_SYNC_WAITING</name>
									<value>1</value>
									<description>Deserializer is waiting the sync word</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DESER_STATUS_IS_ADDRESS_BR</name>
							<bitRange>[4:4]</bitRange>
							<description>Received address</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DESER_STATUS_IS_ADDRESS_BR_DISABLE</name>
									<value>0</value>
									<description>The received address is not the broadcast address</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DESER_STATUS_IS_ADDRESS_BR_ENABLE</name>
									<value>1</value>
									<description>The received address is the broadcast address</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DESER_STATUS_PKT_LEN_ERR</name>
							<bitRange>[3:3]</bitRange>
							<description>Packet length</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DESER_STATUS_PKT_LEN_ERR_NO_ERROR</name>
									<value>0</value>
									<description>The packet length is shorter than the maximum acceptable packet length</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DESER_STATUS_PKT_LEN_ERR_ERROR</name>
									<value>1</value>
									<description>The packet length is longer than the maximum acceptable packet length</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DESER_STATUS_ADDRESS_ERR</name>
							<bitRange>[2:2]</bitRange>
							<description>Address error</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DESER_STATUS_ADDRESS_ERR_NO_ERROR</name>
									<value>0</value>
									<description>No address error detected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DESER_STATUS_ADDRESS_ERR_ERROR</name>
									<value>1</value>
									<description>Address error detected</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DESER_STATUS_CRC_ERR</name>
							<bitRange>[1:1]</bitRange>
							<description>CRC error</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DESER_STATUS_CRC_ERR_NO_ERROR</name>
									<value>0</value>
									<description>No CRC error detected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DESER_STATUS_CRC_ERR_ERROR</name>
									<value>1</value>
									<description>CRC error detected</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DESER_STATUS_DESER_FINISH</name>
							<bitRange>[0:0]</bitRange>
							<description>Deserializer status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DESER_STATUS_DESER_FINISH_BUSY</name>
									<value>0</value>
									<description>Deserializer has not yet finished</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DESER_STATUS_DESER_FINISH_IDLE</name>
									<value>1</value>
									<description>Deserializer has finished</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_BLE_AEC_CCM</name>
					<description>BLE_AEC_CCM</description>
					<addressOffset>0x11C</addressOffset>
					<size>32</size>
					<resetValue>0x07</resetValue>
					<resetMask>0x07</resetMask>
					<fields>
						<field>
							<name>BLE_AES_CCM_BLE_AES_MIC_OK</name>
							<bitRange>[2:2]</bitRange>
							<description>AES CCM MIC error</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_AES_CCM_BLE_AES_MIC_OK_ERROR</name>
									<value>0</value>
									<description>MIC has been received with errors</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_AES_CCM_BLE_AES_MIC_OK_NO_ERROR</name>
									<value>1</value>
									<description>MIC has been received without errors</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_AES_CCM_BLE_AES_DONE_RX</name>
							<bitRange>[1:1]</bitRange>
							<description>AES CCM packet decoding</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_AES_CCM_BLE_AES_DONE_RX_BUSY</name>
									<value>0</value>
									<description>BLE AES CCM algorithm has not yet finished the packet decoding</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_AES_CCM_BLE_AES_DONE_RX_IDLE</name>
									<value>1</value>
									<description>BLE AES CCM algorithm has finished the packet decoding</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_AES_CCM_BLE_AES_DONE_TX</name>
							<bitRange>[0:0]</bitRange>
							<description>AES CCM packet encoding</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_AES_CCM_BLE_AES_DONE_TX_BUSY</name>
									<value>0</value>
									<description>BLE AES CCM algorithm has not yet finished the packet encoding</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_AES_CCM_BLE_AES_DONE_TX_IDLE</name>
									<value>1</value>
									<description>BLE AES CCM algorithm has finished the packet encoding</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_IRQ_STATUS</name>
					<description>IRQ_STATUS</description>
					<addressOffset>0x120</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3F</resetMask>
					<fields>
						<field>
							<name>IRQ_STATUS_FLAG_RXFIFO</name>
							<bitRange>[5:5]</bitRange>
							<description>IRQ RXFIFO status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_RXFIFO_IDLE</name>
									<value>0</value>
									<description>IRQ RXFIFO is not active</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_RXFIFO_ACTIVE</name>
									<value>1</value>
									<description>IRQ RXFIFO is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IRQ_STATUS_FLAG_TXFIFO</name>
							<bitRange>[4:4]</bitRange>
							<description>IRQ TXFIFO status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_TXFIFO_IDLE</name>
									<value>0</value>
									<description>IRQ TXFIFO is not active</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_TXFIFO_ACTIVE</name>
									<value>1</value>
									<description>IRQ TXFIFO is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IRQ_STATUS_FLAG_SYNC</name>
							<bitRange>[3:3]</bitRange>
							<description>IRQ SYNC status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_SYNC_IDLE</name>
									<value>0</value>
									<description>IRQ SYNC is not active</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_SYNC_ACTIVE</name>
									<value>1</value>
									<description>IRQ SYNC is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IRQ_STATUS_FLAG_RECEIVED</name>
							<bitRange>[2:2]</bitRange>
							<description>IRQ RECEIVED status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_RECEIVED_IDLE</name>
									<value>0</value>
									<description>IRQ RECEIVED is not active</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_RECEIVED_ACTIVE</name>
									<value>1</value>
									<description>IRQ RECEIVED is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IRQ_STATUS_FLAG_RXSTOP</name>
							<bitRange>[1:1]</bitRange>
							<description>IRQ RXSTOP status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_RXSTOP_IDLE</name>
									<value>0</value>
									<description>IRQ RXSTOP is not active</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_RXSTOP_ACTIVE</name>
									<value>1</value>
									<description>IRQ RXSTOP is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IRQ_STATUS_FLAG_TX</name>
							<bitRange>[0:0]</bitRange>
							<description>IRQ TX status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_TX_IDLE</name>
									<value>0</value>
									<description>IRQ TX is not active</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_TX_ACTIVE</name>
									<value>1</value>
									<description>IRQ TX is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_RSSI_MIN_MAX</name>
					<description>RSSI_MIN_MAX</description>
					<addressOffset>0x124</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FF03FF</resetMask>
					<fields>
						<field>
							<name>RSSI_MAX_RSSI_MAX</name>
							<bitRange>[25:16]</bitRange>
							<description>Maximum RSSI value over a filtering period</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_MAX_RSSI_MAX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_MIN_RSSI_MIN</name>
							<bitRange>[9:0]</bitRange>
							<description>Minimum RSSI value over a filtering period</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_MIN_RSSI_MIN_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_REG4A</name>
					<description>REG4A</description>
					<addressOffset>0x128</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x7700FFFF</resetMask>
					<fields>
						<field>
							<name>RX_ATT_LEVEL_RX_ATT_LEVEL_PKT_LVL</name>
							<bitRange>[30:28]</bitRange>
							<description>Rx attenuation level (AGC level) during the packet reception</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_ATT_LEVEL_RX_ATT_LEVEL_PKT_LVL_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_ATT_LEVEL_RX_ATT_LEVEL</name>
							<bitRange>[26:24]</bitRange>
							<description>Rx attenuation level (AGC level)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_ATT_LEVEL_RX_ATT_LEVEL_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DR_ERR_IND_DR_ERR_IND</name>
							<bitRange>[15:8]</bitRange>
							<description>Data-rate error indicator</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DR_ERR_IND_DR_ERR_IND_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_PKT_RSSI_PKT</name>
							<bitRange>[7:0]</bitRange>
							<description>Filtered RSSI value sampled during the packet reception</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_PKT_RSSI_PKT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_FEI</name>
					<description>FEI</description>
					<addressOffset>0x12C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>FEI_PKT_FEI_PKT</name>
							<bitRange>[31:16]</bitRange>
							<description>Frequency error indicator sampled during the packet reception.</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FEI_PKT_FEI_PKT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FEI_FEI_OUT</name>
							<bitRange>[15:0]</bitRange>
							<description>Frequency error indicator</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FEI_FEI_OUT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_REG4C</name>
					<description>REG4C</description>
					<addressOffset>0x130</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LINK_QUAL_PKT_LINK_QUALITY_PKT</name>
							<bitRange>[31:24]</bitRange>
							<description>Link quality indicator sampled during the packet reception. Note that the Viterbi algorithm as to be enabled.</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LINK_QUAL_PKT_LINK_QUALITY_PKT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LINK_QUAL_LINK_QUALITY</name>
							<bitRange>[23:16]</bitRange>
							<description>Instantaneous link quality indicator. Note that the Viterbi algorithm as to be enabled.</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LINK_QUAL_LINK_QUALITY_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FEI_AFC_FEI_AFC</name>
							<bitRange>[15:0]</bitRange>
							<description>Frequency error indicator sampled during the AFC.</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FEI_AFC_FEI_AFC_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_ANALOG_INFO</name>
					<description>ANALOG_INFO</description>
					<addressOffset>0x134</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x77FFFF</resetMask>
					<fields>
						<field>
							<name>BLR_READOUT_BLR_RATE</name>
							<bitRange>[25:24]</bitRange>
							<description>Bluetooth LE long range Rate Indicator</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLR_READOUT_BLR_RATE_DEFAULT</name>
									<value>0</value>
									<description>No action</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PEAK_DET_VAL_PEAK_DET_FILT</name>
							<bitRange>[22:20]</bitRange>
							<description>Distance from the subband center (only available with the FLL method)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PEAK_DET_VAL_PEAK_DET_FILT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PEAK_DET_VAL_PEAK_DET_RAW</name>
							<bitRange>[18:16]</bitRange>
							<description>Distance from the subband center (only available with the FLL method)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PEAK_DET_VAL_PEAK_DET_RAW_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANALOG_INFO_POR_VDDA</name>
							<bitRange>[15:15]</bitRange>
							<description>Set to 1 if the VDDA LDO is not enabled</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANALOG_INFO_POR_VDDA_DISABLE</name>
									<value>0</value>
									<description>VDDA LDO disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANALOG_INFO_POR_VDDA_ENABLE</name>
									<value>1</value>
									<description>VDDA LDO enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANALOG_INFO_PLL_UNLOCK</name>
							<bitRange>[14:14]</bitRange>
							<description>PLL unlock</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANALOG_INFO_PLL_LOCKED</name>
									<value>0</value>
									<description>PLL is locked</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANALOG_INFO_PLL_UNLOCKED</name>
									<value>1</value>
									<description>PLL is unlocked</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANALOG_INFO_XTAL_FINISH</name>
							<bitRange>[13:13]</bitRange>
							<description>Xtal algorithm</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANALOG_INFO_XTAL_TRIM_RUNNING</name>
									<value>0</value>
									<description>Xtal algorithm has not yet finished</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANALOG_INFO_XTAL_TRIM_FINISHED</name>
									<value>1</value>
									<description>Xtal algorithm has finished</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANALOG_INFO_DLL_LOCKED</name>
							<bitRange>[12:12]</bitRange>
							<description>DLL lock</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANALOG_INFO_DLL_UNLOCKED</name>
									<value>0</value>
									<description>DLL is unlocked</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANALOG_INFO_DLL_LOCKED</name>
									<value>1</value>
									<description>DLL is locked</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANALOG_INFO_CLK_DIG_READY</name>
							<bitRange>[11:11]</bitRange>
							<description>Ready signal of the digital clock</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANALOG_INFO_CLK_DIG_NOT_READY</name>
									<value>0</value>
									<description>Digital clock not ready</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANALOG_INFO_CLK_DIG_READY</name>
									<value>1</value>
									<description>Digital clock ready</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANALOG_INFO_CLK_PLL_READY</name>
							<bitRange>[10:10]</bitRange>
							<description>PLL clock</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANALOG_INFO_CLK_PLL_NOT_READY</name>
									<value>0</value>
									<description>PLL clock not ready</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANALOG_INFO_CLK_PLL_READY</name>
									<value>1</value>
									<description>PLL clock ready</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANALOG_INFO_SUBBAND</name>
							<bitRange>[9:8]</bitRange>
							<description>Status of the subband comparator Hi</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANALOG_INFO_SUBBAND_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_ERR_SB_FLL_ERR</name>
							<bitRange>[7:0]</bitRange>
							<description>Distance from the subband center (only available with the FLL method)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_ERR_SB_FLL_ERR_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_SAMPLE_RSSI</name>
					<description>SAMPLE_RSSI</description>
					<addressOffset>0x138</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields>
						<field>
							<name>SAMPLE_RSSI_SAMPLE_RSSI</name>
							<bitRange>[0:0]</bitRange>
							<description>Sample the thermometric RSSI</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SAMPLE_RSSI_SAMPLE_RSSI</name>
									<value>0</value>
									<description>No action</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SAMPLE_RSSI_NOT_SAMPLE_RSSI</name>
									<value>1</value>
									<description>Sample the thermometric RSSI</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_RSSI_THERM</name>
					<description>RSSI_THERM</description>
					<addressOffset>0x13C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FFFFFFF</resetMask>
					<fields>
						<field>
							<name>RSSI_THERM_RSSI_THERM</name>
							<bitRange>[29:0]</bitRange>
							<description>Thermometric value of the RSSI</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_THERM_RSSI_THERM_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_LUT_ANTENNA_ARRAY_1</name>
					<description>LUT_ANTENNA_ARRAY_1</description>
					<addressOffset>0x180</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LUT_ANTENNA_ARRAY_1_ANTENNA_7</name>
							<bitRange>[31:28]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_1_ANTENNA_7_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_1_ANTENNA_6</name>
							<bitRange>[27:24]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_1_ANTENNA_6_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_1_ANTENNA_5</name>
							<bitRange>[23:20]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_1_ANTENNA_5_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_1_ANTENNA_4</name>
							<bitRange>[19:16]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_1_ANTENNA_4_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_1_ANTENNA_3</name>
							<bitRange>[15:12]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_1_ANTENNA_3_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_1_ANTENNA_2</name>
							<bitRange>[11:8]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_1_ANTENNA_2_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_1_ANTENNA_1</name>
							<bitRange>[7:4]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_1_ANTENNA_1_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_1_ANTENNA_0</name>
							<bitRange>[3:0]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_1_ANTENNA_0_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_LUT_ANTENNA_ARRAY_2</name>
					<description>LUT_ANTENNA_ARRAY_2</description>
					<addressOffset>0x184</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LUT_ANTENNA_ARRAY_2_ANTENNA_15</name>
							<bitRange>[31:28]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_2_ANTENNA_15_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_2_ANTENNA_14</name>
							<bitRange>[27:24]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_2_ANTENNA_14_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_2_ANTENNA_13</name>
							<bitRange>[23:20]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_2_ANTENNA_13_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_2_ANTENNA_12</name>
							<bitRange>[19:16]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_2_ANTENNA_12_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_2_ANTENNA_11</name>
							<bitRange>[15:12]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_2_ANTENNA_11_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_2_ANTENNA_10</name>
							<bitRange>[11:8]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_2_ANTENNA_10_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_2_ANTENNA_9</name>
							<bitRange>[7:4]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_2_ANTENNA_9_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_2_ANTENNA_8</name>
							<bitRange>[3:0]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_2_ANTENNA_8_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_LUT_ANTENNA_ARRAY_3</name>
					<description>LUT_ANTENNA_ARRAY_3</description>
					<addressOffset>0x188</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LUT_ANTENNA_ARRAY_3_ANTENNA_23</name>
							<bitRange>[31:28]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_3_ANTENNA_23_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_3_ANTENNA_22</name>
							<bitRange>[27:24]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_3_ANTENNA_22_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_3_ANTENNA_21</name>
							<bitRange>[23:20]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_3_ANTENNA_21_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_3_ANTENNA_20</name>
							<bitRange>[19:16]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_3_ANTENNA_20_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_3_ANTENNA_19</name>
							<bitRange>[15:12]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_3_ANTENNA_19_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_3_ANTENNA_18</name>
							<bitRange>[11:8]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_3_ANTENNA_18_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_3_ANTENNA_17</name>
							<bitRange>[7:4]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_3_ANTENNA_17_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_3_ANTENNA_16</name>
							<bitRange>[3:0]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_3_ANTENNA_16_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_LUT_ANTENNA_ARRAY_4</name>
					<description>LUT_ANTENNA_ARRAY_4</description>
					<addressOffset>0x18C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LUT_ANTENNA_ARRAY_4_ANTENNA_31</name>
							<bitRange>[31:28]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_4_ANTENNA_31_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_4_ANTENNA_30</name>
							<bitRange>[27:24]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_4_ANTENNA_30_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_4_ANTENNA_29</name>
							<bitRange>[23:20]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_4_ANTENNA_29_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_4_ANTENNA_28</name>
							<bitRange>[19:16]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_4_ANTENNA_28_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_4_ANTENNA_27</name>
							<bitRange>[15:12]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_4_ANTENNA_27_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_4_ANTENNA_26</name>
							<bitRange>[11:8]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_4_ANTENNA_26_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_4_ANTENNA_25</name>
							<bitRange>[7:4]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_4_ANTENNA_25_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_4_ANTENNA_24</name>
							<bitRange>[3:0]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_4_ANTENNA_24_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_REG50</name>
					<description>REG50</description>
					<addressOffset>0x1C0</addressOffset>
					<size>32</size>
					<resetValue>0x7000000</resetValue>
					<resetMask>0xF000000</resetMask>
					<fields>
						<field>
							<name>FEATURES_HAS_BLE_AES</name>
							<bitRange>[27:27]</bitRange>
							<description>Set to 1 if the Bluetooth AES block is available</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FEATURES_HAS_NOT_BLE_AES</name>
									<value>0</value>
									<description>PLL is locked</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FEATURES_HAS_BLE_AES</name>
									<value>1</value>
									<description>PLL is unlocked</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FEATURES_HAS_BLE_DF_AOA_AOD</name>
							<bitRange>[26:26]</bitRange>
							<description>Set to 1 if the Bluetooth Direction Finding AoA/AoD feature is available</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FEATURES_HAS_NOT_BLE_DF_AOA_AOD</name>
									<value>0</value>
									<description>Xtal algorithm has not yet finished</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FEATURES_HAS_BLE_DF_AOA_AOD</name>
									<value>1</value>
									<description>Xtal algorithm has finished</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FEATURES_HAS_BLE_LONG_RANGE</name>
							<bitRange>[25:25]</bitRange>
							<description>Set to 1 if the Bluetooth LongRange feature is available</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FEATURES_HAS_NOT_BLE_LONG_RANGE</name>
									<value>0</value>
									<description>DLL is unlocked</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FEATURES_HAS_BLE_LONG_RANGE</name>
									<value>1</value>
									<description>DLL is locked</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FEATURES_FEATURES_AVAILABLE</name>
							<bitRange>[24:24]</bitRange>
							<description>Set to 1 if the features are available</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FEATURES_FEATURES_NOT_AVAILABLE</name>
									<value>0</value>
									<description>Digital clock not ready</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FEATURES_FEATURES_AVAILABLE</name>
									<value>1</value>
									<description>Digital clock ready</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLR_PKT_LEN_BLR_PKT_LEN</name>
							<bitRange>[23:16]</bitRange>
							<description>Packet length of the BLR packet</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLR_PKT_LEN_BLR_PKT_LEN_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PROT_TIMER_PT_CMD</name>
							<bitRange>[15:8]</bitRange>
							<description>Protocol timer command</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PROT_TIMER_PT_CMD_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>COMMANDS_START_SUBBAND</name>
							<bitRange>[0:0]</bitRange>
							<description>Subband selection algorithm</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>COMMANDS_START_SUBBAND_IDLE</name>
									<value>0</value>
									<description>No action</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMMANDS_START_SUBBAND_START</name>
									<value>1</value>
									<description>Start the subband selection algorithm</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG51</name>
					<description>REG51</description>
					<addressOffset>0x1E0</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>FSM_MODE_RM_TX</name>
							<bitRange>[31:24]</bitRange>
							<description>Remap register FSM_MODE</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_MODE_RM_TX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_PWR_RM</name>
							<bitRange>[23:16]</bitRange>
							<description>Remap register PA_PWR</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_PWR_RM_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CHANNEL_RM_TX</name>
							<bitRange>[15:8]</bitRange>
							<description>Remap register CHANNEL</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHANNEL_RM_TX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RATE_TX</name>
							<bitRange>[7:0]</bitRange>
							<description>Remap register BANK</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RATE_TX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG52</name>
					<description>REG52</description>
					<addressOffset>0x1E8</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>ACCESS_ADDRESS</name>
							<bitRange>[31:24]</bitRange>
							<description>Remap register PATTERN</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACCESS_ADDRESS_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSM_MODE_RM_RX</name>
							<bitRange>[23:16]</bitRange>
							<description>Remap register FSM_MODE</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_MODE_RM_RX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CHANNEL_RM_RX</name>
							<bitRange>[15:8]</bitRange>
							<description>Remap register CHANNEL</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHANNEL_RM_RX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RATE_RX</name>
							<bitRange>[7:0]</bitRange>
							<description>Remap register BANK</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RATE_RX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG53</name>
					<description>REG53</description>
					<addressOffset>0x1F0</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFF00</resetMask>
					<fields>
						<field>
							<name>RSSI_MAX_RM</name>
							<bitRange>[23:16]</bitRange>
							<description>Remap register RSSI_MAX</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_MAX_RM_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_MIN_RM</name>
							<bitRange>[15:8]</bitRange>
							<description>Remap register RSSI_MIN</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_MIN_RM_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG54</name>
					<description>REG54</description>
					<addressOffset>0x1F4</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>BLR_PACKET_LEN</name>
							<bitRange>[7:0]</bitRange>
							<description>Remap register BLR_PACKET_LEN</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLR_PACKET_LEN_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG55</name>
					<description>REG55</description>
					<addressOffset>0x1F8</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>ITRX_FEATURES</name>
							<bitRange>[7:0]</bitRange>
							<description>Remap register ITRX_FEATURES</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ITRX_FEATURES_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG56</name>
					<description>REG56</description>
					<addressOffset>0x1FC</addressOffset>
					<size>32</size>
					<resetValue>0x30000000</resetValue>
					<resetMask>0xFFFF0000</resetMask>
					<fields>
						<field>
							<name>CHIP_ID_CHIP_ID</name>
							<bitRange>[31:24]</bitRange>
							<description>Version of the chip</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHIP_ID_CHIP_ID_DEFAULT</name>
									<value>48</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MD5_REGS_MD5_REGS</name>
							<bitRange>[23:16]</bitRange>
							<description>MD5 calculated on the register map file</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MD5_REGS_MD5_REGS_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SCAN_2_SCAN_2_PASSWORD</name>
							<bitRange>[15:8]</bitRange>
							<description>SCAN 2 key</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SCAN_2_SCAN_2_PASSWORD_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SCAN_1_SCAN_1_PASSWORD</name>
							<bitRange>[7:0]</bitRange>
							<description>SCAN 1 key</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SCAN_1_SCAN_1_PASSWORD_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>RF3</name>
			<baseAddress>0x40040E00</baseAddress>
			<description>RF Front-End 2.4 GHz</description>
			<addressBlock>
				<offset>0</offset>
				<size>0x1FC</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>RF_REG00</name>
					<description>REG00</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0x80000022</resetValue>
					<resetMask>0xFFF77FBF</resetMask>
					<fields>
						<field>
							<name>DATAWHITE_BTLE_DW_BTLE</name>
							<bitRange>[31:31]</bitRange>
							<description>Data whitening control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATAWHITE_BTLE_DW_BTLE_DISABLE</name>
									<value>0</value>
									<description>Disable data whitening</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATAWHITE_BTLE_DW_BTLE_ENABLE</name>
									<value>1</value>
									<description>Enable data whitening</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATAWHITE_BTLE_DW_BTLE_RST</name>
							<bitRange>[30:24]</bitRange>
							<description>Reset value to put on the Bluetooth LE data whitening shift register</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATAWHITE_BTLE_DW_BTLE_RST_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FOURFSK_CODING_EN_FOURFSK_CODING</name>
							<bitRange>[23:23]</bitRange>
							<description>4FSK coding</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FOURFSK_CODING_EN_FOURFSK_CODING_DISABLE</name>
									<value>0</value>
									<description>Disable 4FSK coding</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FOURFSK_CODING_EN_FOURFSK_CODING_ENABLE</name>
									<value>1</value>
									<description>Enable 4FSK coding</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FOURFSK_CODING_TX_FOURFSK_CODING</name>
							<bitRange>[22:20]</bitRange>
							<description>Set the 4FSK coding (Tx): bit 0 determines if the sign is given by the Q signal (0) or I signal (1), bit 1 select if the signal is inverted for the sign, bit 2 selects if the signal is inverted for the abs amplitude</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FOURFSK_CODING_TX_FOURFSK_CODING_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FOURFSK_CODING_RX_FOURFSK_CODING</name>
							<bitRange>[18:16]</bitRange>
							<description>Set the 4FSK decoding (Rx): bit 0 determines if the sign is given by the Q signal (0) or I signal (1), bit 1 selects if the signal is inverted for the sign, bit 2 selects if the signal is inverted for the abs amplitude</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FOURFSK_CODING_RX_FOURFSK_CODING_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE2_DIFF_CODING</name>
							<bitRange>[14:14]</bitRange>
							<description>Differential coding/decoding</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MODE2_DIFF_CODING_DISABLE</name>
									<value>0</value>
									<description>Disable the differential coding/decoding</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE2_DIFF_CODING_ENABLE</name>
									<value>1</value>
									<description>Enable the differential coding/decoding</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE2_PSK_NFSK</name>
							<bitRange>[13:13]</bitRange>
							<description>FSK/PSK mode selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MODE2_PSK_NFSK_FSK</name>
									<value>0</value>
									<description>FSK mode is selected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE2_PSK_NFSK_PSK</name>
									<value>1</value>
									<description>PSK mode is selected</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE2_TESTMODE</name>
							<bitRange>[12:8]</bitRange>
							<description>Output test mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MODE2_TESTMODE_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE2_TESTMODE_CEVA</name>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE_NOT_TO_IDLE</name>
							<bitRange>[7:7]</bitRange>
							<description>FSM to go in suspend mode after a Tx or Rx packet</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MODE_NOT_TO_IDLE_DISABLE</name>
									<value>0</value>
									<description>FSM not to go in suspend mode after a Tx or Rx packet</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE_NOT_TO_IDLE_ENABLE</name>
									<value>1</value>
									<description>FSM to go in suspend mode after a Tx or Rx packet</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE_EN_FSM</name>
							<bitRange>[5:5]</bitRange>
							<description>Radio FSM control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MODE_EN_FSM_DISABLE</name>
									<value>0</value>
									<description>Disable the radio FSM</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE_EN_FSM_ENABLE</name>
									<value>1</value>
									<description>Enable the radio FSM</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE_EN_DESERIALIZER</name>
							<bitRange>[4:4]</bitRange>
							<description>Deserializer control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MODE_EN_DESERIALIZER_DISABLE</name>
									<value>0</value>
									<description>Disable the deserializer</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE_EN_DESERIALIZER_ENABLE</name>
									<value>1</value>
									<description>Enable the deserializer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE_EN_SERIALIZER</name>
							<bitRange>[3:3]</bitRange>
							<description>Serializer control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MODE_EN_SERIALIZER_DISABLE</name>
									<value>0</value>
									<description>Disable the serializer</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE_EN_SERIALIZER_ENABLE</name>
									<value>1</value>
									<description>Enable the serializer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE_TX_NRX</name>
							<bitRange>[2:2]</bitRange>
							<description>Select Tx or Rx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MODE_TX_NRX_RX</name>
									<value>0</value>
									<description>Select Rx mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE_TX_NRX_TX</name>
									<value>1</value>
									<description>Select Tx mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MODE_MODE</name>
							<bitRange>[1:0]</bitRange>
							<description>Select the working mode of the digital baseband</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MODE_MODE_0</name>
									<value>0</value>
									<description>The digital baseband is off</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE_MODE_1</name>
									<value>1</value>
									<description>The clock is generated but the blocks are reset (Tx, Rx, FIFOs and FSM)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE_MODE_2</name>
									<value>2</value>
									<description>The digital baseband is frozen</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MODE_MODE_3</name>
									<value>3</value>
									<description>Working</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG01</name>
					<description>REG01</description>
					<addressOffset>0x04</addressOffset>
					<size>32</size>
					<resetValue>0x140B2200</resetValue>
					<resetMask>0xFFFFFF7F</resetMask>
					<fields>
						<field>
							<name>TAU_PHASE_RECOV_TAU_PHASE_RECOV</name>
							<bitRange>[31:24]</bitRange>
							<description>Time constant of the fine carrier recovery block</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TAU_PHASE_RECOV_TAU_PHASE_RECOV_DEFAULT</name>
									<value>20</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TAU_ROUGH_RECOV_TAU_ROUGH_RECOV</name>
							<bitRange>[23:16]</bitRange>
							<description>Time constant of the rough carrier recovery block</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TAU_ROUGH_RECOV_TAU_ROUGH_RECOV_DEFAULT</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CARRIER_RECOVERY_EN_CORRECT_CFREQ_AFC</name>
							<bitRange>[15:15]</bitRange>
							<description>Automatic AFC correction</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EN_CORRECT_CFREQ_AFC_DISABLE</name>
									<value>0</value>
									<description>Disable the automatic AFC correction</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EN_CORRECT_CFREQ_AFC_ENABLE</name>
									<value>1</value>
									<description>Enable the automatic AFC correction</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CARRIER_RECOVERY_CORRECT_CFREQ_IF_NEG</name>
							<bitRange>[14:14]</bitRange>
							<description>IF correction</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_CORRECT_CFREQ_IF_NEG_POS</name>
									<value>0</value>
									<description>Positive IF correction</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_CORRECT_CFREQ_IF_NEG_NEG</name>
									<value>1</value>
									<description>Negative IF correction</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CARRIER_RECOVERY_EN_CORRECT_CFREQ_IF</name>
							<bitRange>[13:13]</bitRange>
							<description>Automatic IF correction</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EN_CORRECT_CFREQ_IF_DISABLE</name>
									<value>0</value>
									<description>Disable the automatic IF correction</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EN_CORRECT_CFREQ_IF_ENABLE</name>
									<value>1</value>
									<description>Enable the automatic IF correction</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CARRIER_RECOVERY_AFC_NEG</name>
							<bitRange>[12:12]</bitRange>
							<description>AFC correction</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_AFC_NEG_POS</name>
									<value>0</value>
									<description>Positive AFC correction</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_AFC_NEG_NEG</name>
									<value>1</value>
									<description>Negative AFC correction</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CARRIER_RECOVERY_STARTER_MODE</name>
							<bitRange>[11:11]</bitRange>
							<description>Starter mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_STARTER_MODE_DISABLE</name>
									<value>0</value>
									<description>Disable the starter mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_STARTER_MODE_ENABLE</name>
									<value>1</value>
									<description>Enable the starter mode (32x faster carrier recovery)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CARRIER_RECOVERY_EN_AFC</name>
							<bitRange>[10:10]</bitRange>
							<description>Automatic Frequency Control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EN_AFC_DISABLE</name>
									<value>0</value>
									<description>Disable the Automatic Frequency Control</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EN_AFC_ENABLE</name>
									<value>1</value>
									<description>Enable the Automatic Frequency Control</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CARRIER_RECOVERY_EN_FINE_RECOV</name>
							<bitRange>[9:9]</bitRange>
							<description>Fine carrier recovery</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EN_FINE_RECOV_DISABLE</name>
									<value>0</value>
									<description>Disable the fine carrier recovery</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EN_FINE_RECOV_ENABLE</name>
									<value>1</value>
									<description>Enable the fine carrier recovery</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CARRIER_RECOVERY_EN_ROUGH_RECOV</name>
							<bitRange>[8:8]</bitRange>
							<description>Rough carrier recovery</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EN_ROUGH_RECOV_DISABLE</name>
									<value>0</value>
									<description>Disable the rough carrier recovery</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EN_ROUGH_RECOV_ENABLE</name>
									<value>1</value>
									<description>Enable the rough carrier recovery</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MOD_TX_PULSE_NSYM</name>
							<bitRange>[6:6]</bitRange>
							<description>Tx pulse shape function.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MOD_TX_PULSE_NSYM_EVEN</name>
									<value>0</value>
									<description>Tx pulse shape is an even function</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MOD_TX_PULSE_NSYM_ODD</name>
									<value>1</value>
									<description>Tx pulse shape is an odd function</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MOD_TX_EN_INTERP</name>
							<bitRange>[5:5]</bitRange>
							<description>Tx CIC interpolator</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MOD_TX_EN_INTERP_DISABLE</name>
									<value>0</value>
									<description>Disable the Tx CIC interpolator</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MOD_TX_EN_INTERP_ENABLE</name>
									<value>1</value>
									<description>Enable the Tx CIC interpolator</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MOD_TX_CK_TX_M</name>
							<bitRange>[4:0]</bitRange>
							<description>Unsigned value determining the Tx CIC interpolator frequency. The formula is similar to the evaluation of the oversampling frequency.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MOD_TX_CK_TX_M_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG02</name>
					<description>REG02</description>
					<addressOffset>0x08</addressOffset>
					<size>32</size>
					<resetValue>0x2009</resetValue>
					<resetMask>0x3FFFFFF</resetMask>
					<fields>
						<field>
							<name>DATARATE_OFFSET_DR_LIMIT</name>
							<bitRange>[25:24]</bitRange>
							<description>Set the data-rate recovery limits</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATARATE_OFFSET_DR_LIMIT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATARATE_OFFSET_DATARATE_OFFSET</name>
							<bitRange>[23:16]</bitRange>
							<description>Data-rate offset. It is a signed value and the full scale (0x7f) corresponds to a data-rate offset of 12.5 percent.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATARATE_OFFSET_DATARATE_OFFSET_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TAU_DATARATE_RECOV_TAU_DATARATE_RECOV</name>
							<bitRange>[15:8]</bitRange>
							<description>Time constant of the data-rate recovery</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TAU_DATARATE_RECOV_TAU_DATARATE_RECOV_DEFAULT</name>
									<value>32</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TAU_CLK_RECOV_TAU_CLK_RECOV</name>
							<bitRange>[7:0]</bitRange>
							<description>Time constant of the clock recovery</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TAU_CLK_RECOV_TAU_CLK_RECOV_DEFAULT</name>
									<value>9</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG03</name>
					<description>REG03</description>
					<addressOffset>0x0C</addressOffset>
					<size>32</size>
					<resetValue>0x80400310</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>MAC_CONF_MAC_TIMER_GR</name>
							<bitRange>[31:30]</bitRange>
							<description>MAC timer granularity. The granularity is given by (2^(2mac_timer_gr)) x 1us.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MAC_CONF_MAC_TIMER_GR_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MAC_CONF_RX_MAC_ACT</name>
							<bitRange>[29:29]</bitRange>
							<description>FSM switch to Rx after Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MAC_CONF_RX_MAC_ACT_DISABLE</name>
									<value>0</value>
									<description>FSM will not switch to Rx or Tx after an Rx mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MAC_CONF_RX_MAC_ACT_ENABLE</name>
									<value>1</value>
									<description>FSM will switch to Rx or Tx after an Rx mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MAC_CONF_RX_MAC_TX_NRX</name>
							<bitRange>[28:28]</bitRange>
							<description>FSM switch to Tx after Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MAC_CONF_RX_MAC_TX_NRX_DISABLE</name>
									<value>0</value>
									<description>FSM will not switch to Tx after an Rx mode, Rx otherwise.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MAC_CONF_RX_MAC_TX_NRX_ENABLE</name>
									<value>1</value>
									<description>FSM will switch to Tx after an Rx mode, Rx otherwise.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MAC_CONF_RX_MAC_START_NSTOP</name>
							<bitRange>[27:27]</bitRange>
							<description>MAC timer activation after sync word detection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MAC_CONF_RX_MAC_START_NSTOP_DISABLE</name>
									<value>0</value>
									<description>MAC timer is not activated at the reception of the sync word, at the end of the packet otherwise</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MAC_CONF_RX_MAC_START_NSTOP_ENABLE</name>
									<value>1</value>
									<description>MAC timer is activated at the reception of the sync word, at the end of the packet otherwise</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MAC_CONF_TX_MAC_ACT</name>
							<bitRange>[26:26]</bitRange>
							<description>FSM switch to Rx after Tx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MAC_CONF_TX_MAC_ACT_DISABLE</name>
									<value>0</value>
									<description>FSM will not switch to Rx or Tx after a Tx mode.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MAC_CONF_TX_MAC_ACT_ENABLE</name>
									<value>1</value>
									<description>FSM will switch to Rx or Tx after a Tx mode.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MAC_CONF_TX_MAC_TX_NRX</name>
							<bitRange>[25:25]</bitRange>
							<description>FSM switch to Tx after Tx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MAC_CONF_TX_MAC_TX_NRX_DISABLE</name>
									<value>0</value>
									<description>FSM will not switch to Tx after an Tx mode, Rx otherwise</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MAC_CONF_TX_MAC_TX_NRX_ENABLE</name>
									<value>1</value>
									<description>FSM will switch to Tx after an Tx mode, Rx otherwise</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MAC_CONF_TX_MAC_START_NSTOP</name>
							<bitRange>[24:24]</bitRange>
							<description>MAC timer activation after packet transmission</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MAC_CONF_TX_MAC_START_NSTOP_DISABLE</name>
									<value>0</value>
									<description>MAC timer is not activated at beginning of the packet, otherwise at the end of the packet transmission</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MAC_CONF_TX_MAC_START_NSTOP_ENABLE</name>
									<value>1</value>
									<description>MAC timer is activated at beginning of the packet, otherwise at the end of the packet transmission</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IRQ_CONF_IRQ_HIGH_Z</name>
							<bitRange>[23:23]</bitRange>
							<description>Pads are set to High-Z when the IRQ is not active</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IRQ_CONF_IRQ_HIGH_Z_DISABLE</name>
									<value>0</value>
									<description>The pads are not set to High-Z when the IRQ is not active</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_CONF_IRQ_HIGH_Z_ENABLE</name>
									<value>1</value>
									<description>The pads are set to High-Z when the IRQ is not active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IRQ_CONF_IRQ_ACTIVE_LOW</name>
							<bitRange>[22:22]</bitRange>
							<description>IRQ are active low</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IRQ_CONF_IRQ_ACTIVE_LOW_DISABLE</name>
									<value>0</value>
									<description>IRQ are active high</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_CONF_IRQ_ACTIVE_LOW_ENABLE</name>
									<value>1</value>
									<description>IRQ are active low</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IRQ_CONF_IRQS_MASK</name>
							<bitRange>[21:16]</bitRange>
							<description>Mask to determine which IRQs are enabled (active high)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IRQ_CONF_IRQS_MASK_DEFAULT</name>
									<value>0</value>
									<description>No IRQ enable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_CONF_IRQS_MASK_TX</name>
									<value>1</value>
									<description>Tx IRQ enable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_CONF_IRQS_MASK_RX_STOP</name>
									<value>2</value>
									<description>Rx stop IRQ enable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_CONF_IRQS_MASK_RECEIVED</name>
									<value>4</value>
									<description>Rx received IRQ enable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_CONF_IRQS_MASK_SYNC</name>
									<value>8</value>
									<description>Sync IRQ enable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_CONF_IRQS_MASK_TX_FIFO</name>
									<value>16</value>
									<description>Tx FIFO IRQ enable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_CONF_IRQS_MASK_RX_FIFO</name>
									<value>32</value>
									<description>Rx FIFO IRQ enable</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_2_FIFO_THR_TX</name>
							<bitRange>[15:13]</bitRange>
							<description>Threshold indicating the 'almost empty' Tx FIFO state</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_2_FIFO_THR_TX_16</name>
									<value>0</value>
									<description>Tx FIFO threshold is 16 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_FIFO_THR_TX_48</name>
									<value>1</value>
									<description>Tx FIFO threshold is 48 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_FIFO_THR_TX_80</name>
									<value>2</value>
									<description>Tx FIFO threshold is 80 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_FIFO_THR_TX_112</name>
									<value>3</value>
									<description>Tx FIFO threshold is 112 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_FIFO_THR_TX_144</name>
									<value>4</value>
									<description>Tx FIFO threshold is 144 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_FIFO_THR_TX_176</name>
									<value>5</value>
									<description>Tx FIFO threshold is 176 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_FIFO_THR_TX_208</name>
									<value>6</value>
									<description>Tx FIFO threshold is 208 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_FIFO_THR_TX_240</name>
									<value>7</value>
									<description>Tx FIFO threshold is 240 samples</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_2_WAIT_TXFIFO_WR</name>
							<bitRange>[12:12]</bitRange>
							<description>FSM will wait a Tx FIFO write before starting the Tx in case of an empty Tx FIFO</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_2_WAIT_TXFIFO_WR_DISABLE</name>
									<value>0</value>
									<description>FSM will not wait a Tx FIFO write before starting the Tx in case of an empty Tx FIFO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_WAIT_TXFIFO_WR_ENABLE</name>
									<value>1</value>
									<description>FSM will wait a Tx FIFO write before starting the Tx in case of an empty Tx FIFO</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_2_STOP_ON_RXFF_OVFLW</name>
							<bitRange>[11:11]</bitRange>
							<description>Stop the reception in case of a FIFO overflow</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_2_STOP_ON_RXFF_OVFLW_DISABLE</name>
									<value>0</value>
									<description>Keep the reception in case of a FIFO overflow</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_STOP_ON_RXFF_OVFLW_ENABLE</name>
									<value>1</value>
									<description>Stop the reception in case of a FIFO overflow</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_2_STOP_ON_TXFF_UNFLW</name>
							<bitRange>[10:10]</bitRange>
							<description>Stop the transmission in case of a FIFO underflow</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_2_STOP_ON_TXFF_UNFLW_DISABLE</name>
									<value>0</value>
									<description>Keep the transmission in case of a FIFO underflow</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_STOP_ON_TXFF_UNFLW_ENABLE</name>
									<value>1</value>
									<description>Stop the transmission in case of a FIFO underflow</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_2_RXFF_FLUSH_ON_START</name>
							<bitRange>[9:9]</bitRange>
							<description>Flush the Rx FIFO when the Rx is enabled, in order to receive a packet with an empty FIFO</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_2_RXFF_FLUSH_ON_START_DISABLE</name>
									<value>0</value>
									<description>Keep the Rx FIFO when the Rx is enabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_RXFF_FLUSH_ON_START_ENABLE</name>
									<value>1</value>
									<description>Flush the Rx FIFO when the Rx is enabled, in order to receive a packet with an empty FIFO</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_2_TXFF_FLUSH_ON_STOP</name>
							<bitRange>[8:8]</bitRange>
							<description>Flush the Tx FIFO after the end of a packet transmission in order to have an empty FIFO</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_2_TXFF_FLUSH_ON_STOP_DISABLE</name>
									<value>0</value>
									<description>Keep the Tx FIFO after the end of a packet transmission in order to have an empty FIFO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_2_TXFF_FLUSH_ON_STOP_ENABLE</name>
									<value>1</value>
									<description>Flush the Tx FIFO after the end of a packet transmission in order to have an empty FIFO</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_FIFO_FLUSH_ON_OVFLW</name>
							<bitRange>[7:7]</bitRange>
							<description>Overflow FIFO flush control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_FIFO_FLUSH_ON_OVFLW_DISABLE</name>
									<value>0</value>
									<description>Keep the Rx and the FIFO in case of overflow</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_FLUSH_ON_OVFLW_ENABLE</name>
									<value>1</value>
									<description>Stop the Rx and flush the FIFO in case of overflow</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_FIFO_FLUSH_ON_ADDR_ERR</name>
							<bitRange>[6:6]</bitRange>
							<description>Address error FIFO flush control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_FIFO_FLUSH_ON_ADDR_ERR_DISABLE</name>
									<value>0</value>
									<description>Keep the Rx and the FIFO in case of address error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_FLUSH_ON_ADDR_ERR_ENABLE</name>
									<value>1</value>
									<description>Stop the Rx and flush the FIFO in case of address error</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_FIFO_FLUSH_ON_PL_ERR</name>
							<bitRange>[5:5]</bitRange>
							<description>Packet length error FIFO flush control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_FIFO_FLUSH_ON_PL_ERR_DISABLE</name>
									<value>0</value>
									<description>Keep the Rx and the FIFO in case of packet length error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_FLUSH_ON_PL_ERR_ENABLE</name>
									<value>1</value>
									<description>Stop the Rx and flush the FIFO in case of packet length error</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_FIFO_FLUSH_ON_CRC_ERR</name>
							<bitRange>[4:4]</bitRange>
							<description>CRC error FIFO flush control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_FIFO_FLUSH_ON_CRC_ERR_DISABLE</name>
									<value>0</value>
									<description>Keep the Rx and the FIFO in case of CRC error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_FLUSH_ON_CRC_ERR_ENABLE</name>
									<value>1</value>
									<description>Stop the Rx and flush the FIFO in case of CRC error</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_RX_FIFO_ACK</name>
							<bitRange>[3:3]</bitRange>
							<description>Rx FIFO acknowledgement</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_RX_FIFO_ACK_DISABLE</name>
									<value>0</value>
									<description>Rx FIFO doesn't need an acknowledgement (packet received correctly) to change its state</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_RX_FIFO_ACK_ENABLE</name>
									<value>1</value>
									<description>Rx FIFO needs an acknowledgement (packet received correctly) to change its state</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FIFO_FIFO_THR</name>
							<bitRange>[2:0]</bitRange>
							<description>Threshold indicating the 'almost full' Rx FIFO state</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FIFO_FIFO_THR_240</name>
									<value>0</value>
									<description>Rx FIFO threshold is 240 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_THR_208</name>
									<value>1</value>
									<description>Rx FIFO threshold is 208 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_THR_176</name>
									<value>2</value>
									<description>Rx FIFO threshold is 176 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_THR_144</name>
									<value>3</value>
									<description>Rx FIFO threshold is 144 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_THR_112</name>
									<value>4</value>
									<description>Rx FIFO threshold is 112 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_THR_80</name>
									<value>5</value>
									<description>Rx FIFO threshold is 80 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_THR_48</name>
									<value>6</value>
									<description>Rx FIFO threshold is 48 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FIFO_FIFO_THR_16</name>
									<value>7</value>
									<description>Rx FIFO threshold is 16 samples</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_PADS_03</name>
					<description>PADS_03</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1F1F1F1F</resetMask>
					<fields>
						<field>
							<name>PAD_CONF_1_PAD_3_CONF</name>
							<bitRange>[28:24]</bitRange>
							<description>Configuration of GPIO pad 3</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_CONF_1_PAD_3_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_CONF_1_PAD_3_TEST_MODE</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PAD_CONF_1_PAD_2_CONF</name>
							<bitRange>[20:16]</bitRange>
							<description>Configuration of GPIO pad 2</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_CONF_1_PAD_2_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_CONF_1_PAD_2_TEST_MODE</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PAD_CONF_1_PAD_1_CONF</name>
							<bitRange>[12:8]</bitRange>
							<description>Configuration of GPIO pad 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_CONF_1_PAD_1_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_CONF_1_PAD_1_TEST_MODE</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PAD_CONF_1_PAD_0_CONF</name>
							<bitRange>[4:0]</bitRange>
							<description>Configuration of GPIO pad 0</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_CONF_1_PAD_0_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_CONF_1_PAD_0_TEST_MODE</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_PADS_47</name>
					<description>PADS_47</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1F1F1F1F</resetMask>
					<fields>
						<field>
							<name>PAD_CONF_2_PAD_7_CONF</name>
							<bitRange>[28:24]</bitRange>
							<description>Configuration of GPIO pad 7</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_CONF_2_PAD_7_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_CONF_2_PAD_7_TEST_MODE</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PAD_CONF_2_PAD_6_CONF</name>
							<bitRange>[20:16]</bitRange>
							<description>Configuration of GPIO pad 6</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_CONF_2_PAD_6_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_CONF_2_PAD_6_TEST_MODE</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PAD_CONF_2_PAD_5_CONF</name>
							<bitRange>[12:8]</bitRange>
							<description>Configuration of GPIO pad 5</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_CONF_2_PAD_5_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_CONF_2_PAD_5_TEST_MODE</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PAD_CONF_2_PAD_4_CONF</name>
							<bitRange>[4:0]</bitRange>
							<description>Configuration of GPIO pad 4</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_CONF_2_PAD_4_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_CONF_2_PAD_4_TEST_MODE</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_CENTER_FREQ</name>
					<description>CENTER_FREQ</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<resetValue>0x8215C71B</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CENTER_FREQ_ADAPT_CFREQ</name>
							<bitRange>[31:31]</bitRange>
							<description>Frequency adaptation between Tx and Rx.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CENTER_FREQ_ADAPT_CFREQ_DISABLE</name>
									<value>0</value>
									<description>Do not adapt frequency between Tx and Rx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CENTER_FREQ_ADAPT_CFREQ_ENABLE</name>
									<value>1</value>
									<description>Automatically adapt frequency between Tx and Rx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CENTER_FREQ_RX_DIV_5_N6</name>
							<bitRange>[30:30]</bitRange>
							<description>Ratio of the PLL reference between Tx and Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CENTER_FREQ_RX_DIV_5_N6_DISABLE</name>
									<value>0</value>
									<description>The ratio of the PLL reference between Tx and Rx is 6 instead of 5</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CENTER_FREQ_RX_DIV_5_N6_ENABLE</name>
									<value>1</value>
									<description>The ratio of the PLL reference between Tx and Rx is 5 instead of 6</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CENTER_FREQ_CENTER_FREQUENCY</name>
							<bitRange>[29:0]</bitRange>
							<description>Set the center frequency</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CENTER_FREQ_CENTER_FREQUENCY_DEFAULT</name>
									<value>34981659</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_PADS_89</name>
					<description>PADS_89</description>
					<addressOffset>0x1C</addressOffset>
					<size>32</size>
					<resetValue>0x82230000</resetValue>
					<resetMask>0xFFFF1F1F</resetMask>
					<fields>
						<field>
							<name>TX_MAC_TIMER_TX_MAC_TIMER</name>
							<bitRange>[31:24]</bitRange>
							<description>Time to wait after the Tx mode.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_MAC_TIMER_TX_MAC_TIMER_DEFAULT</name>
									<value>130</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_MAC_TIMER_RX_MAC_TIMER</name>
							<bitRange>[23:16]</bitRange>
							<description>Time to wait after the Rx mode.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_MAC_TIMER_RX_MAC_TIMER_DEFAULT</name>
									<value>35</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PAD_CONF_3_PAD_9_CONF</name>
							<bitRange>[12:8]</bitRange>
							<description>Configuration of GPIO pad 9</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_CONF_3_PAD_9_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_CONF_3_PAD_9_TEST_MODE</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PAD_CONF_3_PAD_8_CONF</name>
							<bitRange>[4:0]</bitRange>
							<description>Configuration of GPIO pad 8</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PAD_CONF_3_PAD_8_OFF</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>PAD_CONF_3_PAD_8_TEST_MODE</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG08</name>
					<description>REG08</description>
					<addressOffset>0x20</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFF7F0F</resetMask>
					<fields>
						<field>
							<name>MOD_INFO_RX_DIV_CK_RX</name>
							<bitRange>[31:30]</bitRange>
							<description>Set the clock divider for the Rx mode: 00 =&gt; /1, 01 =&gt; /2, 1x =&gt; /3</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MOD_INFO_RX_DIV_CK_RX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MOD_INFO_RX_SYMBOL_2BIT_RX</name>
							<bitRange>[29:29]</bitRange>
							<description>Rx symbol bits composition</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MOD_INFO_RX_SYMBOL_2BIT_RX_DISABLE</name>
									<value>0</value>
									<description>Each symbol is not composed by 2 bits (OQPSK or 4FSK)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MOD_INFO_RX_SYMBOL_2BIT_RX_ENABLE</name>
									<value>1</value>
									<description>Each symbol is composed by 2 bits (OQPSK or 4FSK)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MOD_INFO_RX_DR_M_RX</name>
							<bitRange>[28:24]</bitRange>
							<description>Unsigned value determining the oversampling frequency and consequently the data-rate. This frequency is the system frequency (16 or 24 MHz) divided by this value+1.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MOD_INFO_RX_DR_M_RX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MOD_INFO_TX_DIV_CK_TX</name>
							<bitRange>[23:22]</bitRange>
							<description>Set the clock divider for the Tx mode: 00 =&gt; /1, 01 =&gt; /2, 1x =&gt; /3</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MOD_INFO_TX_DIV_CK_TX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MOD_INFO_TX_SYMBOL_2BIT_TX</name>
							<bitRange>[21:21]</bitRange>
							<description>Tx symbol bits composition</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MOD_INFO_TX_SYMBOL_2BIT_TX_DISABLE</name>
									<value>0</value>
									<description>Each symbol is not composed by 2 bits (OQPSK or 4FSK)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MOD_INFO_TX_SYMBOL_2BIT_TX_ENABLE</name>
									<value>1</value>
									<description>Each symbol is composed by 2 bits (OQPSK or 4FSK)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MOD_INFO_TX_DR_M_TX</name>
							<bitRange>[20:16]</bitRange>
							<description>Unsigned value determining the oversampling frequency and consequently the data-rate. This frequency is the system frequency (16 or 24 MHz) divided by this value+1.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MOD_INFO_TX_DR_M_TX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CHANNEL_SWITCH_IQ</name>
							<bitRange>[14:14]</bitRange>
							<description>Switch I and Q channels</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHANNEL_SWITCH_IQ_DISABLE</name>
									<value>0</value>
									<description>Don't switch I and Q channels</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CHANNEL_SWITCH_IQ_ENABLE</name>
									<value>1</value>
									<description>Switch I and Q channels</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CHANNEL_CHANNEL</name>
							<bitRange>[13:8]</bitRange>
							<description>Channel number</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHANNEL_CHANNEL_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BANK_DATARATE_TX_NRX</name>
							<bitRange>[3:3]</bitRange>
							<description>Select the data-rate register</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BANK_DATARATE_TX_NRX_RX</name>
									<value>0</value>
									<description>Rx data-rate</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BANK_DATARATE_TX_NRX_TX</name>
									<value>1</value>
									<description>Tx data-rate</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BANK_STD_BLE_RATES</name>
							<bitRange>[2:2]</bitRange>
							<description>Select the actual bank behavior</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BANK_STD_BLE_RATES_CUSTOM</name>
									<value>0</value>
									<description>Custom rates</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BANK_STD_BLE_RATES_STANDARD</name>
									<value>1</value>
									<description>Standard BLE rates</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BANK_BANK</name>
							<bitRange>[1:0]</bitRange>
							<description>Select the used bank</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BANK_BANK_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_CODING</name>
					<description>CODING</description>
					<addressOffset>0x24</addressOffset>
					<size>32</size>
					<resetValue>0x80C71C72</resetValue>
					<resetMask>0xFFCFFFFF</resetMask>
					<fields>
						<field>
							<name>CODING_EN_DATAWHITE</name>
							<bitRange>[31:31]</bitRange>
							<description>Data-whitening enabling</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODING_EN_DATAWHITE_DISABLE</name>
									<value>0</value>
									<description>Disable the data-whitening</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODING_EN_DATAWHITE_ENABLE</name>
									<value>1</value>
									<description>Enable the data-whitening</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODING_I_NQ_DELAYED</name>
							<bitRange>[30:30]</bitRange>
							<description>Channel I delay</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODING_I_NQ_DELAYED_DISABLE</name>
									<value>0</value>
									<description>Channel I is not considered as delayed in case of a 2bit per symbol modulation</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODING_I_NQ_DELAYED_ENABLE</name>
									<value>1</value>
									<description>Channel I is considered as delayed in case of a 2bit per symbol modulation</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODING_OFFSET</name>
							<bitRange>[29:29]</bitRange>
							<description>Offset (delay) introduction</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODING_OFFSET_DISABLE</name>
									<value>0</value>
									<description>No offset (delay) is introduced in one of the two channels (2 bits per symbol modulation)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODING_OFFSET_ENABLE</name>
									<value>1</value>
									<description>An offset (delay) is introduced in one of the two channels (2 bits per symbol modulation)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODING_BIT_INVERT</name>
							<bitRange>[28:28]</bitRange>
							<description>Bit value inversion (Tx and Rx)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODING_BIT_INVERT_DISABLE</name>
									<value>0</value>
									<description>Original bit value (Tx and Rx)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODING_BIT_INVERT_ENABLE</name>
									<value>1</value>
									<description>Inversed bit value (Tx and Rx)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODING_EVEN_BEFORE_ODD</name>
							<bitRange>[27:27]</bitRange>
							<description>Determine the bit order in case of a 2 bits per symbol modulation: if set to 1 the first bit (bit 0, even) goes to the I path</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODING_EVEN_BEFORE_ODD_DISABLE</name>
									<value>0</value>
									<description>Second bit (bit 1, odd) goes to the I path</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODING_EVEN_BEFORE_ODD_ENABLE</name>
									<value>1</value>
									<description>First bit (bit 0, even) goes to the I path</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODING_EN_802154_L2F</name>
							<bitRange>[26:26]</bitRange>
							<description>Linear to frequency encoding needed in order to modulate an OQPSK as an MSK</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODING_EN_802154_L2F_DISABLE</name>
									<value>0</value>
									<description>Disable the linear to frequency encoding</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODING_EN_802154_L2F_ENABLE</name>
									<value>1</value>
									<description>Enable the linear to frequency encoding</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODING_EN_802154_B2C</name>
							<bitRange>[25:25]</bitRange>
							<description>Bit to chips encoding used in the IEEE 802.15.4 standard</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODING_EN_802154_B2C_DISABLE</name>
									<value>0</value>
									<description>Disable the bit to chips encoding used in the IEEE 802.15.4 standard</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODING_EN_802154_B2C_ENABLE</name>
									<value>1</value>
									<description>Enable the bit to chips encoding used in the IEEE 802.15.4 standard</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CODING_EN_MANCHESTER</name>
							<bitRange>[24:24]</bitRange>
							<description>Manchester encoding</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CODING_EN_MANCHESTER_DISABLE</name>
									<value>0</value>
									<description>Disable the Manchester encoding</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CODING_EN_MANCHESTER_ENABLE</name>
									<value>1</value>
									<description>Enable the Manchester encoding</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CHANNELS_2_EN_CHANNEL_SEL</name>
							<bitRange>[23:23]</bitRange>
							<description>Definition of channels</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHANNELS_2_EN_CHANNEL_SEL_DISABLE</name>
									<value>0</value>
									<description>Disable the definition of channels</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CHANNELS_2_EN_CHANNEL_SEL_ENABLE</name>
									<value>1</value>
									<description>Enable the definition of channels</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CHANNELS_2_EN_CHN_BLE</name>
							<bitRange>[22:22]</bitRange>
							<description>BLE channels index LUT (idx 37 =&gt; RF channel 0, channel idx 38 =&gt; RF channel 12, channel idx 39 =&gt; RF channel 39)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHANNELS_2_EN_CHN_BLE_DISABLE</name>
									<value>0</value>
									<description>Disable the BLE channels index LUT</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CHANNELS_2_EN_CHN_BLE_ENABLE</name>
									<value>1</value>
									<description>Enable the BLE channels index LUT</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CHANNELS_2_CHANNEL_SPACING_HI</name>
							<bitRange>[19:16]</bitRange>
							<description>Channel spacing: the formula that determines this value is the same as for the central frequency. v=ch_sp/144e6*2^25</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHANNELS_2_CHANNEL_SPACING_HI_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CHANNELS_1_CHANNEL_SPACING_LO</name>
							<bitRange>[15:0]</bitRange>
							<description>Channel spacing: the formula that determines this value is the same as for the central frequency.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHANNELS_1_CHANNEL_SPACING_LO_DEFAULT</name>
									<value>7282</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_PACKET_HANDLING</name>
					<description>PACKET_HANDLING</description>
					<addressOffset>0x28</addressOffset>
					<size>32</size>
					<resetValue>0x5501FFF3</resetValue>
					<resetMask>0xFF7FFFFF</resetMask>
					<fields>
						<field>
							<name>PREAMBLE_PREAMBLE</name>
							<bitRange>[31:24]</bitRange>
							<description>Preamble to be inserted</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PREAMBLE_PREAMBLE_DEFAULT</name>
									<value>85</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_LENGTH_OPTS_EN_PACKET_LEN_FIX</name>
							<bitRange>[22:22]</bitRange>
							<description>Packet length configuration</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_LENGTH_OPTS_EN_PACKET_LEN_FIX_DISABLE</name>
									<value>0</value>
									<description>Packet length is not fixed</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_LENGTH_OPTS_EN_PACKET_LEN_FIX_ENABLE</name>
									<value>1</value>
									<description>Packet length is fixed and specified in the PACKET_LEN register</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_LENGTH_OPTS_PACKET_LEN_CORR</name>
							<bitRange>[21:18]</bitRange>
							<description>Signed value that specifies the correction to apply to the specified packet length (due to differences between standards). The packet length here is specified by the byte number after the packet length byte, with the exclusion of the CRC.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_LENGTH_OPTS_PACKET_LEN_CORR_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_LENGTH_OPTS_PACKET_LEN_POS</name>
							<bitRange>[17:16]</bitRange>
							<description>Unsigned value that specifies the position of the packet length after the pattern</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_LENGTH_OPTS_PACKET_LEN_POS_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_LENGTH_PACKET_LEN</name>
							<bitRange>[15:8]</bitRange>
							<description>The packet length in the fixed packet length mode. In the variable packet length mode, it specifies the maximal packet length defined by the standard. In case of error a packet_len_err is raised.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_LENGTH_PACKET_LEN_DEFAULT</name>
									<value>255</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_HANDLING_LSB_FIRST</name>
							<bitRange>[7:7]</bitRange>
							<description>Select LSB or MSB to send first</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_HANDLING_LSB_FIRST_MSB</name>
									<value>0</value>
									<description>MSB is the first bit to be sent</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_HANDLING_LSB_FIRST_LSB</name>
									<value>1</value>
									<description>LSB is the first bit to be sent</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_HANDLING_EN_CRC</name>
							<bitRange>[6:6]</bitRange>
							<description>Automatic CRC evaluation and insertion</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_CRC_DISABLE</name>
									<value>0</value>
									<description>Disable the automatic CRC evaluation and insertion</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_CRC_ENABLE</name>
									<value>1</value>
									<description>Enable the automatic CRC evaluation and insertion</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_HANDLING_EN_CRC_ON_PKTLEN</name>
							<bitRange>[5:5]</bitRange>
							<description>CRC calculation on the packet length part of the packet</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_CRC_ON_PKTLEN_DISABLE</name>
									<value>0</value>
									<description>Disable the CRC calculation on the packet length part of the packet.</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_CRC_ON_PKTLEN_ENABLE</name>
									<value>1</value>
									<description>Enable the CRC calculation on the packet length part of the packet.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_HANDLING_EN_PREAMBLE</name>
							<bitRange>[4:4]</bitRange>
							<description>Automatic preamble insertion</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_PREAMBLE_DISABLE</name>
									<value>0</value>
									<description>Disable the automatic preamble insertion</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_PREAMBLE_ENABLE</name>
									<value>1</value>
									<description>Enable the automatic preamble insertion</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_HANDLING_EN_MULTI_FRAME</name>
							<bitRange>[3:3]</bitRange>
							<description>Multi-frame packet</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_MULTI_FRAME_DISABLE</name>
									<value>0</value>
									<description>Disable the multi-frame packet (preamble-pattern-data-CRC-data-CRC-...)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_MULTI_FRAME_ENABLE</name>
									<value>1</value>
									<description>Enable the multi-frame packet (preamble-pattern-data-CRC-data-CRC-...)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_HANDLING_ENB_DW_ON_CRC</name>
							<bitRange>[2:2]</bitRange>
							<description>Data-whitening on the CRC (active low)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_HANDLING_ENB_DW_ON_CRC_DISABLE</name>
									<value>0</value>
									<description>Enable the data-whitening on the CRC</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_HANDLING_ENB_DW_ON_CRC_ENABLE</name>
									<value>1</value>
									<description>Disable the data-whitening on the CRC</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_HANDLING_EN_PATTERN</name>
							<bitRange>[1:1]</bitRange>
							<description>Automatic pattern insertion and recognition</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_PATTERN_DISABLE</name>
									<value>0</value>
									<description>Disable the automatic pattern insertion and recognition</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_PATTERN_ENABLE</name>
									<value>1</value>
									<description>Enable the automatic pattern insertion and recognition</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_HANDLING_EN_PACKET</name>
							<bitRange>[0:0]</bitRange>
							<description>Packet handler enabling</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_PACKET_DISABLE</name>
									<value>0</value>
									<description>Disable the packet handler</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_HANDLING_EN_PACKET_ENABLE</name>
									<value>1</value>
									<description>Enable the packet handler</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_SYNC_PATTERN</name>
					<description>SYNC_PATTERN</description>
					<addressOffset>0x2C</addressOffset>
					<size>32</size>
					<resetValue>0x8E89BED6</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>PATTERN</name>
							<bitRange>[31:0]</bitRange>
							<description>Pattern (sync word) to be inserted or recognized.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PATTERN_DEFAULT</name>
									<value>2391391958</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG0C</name>
					<description>REG0C</description>
					<addressOffset>0x30</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFF0FFF</resetMask>
					<fields>
						<field>
							<name>ADDRESS_ADDRESS</name>
							<bitRange>[31:16]</bitRange>
							<description>Address of the node</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ADDRESS_ADDRESS_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ADDRESS_CONF_ADDRESS_LEN</name>
							<bitRange>[11:11]</bitRange>
							<description>Address length selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ADDRESS_CONF_ADDRESS_LEN_8</name>
									<value>0</value>
									<description>Address length is 8 bits</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ADDRESS_CONF_ADDRESS_LEN_16</name>
									<value>1</value>
									<description>Address length is 16 bits</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ADDRESS_CONF_EN_ADDRESS_RX_BR</name>
							<bitRange>[10:10]</bitRange>
							<description>Broadcast address detection on Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ADDRESS_CONF_EN_ADDRESS_RX_BR_DISABLE</name>
									<value>0</value>
									<description>Disable the broadcast address detection on Rx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ADDRESS_CONF_EN_ADDRESS_RX_BR_ENABLE</name>
									<value>1</value>
									<description>Enable the broadcast address detection on Rx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ADDRESS_CONF_EN_ADDRESS_RX</name>
							<bitRange>[9:9]</bitRange>
							<description>Address detection on Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ADDRESS_CONF_EN_ADDRESS_RX_DISABLE</name>
									<value>0</value>
									<description>Disable the address detection on Rx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ADDRESS_CONF_EN_ADDRESS_RX_ENABLE</name>
									<value>1</value>
									<description>Enable the address detection on Rx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ADDRESS_CONF_EN_ADDRESS_TX</name>
							<bitRange>[8:8]</bitRange>
							<description>Address insertion on Tx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ADDRESS_CONF_EN_ADDRESS_TX_DISABLE</name>
									<value>0</value>
									<description>Disable the address insertion on Tx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ADDRESS_CONF_EN_ADDRESS_TX_ENABLE</name>
									<value>1</value>
									<description>Enable the address insertion on Tx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PREAMBLE_LENGTH_PREAMBLE_LEN</name>
							<bitRange>[7:0]</bitRange>
							<description>Length of the preamble -1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PREAMBLE_LENGTH_PREAMBLE_LEN_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_PACKET_EXTRA</name>
					<description>PACKET_EXTRA</description>
					<addressOffset>0x34</addressOffset>
					<size>32</size>
					<resetValue>0xA200000</resetValue>
					<resetMask>0x3F7FFFFF</resetMask>
					<fields>
						<field>
							<name>CONV_CODES_CONF_STOP_WORD_LEN</name>
							<bitRange>[29:28]</bitRange>
							<description>Length of the stop word, same as the pattern word length</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CONV_CODES_CONF_STOP_WORD_LEN_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CONV_CODES_CONF_CC_VITERBI_LEN</name>
							<bitRange>[27:26]</bitRange>
							<description>Set the memory length of the Viterbi decoder</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CONV_CODES_CONF_CC_VITERBI_LEN_5</name>
									<value>0</value>
									<description>5</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CONV_CODES_CONF_CC_VITERBI_LEN_10</name>
									<value>1</value>
									<description>10</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CONV_CODES_CONF_CC_VITERBI_LEN_20</name>
									<value>2</value>
									<description>20</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CONV_CODES_CONF_CC_VITERBI_LEN_30</name>
									<value>3</value>
									<description>30</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CONV_CODES_CONF_CC_EN_TX_STOP</name>
							<bitRange>[25:25]</bitRange>
							<description>Stop word at the end of the transmission</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CONV_CODES_CONF_CC_EN_TX_STOP_DISABLE</name>
									<value>0</value>
									<description>Disable the stop word at the end of the transmission</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CONV_CODES_CONF_CC_EN_TX_STOP_ENABLE</name>
									<value>1</value>
									<description>Enable the stop word at the end of the transmission</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CONV_CODES_CONF_EN_CONV_CODE</name>
							<bitRange>[24:24]</bitRange>
							<description>Convolutional codes</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CONV_CODES_CONF_EN_CONV_CODE_DISABLE</name>
									<value>0</value>
									<description>Disable the convolutional codes</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CONV_CODES_CONF_EN_CONV_CODE_ENABLE</name>
									<value>1</value>
									<description>Enable the convolutional codes</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_EXTRA_FIFO_REWIND</name>
							<bitRange>[22:22]</bitRange>
							<description>At the end of a Tx transmission, the FIFO is rewind to the initial stage</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_EXTRA_FIFO_REWIND_DISABLE</name>
									<value>0</value>
									<description>FIFO is not rewind at the end of Tx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_EXTRA_FIFO_REWIND_ENABLE</name>
									<value>1</value>
									<description>FIFO is rewind at the end of Tx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_EXTRA_BLE_PREAMBLE</name>
							<bitRange>[21:21]</bitRange>
							<description>In Tx the preamble is handled directly (PREAMBLE register is not used) following the BLE standard</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_EXTRA_BLE_PREAMBLE_DISABLE</name>
									<value>0</value>
									<description>Preamble register is used</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_EXTRA_BLE_PREAMBLE_ENABLE</name>
									<value>1</value>
									<description>Preamble register is not used</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_EXTRA_PKT_INFO_PRE_NPOST</name>
							<bitRange>[20:20]</bitRange>
							<description>Packet information sampling</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_EXTRA_PKT_INFO_PRE_NPOST_SYNC</name>
									<value>0</value>
									<description>Sample packet information at the sync word detection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_EXTRA_PKT_INFO_PRE_NPOST_END</name>
									<value>1</value>
									<description>Sample packet information at the end of the packet</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_EXTRA_PATTERN_MAX_ERR</name>
							<bitRange>[19:18]</bitRange>
							<description>Unsigned value that specifies the maximum number of errors in the pattern recognition</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_EXTRA_PATTERN_MAX_ERR_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PACKET_EXTRA_PATTERN_WORD_LEN</name>
							<bitRange>[17:16]</bitRange>
							<description>Pattern word length</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PACKET_EXTRA_PATTERN_WORD_LEN_8</name>
									<value>0</value>
									<description>8 bits</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_EXTRA_PATTERN_WORD_LEN_16</name>
									<value>1</value>
									<description>16 bits</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_EXTRA_PATTERN_WORD_LEN_24</name>
									<value>2</value>
									<description>24 bits</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PACKET_EXTRA_PATTERN_WORD_LEN_32</name>
									<value>3</value>
									<description>32 bits</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ADDRESS_BROADCAST_ADDRESS_BR</name>
							<bitRange>[15:0]</bitRange>
							<description>Broadcast address</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ADDRESS_BROADCAST_ADDRESS_BR_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_CRC_POLYNOMIAL</name>
					<description>CRC_POLYNOMIAL</description>
					<addressOffset>0x38</addressOffset>
					<size>32</size>
					<resetValue>0x80032D</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CRC_POLYNOMIAL_CRC_POLY</name>
							<bitRange>[31:0]</bitRange>
							<description>CRC polynomial</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CRC_POLYNOMIAL_CRC_POLY_DEFAULT</name>
									<value>8389421</value>
									<description>It is coded using the Koopman notation, i.e. the nth bit codes the (n+1) coefficient.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_CRC_RST</name>
					<description>CRC_RST</description>
					<addressOffset>0x3C</addressOffset>
					<size>32</size>
					<resetValue>0x555555</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CRC_RST_CRC_RST</name>
							<bitRange>[31:0]</bitRange>
							<description>CRC reset value</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CRC_RST_CRC_RST_DEFAULT</name>
									<value>5592405</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG10</name>
					<description>REG10</description>
					<addressOffset>0x40</addressOffset>
					<size>32</size>
					<resetValue>0x2100DF</resetValue>
					<resetMask>0x3FF0FFF</resetMask>
					<fields>
						<field>
							<name>CONV_CODES_PUNCT_CC_PUNCT_1</name>
							<bitRange>[25:21]</bitRange>
							<description>Puncture of the second convolutional code</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CONV_CODES_PUNCT_CC_PUNCT_1_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CONV_CODES_PUNCT_CC_PUNCT_0</name>
							<bitRange>[20:16]</bitRange>
							<description>Puncture of the first convolutional code</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CONV_CODES_PUNCT_CC_PUNCT_0_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRAC_CONF_TX_FRAC_GAIN</name>
							<bitRange>[11:11]</bitRange>
							<description>Additional gain for fractional data-rates in Tx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FRAC_CONF_TX_FRAC_GAIN_DISABLE</name>
									<value>0</value>
									<description>Disable the additional gain for fractional data-rates in Tx mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FRAC_CONF_TX_FRAC_GAIN_ENABLE</name>
									<value>1</value>
									<description>Enable the additional gain for fractional data-rates in Tx mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRAC_CONF_RX_FRAC_GAIN</name>
							<bitRange>[10:10]</bitRange>
							<description>Additional gain for fractional data-rates in Rx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FRAC_CONF_RX_FRAC_GAIN_DISABLE</name>
									<value>0</value>
									<description>Disable the additional gain for fractional data-rates in Rx mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FRAC_CONF_RX_FRAC_GAIN_ENABLE</name>
									<value>1</value>
									<description>Enable the additional gain for fractional data-rates in Rx mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRAC_CONF_TX_EN_FRAC</name>
							<bitRange>[9:9]</bitRange>
							<description>Fractional data-rates in Tx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FRAC_CONF_TX_EN_FRAC_DISABLE</name>
									<value>0</value>
									<description>Disable the fractional data-rates in Tx mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FRAC_CONF_TX_EN_FRAC_ENABLE</name>
									<value>1</value>
									<description>Enable the fractional data-rates in Tx mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRAC_CONF_RX_EN_FRAC</name>
							<bitRange>[8:8]</bitRange>
							<description>Fractional data-rates in Rx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FRAC_CONF_RX_EN_FRAC_DISABLE</name>
									<value>0</value>
									<description>Disable the fractional data-rates in Rx mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FRAC_CONF_RX_EN_FRAC_ENABLE</name>
									<value>1</value>
									<description>Enable the fractional data-rates in Rx mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CONV_CODES_POLY_CC_POLY_1</name>
							<bitRange>[7:4]</bitRange>
							<description>Second convolutional code</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CONV_CODES_POLY_CC_POLY_1_DEFAULT</name>
									<value>13</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CONV_CODES_POLY_CC_POLY_0</name>
							<bitRange>[3:0]</bitRange>
							<description>First convolutional code</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CONV_CODES_POLY_CC_POLY_0_DEFAULT</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG11</name>
					<description>REG11</description>
					<addressOffset>0x44</addressOffset>
					<size>32</size>
					<resetValue>0x290000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>FILTER_GAIN_LIN_FILTER</name>
							<bitRange>[31:31]</bitRange>
							<description>Enable the linear filtering</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FILTER_GAIN_LIN_FILTER_DISABLE</name>
									<value>0</value>
									<description>Disable the linear filtering</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FILTER_GAIN_LIN_FILTER_ENABLE</name>
									<value>1</value>
									<description>Enable the linear filtering</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FILTER_GAIN_LOW_LIN_GAIN</name>
							<bitRange>[30:30]</bitRange>
							<description>Reduce the total gain by 2 (if the linear gain is set)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FILTER_GAIN_LOW_LIN_GAIN_DISABLE</name>
									<value>0</value>
									<description>Disable total gain reduction</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FILTER_GAIN_LOW_LIN_GAIN_ENABLE</name>
									<value>1</value>
									<description>Enable total gain reduction</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FILTER_GAIN_GAIN_M</name>
							<bitRange>[29:27]</bitRange>
							<description>Mantissa of the final stage gain of the matched filter</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FILTER_GAIN_GAIN_M_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FILTER_GAIN_GAIN_E</name>
							<bitRange>[26:24]</bitRange>
							<description>Exponent of the final stage gain of the matched filter</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FILTER_GAIN_GAIN_E_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_MULT_TX_MULT_EXP</name>
							<bitRange>[23:20]</bitRange>
							<description>Exponent of the Tx multiplier</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_MULT_TX_MULT_EXP_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_MULT_TX_MULT_MAN</name>
							<bitRange>[19:16]</bitRange>
							<description>Mantissa of the Tx multiplier</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_MULT_TX_MULT_MAN_DEFAULT</name>
									<value>9</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_FRAC_CONF_TX_FRAC_DEN</name>
							<bitRange>[15:12]</bitRange>
							<description>Denominator of the fractional data-rate in Tx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_FRAC_CONF_TX_FRAC_DEN_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_FRAC_CONF_TX_FRAC_NUM</name>
							<bitRange>[11:8]</bitRange>
							<description>Numerator of the fractional data-rate in Tx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_FRAC_CONF_TX_FRAC_NUM_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_FRAC_CONF_RX_FRAC_DEN</name>
							<bitRange>[7:4]</bitRange>
							<description>Denominator of the fractional data-rate in Rx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_FRAC_CONF_RX_FRAC_DEN_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_FRAC_CONF_RX_FRAC_NUM</name>
							<bitRange>[3:0]</bitRange>
							<description>Numerator of the fractional data-rate in Rx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_FRAC_CONF_RX_FRAC_NUM_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_TX_PULSE_SHAPE_1</name>
					<description>TX_PULSE_SHAPE_1</description>
					<addressOffset>0x48</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TX_PULSE_SHAPE_1_TX_COEF4</name>
							<bitRange>[31:24]</bitRange>
							<description>Tx pulse shape coefficient 4</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_1_TX_COEF4_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_1_TX_COEF3</name>
							<bitRange>[23:16]</bitRange>
							<description>Tx pulse shape coefficient 3</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_1_TX_COEF3_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_1_TX_COEF2</name>
							<bitRange>[15:8]</bitRange>
							<description>Tx pulse shape coefficient 2</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_1_TX_COEF2_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_1_TX_COEF1</name>
							<bitRange>[7:0]</bitRange>
							<description>Tx pulse shape coefficient 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_1_TX_COEF1_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_TX_PULSE_SHAPE_2</name>
					<description>TX_PULSE_SHAPE_2</description>
					<addressOffset>0x4C</addressOffset>
					<size>32</size>
					<resetValue>0x2010000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TX_PULSE_SHAPE_2_TX_COEF8</name>
							<bitRange>[31:24]</bitRange>
							<description>Tx pulse shape coefficient 8</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_2_TX_COEF8_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_2_TX_COEF7</name>
							<bitRange>[23:16]</bitRange>
							<description>Tx pulse shape coefficient 7</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_2_TX_COEF7_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_2_TX_COEF6</name>
							<bitRange>[15:8]</bitRange>
							<description>Tx pulse shape coefficient 6</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_2_TX_COEF6_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_2_TX_COEF5</name>
							<bitRange>[7:0]</bitRange>
							<description>Tx pulse shape coefficient 5</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_2_TX_COEF5_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_TX_PULSE_SHAPE_3</name>
					<description>TX_PULSE_SHAPE_3</description>
					<addressOffset>0x50</addressOffset>
					<size>32</size>
					<resetValue>0x36201007</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TX_PULSE_SHAPE_3_TX_COEF12</name>
							<bitRange>[31:24]</bitRange>
							<description>Tx pulse shape coefficient 12</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_3_TX_COEF12_DEFAULT</name>
									<value>54</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_3_TX_COEF11</name>
							<bitRange>[23:16]</bitRange>
							<description>Tx pulse shape coefficient 11</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_3_TX_COEF11_DEFAULT</name>
									<value>32</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_3_TX_COEF10</name>
							<bitRange>[15:8]</bitRange>
							<description>Tx pulse shape coefficient 10</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_3_TX_COEF10_DEFAULT</name>
									<value>16</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_3_TX_COEF9</name>
							<bitRange>[7:0]</bitRange>
							<description>Tx pulse shape coefficient 9</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_3_TX_COEF9_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_TX_PULSE_SHAPE_4</name>
					<description>TX_PULSE_SHAPE_4</description>
					<addressOffset>0x54</addressOffset>
					<size>32</size>
					<resetValue>0x7D75664F</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TX_PULSE_SHAPE_4_TX_COEF16</name>
							<bitRange>[31:24]</bitRange>
							<description>Tx pulse shape coefficient 16</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_4_TX_COEF16_DEFAULT</name>
									<value>125</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_4_TX_COEF15</name>
							<bitRange>[23:16]</bitRange>
							<description>Tx pulse shape coefficient 15</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_4_TX_COEF15_DEFAULT</name>
									<value>117</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_4_TX_COEF14</name>
							<bitRange>[15:8]</bitRange>
							<description>Tx pulse shape coefficient 14</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_4_TX_COEF14_DEFAULT</name>
									<value>102</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PULSE_SHAPE_4_TX_COEF13</name>
							<bitRange>[7:0]</bitRange>
							<description>Tx pulse shape coefficient 13</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PULSE_SHAPE_4_TX_COEF13_DEFAULT</name>
									<value>79</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_FRONTEND</name>
					<description>FRONTEND</description>
					<addressOffset>0x58</addressOffset>
					<size>32</size>
					<resetValue>0x403000</resetValue>
					<resetMask>0x3FF7FFF</resetMask>
					<fields>
						<field>
							<name>RX_IF_DIG_IF_DIG</name>
							<bitRange>[25:16]</bitRange>
							<description>IF frequency (signed)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_IF_DIG_IF_DIG_DEFAULT</name>
									<value>64</value>
									<description>Should be equal to f_IF/f_phADC*1024</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRONTEND_RESAMPLE_PH_GAIN</name>
							<bitRange>[14:11]</bitRange>
							<description>Gain of the phase resampling block</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FRONTEND_RESAMPLE_PH_GAIN_DEFAULT</name>
									<value>6</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRONTEND_RESAMPLE_RSSI_G2</name>
							<bitRange>[10:8]</bitRange>
							<description>Gain of the decimator in the RSSI resampling block</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FRONTEND_RESAMPLE_RSSI_G2_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRONTEND_RESAMPLE_RSSI_G1</name>
							<bitRange>[7:6]</bitRange>
							<description>Gain of the interpolator in the RSSI resampling block</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FRONTEND_RESAMPLE_RSSI_G1_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRONTEND_EN_RESAMPLE_RSSI</name>
							<bitRange>[5:5]</bitRange>
							<description>RSSI resampling</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FRONTEND_EN_RESAMPLE_RSSI_DISABLE</name>
									<value>0</value>
									<description>Disable the RSSI resampling</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FRONTEND_EN_RESAMPLE_RSSI_ENABLE</name>
									<value>1</value>
									<description>Enable the RSSI resampling</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRONTEND_EN_RESAMPLE_PHADC</name>
							<bitRange>[4:4]</bitRange>
							<description>Phase resampling</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FRONTEND_EN_RESAMPLE_PHADC_DISABLE</name>
									<value>0</value>
									<description>Disable the phase resampling</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FRONTEND_EN_RESAMPLE_PHADC_ENABLE</name>
									<value>1</value>
									<description>Enable the phase resampling</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FRONTEND_DIV_PHADC</name>
							<bitRange>[3:0]</bitRange>
							<description>Unsigned value that specifies the divider to obtain the phADC clock (and RSSI).</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FRONTEND_DIV_PHADC_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_RX_PULSE_SHAPE</name>
					<description>RX_PULSE_SHAPE</description>
					<addressOffset>0x5C</addressOffset>
					<size>32</size>
					<resetValue>0xFECA7421</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>RX_PULSE_SHAPE_RX_COEF8</name>
							<bitRange>[31:28]</bitRange>
							<description>Rx pulse shape coefficient 8</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_PULSE_SHAPE_RX_COEF8_DEFAULT</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_PULSE_SHAPE_RX_COEF7</name>
							<bitRange>[27:24]</bitRange>
							<description>Rx pulse shape coefficient 7</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_PULSE_SHAPE_RX_COEF7_DEFAULT</name>
									<value>14</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_PULSE_SHAPE_RX_COEF6</name>
							<bitRange>[23:20]</bitRange>
							<description>Rx pulse shape coefficient 6</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_PULSE_SHAPE_RX_COEF6_DEFAULT</name>
									<value>12</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_PULSE_SHAPE_RX_COEF5</name>
							<bitRange>[19:16]</bitRange>
							<description>Rx pulse shape coefficient 5</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_PULSE_SHAPE_RX_COEF5_DEFAULT</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_PULSE_SHAPE_RX_COEF4</name>
							<bitRange>[15:12]</bitRange>
							<description>Rx pulse shape coefficient 4</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_PULSE_SHAPE_RX_COEF4_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_PULSE_SHAPE_RX_COEF3</name>
							<bitRange>[11:8]</bitRange>
							<description>Rx pulse shape coefficient 3</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_PULSE_SHAPE_RX_COEF3_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_PULSE_SHAPE_RX_COEF2</name>
							<bitRange>[7:4]</bitRange>
							<description>Rx pulse shape coefficient 2</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_PULSE_SHAPE_RX_COEF2_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_PULSE_SHAPE_RX_COEF1</name>
							<bitRange>[3:0]</bitRange>
							<description>Rx pulse shape coefficient 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_PULSE_SHAPE_RX_COEF1_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG18</name>
					<description>REG18</description>
					<addressOffset>0x60</addressOffset>
					<size>32</size>
					<resetValue>0x2401B50</resetValue>
					<resetMask>0xE7FFF77</resetMask>
					<fields>
						<field>
							<name>DELAY_LINE_CONF_DL_ISI_THR</name>
							<bitRange>[27:25]</bitRange>
							<description>Threshold bias for ISI compensation in the delay line sync word comparator</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_DL_ISI_THR_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DELAY_LINE_CONF_EN_SYNC_OK_DELAY_LINE</name>
							<bitRange>[22:22]</bitRange>
							<description>Use pattern_ok signal in delay line to synchronize the deserializer</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_EN_SYNC_OK_DELAY_LINE_DISABLE</name>
									<value>0</value>
									<description>Don't use the pattern_ok signal in delay line to synchronize the deserializer</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_EN_SYNC_OK_DELAY_LINE_ENABLE</name>
									<value>1</value>
									<description>Use the pattern_ok signal in delay line to synchronize the deserializer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DELAY_LINE_CONF_MAX_ERR_IN_DL_SYNC</name>
							<bitRange>[21:20]</bitRange>
							<description>Set the maximum errors in the delay line sync detection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_MAX_ERR_IN_DL_SYNC_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DELAY_LINE_CONF_EN_NOT_CAUSAL</name>
							<bitRange>[19:19]</bitRange>
							<description>Non causal processing</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_EN_NOT_CAUSAL_DISABLE</name>
									<value>0</value>
									<description>Disable the non causal processing</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_EN_NOT_CAUSAL_ENABLE</name>
									<value>1</value>
									<description>Enable the non causal processing</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DELAY_LINE_CONF_NC_SEL_OUT</name>
							<bitRange>[18:16]</bitRange>
							<description>Select the output position for the non causal processing</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_NC_SEL_OUT_4</name>
									<value>0</value>
									<description>4 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_NC_SEL_OUT_6</name>
									<value>1</value>
									<description>6 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_NC_SEL_OUT_8</name>
									<value>2</value>
									<description>8 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_NC_SEL_OUT_12</name>
									<value>3</value>
									<description>12 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_NC_SEL_OUT_16</name>
									<value>4</value>
									<description>16 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_NC_SEL_OUT_24</name>
									<value>5</value>
									<description>24 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_NC_SEL_OUT_32</name>
									<value>6</value>
									<description>32 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DELAY_LINE_CONF_NC_SEL_OUT_40</name>
									<value>7</value>
									<description>40 symbols</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSK_FCR_AMP_1_FSK_FCR_AMP1</name>
							<bitRange>[15:8]</bitRange>
							<description>FSK amplitude 1 (lowest)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSK_FCR_AMP_1_FSK_FCR_AMP1_DEFAULT</name>
									<value>27</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CARRIER_RECOVERY_EXTRA_FREQ_LIMIT_MAN</name>
							<bitRange>[6:4]</bitRange>
							<description>Mantissa of the carrier recovery frequency limit (unsigned)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EXTRA_FREQ_LIMIT_MAN_DEFAULT</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CARRIER_RECOVERY_EXTRA_FREQ_LIMIT_EXP</name>
							<bitRange>[2:0]</bitRange>
							<description>Exponent of the carrier recovery frequency limit (signed)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CARRIER_RECOVERY_EXTRA_FREQ_LIMIT_EXP_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG19</name>
					<description>REG19</description>
					<addressOffset>0x64</addressOffset>
					<size>32</size>
					<resetValue>0x110B4430</resetValue>
					<resetMask>0x7F1FFFFF</resetMask>
					<fields>
						<field>
							<name>RSSI_BANK_EN_RSSI_DITHER</name>
							<bitRange>[30:30]</bitRange>
							<description>Speed on the RSSI triangular dithering signal (cf reg RSSI_TUN)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_BANK_EN_RRSI_DITHER_DISABLE</name>
									<value>0</value>
									<description>Disable the RSSI filtering (use minimum value of RSSI even)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_EN_RRSI_DITHER_ENABLE</name>
									<value>1</value>
									<description>Enable the RSSI filtering</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_BANK_FAST_RSSI</name>
							<bitRange>[29:29]</bitRange>
							<description>RSSI filtering speed</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_BANK_FAST_RSSI_NORMAl</name>
									<value>0</value>
									<description>Normal RSSI filtering</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_FAST_RSSI_FAST</name>
									<value>1</value>
									<description>Fast RSSI filtering (8x faster)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_BANK_EN_FAST_PRE_SYNC</name>
							<bitRange>[28:28]</bitRange>
							<description>Fast mode switching during the preamble reception</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_BANK_EN_FAST_PRE_SYNC_DISABLE</name>
									<value>0</value>
									<description>Don't switch the fast modes during the preamble reception</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_EN_FAST_PRE_SYNC_ENABLE</name>
									<value>1</value>
									<description>Switch the fast modes during the preamble reception</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_BANK_TAU_RSSI_FILTERING</name>
							<bitRange>[27:24]</bitRange>
							<description>Time constant of the RSSI filtering block</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_BANK_TAU_RSSI_FILTERING_4</name>
									<value>0</value>
									<description>4 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_TAU_RSSI_FILTERING_8</name>
									<value>1</value>
									<description>8 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_TAU_RSSI_FILTERING_16</name>
									<value>2</value>
									<description>16 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_TAU_RSSI_FILTERING_32</name>
									<value>3</value>
									<description>32 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_TAU_RSSI_FILTERING_64</name>
									<value>4</value>
									<description>64 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_TAU_RSSI_FILTERING_128</name>
									<value>5</value>
									<description>128 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_TAU_RSSI_FILTERING_256</name>
									<value>6</value>
									<description>256 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_TAU_RSSI_FILTERING_512</name>
									<value>7</value>
									<description>512 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_TAU_RSSI_FILTERING_1024</name>
									<value>8</value>
									<description>1024 symbols</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DECISION_USE_VIT_SOFT</name>
							<bitRange>[20:20]</bitRange>
							<description>Viterbi soft decoding</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DECISION_USE_VIT_SOFT_DISABLE</name>
									<value>0</value>
									<description>Don't use the Viterbi soft decoding</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DECISION_USE_VIT_SOFT_ENABLE</name>
									<value>1</value>
									<description>Use the Viterbi soft decoding</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DECISION_VITERBI_LEN</name>
							<bitRange>[19:18]</bitRange>
							<description>Set the Viterbi path length</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DECISION_VITERBI_LEN_1</name>
									<value>0</value>
									<description>1 bit</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DECISION_VITERBI_LEN_2</name>
									<value>1</value>
									<description>2 bits</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DECISION_VITERBI_LEN_4</name>
									<value>2</value>
									<description>4 bits</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DECISION_VITERBI_LEN_8</name>
									<value>3</value>
									<description>8 bits</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DECISION_VITERBI_POW_NLIN</name>
							<bitRange>[17:17]</bitRange>
							<description>Viterbi algorithm uses power instead of amplitude to evaluate the error on the path</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DECISION_VITERBI_POW_NLIN_DISABLE</name>
									<value>0</value>
									<description>Viterbi algorithm uses amplitude to evaluate the error on the path</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DECISION_VITERBI_POW_NLIN_ENABLE</name>
									<value>1</value>
									<description>Viterbi algorithm uses power to evaluate the error on the path</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DECISION_EN_VITERBI_GFSK</name>
							<bitRange>[16:16]</bitRange>
							<description>Viterbi algorithm for the GFSK decoding; this will override the old ISI correction algorithm.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DECISION_EN_VITERBI_GFSK_DISABLE</name>
									<value>0</value>
									<description>Disable the Viterbi algorithm for the GFSK decoding</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DECISION_EN_VITERBI_GFSK_ENABLE</name>
									<value>1</value>
									<description>Enable the Viterbi algorithm for the GFSK decoding</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSK_FCR_AMP_3_FSK_FCR_AMP3</name>
							<bitRange>[15:8]</bitRange>
							<description>FSK amplitude 3 (highest): in 4FSK is the high amplitude (+/-3), in FSK w/ ISI it specifies the highest amplitude (generally it corresponds to a sequence 1-1-1).</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSK_FCR_AMP_3_FSK_FCR_AMP3_DEFAULT</name>
									<value>68</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSK_FCR_AMP_2_FSK_FCR_AMP2</name>
							<bitRange>[7:0]</bitRange>
							<description>FSK amplitude 2 (mid): in 4FSK is the threshold, in FSK w/ ISI it specify the mid amplitude (generally it corresponds to a sequence 0-1-1 or 1-1-0).</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSK_FCR_AMP_2_FSK_FCR_AMP2_DEFAULT</name>
									<value>48</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG1A</name>
					<description>REG1A</description>
					<addressOffset>0x68</addressOffset>
					<size>32</size>
					<resetValue>0xC031555</resetValue>
					<resetMask>0x1F6FFFFF</resetMask>
					<fields>
						<field>
							<name>PA_PWR_PA_PWR</name>
							<bitRange>[28:24]</bitRange>
							<description>Signed value that sets the PA power</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_PWR_PA_PWR_DEFAULT</name>
									<value>12</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_BANK_ALT_USE_RSSI_ALT</name>
							<bitRange>[22:22]</bitRange>
							<description>Use alternative RRSI configuration</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_USE_RSSI_INITIAL</name>
									<value>0</value>
									<description>RSSI_AVG, RSSI_MAX and RSSI_MIN will point to initial RSSI configuration</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_USE_RSSI_ALTERNATE</name>
									<value>1</value>
									<description>RSSI_AVG, RSSI_MAX and RSSI_MIN will point to alternative RSSI configuration</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_BANK_ALT_FAST_RSSI_ALT</name>
							<bitRange>[21:21]</bitRange>
							<description>RSSI filtering speed</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_FAST_RSSI_NORMAL</name>
									<value>0</value>
									<description>Normal RSSI filtering</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_FAST_RSSI_FAST</name>
									<value>1</value>
									<description>Fast RSSI filtering (8x faster)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_BANK_ALT_TAU_RSSI_FILTERING_ALT</name>
							<bitRange>[19:16]</bitRange>
							<description>Time constant of the RSSI filtering block</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_TAU_RSSI_FILTERING_ALT_4</name>
									<value>0</value>
									<description>4 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_TAU_RSSI_FILTERING_ALT_8</name>
									<value>1</value>
									<description>8 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_TAU_RSSI_FILTERING_ALT_16</name>
									<value>2</value>
									<description>16 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_TAU_RSSI_FILTERING_ALT_32</name>
									<value>3</value>
									<description>32 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_TAU_RSSI_FILTERING_ALT_64</name>
									<value>4</value>
									<description>64 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_TAU_RSSI_FILTERING_ALT_128</name>
									<value>5</value>
									<description>128 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_TAU_RSSI_FILTERING_ALT_256</name>
									<value>6</value>
									<description>256 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_TAU_RSSI_FILTERING_ALT_512</name>
									<value>7</value>
									<description>512 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_BANK_ALT_TAU_RSSI_FILTERING_ALT_1024</name>
									<value>8</value>
									<description>1024 symbols</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CORRECT_CFREQ_IF_CORRECT_CFREQ_IF</name>
							<bitRange>[15:0]</bitRange>
							<description>Unsigned value that specifies the IF for the Rx mode.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CORRECT_CFREQ_IF_CORRECT_CFREQ_IF_DEFAULT</name>
									<value>5461</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG1B</name>
					<description>REG1B</description>
					<addressOffset>0x6C</addressOffset>
					<size>32</size>
					<resetValue>0x740B0015</resetValue>
					<resetMask>0xFF7FBFFF</resetMask>
					<fields>
						<field>
							<name>PLL_BANK_EN_LOW_CHP_BIAS_TX</name>
							<bitRange>[31:31]</bitRange>
							<description>In Rx mode the en_low_chp_bias bit is set to 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_BANK_EN_LOW_CHP_BIAS_TX_RESET</name>
									<value>0</value>
									<description>In Tx mode EN_LOW_CHP_BIAS bit is reset</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_BANK_EN_LOW_CHP_BIAS_TX_SET</name>
									<value>1</value>
									<description>In Tx mode EN_LOW_CHP_BIAS bit is set</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_BANK_EN_LOW_CHP_BIAS_RX</name>
							<bitRange>[30:30]</bitRange>
							<description>In Rx mode the en_low_chp_bias bit is set to 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_BANK_EN_LOW_CHP_BIAS_RX_RESET</name>
									<value>0</value>
									<description>In Rx mode EN_LOW_CHP_BIAS bit is reset</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_BANK_EN_LOW_CHP_BIAS_RX_SET</name>
									<value>1</value>
									<description>In Rx mode EN_LOW_CHP_BIAS bit is set</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_BANK_PLL_FILTER_RES_TRIM_TX</name>
							<bitRange>[29:28]</bitRange>
							<description>Same as pll_filter_res_trim but for Tx case. Real value in Tx is pll_filter_res_trim xor pll_filter_res_trim_tx. If set to 0, Tx and Rx have the same value.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_BANK_PLL_FILTER_RES_TRIM_TX_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_BANK_IQ_PLL_0_TX</name>
							<bitRange>[27:24]</bitRange>
							<description>Charge pump bias for Tx case. Real value in Tx is iq_pll_0 xor iq_pll_0_tx. If set to 0, Tx and Rx have the same value.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_BANK_IQ_PLL_0_TX_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_BANK_LOW_DR_TX</name>
							<bitRange>[22:22]</bitRange>
							<description>Low data-rate mode in Tx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_BANK_LOW_DR_TX_DISABLE</name>
									<value>0</value>
									<description>Tx works not in low data rate</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_BANK_LOW_DR_TX_ENABLE</name>
									<value>1</value>
									<description>Tx works in low data rate</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_BANK_PLL_FILTER_RES_TRIM</name>
							<bitRange>[21:20]</bitRange>
							<description>Allow to modify the value of the loop filter resistor R2 when bit 5 is high (TX mode)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_BANK_PLL_FILTER_RES_TRIM_0</name>
									<value>0</value>
									<description>Normal resistor</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_BANK_PLL_FILTER_RES_TRIM_1</name>
									<value>1</value>
									<description>Normal resistor + 23 percent</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_BANK_PLL_FILTER_RES_TRIM_2</name>
									<value>2</value>
									<description>Normal resistor + 30 percent</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_BANK_PLL_FILTER_RES_TRIM_3</name>
									<value>3</value>
									<description>Normal resistor + 70 percent</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_BANK_IQ_PLL_0_RX</name>
							<bitRange>[19:16]</bitRange>
							<description>Charge pump bias for Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_BANK_IQ_PLL_0_RX_DEFAULT</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANACLK_USE_NEW_ANACK</name>
							<bitRange>[15:15]</bitRange>
							<description>Use the new analog clock generator</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANACLK_USE_NEW_ANACK_DISABLE</name>
									<value>0</value>
									<description>Do not use the analog clock generator</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANACLK_USE_NEW_ANACK_ENABLE</name>
									<value>1</value>
									<description>Use the analog clock generator</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANACLK_DIV_CK_RSSI</name>
							<bitRange>[13:12]</bitRange>
							<description>Set the master clock divider for the RSSI clock (from 48MHz)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANACLK_DIV_CK_RSSI_3</name>
									<value>0</value>
									<description>Division by 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANACLK_DIV_CK_RSSI_2</name>
									<value>1</value>
									<description>Division by 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANACLK_DIV_CK_RSSI_1</name>
									<value>2</value>
									<description>Division by 1</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANACLK_DIV_CK_FILT</name>
							<bitRange>[11:10]</bitRange>
							<description>Set the master clock divider for the channel filter clock (from 48MHz)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANACLK_DIV_CK_FILT_3</name>
									<value>0</value>
									<description>Division by 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANACLK_DIV_CK_FILT_2</name>
									<value>1</value>
									<description>Division by 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANACLK_DIV_CK_FILT_1</name>
									<value>2</value>
									<description>Division by 1</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANACLK_DIV_CK_PHADC</name>
							<bitRange>[9:8]</bitRange>
							<description>Set the master clock divider for the phADC clock (from 48MHz)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANACLK_DIV_CK_PHADC_3</name>
									<value>0</value>
									<description>Division by 3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANACLK_DIV_CK_PHADC_2</name>
									<value>1</value>
									<description>Division by 2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANACLK_DIV_CK_PHADC_1</name>
									<value>2</value>
									<description>Division by 1</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANACLK_DIV_RSSI</name>
							<bitRange>[7:4]</bitRange>
							<description>Unsigned value that specifies the division factor for the clock controlling the RSSI.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANACLK_DIV_RSSI_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANACLK_DIV_FILT</name>
							<bitRange>[3:0]</bitRange>
							<description>Unsigned value that specifies the division factor for the clock controlling the channel filter.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANACLK_DIV_FILT_DEFAULT</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_RSSI_CTRL</name>
					<description>RSSI_CTRL</description>
					<addressOffset>0x70</addressOffset>
					<size>32</size>
					<resetValue>0xFE000B14</resetValue>
					<resetMask>0xFF1F1F1F</resetMask>
					<fields>
						<field>
							<name>RSSI_CTRL_AGC_DECAY_TAU</name>
							<bitRange>[31:30]</bitRange>
							<description>Time constant of the decay speed; high values corresponds to a slow decay</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_CTRL_AGC_DECAY_TAU_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_CTRL_AGC_USE_LNA</name>
							<bitRange>[29:29]</bitRange>
							<description>AGC algorithm LNA bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_CTRL_AGC_USE_LNA_DISABLE</name>
									<value>0</value>
									<description>AGC algorithm doesn't use the LNA bias</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_CTRL_AGC_USE_LNA_ENABLE</name>
									<value>1</value>
									<description>AGC algorithm uses the LNA bias</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_CTRL_AGC_MODE</name>
							<bitRange>[28:28]</bitRange>
							<description>AGC algorithm selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_CTRL_AGC_MODE_DISABLE</name>
									<value>0</value>
									<description>Old AGC algorithm</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_CTRL_AGC_MODE_ENABLE</name>
									<value>1</value>
									<description>New AGC algorithm</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_CTRL_AGC_WAIT</name>
							<bitRange>[27:26]</bitRange>
							<description>Set the wait time of the AGC after switching between state</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_CTRL_AGC_WAIT_0</name>
									<value>0</value>
									<description>Don't wait</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_CTRL_AGC_WAIT_1</name>
									<value>1</value>
									<description>Wait 1x RSSI filtering period</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_CTRL_AGC_WAIT_2</name>
									<value>2</value>
									<description>Wait 2x RSSI filtering period</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_CTRL_AGC_WAIT_3</name>
									<value>3</value>
									<description>Wait 3x RSSI filtering period</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_CTRL_PAYLOAD_BLOCKS_AGC</name>
							<bitRange>[25:25]</bitRange>
							<description>AGC payload blocking</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_CTRL_PAYLOAD_BLOCKS_AGC_DISABLE</name>
									<value>0</value>
									<description>AGC is not blocked during the payload</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_CTRL_PAYLOAD_BLOCKS_AGC_ENABLE</name>
									<value>1</value>
									<description>AGC is blocked during the payload</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_CTRL_BYPASS_AGC</name>
							<bitRange>[24:24]</bitRange>
							<description>AGC algorithm bypass</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_CTRL_BYPASS_AGC_DISABLE</name>
									<value>0</value>
									<description>AGC algorithm is not bypassed</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_CTRL_BYPASS_AGC_ENABLE</name>
									<value>1</value>
									<description>AGC algorithm is bypassed</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_PWR_OFFSET_PA_PWR_OFFSET</name>
							<bitRange>[20:16]</bitRange>
							<description>Signed value that sets the PA power</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_PWR_OFFSET_PA_PWR_OFFSET_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FILTER_BIAS_IQ_FI_BW</name>
							<bitRange>[12:8]</bitRange>
							<description>Bias for the bandwidth of the channel filter</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FILTER_BIAS_IQ_FI_BW_DEFAULT</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FILTER_BIAS_IQ_FI_FC</name>
							<bitRange>[4:0]</bitRange>
							<description>Bias for the central frequency of the channel filter</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FILTER_BIAS_IQ_FI_FC_DEFAULT</name>
									<value>20</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG1D</name>
					<description>REG1D</description>
					<addressOffset>0x74</addressOffset>
					<size>32</size>
					<resetValue>0x716940B0</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>AGC_PEAK_DET_PEAK_DET_TAU</name>
							<bitRange>[31:28]</bitRange>
							<description>Time constant of the peak detector monostable circuit; if set to 0 the monostable is bypassed</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_PEAK_DET_PEAK_DET_TAU_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_PEAK_DET_PEAK_DET_THR_LOW</name>
							<bitRange>[27:26]</bitRange>
							<description>Threshold for the low level of the peak detector: 0 =&gt; 0, 1 =&gt; 1, 2 =&gt; 2, 3 =&gt; N.A.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_PEAK_DET_PEAK_DET_THR_LOW_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_PEAK_DET_PEAK_DET_THR_HIGH</name>
							<bitRange>[25:25]</bitRange>
							<description>Threshold for the high level of the peak detector</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_PEAK_DET_PEAK_DET_THR_HIGH_0</name>
									<value>0</value>
									<description>Threshold 2 for the high level of the peak detector</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AGC_PEAK_DET_PEAK_DET_THR_HIGH_1</name>
									<value>1</value>
									<description>Threshold 3 for the high level of the peak detector</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_PEAK_DET_EN_AGC_PEAK</name>
							<bitRange>[24:24]</bitRange>
							<description>AGC peak detector</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_PEAK_DET_EN_AGC_PEAK_DISABLE</name>
									<value>0</value>
									<description>Disable the AGC peak detector</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AGC_PEAK_DET_EN_AGC_PEAK_ENABLE</name>
									<value>1</value>
									<description>Enable the AGC peak detector</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_THR_HIGH_AGC_THR_HIGH</name>
							<bitRange>[23:16]</bitRange>
							<description>AGC threshold high level</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_THR_HIGH_AGC_THR_HIGH_DEFAULT</name>
									<value>105</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_THR_LOW_AGC_THR_LOW</name>
							<bitRange>[15:8]</bitRange>
							<description>AGC threshold low level</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_THR_LOW_AGC_THR_LOW_DEFAULT</name>
									<value>64</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ATT_CTRL_ATT_CTRL_MAX</name>
							<bitRange>[7:4]</bitRange>
							<description>Maximum attenuation level in AGC algorithm</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ATT_CTRL_ATT_CTRL_MAX_DEFAULT</name>
									<value>11</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ATT_CTRL_SET_RX_ATT_CTRL</name>
							<bitRange>[3:0]</bitRange>
							<description>Attenuation level if the AGC is bypassed</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ATT_CTRL_SET_RX_ATT_CTRL_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_AGC_LUT1</name>
					<description>AGC_LUT1</description>
					<addressOffset>0x78</addressOffset>
					<size>32</size>
					<resetValue>0xA0040000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>AGC_LUT_1_AGC_LEVEL_2_LO</name>
							<bitRange>[31:22]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_1_AGC_LEVEL_2_LO_DEFAULT</name>
									<value>640</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_1_AGC_LEVEL_1</name>
							<bitRange>[21:11]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_1_AGC_LEVEL_1_DEFAULT</name>
									<value>128</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_1_AGC_LEVEL_0</name>
							<bitRange>[10:0]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_1_AGC_LEVEL_0_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_AGC_LUT2</name>
					<description>AGC_LUT2</description>
					<addressOffset>0x7C</addressOffset>
					<size>32</size>
					<resetValue>0x42284900</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>AGC_LUT_2_AGC_LEVEL_5_LO</name>
							<bitRange>[31:23]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_2_AGC_LEVEL_5_LO_DEFAULT</name>
									<value>132</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_2_AGC_LEVEL_4</name>
							<bitRange>[22:12]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_2_AGC_LEVEL_4_DEFAULT</name>
									<value>644</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_2_AGC_LEVEL_3</name>
							<bitRange>[11:1]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_2_AGC_LEVEL_3_DEFAULT</name>
									<value>1152</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_2_AGC_LEVEL_2_HI</name>
							<bitRange>[0:0]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_2_AGC_LEVEL_2_HI_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_AGC_LUT3</name>
					<description>AGC_LUT3</description>
					<addressOffset>0x80</addressOffset>
					<size>32</size>
					<resetValue>0x9D92B216</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>AGC_LUT_3_AGC_LEVEL_8_LO</name>
							<bitRange>[31:24]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_3_AGC_LEVEL_8_LO_DEFAULT</name>
									<value>157</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_3_AGC_LEVEL_7</name>
							<bitRange>[23:13]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_3_AGC_LEVEL_7_DEFAULT</name>
									<value>1173</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_3_AGC_LEVEL_6</name>
							<bitRange>[12:2]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_3_AGC_LEVEL_6_DEFAULT</name>
									<value>1157</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_3_AGC_LEVEL_5_HI</name>
							<bitRange>[1:0]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_3_AGC_LEVEL_5_HI_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_AGC_LUT4</name>
					<description>AGC_LUT4</description>
					<addressOffset>0x84</addressOffset>
					<size>32</size>
					<resetValue>0xFF3FE4FC</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>AGC_LUT_4_AGC_LEVEL_11_LO</name>
							<bitRange>[31:25]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_4_AGC_LEVEL_11_LO_DEFAULT</name>
									<value>127</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_4_AGC_LEVEL_10</name>
							<bitRange>[24:14]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_4_AGC_LEVEL_10_DEFAULT</name>
									<value>1279</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_4_AGC_LEVEL_9</name>
							<bitRange>[13:3]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_4_AGC_LEVEL_9_DEFAULT</name>
									<value>1183</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_4_AGC_LEVEL_8_HI</name>
							<bitRange>[2:0]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_4_AGC_LEVEL_8_HI_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_AGC_LUT5</name>
					<description>AGC_LUT5</description>
					<addressOffset>0x88</addressOffset>
					<size>32</size>
					<resetValue>0x524000E</resetValue>
					<resetMask>0x7F7370F</resetMask>
					<fields>
						<field>
							<name>IEEE802154_OPTS_CNT_LIM_802154</name>
							<bitRange>[26:25]</bitRange>
							<description>Set the number of samples to wait before increasing the threshold</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IEEE802154_OPTS_CNT_LIM_802154_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IEEE802154_OPTS_CNT_OK_INC_802154</name>
							<bitRange>[24:22]</bitRange>
							<description>Set the increment to the counter that indicates that the correlators peaks are coherent</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IEEE802154_OPTS_CNT_OK_INC_802154_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IEEE802154_OPTS_USE_OS_802154</name>
							<bitRange>[21:21]</bitRange>
							<description>Enable the new algorithm working in the oversampled domain for the demodulation of the IEEE 802.15.4 protocol</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IEEE802154_OPTS_USE_OS_802154_DISABLE</name>
									<value>0</value>
									<description>Disable the Tx data-whitening</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IEEE802154_OPTS_USE_OS_802154_ENABLE</name>
									<value>1</value>
									<description>Enable the Tx data-whitening</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IEEE802154_OPTS_EN_DW_TEST</name>
							<bitRange>[20:20]</bitRange>
							<description>Tx data-whitening before the convolutional code block</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IEEE802154_OPTS_EN_DW_TEST_DISABLE</name>
									<value>0</value>
									<description>Disable the Tx data-whitening</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IEEE802154_OPTS_EN_DW_TEST_ENABLE</name>
									<value>1</value>
									<description>Enable the Tx data-whitening</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IEEE802154_OPTS_C2B_THR</name>
							<bitRange>[18:16]</bitRange>
							<description>Threshold of the chip2bit correlator of the IEEE 802.15.4 protocol.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IEEE802154_OPTS_C2B_THR_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_STREAMS_BER_CLK_MODE</name>
							<bitRange>[13:12]</bitRange>
							<description>Set the clock output mode for BER mode or RW mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_STREAMS_BER_CLK_MODE_FALLING</name>
									<value>0</value>
									<description>data change on falling edge</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_STREAMS_BER_CLK_MODE_RISING</name>
									<value>1</value>
									<description>Data change on rising edge</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_STREAMS_BER_CLK_MODE_TOGGLE</name>
									<value>2</value>
									<description>Clock signal is a toggled signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_STREAMS_BER_CLK_MODE_RECOVERY</name>
									<value>3</value>
									<description>Enable signal from clock recovery</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_STREAMS_RX_DATA_NOT_SAMPLED</name>
							<bitRange>[10:10]</bitRange>
							<description>Signal rx_data in test modes sampling</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_STREAMS_RX_DATA_NOT_SAMPLED_DISABLE</name>
									<value>0</value>
									<description>The signal rx_data in test modes is sampled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_STREAMS_RX_DATA_NOT_SAMPLED_ENABLE</name>
									<value>1</value>
									<description>The signal rx_data in test modes is not sampled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_STREAMS_PHASE_GREY</name>
							<bitRange>[9:9]</bitRange>
							<description>Phase signal encoding</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_STREAMS_PHASE_GREY_DISABLE</name>
									<value>0</value>
									<description>The phase signal on the test bus is not grey encoded</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_STREAMS_PHASE_GREY_ENABLE</name>
									<value>1</value>
									<description>The phase signal on the test bus is grey encoded</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DATA_STREAMS_TX_IN_CLK_TOGGLE</name>
							<bitRange>[8:8]</bitRange>
							<description>Input clock</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DATA_STREAMS_TX_IN_CLK_TOGGLE_DISABLE</name>
									<value>0</value>
									<description>Input clock is not a toggling signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DATA_STREAMS_TX_IN_CLK_TOGGLE_ENABLE</name>
									<value>1</value>
									<description>input clock is a toggling signal</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_LUT_5_AGC_LEVEL_11_HI</name>
							<bitRange>[3:0]</bitRange>
							<description>Look up table with the AGC values: agc_level_0 is supposed the lowest attenuation, while agc_level_11 is the one with a maximum of attenuation.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_LUT_5_AGC_LEVEL_11_HI_DEFAULT</name>
									<value>14</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_AGC_ATT1</name>
					<description>AGC_ATT1</description>
					<addressOffset>0x8C</addressOffset>
					<size>32</size>
					<resetValue>0xEB8D244C</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>AGC_ATT_1_AGC_ATT_AB_LO</name>
							<bitRange>[31:30]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_AB_LO_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_1_AGC_ATT_9A</name>
							<bitRange>[29:27]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_9A_DEFAULT</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_1_AGC_ATT_89</name>
							<bitRange>[26:24]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_89_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_1_AGC_ATT_78</name>
							<bitRange>[23:21]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_78_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_1_AGC_ATT_67</name>
							<bitRange>[20:18]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_67_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_1_AGC_ATT_56</name>
							<bitRange>[17:15]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_56_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_1_AGC_ATT_45</name>
							<bitRange>[14:12]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_45_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_1_AGC_ATT_34</name>
							<bitRange>[11:9]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_34_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_1_AGC_ATT_23</name>
							<bitRange>[8:6]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_23_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_1_AGC_ATT_12</name>
							<bitRange>[5:3]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_12_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_1_AGC_ATT_01</name>
							<bitRange>[2:0]</bitRange>
							<description>These fields specify the attenuation levels</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_1_AGC_ATT_01_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_AGC_ATT2</name>
					<description>AGC_ATT2</description>
					<addressOffset>0x90</addressOffset>
					<size>32</size>
					<resetValue>0x22C13501</resetValue>
					<resetMask>0xFFFF7703</resetMask>
					<fields>
						<field>
							<name>TIMINGS_3_T_DLL</name>
							<bitRange>[31:28]</bitRange>
							<description>Time needed by the DLL blocks to switch on</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMINGS_3_T_DLL_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMINGS_3_T_PLL_TX</name>
							<bitRange>[27:24]</bitRange>
							<description>Time needed by the PLL blocks in Tx mode to switch on</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMINGS_3_T_PLL_TX_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMINGS_2_T_SUBBAND_TX</name>
							<bitRange>[23:20]</bitRange>
							<description>Time needed by the subband algorithm to calibrate in Tx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMINGS_2_T_SUBBAND_TX_DEFAULT</name>
									<value>12</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMINGS_2_T_TX_RF</name>
							<bitRange>[19:16]</bitRange>
							<description>Time needed by the Tx RF blocks to switch on</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMINGS_2_T_TX_RF_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMINGS_1_T_GRANULARITY_TX</name>
							<bitRange>[14:12]</bitRange>
							<description>Fixes the granularity of the timer in Tx mode. The granularity is given by (2^(t_granularity-2)) x 1us.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMINGS_1_T_GRANULARITY_TX_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMINGS_1_T_GRANULARITY_RX</name>
							<bitRange>[10:8]</bitRange>
							<description>Fixes the granularity of the timer in Rx mode. The granularity is given by (2^(t_granularity)) x 1us.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMINGS_1_T_GRANULARITY_RX_DEFAULT</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_2_AGC_ATT_1DB</name>
							<bitRange>[1:1]</bitRange>
							<description>Attenuation steps</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_2_AGC_ATT_1DB_DISABLE</name>
									<value>0</value>
									<description>Attenuation is not specified by 1dB steps from 4dB to 11dB</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AGC_ATT_2_AGC_ATT_1DB_ENABLE</name>
									<value>1</value>
									<description>Attenuation is specified by 1dB steps from 4dB to 11dB</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ATT_2_AGC_ATT_AB_HI</name>
							<bitRange>[0:0]</bitRange>
							<description>AGC_ATT_2_AGC_ATT_AB MSB</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ATT_2_AGC_ATT_AB_HI_DISABLE</name>
									<value>0</value>
									<description>AGC_ATT_2_AGC_ATT_AB MSB is 0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AGC_ATT_2_AGC_ATT_AB_HI_ENABLE</name>
									<value>1</value>
									<description>AGC_ATT_2_AGC_ATT_AB MSB is 1</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG25</name>
					<description>REG25</description>
					<addressOffset>0x94</addressOffset>
					<size>32</size>
					<resetValue>0x3851</resetValue>
					<resetMask>0xFF3FFFFF</resetMask>
					<fields>
						<field>
							<name>TIMEOUT_EN_RX_TIMEOUT</name>
							<bitRange>[31:31]</bitRange>
							<description>Timeout of the Rx when the system is on FSM mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMEOUT_EN_RX_TIMEOUT_DISABLE</name>
									<value>0</value>
									<description>Disable the timeout of the Rx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMEOUT_EN_RX_TIMEOUT_ENABLE</name>
									<value>1</value>
									<description>Enable the timeout of the Rx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMEOUT_T_TIMEOUT_GR</name>
							<bitRange>[30:28]</bitRange>
							<description>Granularity of the timer in timeout Rx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMEOUT_T_TIMEOUT_GR_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMEOUT_T_RX_TIMEOUT</name>
							<bitRange>[27:24]</bitRange>
							<description>Time that has to occur before the timeout</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMEOUT_T_RX_TIMEOUT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMING_FAST_RX_EN_FAST_RX_TXFILT</name>
							<bitRange>[21:21]</bitRange>
							<description>Filter Tx configuration for the fast Rx PLL</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMING_FAST_RX_EN_FAST_RX_TXFILT_DISABLE</name>
									<value>0</value>
									<description>Disable filter Tx configuration for the fast Rx PLL</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMING_FAST_RX_EN_FAST_RX_TXFILT_ENABLE</name>
									<value>1</value>
									<description>Enable filter Tx configuration for the fast Rx PLL</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMING_FAST_RX_EN_FAST_RX</name>
							<bitRange>[20:20]</bitRange>
							<description>Fast Rx PLL</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMING_FAST_RX_EN_FAST_RX_DISABLE</name>
									<value>0</value>
									<description>Disable the fast Rx PLL</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TIMING_FAST_RX_EN_FAST_RX_ENABLE</name>
									<value>1</value>
									<description>Enable the fast Rx PLL</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMING_FAST_RX_T_RX_FAST_CHP</name>
							<bitRange>[19:16]</bitRange>
							<description>Time to switch off the fast CHP in Rx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMING_FAST_RX_T_RX_FAST_CHP_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMINGS_5_T_RX_RF</name>
							<bitRange>[15:12]</bitRange>
							<description>Time needed by the Rx RF blocks to switch on</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMINGS_5_T_RX_RF_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMINGS_5_T_RX_BB</name>
							<bitRange>[11:8]</bitRange>
							<description>Time needed by the Rx BB blocks to switch on</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMINGS_5_T_RX_BB_DEFAULT</name>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMINGS_4_T_SUBBAND_RX</name>
							<bitRange>[7:4]</bitRange>
							<description>Time needed by the subband algorithm to calibrate in Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMINGS_4_T_SUBBAND_RX_DEFAULT</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMINGS_4_T_PLL_RX</name>
							<bitRange>[3:0]</bitRange>
							<description>Time needed by the PLL blocks in Rx mode to switch on</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TIMINGS_4_T_PLL_RX_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_BIAS_0_2</name>
					<description>BIAS_0_2</description>
					<addressOffset>0x98</addressOffset>
					<size>32</size>
					<resetValue>0x38667300</resetValue>
					<resetMask>0xFFFFFFF3</resetMask>
					<fields>
						<field>
							<name>BIAS_2_IQ_RXTX_6</name>
							<bitRange>[31:28]</bitRange>
							<description>VCOM_MX bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_2_IQ_RXTX_6_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_2_IQ_RXTX_5</name>
							<bitRange>[27:24]</bitRange>
							<description>VCOM_LO bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_2_IQ_RXTX_5_DEFAULT</name>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_1_IQ_RXTX_3</name>
							<bitRange>[23:20]</bitRange>
							<description>PrePA Casc bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_1_IQ_RXTX_3_DEFAULT</name>
									<value>6</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_1_IQ_RXTX_2</name>
							<bitRange>[19:16]</bitRange>
							<description>PrePA In bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_1_IQ_RXTX_2_DEFAULT</name>
									<value>6</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_0_IQ_RXTX_1</name>
							<bitRange>[15:12]</bitRange>
							<description>PA backoff bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_0_IQ_RXTX_1_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_0_IQ_RXTX_0</name>
							<bitRange>[11:8]</bitRange>
							<description>PA bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_0_IQ_RXTX_0_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>INTERFACE_CONF_EN_SYNC_IFACE</name>
							<bitRange>[7:7]</bitRange>
							<description>Interfaces resynchronization</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INTERFACE_CONF_EN_SYNC_IFACE_DISABLE</name>
									<value>0</value>
									<description>Interfaces are not resynchronized if the clock is available</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>INTERFACE_CONF_EN_SYNC_IFACE_ENABLE</name>
									<value>1</value>
									<description>Interfaces are resynchronized if the clock is available</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>INTERFACE_CONF_APB_WAIT_STATE</name>
							<bitRange>[6:4]</bitRange>
							<description>Select the number of wait states during the APB transaction</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INTERFACE_CONF_APB_WAIT_STATE_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>INTERFACE_CONF_SPI_SELECT</name>
							<bitRange>[1:0]</bitRange>
							<description>Select the SPI mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>INTERFACE_CONF_SPI_SELECT_LEGACY_SPI</name>
									<value>0</value>
									<description>Legacy SPI</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>INTERFACE_CONF_SPI_SELECT_ADVANCED_SPI</name>
									<value>1</value>
									<description>Advanced SPI</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>INTERFACE_CONF_SPI_SELECT_BLIM4SME_SPI</name>
									<value>2</value>
									<description>BLIM4SME SPI</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_BIAS_3_6</name>
					<description>BIAS_3_6</description>
					<addressOffset>0x9C</addressOffset>
					<size>32</size>
					<resetValue>0x778A7477</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>BIAS_6_IQ_BB_0</name>
							<bitRange>[31:28]</bitRange>
							<description>ACD_O bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_6_IQ_BB_0_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_6_IQ_PLL_3</name>
							<bitRange>[27:24]</bitRange>
							<description>DLL bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_6_IQ_PLL_3_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_5_IQ_PLL_4_RX</name>
							<bitRange>[23:20]</bitRange>
							<description>VCO bias for Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_5_IQ_PLL_4_RX_DEFAULT</name>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_5_IQ_PLL_4_TX</name>
							<bitRange>[19:16]</bitRange>
							<description>VCO bias for Tx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_5_IQ_PLL_4_TX_DEFAULT</name>
									<value>10</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_4_IQ_PLL_2</name>
							<bitRange>[15:12]</bitRange>
							<description>Sub-band comparator bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_4_IQ_PLL_2_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_4_IQ_PLL_1</name>
							<bitRange>[11:8]</bitRange>
							<description>Dynamic divider bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_4_IQ_PLL_1_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_3_IQ_RXTX_8</name>
							<bitRange>[7:4]</bitRange>
							<description>IFA ctrl_c bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_3_IQ_RXTX_8_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_3_IQ_RXTX_7</name>
							<bitRange>[3:0]</bitRange>
							<description>IFA ctrl_r bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_3_IQ_RXTX_7_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_BIAS_7_9</name>
					<description>BIAS_7_9</description>
					<addressOffset>0xA0</addressOffset>
					<size>32</size>
					<resetValue>0xD5009F66</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>BIAS_9_IQ_BB_6</name>
							<bitRange>[31:28]</bitRange>
							<description>Peak detector threshold bias 0</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_9_IQ_BB_6_DEFAULT</name>
									<value>157</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_9_IQ_BB_5</name>
							<bitRange>[27:24]</bitRange>
							<description>Peak detector bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_9_IQ_BB_5_DEFAULT</name>
									<value>5</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SWCAP_FSM_SB_CAP_RX</name>
							<bitRange>[23:20]</bitRange>
							<description>VCO subband selection (Rx in FSM mode)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SWCAP_FSM_SB_CAP_RX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SWCAP_FSM_SB_CAP_TX</name>
							<bitRange>[19:16]</bitRange>
							<description>VCO subband selection (Tx in FSM mode)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SWCAP_FSM_SB_CAP_TX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_8_IQ_BB_4</name>
							<bitRange>[15:12]</bitRange>
							<description>RSSI_D bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_8_IQ_BB_4_DEFAULT</name>
									<value>9</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_8_IQ_BB_3</name>
							<bitRange>[11:8]</bitRange>
							<description>RSSI_G bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_8_IQ_BB_3_DEFAULT</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_7_IQ_BB_2</name>
							<bitRange>[7:4]</bitRange>
							<description>ACD_L bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_7_IQ_BB_2_DEFAULT</name>
									<value>6</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_7_IQ_BB_1</name>
							<bitRange>[3:0]</bitRange>
							<description>ACD_C bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_7_IQ_BB_1_DEFAULT</name>
									<value>6</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_BIAS_10_12</name>
					<description>BIAS_10_12</description>
					<addressOffset>0xA4</addressOffset>
					<size>32</size>
					<resetValue>0x17678906</resetValue>
					<resetMask>0x7FFFFFFF</resetMask>
					<fields>
						<field>
							<name>SD_MASH_MASH_DITHER_TYPE</name>
							<bitRange>[30:30]</bitRange>
							<description>Enable the new dithering scheme</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SD_MASH_MASH_DITHER_TYPE_0</name>
									<value>0</value>
									<description>Disable the new dithering scheme</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SD_MASH_MASH_DITHER_TYPE_ENABLE</name>
									<value>1</value>
									<description>Enable the new dithering scheme</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SD_MASH_MASH_ENABLE</name>
							<bitRange>[29:29]</bitRange>
							<description>Enable the sigma delta mash</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SD_MASH_MASH_ENABLE_DISABLE</name>
									<value>0</value>
									<description>Disable the sigma delta mash</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SD_MASH_MASH_ENABLE_ENABLE</name>
									<value>1</value>
									<description>Enable the sigma delta mash</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SD_MASH_MASH_DITHER</name>
							<bitRange>[28:28]</bitRange>
							<description>Enable dithering on the sigma delta mash</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SD_MASH_MASH_DITHER_DISABLE</name>
									<value>0</value>
									<description>Disable dithering on the sigma delta mash</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SD_MASH_MASH_DITHER_ENABLE</name>
									<value>1</value>
									<description>Enable dithering on the sigma delta mash</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SD_MASH_MASH_ORDER</name>
							<bitRange>[27:25]</bitRange>
							<description>Order of the sigma delta mash</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SD_MASH_MASH_ORDER_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SD_MASH_MASH_RSTB</name>
							<bitRange>[24:24]</bitRange>
							<description>Reset of the sigma delta mash (active low)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SD_MASH_MASH_RSTB_RESET</name>
									<value>0</value>
									<description>Reset the sigma delta mash</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SD_MASH_MASH_RSTB_NO_RESET</name>
									<value>1</value>
									<description>Do not reset the sigma delta mash</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_12_LNA_AGC_BIAS_3</name>
							<bitRange>[23:20]</bitRange>
							<description>LNA bias for AGC lvl 3</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_12_LNA_AGC_BIAS_3_DEFAULT</name>
									<value>6</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_12_LNA_AGC_BIAS_2</name>
							<bitRange>[19:16]</bitRange>
							<description>LNA bias for AGC lvl 2</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_12_LNA_AGC_BIAS_2_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_11_LNA_AGC_BIAS_1</name>
							<bitRange>[15:12]</bitRange>
							<description>LNA bias for AGC lvl 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_11_LNA_AGC_BIAS_1_DEFAULT</name>
									<value>8</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_11_LNA_AGC_BIAS_0</name>
							<bitRange>[11:8]</bitRange>
							<description>LNA bias for AGC lvl 0</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_11_LNA_AGC_BIAS_0_DEFAULT</name>
									<value>9</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_10_IQ_BB_8</name>
							<bitRange>[7:4]</bitRange>
							<description>Peak detector threshold bias 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_10_IQ_BB_8_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_10_IQ_BB_7</name>
							<bitRange>[3:0]</bitRange>
							<description>Peak detector threshold bias 2</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_10_IQ_BB_7_DEFAULT</name>
									<value>6</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG2A</name>
					<description>REG2A</description>
					<addressOffset>0xA8</addressOffset>
					<size>32</size>
					<resetValue>0x80000</resetValue>
					<resetMask>0xF0FFFFF</resetMask>
					<fields>
						<field>
							<name>SD_MASH_MASK_MASH_MASK</name>
							<bitRange>[27:24]</bitRange>
							<description>Debug: mask n LSBs of the fractional part of the MASH</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SD_MASH_MASK_MASH_MASK_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_EN_2_EN_PTAT</name>
							<bitRange>[19:19]</bitRange>
							<description>Enable PTAT</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_EN_2_EN_PTAT_DISABLE</name>
									<value>0</value>
									<description>Disable PTAT</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BIAS_EN_2_EN_PTAT_ENABLE</name>
									<value>1</value>
									<description>Enable PTAT</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_EN_2_EN_BIAS_BB_HI</name>
							<bitRange>[18:16]</bitRange>
							<description>Bias enable for BB (same order as biases)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_EN_2_EN_BIAS_BB_HI_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_EN_1_EN_BIAS_BB_LO</name>
							<bitRange>[15:12]</bitRange>
							<description>Bias enable for BB (same order as biases)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_EN_1_EN_BIAS_BB_LO_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_EN_1_EN_BIAS_PLL</name>
							<bitRange>[11:7]</bitRange>
							<description>Bias enable for PLL (same order as biases)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_EN_1_EN_BIAS_PLL_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BIAS_EN_1_EN_BIAS_RXTX</name>
							<bitRange>[6:0]</bitRange>
							<description>Bias enable for RxTx (same order as biases)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BIAS_EN_1_EN_BIAS_RXTX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_PLL_CTRL</name>
					<description>PLL_CTRL</description>
					<addressOffset>0xAC</addressOffset>
					<size>32</size>
					<resetValue>0x2C01F46</resetValue>
					<resetMask>0x7FFBFFF</resetMask>
					<fields>
						<field>
							<name>PLL_CTRL_DISABLE_CHP_SBS</name>
							<bitRange>[26:26]</bitRange>
							<description>Charge-pump disabling during sub-band selection (FLL and frequency ratios)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_2_DISABLE_CHP_SBS_DISABLE</name>
									<value>0</value>
									<description>Charge-pump is enabled during the sub-band selection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_2_DISABLE_CHP_SBS_ENABLE</name>
									<value>1</value>
									<description>Charge-pump is disabled during the sub-band selection</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_PLL_RX_48MEG</name>
							<bitRange>[25:25]</bitRange>
							<description>PLL frequency</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_2_PLL_RX_48MEG_24</name>
									<value>0</value>
									<description>PLL is set to 24MHz in Rx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_2_PLL_RX_48MEG_48</name>
									<value>1</value>
									<description>PLL is set to 48MHz in Rx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_SWCAP_TX_SAME_RX</name>
							<bitRange>[24:24]</bitRange>
							<description>Registers for Rx and Tx swcap in case of swcap_fsm=1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_2_SWCAP_TX_SAME_RX_DISABLE</name>
									<value>0</value>
									<description>The register for Rx and Tx swcap is not the same</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_2_SWCAP_TX_SAME_RX_ENABLE</name>
									<value>1</value>
									<description>The register for Rx and Tx swcap is the same</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_SWCAP_FSM</name>
							<bitRange>[23:23]</bitRange>
							<description>swcap_fsm register selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_2_SWCAP_FSM_DISABLE</name>
									<value>0</value>
									<description>Don't use the swcap_fsm register as reference for the sub-band selection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_2_SWCAP_FSM_ENABLE</name>
									<value>1</value>
									<description>Use the swcap_fsm register as reference for the sub-band selection</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_DLL_RSTB</name>
							<bitRange>[22:22]</bitRange>
							<description>Reset signal of the DLL (active low)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_2_DLL_RSTB_RESET</name>
									<value>0</value>
									<description>Reset the DLL</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_2_DLL_RSTB_NO_RESET</name>
									<value>1</value>
									<description>Don't reset the DLL</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_VCO_SUBBAND_TRIM</name>
							<bitRange>[21:18]</bitRange>
							<description>VCO sub-band selection bits</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_VCO_SUBBAND_TRIM_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_SUB_SEL_OFFS_EN</name>
							<bitRange>[17:17]</bitRange>
							<description>Add offset to sub-band selection comparator</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_1_SUB_SEL_OFFS_EN_DISABLE</name>
									<value>0</value>
									<description>Don't add offset to sub-band selection comparator</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_1_SUB_SEL_OFFS_EN_ENABLE</name>
									<value>1</value>
									<description>Add offset to sub-band selection comparator</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_DIV2_CLKVCO_TEST_EN</name>
							<bitRange>[16:16]</bitRange>
							<description>VCO signal divided by the programmable divider</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_1_DIV2_CLKVCO_TEST_EN_1</name>
									<value>0</value>
									<description>Division ratio set to 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_1_DIV2_CLKVCO_TEST_EN_2</name>
									<value>1</value>
									<description>Division ratio set to 2 (before to be outputted to ck_div_test)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_VCODIV_CLK_TEST_EN</name>
							<bitRange>[15:15]</bitRange>
							<description>Output on GPIO the VCO signal divided by the programmable divider</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_1_VCODIV_CLK_TEST_EN_DISABLE</name>
									<value>0</value>
									<description>Disable to output on GPIO the VCO signal divided by the programmable divider</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_ENABLE_VCODIV_CLK_TEST_EN_ENABLE</name>
									<value>1</value>
									<description>Enable to output on GPIO the VCO signal divided by the programmable divider</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_CHP_DEAD_ZONE_EN</name>
							<bitRange>[13:13]</bitRange>
							<description>Charge-pump dead zone</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_1_CHP_DEAD_ZONE_EN_DISABLE</name>
									<value>0</value>
									<description>Disable charge-pump dead zone</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_ENABLE_CHP_DEAD_ZONE_EN_ENABLE</name>
									<value>1</value>
									<description>Enable charge-pump dead zone</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_CHP_CURR_OFF_TRIM_TX</name>
							<bitRange>[12:11]</bitRange>
							<description>Charge-pump offset current values selection bits in TX</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_1_CHP_CURR_OFF_TRIM_TX_15</name>
									<value>0</value>
									<description>d_phi=15</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_1_CHP_CURR_OFF_TRIM_TX_22</name>
									<value>1</value>
									<description>d_phi=22.5</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_1_CHP_CURR_OFF_TRIM_TX_30</name>
									<value>2</value>
									<description>d_phi = 30</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_1_CHP_CURR_OFF_TRIM_TX_60</name>
									<value>3</value>
									<description>d_phi = 60</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_CHP_CURR_OFF_TRIM_RX</name>
							<bitRange>[10:9]</bitRange>
							<description>Charge-pump offset current values selection bits in RX</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_1_CHP_CURR_OFF_TRIM_RX_15</name>
									<value>0</value>
									<description>d_phi=15</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_1_CHP_CURR_OFF_TRIM_RX_22</name>
									<value>1</value>
									<description>d_phi=22.5</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_1_CHP_CURR_OFF_TRIM_RX_30</name>
									<value>2</value>
									<description>d_phi = 30</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_1_CHP_CURR_OFF_TRIM_RX_60</name>
									<value>3</value>
									<description>d_phi = 60</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_HIGH_BW_FILTER_EN_TX</name>
							<bitRange>[8:8]</bitRange>
							<description>PLL filter high bandwidth needed in TX</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_HIGH_BW_FILTER_EN_TX_DISABLE</name>
									<value>0</value>
									<description>Disable the PLL filter high bandwidth needed in TX</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_HIGH_BW_FILTER_EN_TX_ENABLE</name>
									<value>1</value>
									<description>Enable the PLL filter high bandwidth needed in TX</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_HIGH_BW_FILTER_EN_RX</name>
							<bitRange>[7:7]</bitRange>
							<description>PLL filter high bandwidth needed in RX</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_HIGH_BW_FILTER_EN_RX_DISABLE</name>
									<value>0</value>
									<description>Disable the PLL filter high bandwidth needed in RX</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_HIGH_BW_FILTER_EN_RX_ENABLE</name>
									<value>1</value>
									<description>Enable the PLL filter high bandwidth needed in RX</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_FAST_CHP_EN_TX</name>
							<bitRange>[6:6]</bitRange>
							<description>High current output of the charge-pump for PLL TX high bandwidth mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_FAST_CHP_EN_TX_DISABLE</name>
									<value>0</value>
									<description>Disable the high current output of the charge-pump in TX</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_FAST_CHP_EN_TX_ENABLE</name>
									<value>1</value>
									<description>Enable the high current output of the charge-pum in TX</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_FAST_CHP_EN_RX</name>
							<bitRange>[5:5]</bitRange>
							<description>High current output of the charge-pump for PLL RX high bandwidth mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_FAST_CHP_EN_RX_DISABLE</name>
									<value>0</value>
									<description>Disable the high current output of the charge-pump in RX</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_FAST_CHP_EN_RX_ENABLE</name>
									<value>1</value>
									<description>Enable the high current output of the charge-pump in RX</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_CHP_MODE_TRIM</name>
							<bitRange>[4:3]</bitRange>
							<description>Charge-pump active if 00 else this allow to open the PLL and force the VCO tune voltage to reach</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_CHP_MODE_TRIM_MIN_FREQ</name>
									<value>0</value>
									<description>Minimum frequency inside sub-band selection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_CHP_MODE_TRIM_MED_FREQ</name>
									<value>1</value>
									<description>Medium frequency inside sub-band selection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_CHP_MODE_TRIM_MAX_FREQ</name>
									<value>2</value>
									<description>Maximum frequency inside sub-band selection</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_CHP_CMC_EN</name>
							<bitRange>[2:2]</bitRange>
							<description>Common mode control block of the charge-pump</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_CHP_CMC_EN_DISABLE</name>
									<value>0</value>
									<description>Disable the common mode control block of the charge-pump</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_CHP_CMC_EN_ENABLE</name>
									<value>1</value>
									<description>Enable the common mode control block of the charge-pump</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_CHP_CURR_OFF_EN_TX</name>
							<bitRange>[1:1]</bitRange>
							<description>Charge-pump offset current in Tx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_CHP_CURR_OFF_EN_TX_DISABLE</name>
									<value>0</value>
									<description>Disable the charge-pump offset current in TX</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_CHP_CURR_OFF_EN_TX_ENABLE</name>
									<value>1</value>
									<description>Enable the charge-pump offset current in TX</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PLL_CTRL_CHP_CURR_OFF_EN_RX</name>
							<bitRange>[0:0]</bitRange>
							<description>Charge-pump offset current in Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PLL_CTRL_CHP_CURR_OFF_EN_RX_DISABLE</name>
									<value>0</value>
									<description>Disable the charge-pump offset current in RX</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PLL_CTRL_CHP_CURR_OFF_EN_RX_ENABLE</name>
									<value>1</value>
									<description>Enable the charge-pump offset current in RX</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_DLL_CTRL</name>
					<description>DLL_CTRL</description>
					<addressOffset>0xB0</addressOffset>
					<size>32</size>
					<resetValue>0x24110064</resetValue>
					<resetMask>0xFFFF1FFF</resetMask>
					<fields>
						<field>
							<name>RSSI_TUN_1_RSSI_TUN_GAIN</name>
							<bitRange>[31:29]</bitRange>
							<description>RSSI tuning for gain</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_TUN_1_RSSI_TUN_GAIN_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_TUN_1_RSSI_ODD_OFFSET</name>
							<bitRange>[28:24]</bitRange>
							<description>RSSI tuning for odd stages: offset to the even triangular wave</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_TUN_1_RSSI_ODD_OFFSET_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_TUN_1_RSSI_EVEN_MAX</name>
							<bitRange>[23:20]</bitRange>
							<description>RSSI tuning for even stages: maximum value of the triangular wave. If max = min, static signal.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_TUN_1_RSSI_EVEN_MAX_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_TUN_1_RSSI_EVEN_MIN</name>
							<bitRange>[19:16]</bitRange>
							<description>RSSI tuning for even stages: minimum value of the triangular wave</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_TUN_1_RSSI_EVEN_MIN_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_CK_LAST_SEL_DELAY</name>
							<bitRange>[12:12]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_CK_LAST_SEL_DELAY_0</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_LAST_SEL_DELAY_1</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_CK_FIRST_SEL_DELAY</name>
							<bitRange>[11:11]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_CK_FIRST_SEL_DELAY_0</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_FIRST_SEL_DELAY_1</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_CK_EXT_SEL</name>
							<bitRange>[10:10]</bitRange>
							<description>Input clock selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_CK_EXT_SEL_XTAL</name>
									<value>0</value>
									<description>Input clock comes from ck_xtal pin</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_EXT_SEL_EXT</name>
									<value>1</value>
									<description>Input clock comes from ck_ext pin</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_CK_DIG_EN</name>
							<bitRange>[9:9]</bitRange>
							<description>Alternate ck_dig pin to output the PLL reference clock signal</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_CK_DIG_EN_NOMINAL</name>
									<value>0</value>
									<description>Don't use the alternate ck_dig pin to output the PLL reference clock signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_DIG_EN_ALTERNATE</name>
									<value>1</value>
									<description>Use the alternate ck_dig pin to output the PLL reference clock signal</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_CK_TEST_EN</name>
							<bitRange>[8:8]</bitRange>
							<description>Output on GPIO the PLL reference clock signal via ck_test pin</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_CK_TEST_EN_0</name>
									<value>0</value>
									<description>Don't output on GPIO the PLL reference clock signal via ck_test pin</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_TEST_EN_ENABLE</name>
									<value>1</value>
									<description>Output on GPIO the PLL reference clock signal via ck_test pin</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_TOO_FAST_ENB</name>
							<bitRange>[7:7]</bitRange>
							<description>Lock range phase detector</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_TOO_FAST_ENB_DISABLE</name>
									<value>0</value>
									<description>Enable auxiliary wide lock range phase detector when fast mode locking is enabled (fast_enb = 0)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_TOO_FAST_ENB_ENABLE</name>
									<value>1</value>
									<description>The narrow lock range phase detector is enabled and bit 2 (fast_enb) must be high to avoid false frequency lock (slow mode locking)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_LOCKED_DET_EN</name>
							<bitRange>[6:6]</bitRange>
							<description>Reference frequency multiplier locked detector</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_LOCKED_DET_EN_DISABLE</name>
									<value>0</value>
									<description>Disable reference frequency multiplier locked detector</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_LOCKED_DET_EN_ENABLE</name>
									<value>1</value>
									<description>Enable reference frequency multiplier locked detector</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_LOCKED_AUTO_CHECK_EN</name>
							<bitRange>[5:5]</bitRange>
							<description>Frequency multiplier is out of lock (usually because some input clocks from ck_xtal or ck_ext are missing)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_LOCKED_AUTO_CHECK_EN_DISABLE</name>
									<value>0</value>
									<description>Manual reset should be performed via dll_rstb input(see Table 3) to relock the frequency multiplier</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_LOCKED_AUTO_CHECK_EN_ENABLE</name>
									<value>1</value>
									<description>Frequency multiplier will try to lock again automatically</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_FAST_ENB</name>
							<bitRange>[4:4]</bitRange>
							<description>Enable, when low, fast mode locking of the reference frequency multiplier (default). Bit 5 must also be set low in this mode of operation (see below)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_FAST_ENB_ENABLE</name>
									<value>0</value>
									<description>Fast mode locking of the reference frequency multiplier</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_FAST_ENB_DISABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_CK_SEL_TX</name>
							<bitRange>[3:2]</bitRange>
							<description>Selection of the clock used as frequency reference of the PLL in TX (also to ck_test and ck_dig outputs)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_CK_SEL_TX_0</name>
									<value>0</value>
									<description>ref = ck_xtal ot ck_ext (if bit 8 is high)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_SEL_TX_1</name>
									<value>1</value>
									<description>ref = same as ck_sel = 00 if dll_en = 0, otherwise frequency(ref) = 3x frequency(ck_xtal) or 3x frequency(ck_ext) (if bit 8 is high)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_SEL_TX_2</name>
									<value>2</value>
									<description>ref = same as ck_sel = 01 but output frequency divided by 2 (used in normal RX mode when dll_en = 0)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_SEL_TX_3</name>
									<value>3</value>
									<description>ref = same as ck_sel = 01 but output frequency divided by 5 (used for RX mode with external signal at 132 MHz when dll_en = 0)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DLL_CTRL_CK_SEL_RX</name>
							<bitRange>[1:0]</bitRange>
							<description>Selection of the clock used as frequency reference of the PLL in RX (also to ck_test and ck_dig outputs)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DLL_CTRL_CK_SEL_RX_0</name>
									<value>0</value>
									<description>ref = ck_xtal ot ck_ext (if bit 8 is high)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_SEL_RX_1</name>
									<value>1</value>
									<description>ref = same as ck_sel = 00 if dll_en = 0, otherwise frequency(ref) = 3x frequency(ck_xtal) or 3x frequency(ck_ext) (if bit 8 is high)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_SEL_RX_2</name>
									<value>2</value>
									<description>ref = same as ck_sel = 01 but output frequency divided by 2 (used in normal RX mode when dll_en = 0)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DLL_CTRL_CK_SEL_RX_3</name>
									<value>3</value>
									<description>ref = same as ck_sel = 01 but output frequency divided by 5 (used for RX mode with external signal at 132 MHz when dll_en = 0)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG2D</name>
					<description>REG2D</description>
					<addressOffset>0xB4</addressOffset>
					<size>32</size>
					<resetValue>0x54FA50B</resetValue>
					<resetMask>0x3FFFFF7F</resetMask>
					<fields>
						<field>
							<name>PA_CONF_SW_CN</name>
							<bitRange>[29:28]</bitRange>
							<description>Harmonic 2 notch tuning</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_CONF_SW_CN_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_CONF_TX_SWITCHPA</name>
							<bitRange>[27:27]</bitRange>
							<description>Switch PA</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_CONF_TX_SWITCHPA_DISABLE</name>
									<value>0</value>
									<description>RF Tx timing</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PA_CONF_TX_SWITCHPA_ENABLE</name>
									<value>1</value>
									<description>Enable the PA only with the digital block</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_CONF_TX_0DBM</name>
							<bitRange>[26:26]</bitRange>
							<description>Select between PPA and PA</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_CONF_TX_DISABLEDBM_DISABLE</name>
									<value>0</value>
									<description>Only use the PPA is used (-20dBm)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PA_CONF_TX_DISABLEDBM_ENABLE</name>
									<value>1</value>
									<description>Enable the PA</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_CONF_LIN_RAMP</name>
							<bitRange>[25:25]</bitRange>
							<description>PA ramp-up linearization</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_CONF_LIN_RAMP_DISABLE</name>
									<value>0</value>
									<description>Don't linearize the PA ramp-up by having not equal ramp-up step delays</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PA_CONF_LIN_RAMP_ENABLE</name>
									<value>1</value>
									<description>Linearize the PA ramp-up by having not equal ramp-up step delays</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_CONF_MIN_PA_PWR</name>
							<bitRange>[24:24]</bitRange>
							<description>Set the minimum power during the PA ramp-up</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_CONF_MIN_PA_PWR_M3</name>
									<value>0</value>
									<description>The ramp-up starts at -3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PA_CONF_MIN_PA_PWR_M1</name>
									<value>1</value>
									<description>The ramp-up starts at -1</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTRL_RX_SWITCH_LP</name>
							<bitRange>[23:23]</bitRange>
							<description>Switch the low-pass filter in the Rx chain</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTRL_RX_SWITCH_LP_DISABLE</name>
									<value>0</value>
									<description>Do not switch the low-pass filter in the Rx chain</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTRL_RX_SWITCH_LP_ENABLE</name>
									<value>1</value>
									<description>Switch the low-pass filter in the Rx chain</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTRL_RX_USE_PEAK_DETECTOR</name>
							<bitRange>[22:22]</bitRange>
							<description>Peak detector powering</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTRL_RX_USE_PEAK_DETECTOR_DISABLE</name>
									<value>0</value>
									<description>The peak detector is not powered on during the Rx by the FSM</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTRL_RX_USE_PEAK_DETECTOR_ENABLE</name>
									<value>1</value>
									<description>The peak detector is powered on during the Rx by the FSM</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTRL_RX_START_MIX_ON_CAL</name>
							<bitRange>[21:21]</bitRange>
							<description>Mixer enabling</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTRL_RX_START_MIX_ON_CAL_DISABLE</name>
									<value>0</value>
									<description>The mixer is disabled during the sub-band selection phase</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTRL_RX_START_MIX_ON_CAL_ENABLE</name>
									<value>1</value>
									<description>The mixer is enabled during the sub-band selection phase</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTRL_RX_CTRL_RX</name>
							<bitRange>[20:16]</bitRange>
							<description>RX control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTRL_RX_CTRL_RX_DEFAULT</name>
									<value>15</value>
									<description>Rx control</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTRL_ADC_PHADC_THERM_OUT_EN</name>
							<bitRange>[15:15]</bitRange>
							<description>Enable the buffers of phADC thermometric code</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTRL_ADC_PHADC_THERM_OUT_EN_DISABLE</name>
									<value>0</value>
									<description>Disable thermometric code</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTRL_ADC_PHADC_THERM_OUT_EN_ENABLE</name>
									<value>1</value>
									<description>Enable thermometric code</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTRL_ADC_PHADC_DELLATCH</name>
							<bitRange>[14:13]</bitRange>
							<description>phADC delay latch trimming</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTRL_ADC_PHADC_DELLATCH_DEFAULT</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTRL_ADC_CTRL_ADC</name>
							<bitRange>[12:8]</bitRange>
							<description>phADC control</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTRL_ADC_CTRL_ADC_DEFAULT</name>
									<value>5</value>
									<description>bits(1:0) =&gt; phADC reset delay, bits(3:2) phADC clock delay, bit(4) phADC latch idle</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_TUN_2_RSSI_TRI_CK_DIV</name>
							<bitRange>[6:5]</bitRange>
							<description>Speed on the RSSI triangular dithering signal (cf reg RSSI_TUN)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_TRI_CK_DIV_2</name>
									<value>0</value>
									<description>2 RSSI clk periods</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_TRI_CK_DIV_4</name>
									<value>1</value>
									<description>4 RSSI clk periods</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_TRI_CK_DIV_8</name>
									<value>2</value>
									<description>8 RSSI clk periods</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_TRI_CK_DIV_16</name>
									<value>3</value>
									<description>16 RSSI clk periods</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_TUN_2_RSSI_ONE_CK_RSSI_PHADC</name>
							<bitRange>[4:4]</bitRange>
							<description>RSSI and phADC clocks sharing</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_ONE_CK_RSSI_PHADC_DISABLE</name>
									<value>0</value>
									<description>RSSI and the phADC don't share the same clock</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_ONE_CK_RSSI_PHADC_ENABLE</name>
									<value>1</value>
									<description>RSSI and the phADC share the same clock</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_TUN_2_RSSI_FULL</name>
							<bitRange>[3:3]</bitRange>
							<description>RSSI full scale</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_FULL_DISABLE</name>
									<value>0</value>
									<description>RSSI full scale is not used</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_FULL_ENABLE</name>
									<value>1</value>
									<description>RSSI full scale is used (10bits)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_TUN_2_RSSI_1DB</name>
							<bitRange>[2:2]</bitRange>
							<description>LSB resolution</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_1DB_0P5</name>
									<value>0</value>
									<description>LSB is 0.5dB</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_1DB_1</name>
									<value>1</value>
									<description>LSB is 1dB</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_TUN_2_RSSI_PRE_ATT</name>
							<bitRange>[1:0]</bitRange>
							<description>Pre attenuation of the RSSI signal</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_TUN_2_RSSI_PRE_ATT_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG2E</name>
					<description>REG2E</description>
					<addressOffset>0xB8</addressOffset>
					<size>32</size>
					<resetValue>0x60600000</resetValue>
					<resetMask>0xFFFF1FFF</resetMask>
					<fields>
						<field>
							<name>XTAL_TRIM_XTAL_TRIM_INIT</name>
							<bitRange>[31:24]</bitRange>
							<description>Initial trimming of the xtal</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_TRIM_XTAL_TRIM_INIT_DEFAULT</name>
									<value>96</value>
									<description>5MSB thermometric, 3LSB direct</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_TRIM_XTAL_TRIM</name>
							<bitRange>[23:16]</bitRange>
							<description>Trimming of the xtal</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_TRIM_XTAL_TRIM_DEFAULT</name>
									<value>96</value>
									<description>5MSB thermometric, 3LSB direct</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENABLES_SEPARATE_PPA_CASC</name>
							<bitRange>[12:12]</bitRange>
							<description>PA cascode bit</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLES_SEPARATE_PPA_CASC_DISABLE</name>
									<value>0</value>
									<description>Enable PPA cascode bit is dependent of the en PA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_SEPARATE_PPA_CASC_ENABLE</name>
									<value>1</value>
									<description>Disable PPA cascode bit is independent from the en PA</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENABLES_EN_RXTX</name>
							<bitRange>[11:6]</bitRange>
							<description>Enable signals</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLES_EN_RXTX_0</name>
									<value>0</value>
									<description>LNA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_EN_RXTX_1</name>
									<value>1</value>
									<description>LNA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_EN_RXTX_2</name>
									<value>2</value>
									<description>IFA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_EN_RXTX_3</name>
									<value>3</value>
									<description>TX</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_EN_RXTX_4</name>
									<value>4</value>
									<description>PA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_EN_RXTX_5</name>
									<value>5</value>
									<description>PPA casc</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENABLES_EN_BB</name>
							<bitRange>[5:0]</bitRange>
							<description>Enable signals for the BB</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ENABLES_EN_BB_0</name>
									<value>0</value>
									<description>Filter,</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_EN_BB_1</name>
									<value>1</value>
									<description>Filter central frequency bias</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_EN_BB_2</name>
									<value>2</value>
									<description>Filter bandwidth bias</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_EN_BB_3</name>
									<value>3</value>
									<description>ADC</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_EN_BB_4</name>
									<value>4</value>
									<description>RSSI</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ENABLES_EN_BB_5</name>
									<value>5</value>
									<description>Peak detector</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_XTAL_CTRL</name>
					<description>XTAL_CTRL</description>
					<addressOffset>0xBC</addressOffset>
					<size>32</size>
					<resetValue>0xC3810500</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>XTAL_CTRL_XO_THR_HIGH</name>
							<bitRange>[31:28]</bitRange>
							<description>High threshold for xtal trimming</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_XO_THR_HIGH_DEFAULT</name>
									<value>12</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_XO_THR_LOW</name>
							<bitRange>[27:24]</bitRange>
							<description>Low threshold for xtal trimming</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_XO_THR_LOW_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_XO_A_S_CURR_SEL_HIGH</name>
							<bitRange>[23:22]</bitRange>
							<description>Value of after_startup_curr_sel when level is higher than xo_thr_high</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_XO_A_S_CURR_SEL_HIGH_DEFAULT</name>
									<value>2</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_XO_A_S_CURR_SEL_LOW</name>
							<bitRange>[21:20]</bitRange>
							<description>Value of after_startup_curr_sel when level is lower than xo_thr_low</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_XO_A_S_CURR_SEL_LOW_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_LOW_CLK_READY_TH_EN</name>
							<bitRange>[19:19]</bitRange>
							<description>clk_ready threshold</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_LOW_CLK_READY_TH_EN_NOMINAL</name>
									<value>0</value>
									<description>The clk_ready threshold is nominal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_LOW_CLK_READY_TH_EN_LOW</name>
									<value>1</value>
									<description>The clk_ready threshold is set to a lower value</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_XTAL_CTRL_BYPASS</name>
							<bitRange>[18:18]</bitRange>
							<description>Bypass the Xtal control algorithm</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_XTAL_CTRL_BYPASS_DISABLE</name>
									<value>0</value>
									<description>Don't bypass the Xtal control algorithm</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_XTAL_CTRL_BYPASS_ENABLE</name>
									<value>1</value>
									<description>Bypass the Xtal control algorithm</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_DIG_CLK_IN_SEL</name>
							<bitRange>[17:17]</bitRange>
							<description>Clock selection for the digital block</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_DIG_CLK_IN_SEL_XTAL</name>
									<value>0</value>
									<description>Select the internal xtal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_DIG_CLK_IN_SEL_CLK_IN</name>
									<value>1</value>
									<description>Select the clk_in_dig signal</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_XO_EN_B_REG</name>
							<bitRange>[16:16]</bitRange>
							<description>Xtal oscillator enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_ENABLE_OSCILLATOR</name>
									<value>0</value>
									<description>Xtal oscillator enable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_DISABLE_OSCILLATOR</name>
									<value>1</value>
									<description>Xtal oscillator disable</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_XTAL_CKDIV</name>
							<bitRange>[15:14]</bitRange>
							<description>Xtal trimming speed</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_XTAL_CKDIV_0</name>
									<value>0</value>
									<description>43 us</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_XTAL_CKDIV_1</name>
									<value>1</value>
									<description>85 us</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_XTAL_CKDIV_2</name>
									<value>2</value>
									<description>171 us</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_XTAL_CKDIV_3</name>
									<value>3</value>
									<description>341 us</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_CLK_OUT_EN_B</name>
							<bitRange>[13:13]</bitRange>
							<description>Output clock to go to main IP</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_CLK_OUT_EN_B_ENABLE</name>
									<value>0</value>
									<description>Enable the output clock to go to main IP</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_CLK_OUT_EN_B_DISABLE</name>
									<value>1</value>
									<description>Disable the output clock to go to main IP (clk_out output stay low)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_REG_VALUE_SEL</name>
							<bitRange>[12:12]</bitRange>
							<description>Control bits of xtal_reg</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_REG_VALUE_SEL_EXTERNAL</name>
									<value>0</value>
									<description>Main ctrl signals are used instead of corresponding ctrl signal or some control bits of xtal_reg</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_REG_VALUE_SEL_INTERNAL</name>
									<value>1</value>
									<description>Corresponding ctrl signal and some control bits of xtal_reg are used instead of main ctrl signals.</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_AFTERSTARTUP_CURR_SEL</name>
							<bitRange>[11:10]</bitRange>
							<description>Selection of the current before amplitude stabilization but after starting-up in active transistors of the core oscillator</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_AFTERSTARTUP_CURR_SEL_0</name>
									<value>0</value>
									<description>0.15 mA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_AFTERSTARTUP_CURR_SEL_1</name>
									<value>1</value>
									<description>0.24 mA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_AFTERSTARTUP_CURR_SEL_2</name>
									<value>2</value>
									<description>0.40 mA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_AFTERSTARTUP_CURR_SEL_3</name>
									<value>3</value>
									<description>0.61 mA</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_STARTUP_CURR_SEL</name>
							<bitRange>[9:8]</bitRange>
							<description>Selection of the starting-up current in active transistors of the core oscillator</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_STARTUP_CURR_SEL_0</name>
									<value>0</value>
									<description>0.41 mA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_STARTUP_CURR_SEL_1</name>
									<value>1</value>
									<description>0.59 mA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_STARTUP_CURR_SEL_2</name>
									<value>2</value>
									<description>0.88 mA</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_STARTUP_CURR_SEL_3</name>
									<value>3</value>
									<description>1.24 mA</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_INV_CLK_DIG</name>
							<bitRange>[7:7]</bitRange>
							<description>Invert clock on clk_dig output</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_INV_CLK_DIG_DISABLE</name>
									<value>0</value>
									<description>Don't invert clock on clk_dig output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_INV_CLK_DIG_ENABLE</name>
									<value>1</value>
									<description>Invert clock on clk_dig output</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_INV_CLK_PLL</name>
							<bitRange>[6:6]</bitRange>
							<description>Invert clock on clk_pll output</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_INV_CLK_PLL_DISABLE</name>
									<value>0</value>
									<description>Don't invert clock on clk_pll output</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_INV_CLK_PLL_ENABLE</name>
									<value>1</value>
									<description>Invert clock on clk_pll output</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_FORCE_CLK_READY</name>
							<bitRange>[5:5]</bitRange>
							<description>Force output clocks on clk_pll, clk_dig and clk_out</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_FORCE_CLK_READY_DISABLE</name>
									<value>0</value>
									<description>Don't force output clocks on clk_pll, clk_dig and clk_out</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_FORCE_CLK_READY_ENABLE</name>
									<value>1</value>
									<description>Force output clocks on clk_pll, clk_dig and clk_out and bypass the xtal internal clock detector</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_CLK_DIG_EN_B</name>
							<bitRange>[4:4]</bitRange>
							<description>When high, disable the output clock to go to digital (clk_dig output stay low).</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_CLK_DIG_EN_B_DISABLE</name>
									<value>0</value>
									<description>Enable the output clock to go to digital</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_CLK_DIG_EN_B_ENABLE</name>
									<value>1</value>
									<description>Disable the output clock to go to digital (clk_dig output stay low)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_BUFF_EN_B</name>
							<bitRange>[3:3]</bitRange>
							<description>Xtal buffer disabling</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_BUFF_EN_B_DISABLE</name>
									<value>0</value>
									<description>The xtal buffer is enabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_BUFF_EN_B_ENABLE</name>
									<value>1</value>
									<description>The xtal buffer is disabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_HP_MODE</name>
							<bitRange>[2:2]</bitRange>
							<description>Bias current increase in the clock buffer</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_HP_MODE_NOMINAL</name>
									<value>0</value>
									<description>The bias current in the clock buffer is nominal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_HP_MODE_HIGH</name>
									<value>1</value>
									<description>The bias current in the clock buffer is increased</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_LP_MODE</name>
							<bitRange>[1:1]</bitRange>
							<description>Bias current decrease in the clock buffer</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_LP_MODE_NOMINAL</name>
									<value>0</value>
									<description>The bias current in the clock buffer is nominal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_LP_MODE_HIGH</name>
									<value>1</value>
									<description>The bias current in the clock buffer is reduced compared to normal operatio</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XTAL_CTRL_EXT_CLK_MODE</name>
							<bitRange>[0:0]</bitRange>
							<description>Use XTAL pads as external clock input</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>XTAL_CTRL_EXT_CLK_MODE_DISABLE</name>
									<value>0</value>
									<description>Don not use xtal_p (and eventually xtal_n) as external clock input(s)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>XTAL_CTRL_EXT_CLK_MODE_ENABLE</name>
									<value>1</value>
									<description>Use xtal_p (and eventually xtal_n) as external clock input(s)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_SUBBAND</name>
					<description>SUBBAND</description>
					<addressOffset>0xC0</addressOffset>
					<size>32</size>
					<resetValue>0xF1D0F080</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SUBBAND_OFFSET_SB_OFFSET_RX</name>
							<bitRange>[31:24]</bitRange>
							<description>Offset to add in frequency count in order to compensate the offset of the varicap.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_OFFSET_SB_OFFSET_RX_DEFAULT</name>
									<value>241</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_OFFSET_SB_OFFSET</name>
							<bitRange>[23:16]</bitRange>
							<description>Offset to add in frequency count in order to compensate the offset of the varicap.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_OFFSET_SB_OFFSET_DEFAULT</name>
									<value>208</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SWCAP_LIM_SB_MAX_VAL</name>
							<bitRange>[15:12]</bitRange>
							<description>Maximum subband value in linear search subband (freq and comp)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SWCAP_LIM_SB_MAX_VAL_DEFAULT</name>
									<value>15</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SWCAP_LIM_SB_MIN_VAL</name>
							<bitRange>[11:8]</bitRange>
							<description>Minimum subband value in linear search subband (freq and comp)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SWCAP_LIM_SB_MIN_VAL_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_CONF_SB_FLL_MODE</name>
							<bitRange>[7:7]</bitRange>
							<description>FLL mode for the subband selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_FLL_MODE_DISABLE</name>
									<value>0</value>
									<description>Disable the FLL mode for the subband selection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_FLL_MODE_ENABLE</name>
									<value>1</value>
									<description>Enable the FLL mode for the subband selection (overrides other settings)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_CONF_SB_INV_BAND</name>
							<bitRange>[6:6]</bitRange>
							<description>Invert the meaning of sb_high and sb_low</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_INV_BAND_DISABLE</name>
									<value>0</value>
									<description>Don't invert the meaning of sb_high and sb_low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_INV_BAND_ENABLE</name>
									<value>1</value>
									<description>Invert the meaning of sb_high and sb_low</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_CONF_SB_FREQ_CNT</name>
							<bitRange>[5:4]</bitRange>
							<description>The length to count in frequency mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_FREQ_CNT_256</name>
									<value>0</value>
									<description>256 (Rx: 10.7us, Tx: 2.13us)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_FREQ_CNT_512</name>
									<value>1</value>
									<description>512 (Rx: 21.3us, Tx: 4.26us)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_FREQ_CNT_1024</name>
									<value>2</value>
									<description>1024 (Rx: 42.7us, Tx: 8.53us)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_FREQ_CNT_4096</name>
									<value>3</value>
									<description>4096 (Rx: 171us, Tx: 34.1us)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_CONF_SB_WAIT_T</name>
							<bitRange>[3:2]</bitRange>
							<description>Time to wait to the PLL to settle</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_WAIT_T_8</name>
									<value>0</value>
									<description>Rx 8us, Tx 2us</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_WAIT_T_12</name>
									<value>1</value>
									<description>Rx 12us, Tx 3us</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_WAIT_T_16</name>
									<value>2</value>
									<description>Rx 16us, Tx 4us</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_WAIT_T_24</name>
									<value>3</value>
									<description>Rx 24us, Tx 6u</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_CONF_SB_MODE</name>
							<bitRange>[1:0]</bitRange>
							<description>Sub-band algorithm mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_MODE_0</name>
									<value>0</value>
									<description>SAR w/ comparators</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_MODE_1</name>
									<value>1</value>
									<description>linear w/ comparators</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_MODE_2</name>
									<value>2</value>
									<description>SAR w/ frequency ratios</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CONF_SB_MODE_3</name>
									<value>3</value>
									<description>linear w/ frequency ratios</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG31</name>
					<description>REG31</description>
					<addressOffset>0xC4</addressOffset>
					<size>32</size>
					<resetValue>0xC3</resetValue>
					<resetMask>0xFFF70FFF</resetMask>
					<fields>
						<field>
							<name>RSSI_DETECT_RSSI_DET_CR_LEN</name>
							<bitRange>[31:30]</bitRange>
							<description>Number of samples to estimate the carrier offset: 0 -&gt; 32, 1 -&gt; 64, 2 -&gt; 128, 3-&gt;256</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_CR_LEN_32</name>
									<value>0</value>
									<description>32 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_CR_LEN_64</name>
									<value>1</value>
									<description>64 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_CR_LEN_128</name>
									<value>2</value>
									<description>128 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_CR_LEN_256</name>
									<value>3</value>
									<description>256 samples</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_DETECT_RSSI_DET_WAIT</name>
							<bitRange>[29:28]</bitRange>
							<description>Symbols to wait after the RSSI detection: 00 -&gt; 0, 01 -&gt; 1, 10 -&gt; 2, 11 -&gt; 4</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_WAIT_0</name>
									<value>0</value>
									<description>0 symbol</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_WAIT_1</name>
									<value>1</value>
									<description>1 symbol</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_WAIT_2</name>
									<value>2</value>
									<description>2 symbols</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_WAIT_4</name>
									<value>3</value>
									<description>4 symbols</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_DETECT_RSSI_DET_DIFF_LL</name>
							<bitRange>[27:26]</bitRange>
							<description>Set the distance between the actual value and the subtracted one (0-&gt;1 sample,1-&gt;2 samples,etc)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_DIFF_LL_1</name>
									<value>0</value>
									<description>1 sample</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_DIFF_LL_2</name>
									<value>1</value>
									<description>2 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_DIFF_LL_3</name>
									<value>2</value>
									<description>3 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_RSSI_DET_DIFF_LL_4</name>
									<value>3</value>
									<description>4 samples</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_DETECT_EN_ABS_RSSI_DETECT</name>
							<bitRange>[25:25]</bitRange>
							<description>Absolute RSSI detection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_DETECT_EN_ABS_RSSI_DETECT_DISABLE</name>
									<value>0</value>
									<description>Disable the absolute RSSI detection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_EN_ABS_RSSI_DETECT_ENABLE</name>
									<value>1</value>
									<description>Enable the absolute RSSI detection</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_DETECT_EN_DIFF_RSSI_DETECT</name>
							<bitRange>[24:24]</bitRange>
							<description>Differential RSSI detection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_DETECT_EN_DIFF_RSSI_DETECT_DISABLE</name>
									<value>0</value>
									<description>Disable the differential RSSI detection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RSSI_DETECT_EN_DIFF_RSSI_DETECT_ENABLE</name>
									<value>1</value>
									<description>Enable the differential RSSI detection</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_CORR_SUBBAND_CORR_EN</name>
							<bitRange>[23:23]</bitRange>
							<description>Subband correction</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_CORR_SUBBAND_CORR_EN_DISABLE</name>
									<value>0</value>
									<description>Disable the subband correction</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_CORR_SUBBAND_CORR_EN_ENABLE</name>
									<value>1</value>
									<description>Enable the subband correction</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_CORR_SUBBAND_CORR_RX</name>
							<bitRange>[22:20]</bitRange>
							<description>Subband correction in Rx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_CORR_SUBBAND_CORR_RX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_CORR_SUBBAND_CORR_TX</name>
							<bitRange>[18:16]</bitRange>
							<description>Subband correction in Tx</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_CORR_SUBBAND_CORR_TX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXRX_CONF_INV_CLK_PLL_TX</name>
							<bitRange>[11:11]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXRX_CONF_INV_CLK_PLL_TX_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXRX_CONF_INV_CLK_PLL_TX_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXRX_CONF_INV_CLK_DIG_TX</name>
							<bitRange>[10:10]</bitRange>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXRX_CONF_INV_CLK_DIG_TX_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXRX_CONF_INV_CLK_DIG_TX_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXRX_CONF_SB_WAIT_T_TX</name>
							<bitRange>[9:8]</bitRange>
							<description>Xor value to apply to sb_wait_t (register SUBBAND_CONF) when the radio is in Tx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXRX_CONF_SB_WAIT_T_TX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_RAMPUP_FULL_PA_RAMPUP</name>
							<bitRange>[7:7]</bitRange>
							<description>PA rampup configuration</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_RAMPUP_FULL_PA_RAMPUP_DISABLE</name>
									<value>0</value>
									<description>The PA rampup doesn't use the PA backoff enable bit</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PA_RAMPUP_FULL_PA_RAMPUP_ENABLE</name>
									<value>1</value>
									<description>The PA rampup uses the PA backoff enable bit (from -40 dBm)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_RAMPUP_DEL_PA_RAMPUP</name>
							<bitRange>[6:4]</bitRange>
							<description>Time to wait to start the ramp-up after the PA enable is detected</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_RAMPUP_DEL_PA_RAMPUP_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_RAMPUP_TAU_PA_RAMPUP</name>
							<bitRange>[3:2]</bitRange>
							<description>Time constant of the Ramp-up/Ramp-down</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_RAMPUP_TAU_PA_RAMPUP_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_RAMPUP_EN_PA_RAMPDOWN</name>
							<bitRange>[1:1]</bitRange>
							<description>PA ramp-down</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_RAMPUP_EN_PA_RAMPDOWN_DISABLE</name>
									<value>0</value>
									<description>Disable the PA ramp-down</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PA_RAMPUP_EN_PA_RAMPDOWN_ENABLE</name>
									<value>1</value>
									<description>Enable the PA ramp-down</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_RAMPUP_EN_PA_RAMPUP</name>
							<bitRange>[0:0]</bitRange>
							<description>PA ramp-up linearization</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_RAMPUP_EN_PA_RAMPUP_DISABLE</name>
									<value>0</value>
									<description>Disable the PA ramp-up</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PA_RAMPUP_EN_PA_RAMPUP_ENABLE</name>
									<value>1</value>
									<description>Enable the PA ramp-up</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_DEMOD_CTRL</name>
					<description>DEMOD_CTRL</description>
					<addressOffset>0xC8</addressOffset>
					<size>32</size>
					<resetValue>0x800000C0</resetValue>
					<resetMask>0xBFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SYNC_WORD_CORR_EN_SYNC_WORD_CORR</name>
							<bitRange>[31:31]</bitRange>
							<description>Sync word bias correction with RSSI detection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SYNC_WORD_CORR_EN_SYNC_WORD_CORR_DISABLE</name>
									<value>0</value>
									<description>Disable the sync word bias correction with RSSI detection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SYNC_WORD_CORR_EN_SYNC_WORD_CORR_ENABLE</name>
									<value>1</value>
									<description>Enable the sync word bias correction with RSSI detection</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SYNC_WORD_CORR_SYNC_WORD_BIAS</name>
							<bitRange>[29:24]</bitRange>
							<description>Set the sync word bias. Without the phADC rescaler, it's 8*mod_idx.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SYNC_WORD_CORR_SYNC_WORD_BIAS_DEFAULT</name>
									<value>128</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_DETECT_ABS_THR_RSSI_DET_ABS_THR</name>
							<bitRange>[23:16]</bitRange>
							<description>Threshold used for absolute RSSI detection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_DETECT_ABS_THR_RSSI_DET_ABS_THR_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_DETECT_DIFF_THR_RSSI_DET_DIFF_THR</name>
							<bitRange>[15:8]</bitRange>
							<description>Threshold used for differential RSSI detection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_DETECT_DIFF_THR_RSSI_DET_DIFF_THR_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEMOD_CTRL_DL_SYNC_NO_DATA</name>
							<bitRange>[7:7]</bitRange>
							<description>No data going through the demodulator, until the delay line detects the sync word</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEMOD_CTRL_DL_SYNC_NO_DATA_DISABLE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEMOD_CTRL_DL_SYNC_NO_DATA_ENABLE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEMOD_CTRL_EN_DELLINE_SYNC_DET</name>
							<bitRange>[6:6]</bitRange>
							<description>Sync word detection in the delay line</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEMOD_CTRL_EN_DELLINE_SYNC_DET_DISABLE</name>
									<value>0</value>
									<description>Disable the sync word detection in the delay line</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEMOD_CTRL_EN_DELLINE_SYNC_DET_ENABLE</name>
									<value>1</value>
									<description>Enable the sync word detection in the delay line</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEMOD_CTRL_RSSI_DET_FILT</name>
							<bitRange>[5:5]</bitRange>
							<description>Additional filtering on the RSSI value</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEMOD_CTRL_RSSI_DET_FILT_DISABLE</name>
									<value>0</value>
									<description>Dont' add an additional filtering on the RSSI value</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEMOD_CTRL_RSSI_DET_FILT_ENABLE</name>
									<value>1</value>
									<description>Add an additional filtering on the RSSI value</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEMOD_CTRL_EN_FAST_CLK_RECOV</name>
							<bitRange>[4:4]</bitRange>
							<description>Clock recovery during the resto of the preamble</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEMOD_CTRL_EN_FAST_CLK_RECOV_NOMINAL</name>
									<value>0</value>
									<description>Keep nominal clock recovery during the resto of the preamble</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEMOD_CTRL_EN_FAST_CLK_RECOV_SPEED</name>
									<value>1</value>
									<description>Speed up the clock recovery during the resto of the preamble</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEMOD_CTRL_EN_MIN_MAX_MF</name>
							<bitRange>[3:3]</bitRange>
							<description>Min max algo after the matched filter</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEMOD_CTRL_EN_MIN_MAX_MF_DISABLE</name>
									<value>0</value>
									<description>Disable the min max algo after the matched filter</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEMOD_CTRL_EN_MIN_MAX_MF_ENABLE</name>
									<value>1</value>
									<description>Enable the min max algo after the matched filter</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEMOD_CTRL_EN_PRE_SYNC</name>
							<bitRange>[2:2]</bitRange>
							<description>Sync detection on the non-delayed path</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEMOD_CTRL_EN_PRE_SYNC_DISABLE</name>
									<value>0</value>
									<description>Disable the sync detection on the non-delayed path</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEMOD_CTRL_EN_PRE_SYNC_ENABLE</name>
									<value>1</value>
									<description>Enable the sync detection on the non-delayed path</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEMOD_CTRL_BLOCK_RSSI_DET</name>
							<bitRange>[1:1]</bitRange>
							<description>RSSI detection during the slow-down period</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEMOD_CTRL_BLOCK_RSSI_DET_DISABLE</name>
									<value>0</value>
									<description>Keep the rssi detection during the slow-down period</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEMOD_CTRL_BLOCK_RSSI_DET_ENABLE</name>
									<value>1</value>
									<description>Block the rssi detection during the slow-down period</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEMOD_CTRL_EARLY_FINE_RECOV</name>
							<bitRange>[0:0]</bitRange>
							<description>Early fine recovery after the packet detection or pre-sync</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEMOD_CTRL_EARLY_FINE_RECOV_DISABLE</name>
									<value>0</value>
									<description>Disable the early fine recovery</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEMOD_CTRL_EARLY_FINE_RECOV_ENABLE</name>
									<value>1</value>
									<description>Enable the early fine recovery</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG33</name>
					<description>REG33</description>
					<addressOffset>0xCC</addressOffset>
					<size>32</size>
					<resetValue>0x33</resetValue>
					<resetMask>0x7FF7FFF</resetMask>
					<fields>
						<field>
							<name>CK_DIV_1_6_CK_DIV_1_6</name>
							<bitRange>[26:24]</bitRange>
							<description>Clock division factor for ck_div_1_6</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CK_DIV_1_6_NO_CLOCK</name>
									<value>0</value>
									<description>No clock is generated</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CK_DIV_1_6_PRESCALE_1</name>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CK_DIV_1_6_PRESCALE_2</name>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CK_DIV_1_6_PRESCALE_3</name>
									<value>3</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CK_DIV_1_6_PRESCALE_4</name>
									<value>4</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CK_DIV_1_6_PRESCALE_5</name>
									<value>5</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CK_DIV_1_6_PRESCALE_6</name>
									<value>6</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>CK_DIV_1_6_PRESCALE_7</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SPARES_SPARES</name>
							<bitRange>[23:16]</bitRange>
							<description>Spare bits</description>
							<access>read-write</access>
						</field>
						<field>
							<name>PADS_PE_DS_GPIO_DS</name>
							<bitRange>[14:14]</bitRange>
							<description>Increased drive strength of the digital pads</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PADS_PE_DS_GPIO_DS_DISABLE</name>
									<value>0</value>
									<description>Disable the increased drive strength of the digital pads</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PADS_PE_DS_GPIO_DS_ENABLE</name>
									<value>1</value>
									<description>Enable the increased drive strength of the digital pads</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PADS_PE_DS_GPIO_PE</name>
							<bitRange>[13:13]</bitRange>
							<description>Pull-up of the GPIO pads</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PADS_PE_DS_GPIO_PE_DISABLE</name>
									<value>0</value>
									<description>Disable the pull-up of the GPIO pads</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PADS_PE_DS_GPIO_PE_ENABLE</name>
									<value>1</value>
									<description>Enable the pull-up of the GPIO pads</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PADS_PE_DS_NRESET_PE</name>
							<bitRange>[12:12]</bitRange>
							<description>Pull-up of the NRESET pads</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PADS_PE_DS_NRESET_PE_DISABLE</name>
									<value>0</value>
									<description>Disable the pull-up of the NRESET pads</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PADS_PE_DS_NRESET_PE_ENABLE</name>
									<value>1</value>
									<description>Enable the pull-up of the NRESET pads</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PADS_PE_DS_SPI_MISO_PE</name>
							<bitRange>[11:11]</bitRange>
							<description>Pull-up of the SPI MISO pads</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PADS_PE_DS_SPI_MISO_PE_DISABLE</name>
									<value>0</value>
									<description>Disable the pull-up of the SPI MISO pads</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PADS_PE_DS_SPI_MISO_PE_ENABLE</name>
									<value>1</value>
									<description>Enable the pull-up of the SPI MISO pads</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PADS_PE_DS_SPI_MOSI_PE</name>
							<bitRange>[10:10]</bitRange>
							<description>Pull-up of the SPI MOSI pads</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PADS_PE_DS_SPI_MOSI_PE_DISABLE</name>
									<value>0</value>
									<description>Disable the pull-up of the SPI MOSI pads</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PADS_PE_DS_SPI_MOSI_PE_ENABLE</name>
									<value>1</value>
									<description>Enable the pull-up of the SPI MOSI pads</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PADS_PE_DS_SPI_SCLK_PE</name>
							<bitRange>[9:9]</bitRange>
							<description>Pull-up of the SPI CLK pads</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PADS_PE_DS_SPI_SCLK_PE_DISABLE</name>
									<value>0</value>
									<description>Disable the pull-up of the SPI CLK pads</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PADS_PE_DS_SPI_SCLK_PE_ENABLE</name>
									<value>1</value>
									<description>Enable the pull-up of the SPI CLK pads</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PADS_PE_DS_SPI_CS_N_PE</name>
							<bitRange>[8:8]</bitRange>
							<description>Pull-up of the SPI CSN pads</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PADS_PE_DS_SPI_CS_N_PE_DISABLE</name>
									<value>0</value>
									<description>Disable the pull-up of the SPI CSN pads</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PADS_PE_DS_SPI_CS_N_PE_ENABLE</name>
									<value>1</value>
									<description>Enable the pull-up of the SPI CSN pads</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_FLL_SB_FLL_DITHER</name>
							<bitRange>[7:6]</bitRange>
							<description>Select the dithering</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_DITHER_OFF</name>
									<value>0</value>
									<description>No dithering</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_DITHER_PN9</name>
									<value>1</value>
									<description>PN9 positive</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_DITHER_PN10</name>
									<value>2</value>
									<description>PN10 negative</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_DITHER_PN9_PN10</name>
									<value>3</value>
									<description>PN9+PN10</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_FLL_SB_FLL_CIC_TAU</name>
							<bitRange>[5:4]</bitRange>
							<description>Set the CIC decimator factor</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_CIC_TAU_16</name>
									<value>0</value>
									<description>Decimate by 16</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_CIC_TAU_32</name>
									<value>1</value>
									<description>Decimate by 32</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_CIC_TAU_64</name>
									<value>2</value>
									<description>Decimate by 64</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_CIC_TAU_128</name>
									<value>3</value>
									<description>Decimate by 128</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_FLL_SB_FLL_PH_4_N8</name>
							<bitRange>[3:3]</bitRange>
							<description>Phases in the frequency detecto</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_PH_4_N8_8</name>
									<value>0</value>
									<description>Use 8 phases in the frequency detector</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_PH_4_N8_4</name>
									<value>1</value>
									<description>Use 4 phases in the frequency detector</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_FLL_SB_FLL_WAIT</name>
							<bitRange>[2:0]</bitRange>
							<description>Set the number of CIC samples before stopping the FLL</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_FLL_SB_FLL_WAIT_DEFAULT</name>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG34</name>
					<description>REG34</description>
					<addressOffset>0xD0</addressOffset>
					<size>32</size>
					<resetValue>0xAE2F</resetValue>
					<resetMask>0xBF3F</resetMask>
					<fields>
						<field>
							<name>CLK_RECOVERY_CLK_RECOV_CORR</name>
							<bitRange>[29:24]</bitRange>
							<description>Number of samples that covers the clock recovery correlator</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_RECOVERY_CLK_RECOV_CORR_DEFAULT</name>
									<value>4</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLK_RECOVERY_CLK_AB_LIMIT</name>
							<bitRange>[23:16]</bitRange>
							<description>Time constant for switch the clock phase if chosen wrong in clk recovery algorithm</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLK_RECOVERY_CLK_AB_LIMIT_DEFAULT</name>
									<value>128</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PRE_DIST_EN_PRE_DIST</name>
							<bitRange>[15:15]</bitRange>
							<description>Tx pre-distortion filter</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PRE_DIST_EN_PRE_DIST_DISABLE</name>
									<value>0</value>
									<description>Disable the Tx pre-distortion filter</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TX_PRE_DIST_EN_PRE_DIST_ENABLE</name>
									<value>1</value>
									<description>Enable the Tx pre-distortion filter</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PRE_DIST_PRE_DIST_B0</name>
							<bitRange>[13:8]</bitRange>
							<description>Coefficient b0 of the Tx pre-distortion filter: the coefficient value is the (pre_dist_b0+64)/128</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PRE_DIST_PRE_DIST_B0_DEFAULT</name>
									<value>46</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TX_PRE_DIST_PRE_DIST_A0</name>
							<bitRange>[5:0]</bitRange>
							<description>Coefficient a0 of the Tx pre-distortion filter: the coefficient value is the (pre_dist_a0+64)/128</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TX_PRE_DIST_PRE_DIST_A0_DEFAULT</name>
									<value>47</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_BLE_LR</name>
					<description>BLE_LR</description>
					<addressOffset>0xD4</addressOffset>
					<size>32</size>
					<resetValue>0x3000</resetValue>
					<resetMask>0x3F1F</resetMask>
					<fields>
						<field>
							<name>BLR_SYNC_THRESHOLD_BLE_SYNC_THR</name>
							<bitRange>[30:24]</bitRange>
							<description>Threshold for the BLR sync word detector</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLR_SYNC_THRESHOLD_BLE_SYNC_THR_DEFAULT</name>
									<value>56</value>
									<description>Unsigned value smaller than 64</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLR_PREAMBLE_BLE_PRE_THR</name>
							<bitRange>[19:16]</bitRange>
							<description>Threshold for the BLR preamble detector</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLR_PREAMBLE_BLE_PRE_THR_DEFAULT</name>
									<value>1</value>
									<description>Unsigned value</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_LONG_RANGE_BLR_PUT_RI_FIFO</name>
							<bitRange>[15:15]</bitRange>
							<description>During the reception the RI (rate indicator) is put into the Rx FIFO</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_BLR_PUT_RI_FIFO_DISABLE</name>
									<value>0</value>
									<description>Do not put RI in the RX FIFO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_BLR_PUT_RI_FIFO_ENABLE</name>
									<value>1</value>
									<description>Put RI in the RX FIFO</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_LONG_RANGE_BLR500_NO_ROUGH</name>
							<bitRange>[14:14]</bitRange>
							<description>Rough recovery is stopped during the 500kbps payloads of BLR packets</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_BLR500_NO_ROUGH_NO_STOP</name>
									<value>0</value>
									<description>Rough recovery is not stopped</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_BLR500_NO_ROUGH_STOP</name>
									<value>1</value>
									<description>Rough recovery is stopped</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_LONG_RANGE_BLR_LIN_FILTER</name>
							<bitRange>[13:13]</bitRange>
							<description>Matched filter</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_BLR_LIN_FILTER_DISABLE</name>
									<value>0</value>
									<description>The matched filter is not linear in BLR mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_BLR_LIN_FILTER_ENABLE</name>
									<value>1</value>
									<description>The matched filter is linear in BLR mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_LONG_RANGE_EN_BLR_FLUSH</name>
							<bitRange>[12:12]</bitRange>
							<description>Viterbi path 0 flushing at the end of the packet</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_EN_BLR_FLUSH_DISABLE</name>
									<value>0</value>
									<description>The Viterbi path 0 is not flushed at 2Mbps</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_EN_BLR_FLUSH_ENABLE</name>
									<value>1</value>
									<description>The Viterbi path 0 is flushed at 2Mbps</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_LONG_RANGE_BLR_USE_EXT_LEN</name>
							<bitRange>[11:11]</bitRange>
							<description>BLR_PKT_LEN for flushing out the Viterbi</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_BLR_USE_EXT_LEN_NOT_USED</name>
									<value>0</value>
									<description>The value in BLR_PKT_LEN will not be used for the flush out of the Viterbi at the end of the packet</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_BLR_USE_EXT_LEN_USED</name>
									<value>1</value>
									<description>The value in BLR_PKT_LEN will be used for the flush out of the Viterbi at the end of the packet</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_LONG_RANGE_DISABLE_BLR_TX</name>
							<bitRange>[10:10]</bitRange>
							<description>Long Range feature in Tx mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_DISABLE_BLR_TX_ENABLE</name>
									<value>0</value>
									<description>Long Range feature is enabled in Tx mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_DISABLE_BLR_TX_DISABLE</name>
									<value>1</value>
									<description>Long Range feature is disabled in Tx mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_LONG_RANGE_BLR_500_N125</name>
							<bitRange>[9:9]</bitRange>
							<description>Data rate selection</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_BLR_500_N125_125</name>
									<value>0</value>
									<description>125 kbps mode is used</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_BLR_500_N125_500</name>
									<value>1</value>
									<description>500 kbps mode is used</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_LONG_RANGE_EN_BLR</name>
							<bitRange>[8:8]</bitRange>
							<description>BLE long range mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_EN_BLR_DISABLE</name>
									<value>0</value>
									<description>Disable the BLE long range mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_LONG_RANGE_EN_BLR_ENABLE</name>
									<value>1</value>
									<description>Enable the BLE long range mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HW_TRIGGER_HW_TRIG_GPIO</name>
							<bitRange>[4:4]</bitRange>
							<description>HW trigger is mapped on the GPIO instead of the Tx_on signal 0x0</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>HW_TRIGGER_HW_TRIG_GPIO_TX_ON</name>
									<value>0</value>
									<description>HW trigger mapped on TX_ON</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>HW_TRIGGER_HW_TRIG_GPIO</name>
									<value>1</value>
									<description>HW trigger mapped on GPIO</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HW_TRIGGER_HW_TRIG_SUBBAND</name>
							<bitRange>[3:3]</bitRange>
							<description>Trigger will activate the sub-band selection during the Tx activation 0x0</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>HW_TRIGGER_HW_TRIG_SUBBAND_NOT_ACTIVE</name>
									<value>0</value>
									<description>HW trigger does not active sub-band selection</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>HW_TRIGGER_HW_TRIG_SUBBAND_ACTIVE</name>
									<value>1</value>
									<description>HW trigger actives sub-band selection</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HW_TRIGGER_HW_TRIG_TX_NRX</name>
							<bitRange>[2:2]</bitRange>
							<description>Trigger will activate the Tx mode; if set to 0, the Rx will be activated 0x0</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>HW_TRIGGER_HW_TRIG_TX_NRX_RX</name>
									<value>0</value>
									<description>HW trigger actives RX mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>HW_TRIGGER_HW_TRIG_TX_NRX_TX</name>
									<value>1</value>
									<description>HW trigger actives TX mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HW_TRIGGER_HW_TRIG_LOW</name>
							<bitRange>[1:1]</bitRange>
							<description>Trigger is active low, high otherwise 0x0</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>HW_TRIGGER_HW_TRIG_LOW_LOW</name>
									<value>0</value>
									<description>HW trigger active low</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>HW_TRIGGER_HW_TRIG_LOW_HIGH</name>
									<value>1</value>
									<description>HW trigger active high</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HW_TRIGGER_HW_TRIG_ACTIVE</name>
							<bitRange>[0:0]</bitRange>
							<description>Enable HW trigger</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>HW_TRIGGER_HW_TRIG_ACTIVE_DISABLE</name>
									<value>0</value>
									<description>Disable HW trigger</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>HW_TRIGGER_HW_TRIG_ACTIVE_ENABLE</name>
									<value>1</value>
									<description>Enable HW trigger</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG36</name>
					<description>REG36</description>
					<addressOffset>0xD8</addressOffset>
					<size>32</size>
					<resetValue>0x0C</resetValue>
					<resetMask>0x7FFF011F</resetMask>
					<fields>
						<field>
							<name>IQ_SPARES_EN_BIAS_SPARE</name>
							<bitRange>[30:28]</bitRange>
							<description>Enable for IQ spares</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQ_SPARES_EN_BIAS_SPARE_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQ_SPARES_IQ_SPARE_2</name>
							<bitRange>[27:24]</bitRange>
							<description>Spare Bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQ_SPARES_IQ_SPARE_2_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQ_SPARES_IQ_SPARE_1</name>
							<bitRange>[23:20]</bitRange>
							<description>Spare Bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQ_SPARES_IQ_SPARE_1_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQ_SPARES_IQ_SPARE_0</name>
							<bitRange>[19:16]</bitRange>
							<description>Spare Bias</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQ_SPARES_IQ_SPARE_0_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MISC_ISO_VDDA</name>
							<bitRange>[8:8]</bitRange>
							<description>Set to 1 to isolate VDDA signals</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MISC_ISO_VDDA_NOT_ISOLATE</name>
									<value>0</value>
									<description>Do not isolate VDDA signals</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MISC_ISO_VDDA_ISOLATE</name>
									<value>1</value>
									<description>Isolate VDDA signals</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLR_DEMAPPER_BLR_USE_EXT_VIT_GFSK</name>
							<bitRange>[4:4]</bitRange>
							<description>500kbps BLR uses the Viterbi GFSK decision</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLR_DEMAPPER_BLR_USE_EXT_VIT_GFSK_DISABLE</name>
									<value>0</value>
									<description>Do not use the Viterbi GFSK decision</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLR_DEMAPPER_BLR_USE_EXT_VIT_GFSK_ENABLE</name>
									<value>1</value>
									<description>Use the Viterbi GFSK decision</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLR_DEMAPPER_BLR_500_DPHASE</name>
							<bitRange>[3:2]</bitRange>
							<description>Set the distance between samples for the phase to frequency conversion in S2 mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLR_DEMAPPER_BLR_500_DPHASE_2</name>
									<value>0</value>
									<description>2 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLR_DEMAPPER_BLR_500_DPHASE_4</name>
									<value>1</value>
									<description>4 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLR_DEMAPPER_BLR_500_DPHASE_6</name>
									<value>2</value>
									<description>6 samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLR_DEMAPPER_BLR_500_DPHASE_8</name>
									<value>3</value>
									<description>8 samples</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLR_DEMAPPER_BLR_500_LOW_GAIN</name>
							<bitRange>[1:1]</bitRange>
							<description>Set the low gain in S2 mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLR_DEMAPPER_BLR_500_LOW_GAIN_DISABLE</name>
									<value>0</value>
									<description>Do not set low gain in S2 mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLR_DEMAPPER_BLR_500_LOW_GAIN_ENABLE</name>
									<value>1</value>
									<description>Set low gain in S2 mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLR_DEMAPPER_BLR_125_LOW_GAIN</name>
							<bitRange>[0:0]</bitRange>
							<description>Set the low gain in S8 mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLR_DEMAPPER_BLR_125_LOW_GAIN_DISABLE</name>
									<value>0</value>
									<description>Do not set low gain in S8 mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLR_DEMAPPER_BLR_125_LOW_GAIN_ENABLE</name>
									<value>1</value>
									<description>Set low gain in S8 mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_PROT_TIMER</name>
					<description>PROT_TIMER</description>
					<addressOffset>0xDC</addressOffset>
					<size>32</size>
					<resetValue>0x42500</resetValue>
					<resetMask>0xBF7FFF8F</resetMask>
					<fields>
						<field>
							<name>PROT_TIMER_CONF_EN_PROT_TIMER</name>
							<bitRange>[31:31]</bitRange>
							<description>Enable the protocol timer</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PROT_TIMER_CONF_EN_PROT_TIMER_DISABLE</name>
									<value>0</value>
									<description>Disable protocol timer</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PROT_TIMER_CONF_EN_PROT_TIMER_ENABLE</name>
									<value>1</value>
									<description>Enable protocol timer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PROT_TIMER_CONF_PT_T_STP_1</name>
							<bitRange>[29:27]</bitRange>
							<description>Configure the time stamp 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PROT_TIMER_CONF_PT_T_STP_1_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PROT_TIMER_CONF_PT_T_STP_0</name>
							<bitRange>[26:24]</bitRange>
							<description>Configure the time stamp 0</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PROT_TIMER_CONF_PT_T_STP_0_NO_STAMP</name>
									<value>0</value>
									<description>No time stamp</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PROT_TIMER_CONF_PT_T_STP_0_TIMER_TRIGGER</name>
									<value>1</value>
									<description>Protocol timer trigger</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PROT_TIMER_CONF_PT_T_STP_0_TRIGGER_TX_STOP</name>
									<value>4</value>
									<description>TX stop trigger</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PROT_TIMER_CONF_PT_T_STP_0_TRIGGER_RX_SYNC</name>
									<value>5</value>
									<description>RX sync trigger</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PROT_TIMER_CONF_PT_T_STP_0_TRIGGER_RX_STOP</name>
									<value>6</value>
									<description>RX stop trigger</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PROT_TIMER_CONF_PT_T_STP_0_TRIGGER_RX_RECEIVED</name>
									<value>7</value>
									<description>RX received trigger</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STAGING_PS_NZ_START_BIT</name>
							<bitRange>[22:22]</bitRange>
							<description>Select the frequency offset</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>STAGING_PS_NZ_START_BIT_0</name>
									<value>0</value>
									<description>Select bit 0 (-250 kHz offset)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>STAGING_PS_NZ_START_BIT_1</name>
									<value>1</value>
									<description>Select bit 1 (+250 kHz offset)</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STAGING_PS_NZ_START</name>
							<bitRange>[21:21]</bitRange>
							<description>Start the pulse shaper with a +/- 250 kHz frequency offset</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>STAGING_PS_NZ_START_NO_OFFSET</name>
									<value>0</value>
									<description>Do not start the pulse shaper with a frequency offset</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>STAGING_PS_NZ_START_OFFSET</name>
									<value>1</value>
									<description>Start the pulse shaper with a frequency offset</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STAGING_DEL_PA_RAMPDW</name>
							<bitRange>[20:20]</bitRange>
							<description>Delay the PA ramp-down by 4.5 us</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>STAGING_DEL_PA_RAMPDW_NO_DELAY</name>
									<value>0</value>
									<description>Do not delay PA ramp down</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>STAGING_DEL_PA_RAMPDW_DELAY</name>
									<value>1</value>
									<description>Delay PA ramp down</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STAGING_PEAK_DET_TH_SHIFT</name>
							<bitRange>[19:19]</bitRange>
							<description>Peak detector threshold shift</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>STAGING_PEAK_DET_TH_SHIFT_NO_SHIFT</name>
									<value>0</value>
									<description>Do not shift peak detector</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>STAGING_PEAK_DET_TH_SHIFT_SHIFT</name>
									<value>1</value>
									<description>Shift peak detector</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STAGING_AGC_DERIV_LVL</name>
							<bitRange>[18:17]</bitRange>
							<description>Select the AGC derivative level</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>STAGING_AGC_DERIV_LVL_16</name>
									<value>0</value>
									<description>Level 16</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>STAGING_AGC_DERIV_LVL_24</name>
									<value>1</value>
									<description>Level 24</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>STAGING_AGC_DERIV_LVL_32</name>
									<value>2</value>
									<description>Level 32</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>STAGING_AGC_DERIV_LVL_48</name>
									<value>3</value>
									<description>Level 48</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STAGING_AGC_USE_DERIV</name>
							<bitRange>[16:16]</bitRange>
							<description>AGC algorithm uses the derivative information to accelerate the AGC settling</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>STAGING_AGC_USE_DERIV_NOT_USED</name>
									<value>0</value>
									<description>Do not use derivative information</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>STAGING_AGC_USE_DERIV_USED</name>
									<value>1</value>
									<description>Use derivative information</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_DTM_BLE_DTM_LEN</name>
							<bitRange>[15:8]</bitRange>
							<description>Set the BLE DTM packet length</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_DTM_BLE_DTM_LEN_DEFAULT</name>
									<value>37</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_DTM_EN_BLE_DTM</name>
							<bitRange>[7:7]</bitRange>
							<description>Enable the BLE DTM automatic packets</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_DTM_EN_BLE_DTM_DISABLE</name>
									<value>0</value>
									<description>Disable BLE DTM automatic packets</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_DTM_EN_BLE_DTM_ENABLE</name>
									<value>1</value>
									<description>Enable BLE DTM automatic packets</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_DTM_BLE_DTM_PKT_TYPE</name>
							<bitRange>[3:0]</bitRange>
							<description>Set the BLE DTM packet type (see Bluetooth specification)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_DTM_BLE_DTM_PKT_TYPE_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_CTE_OPTS</name>
					<description>CTE_OPTS</description>
					<addressOffset>0xE0</addressOffset>
					<size>32</size>
					<resetValue>0x300E</resetValue>
					<resetMask>0x3FFF7FFF</resetMask>
					<fields>
						<field>
							<name>CTE_OPTS_RECT_PS_CTE</name>
							<bitRange>[29:29]</bitRange>
							<description>Use rectangular pulse shape during the CTE</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_OPTS_RECT_PS_CTE_DISABLE</name>
									<value>0</value>
									<description>Disable CTE with rectangular pulse shaping</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_OPTS_RECT_PS_CTE_ENABLE</name>
									<value>1</value>
									<description>Enable CTE with rectangular pulse shaping</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_OPTS_USE_CTE_WO_CP</name>
							<bitRange>[28:28]</bitRange>
							<description>Enable the CTE without reading or inserting the CP</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_OPTS_USE_CTE_WO_CP_DISABLE</name>
									<value>0</value>
									<description>Disable CTE without reading CP</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_OPTS_USE_CTE_WO_CP_ENABLE</name>
									<value>1</value>
									<description>Enable CTE without reading CP</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_OPTS_CTE_AMPL</name>
							<bitRange>[27:27]</bitRange>
							<description>Enable the usage of the RSSI values to adapt the amplitude of the IQ signal based to the RSSI value</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_OPTS_CTE_AMPL_DISABLE</name>
									<value>0</value>
									<description>Disable RSSI for IQ signal validation</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_OPTS_CTE_AMPL_ENABLE</name>
									<value>1</value>
									<description>Enable RSSI for IQ signal validation</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_OPTS_DF_AOA_SLOT_TIME</name>
							<bitRange>[26:26]</bitRange>
							<description>Indicate the switching/sampling slot period for AoA</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_OPTS_DF_AOA_SLOT_TIME_1</name>
									<value>0</value>
									<description>1us switching period</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_OPTS_DF_AOA_SLOT_TIME_2</name>
									<value>1</value>
									<description>2us switching period</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_OPTS_CP_INSERT</name>
							<bitRange>[25:25]</bitRange>
							<description>Force the CP bit in the packet header to 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_OPTS_CP_INSERT_DISABLE</name>
									<value>0</value>
									<description>Disable forcing CP bit to 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_OPTS_CP_INSERT_ENABLE</name>
									<value>1</value>
									<description>Enable forcing CP bit to 1</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_OPTS_EN_READ_CP</name>
							<bitRange>[24:24]</bitRange>
							<description>CP bit is read in the packet header (BLE standard)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_OPTS_EN_READ_CP_DISABLE</name>
									<value>0</value>
									<description>Disable reading CP bit</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_OPTS_EN_READ_CP_ENABLE</name>
									<value>1</value>
									<description>Enable reading CP bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_OPTS_CTE_INFO</name>
							<bitRange>[23:16]</bitRange>
							<description>Set the CTEInfo field in the packet header while cp_insert is set to 1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_OPTS_CTE_INFO_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ASK_MOD_ASK_MAX</name>
							<bitRange>[14:10]</bitRange>
							<description>Set the maximum value for the ASK modulation</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASK_MOD_ASK_MAX_DEFAULT</name>
									<value>12</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ASK_MOD_ASK_MIN</name>
							<bitRange>[9:5]</bitRange>
							<description>Set the minimum value for the ASK modulation</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASK_MOD_ASK_MIN_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ASK_MOD_ASK_CNT</name>
							<bitRange>[4:1]</bitRange>
							<description>Set the how long to count for the ASK modulation</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASK_MOD_ASK_CNT_DEFAULT</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ASK_MOD_EN_RSSI_ASK</name>
							<bitRange>[0:0]</bitRange>
							<description>PA will perform an ASK modulation</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ASK_MOD_EN_RSSI_ASK_DISABLE</name>
									<value>0</value>
									<description>Disable PA ASK modulation</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ASK_MOD_EN_RSSI_ASK_ENABLE</name>
									<value>1</value>
									<description>Enable PA ASK modulation</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_PT_DELTA_0</name>
					<description>PT_DELTA_0</description>
					<addressOffset>0xE4</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xC00FFFFF</resetMask>
					<fields>
						<field>
							<name>PT_DELTA_TS_0_PT_DELTA_T0_MULT</name>
							<bitRange>[31:30]</bitRange>
							<description>Multiplier for the delta t0</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PT_DELTA_TS_0_PT_DELTA_T0_MULT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PT_DELTA_TS_0_PT_DELTA_T0</name>
							<bitRange>[19:0]</bitRange>
							<description>Delta t0 for the protocol timer</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PT_DELTA_TS_0_PT_DELTA_T0_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_PT_DELTA_1</name>
					<description>PT_DELTA_1</description>
					<addressOffset>0xE8</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xC00FFFFF</resetMask>
					<fields>
						<field>
							<name>PT_DELTA_TS_1_PT_DELTA_T1_MULT</name>
							<bitRange>[31:30]</bitRange>
							<description>Multiplier for the delta t1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PT_DELTA_TS_1_PT_DELTA_T1_MULT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PT_DELTA_TS_1_PT_DELTA_T1</name>
							<bitRange>[19:0]</bitRange>
							<description>Delta t1 for the protocol timer</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PT_DELTA_TS_1_PT_DELTA_T1_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_CTE_IF</name>
					<description>CTE_IF</description>
					<addressOffset>0xEC</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FF3F3F</resetMask>
					<fields>
						<field>
							<name>CTE_CTRL_DELAY_TX_DF_DELAY_TX</name>
							<bitRange>[25:16]</bitRange>
							<description>Delay (in 62.5ns) form the serializer up to the antenna (direction finding)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_CTRL_DELAY_TX_DF_DELAY_TX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANTENNA_CONF_DF_IND_PATTERN</name>
							<bitRange>[13:13]</bitRange>
							<description>Separate the antenna switching pattern from the reference one</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANTENNA_CONF_DF_IND_PATTERN_DISABLE</name>
									<value>0</value>
									<description>Disable the seperation of the antenna switching pattern</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANTENNA_CONF_DF_IND_PATTERN_ENABLE</name>
									<value>1</value>
									<description>Enable the seperation of the antenna switching pattern</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANTENNA_CONF_DF_IND_ANTENNA</name>
							<bitRange>[12:12]</bitRange>
							<description>Make the antenna for DF independent from the rest of the packet</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANTENNA_CONF_DF_IND_ANTENNA_DISABLE</name>
									<value>0</value>
									<description>Disable the independancy of the antenna</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANTENNA_CONF_DF_IND_ANTENNA_ENABLE</name>
									<value>1</value>
									<description>Enable the independancy of the antenna</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANTENNA_CONF_ANT_LUT_M</name>
							<bitRange>[11:8]</bitRange>
							<description>Number of states used (-1) in the antenna LUT</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANTENNA_CONF_ANT_LUT_M_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_AUTO_PULL_EXT_IQ_SMP_TYPE</name>
							<bitRange>[5:5]</bitRange>
							<description>Select the external IQ sample signal qualifier type</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_EXT_IQ_SMP_TYPE_PULSE</name>
									<value>0</value>
									<description>Pulse</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_EXT_IQ_SMP_TYPE_TOGGLE</name>
									<value>1</value>
									<description>Toggle</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_AUTO_PULL_IQ_MSB</name>
							<bitRange>[4:4]</bitRange>
							<description>Select which signal is sent over the MSB in case of a 16bits buffers</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_IQ_MSB_Q</name>
									<value>0</value>
									<description>I LSB, Q MSB</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_IQ_MSB_I</name>
									<value>1</value>
									<description>Q LSB, I MSB</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_AUTO_PULL_IQ_DATA_BUS_SIZE</name>
							<bitRange>[3:2]</bitRange>
							<description>Select the bus data size of IQ signals</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_IQ_DATA_BUS_SIZE_4</name>
									<value>0</value>
									<description>4 bits</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_IQ_DATA_BUS_SIZE_8</name>
									<value>1</value>
									<description>8 bits</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_IQ_DATA_BUS_SIZE_16</name>
									<value>2</value>
									<description>16 bits</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_AUTO_PULL_CTE_QUAL</name>
							<bitRange>[1:1]</bitRange>
							<description>Select the CTE data qualifier</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_CTE_QUAL_TOGGLE</name>
									<value>0</value>
									<description>Toggling signal</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_CTE_QUAL_CLOCK</name>
									<value>1</value>
									<description>Clock signal</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_AUTO_PULL_EN_CTE_AUTO_PULL</name>
							<bitRange>[0:0]</bitRange>
							<description>Enable the automatic push of CTE data to an external IP</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_EN_CTE_AUTO_PULL_DISABLE</name>
									<value>0</value>
									<description>Disable automatic push of CTE data</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CTE_AUTO_PULL_EN_CTE_AUTO_PULL_ENABLE</name>
									<value>1</value>
									<description>Enable automatic push of CTE data</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_CTE_CTRL</name>
					<description>CTE_CTRL</description>
					<addressOffset>0xF0</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FF03FF</resetMask>
					<fields>
						<field>
							<name>CTE_CTRL_DELAY_RX_DF_DELAY_SWITCH_RX</name>
							<bitRange>[25:16]</bitRange>
							<description>Delay (in 62.5ns) from the antennae up to the deserializer (direction finding)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_CTRL_DELAY_RX_DF_DELAY_SWITCH_RX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CTE_CTRL_DELAY_RX_DF_DELAY_SAMPLE_RX</name>
							<bitRange>[9:0]</bitRange>
							<description>Delay (in 62.5ns) from the matched filter up to the deserializer (direction finding)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CTE_CTRL_DELAY_RX_DF_DELAY_SAMPLE_RX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_AGC_ADVANCED</name>
					<description>AGC_ADVANCED</description>
					<addressOffset>0xF4</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x7FF01FF</resetMask>
					<fields>
						<field>
							<name>AGC_SWITCHES_AGC_SHORTS_LUT</name>
							<bitRange>[26:16]</bitRange>
							<description>Array of values that indicates if the highpass shorts must be set for the AGC state passage from n -&gt; n+1</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_SWITCHES_AGC_SHORTS_LUT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DEBUG_FAKE_IQ_SAMPLES</name>
							<bitRange>[8:8]</bitRange>
							<description>Generate fake IQ samples</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEBUG_FAKE_IQ_SAMPLES_DISABLE</name>
									<value>0</value>
									<description>Disable fake IQ samples</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEBUG_FAKE_IQ_SAMPLES_ENABLE</name>
									<value>1</value>
									<description>Enable fake IQ samples</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ADVANCED_AGC_TAU_SHORTS</name>
							<bitRange>[7:4]</bitRange>
							<description>Time constant that indicates the time that shorts must be on</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ADVANCED_AGC_TAU_SHORTS_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ADVANCED_AGC_EN_SHORT_PHADC</name>
							<bitRange>[3:3]</bitRange>
							<description>Enable the short on the phADC highpass filter</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ADVANCED_AGC_EN_SHORT_PHADC_DISABLE</name>
									<value>0</value>
									<description>Disable the short on the phADC highpass filter</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AGC_ADVANCED_AGC_EN_SHORT_PHADC_ENABLE</name>
									<value>1</value>
									<description>Enable the short on the phADC highpass filter</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ADVANCED_AGC_EN_SHORT_IFA</name>
							<bitRange>[2:2]</bitRange>
							<description>Enable the short on the IFA highpass filter</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ADVANCED_AGC_EN_SHORT_IFA_DISABLE</name>
									<value>0</value>
									<description>Disable the short on the IFA highpass filter</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AGC_ADVANCED_AGC_EN_SHORT_IFA_ENABLE</name>
									<value>1</value>
									<description>Enable the short on the IFA highpass filter</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ADVANCED_AGC_USE_SHORTS</name>
							<bitRange>[1:1]</bitRange>
							<description>Enable the usage of the shorts located in the BB path,</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ADVANCED_AGC_USE_SHORTS_DISABLE</name>
									<value>0</value>
									<description>Disable using shorts located in BB path</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AGC_ADVANCED_AGC_USE_SHORTS_ENABLE</name>
									<value>1</value>
									<description>Enable using shorts located in BB path</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AGC_ADVANCED_AGC_FULL_SPEED</name>
							<bitRange>[0:0]</bitRange>
							<description>Enable the maximum speed in AGC</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>AGC_ADVANCED_AGC_FULL_SPEED_DISABLE</name>
									<value>0</value>
									<description>Disable maximum AGC speed</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>AGC_ADVANCED_AGC_FULL_SPEED_ENABLE</name>
									<value>1</value>
									<description>Enable maximum speed AGC</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REVISION</name>
					<description>REVISION</description>
					<addressOffset>0xFF</addressOffset>
					<size>32</size>
					<resetValue>0x30000000</resetValue>
					<resetMask>0xFF000000</resetMask>
					<fields>
						<field>
							<name>CHIP_ID</name>
							<bitRange>[31:24]</bitRange>
							<description>Version of the chip: 0x00: v1, 0x10: v2A, 0x11: v2B, 0x12: v2C, 0x13: v2D, 0x14: v2E, 0x20: v3</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHIP_ID_DEFAULT</name>
									<value>48</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_FSM_CTRL</name>
					<description>FSM_CTRL</description>
					<addressOffset>0x100</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFF0707</resetMask>
					<fields>
						<field>
							<name>RXFIFO_STATUS_RX_BIST</name>
							<bitRange>[31:25]</bitRange>
							<description>Start the bist test on the Rx FIFO (code 0x5d)</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_BIST_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXFIFO_STATUS_RX_BIST_ERRORS</name>
							<bitRange>[31:30]</bitRange>
							<description>Rx FIFO BIST result</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_BIST_NO_ERROR</name>
									<value>0</value>
									<description>No error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_BIST_CKBD</name>
									<value>1</value>
									<description>Error in checkboard test</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_BIST_ICKBD</name>
									<value>2</value>
									<description>Error in inversed checkboard test</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_BIST_DECODER</name>
									<value>3</value>
									<description>Error in decoder test</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXFIFO_STATUS_RX_NEAR_UNDERFLOW</name>
							<bitRange>[29:29]</bitRange>
							<description>Rx FIFO near underflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_NO_NEAR_UNDERFLOW</name>
									<value>0</value>
									<description>No Rx FIFO near underflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_NEAR_UNDERFLOW</name>
									<value>1</value>
									<description>Rx FIFO near underflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXFIFO_STATUS_RX_NEAR_OVERFLOW</name>
							<bitRange>[28:28]</bitRange>
							<description>Rx FIFO near overflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_NO_NEAR_OVERFLOW</name>
									<value>0</value>
									<description>No Rx FIFO near overflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_NEAR_OVERFLOW</name>
									<value>1</value>
									<description>Rx FIFO near verflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXFIFO_STATUS_RX_UNDERFLOW</name>
							<bitRange>[27:27]</bitRange>
							<description>Rx FIFO underflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_NO_UNDERFLOW</name>
									<value>0</value>
									<description>No Rx FIFO underflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_UNDERFLOW</name>
									<value>1</value>
									<description>Rx FIFO underflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXFIFO_STATUS_RX_OVERFLOW</name>
							<bitRange>[26:26]</bitRange>
							<description>Rx FIFO overflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_NO_OVERFLOW</name>
									<value>0</value>
									<description>No Rx FIFO overflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_OVERFLOW</name>
									<value>1</value>
									<description>Rx FIFO overflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXFIFO_STATUS_RX_FULL</name>
							<bitRange>[25:25]</bitRange>
							<description>Rx FIFO full</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_NOT_FULL</name>
									<value>0</value>
									<description>Rx FIFO is not full</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_FULL</name>
									<value>1</value>
									<description>Rx FIFO is full</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXFIFO_STATUS_FLUSH</name>
							<bitRange>[24:24]</bitRange>
							<description>Rx FIFO flush</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_STATUS_NO_FLUSH</name>
									<value>0</value>
									<description>Don't flush Rx FIFO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXFIFO_STATUS_FLUSH</name>
									<value>1</value>
									<description>Flush Rx FIFO</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXFIFO_STATUS_RX_EMPTY</name>
							<bitRange>[24:24]</bitRange>
							<description>Rx FIFO empty</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_NOT_EMPTY</name>
									<value>0</value>
									<description>Rx FIFO is not empty</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RXFIFO_STATUS_RX_EMPTY</name>
									<value>1</value>
									<description>Rx FIFO is empty</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXFIFO_STATUS_TX_BIST</name>
							<bitRange>[23:17]</bitRange>
							<description>Start the bist test on the Tx FIFO (code 0x5d)</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_BIST_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXFIFO_STATUS_TX_BIST_ERRORS</name>
							<bitRange>[23:22]</bitRange>
							<description>Tx FIFO BIST result</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_BIST_NO_ERROR</name>
									<value>0</value>
									<description>No error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_BIST_CKBD</name>
									<value>1</value>
									<description>Error in checkboard test</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_BIST_ICKBD</name>
									<value>2</value>
									<description>Error in inversed checkboard test</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_BIST_DECODER</name>
									<value>3</value>
									<description>Error in decoder test</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXFIFO_STATUS_TX_NEAR_UNDERFLOW</name>
							<bitRange>[21:21]</bitRange>
							<description>Tx FIFO near underflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_NO_NEAR_UNDERFLOW</name>
									<value>0</value>
									<description>No Tx FIFO near underflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_NEAR_UNDERFLOW</name>
									<value>1</value>
									<description>Tx FIFO near underflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXFIFO_STATUS_TX_NEAR_OVERFLOW</name>
							<bitRange>[20:20]</bitRange>
							<description>Tx FIFO near overflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_NO_NEAR_OVERFLOW</name>
									<value>0</value>
									<description>No Tx FIFO near overflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_NEAR_OVERFLOW</name>
									<value>1</value>
									<description>Tx FIFO near verflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXFIFO_STATUS_TX_UNDERFLOW</name>
							<bitRange>[19:19]</bitRange>
							<description>Tx FIFO underflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_NO_UNDERFLOW</name>
									<value>0</value>
									<description>No Tx FIFO underflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_UNDERFLOW</name>
									<value>1</value>
									<description>Tx FIFO underflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXFIFO_STATUS_TX_OVERFLOW</name>
							<bitRange>[18:18]</bitRange>
							<description>Tx FIFO overflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_NO_OVERFLOW</name>
									<value>0</value>
									<description>No Tx FIFO overflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_OVERFLOW</name>
									<value>1</value>
									<description>Tx FIFO overflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXFIFO_STATUS_TX_FULL</name>
							<bitRange>[17:17]</bitRange>
							<description>Tx FIFO full</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_NOT_FULL</name>
									<value>0</value>
									<description>Tx FIFO is not full</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_FULL</name>
									<value>1</value>
									<description>Tx FIFO is full</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXFIFO_STATUS_FLUSH</name>
							<bitRange>[16:16]</bitRange>
							<description>Tx FIFO flush</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_STATUS_NO_FLUSH</name>
									<value>0</value>
									<description>Don't flush Tx FIFO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXFIFO_STATUS_FLUSH</name>
									<value>1</value>
									<description>Flush Tx FIFO</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TXFIFO_STATUS_TX_EMPTY</name>
							<bitRange>[16:16]</bitRange>
							<description>Tx FIFO empty</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_NOT_EMPTY</name>
									<value>0</value>
									<description>Tx FIFO is not empty</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>TXFIFO_STATUS_TX_EMPTY</name>
									<value>1</value>
									<description>Tx FIFO is empty</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSM_STATUS_TX_NRX</name>
							<bitRange>[10:10]</bitRange>
							<description>Select Rx or Tx mode</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_STATUS_RX_NTX</name>
									<value>0</value>
									<description>Radio is in Rx mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_STATUS_TX_NRX</name>
									<value>1</value>
									<description>Radio is in Tx mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSM_STATUS_STATUS</name>
							<bitRange>[9:8]</bitRange>
							<description>Status of the FSM</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_STATUS_IDLE</name>
									<value>0</value>
									<description>Nothing is done</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_STATUS_TX</name>
									<value>1</value>
									<description>Tx mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_STATUS_RX</name>
									<value>2</value>
									<description>Rx mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_STATUS_SUSPEND</name>
									<value>3</value>
									<description>Suspend</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSM_MODE_RESET</name>
							<bitRange>[3:3]</bitRange>
							<description>FSM reset</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_MODE_NOT_RESET</name>
									<value>0</value>
									<description>Not reset FSM</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_MODE_RESET</name>
									<value>1</value>
									<description>Reset FSM</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSM_MODE_TX_NRX</name>
							<bitRange>[2:2]</bitRange>
							<description>Set the Radio in Tx or Rx mode</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_MODE_RX_NTX</name>
									<value>0</value>
									<description>Set the radio in Rx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_MODE_TX_NRX</name>
									<value>1</value>
									<description>Set the radio in Tx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSM_MODE_RX_MODE</name>
							<bitRange>[2:2]</bitRange>
							<description>Rx status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_MODE_RX_MODE_OFF</name>
									<value>0</value>
									<description>No ongoing Rx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_MODE_RX_MODE_ON</name>
									<value>1</value>
									<description>Rx is ongoing</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSM_MODE_MODE</name>
							<bitRange>[1:0]</bitRange>
							<description>Set the FSM mode</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_MODE_MODE_IDLE</name>
									<value>0</value>
									<description>Nothing is done</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_MODE_MODE_ACTIVATE</name>
									<value>1</value>
									<description>Activate</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_MODE_MODE_CAL_PLL</name>
									<value>2</value>
									<description>Calibrate the PLL</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_MODE_MODE_CAL_PLL_TXRX</name>
									<value>3</value>
									<description>Calibrate the PLL then Tx/Rx</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSM_MODE_TX_MODE</name>
							<bitRange>[1:1]</bitRange>
							<description>Tx status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_MODE_TX_MODE_OFF</name>
									<value>0</value>
									<description>No ongoing Tx</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_MODE_TX_MODE_ON</name>
									<value>1</value>
									<description>Tx is ongoing</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSM_MODE_N_IDLE</name>
							<bitRange>[0:0]</bitRange>
							<description>FSM status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_MODE_IDLE</name>
									<value>0</value>
									<description>FSM is in the Idle mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FSM_MODE_N_IDLE</name>
									<value>1</value>
									<description>FSM is not in the Idle mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_IQFIFO_STATUS</name>
					<description>IQFIFO_STATUS</description>
					<addressOffset>0x104</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1FFFFFF</resetMask>
					<fields>
						<field>
							<name>TXFIFO_COUNT_TX_COUNT</name>
							<bitRange>[24:16]</bitRange>
							<description>Number of bytes in the Tx FIFO</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_COUNT_TX_COUNT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQFIFO_COUNT_IQ_COUNT</name>
							<bitRange>[15:8]</bitRange>
							<description>Number of bytes in the IQ FIFO</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_COUNT_IQ_COUNT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQFIFO_STATUS_IQ_BIST</name>
							<bitRange>[7:1]</bitRange>
							<description>Start the BIST test on the IQ FIFO (code 0x5d)</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_BIST_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQFIFO_STATUS_IQ_BIST_ERRORS</name>
							<bitRange>[7:6]</bitRange>
							<description>IQ FIFO BIST result</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_BIST_NO_ERROR</name>
									<value>0</value>
									<description>No error</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_BIST_CKBD</name>
									<value>1</value>
									<description>Error in checkboard test</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_BIST_ICKBD</name>
									<value>2</value>
									<description>Error in inversed checkboard test</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_BIST_DECODER</name>
									<value>3</value>
									<description>Error in decoder test</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQFIFO_STATUS_IQ_NEAR_UNDERFLOW</name>
							<bitRange>[5:5]</bitRange>
							<description>IQ FIFO near underflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_NO_NEAR_UNDERFLOW</name>
									<value>0</value>
									<description>No Tx FIFO near underflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_NEAR_UNDERFLOW</name>
									<value>1</value>
									<description>Tx FIFO near underflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQFIFO_STATUS_IQ_NEAR_OVERFLOW</name>
							<bitRange>[4:4]</bitRange>
							<description>IQ FIFO near overflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_NO_NEAR_OVERFLOW</name>
									<value>0</value>
									<description>No Tx FIFO near overflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_NEAR_OVERFLOW</name>
									<value>1</value>
									<description>Tx FIFO near overflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQFIFO_STATUS_IQ_UNDERFLOW</name>
							<bitRange>[3:3]</bitRange>
							<description>IQ FIFO underflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_NO_UNDERFLOW</name>
									<value>0</value>
									<description>No Tx FIFO underflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_UNDERFLOW</name>
									<value>1</value>
									<description>Tx FIFO underflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQFIFO_STATUS_IQ_OVERFLOW</name>
							<bitRange>[2:2]</bitRange>
							<description>IQ FIFO overflow</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_NO_OVERFLOW</name>
									<value>0</value>
									<description>No Tx FIFO overflow occurred</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_OVERFLOW</name>
									<value>1</value>
									<description>Tx FIFO overflow occurred</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQFIFO_STATUS_IQ_FULL</name>
							<bitRange>[1:1]</bitRange>
							<description>IQ FIFO full</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_NOT_FULL</name>
									<value>0</value>
									<description>Tx FIFO is not full</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_FULL</name>
									<value>1</value>
									<description>Tx FIFO is full</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQFIFO_STATUS_FLUSH</name>
							<bitRange>[0:0]</bitRange>
							<description>IQ FIFO flush</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_STATUS_NO_FLUSH</name>
									<value>0</value>
									<description>Don't flush Tx FIFO</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IQFIFO_STATUS_FLUSH</name>
									<value>1</value>
									<description>Flush Tx FIFO</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IQFIFO_STATUS_IQ_EMPTY</name>
							<bitRange>[0:0]</bitRange>
							<description>IQ FIFO empty</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_NOT_EMPTY</name>
									<value>0</value>
									<description>Tx FIFO is not empty</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IQFIFO_STATUS_IQ_EMPTY</name>
									<value>1</value>
									<description>Tx FIFO is empty</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_TXFIFO</name>
					<description>TXFIFO</description>
					<addressOffset>0x108</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields>
						<field>
							<name>TXFIFO_TX_DATA</name>
							<bitRange>[7:0]</bitRange>
							<description>Data to be sent</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>TXFIFO_TX_DATA_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_RXFIFO</name>
					<description>RXFIFO</description>
					<addressOffset>0x10C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>RXFIFO_RX_DATA</name>
							<bitRange>[7:0]</bitRange>
							<description>Received data</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_RX_DATA_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_IQFIFO</name>
					<description>IQFIFO</description>
					<addressOffset>0x110</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>IQFIFO_IQ_DATA</name>
							<bitRange>[7:0]</bitRange>
							<description>IQ data for AoA or AoD</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IQFIFO_IQ_DATA_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_REG45</name>
					<description>REG45</description>
					<addressOffset>0x114</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FF01FF</resetMask>
					<fields>
						<field>
							<name>RSSI_AVG_RSSI_AVG</name>
							<bitRange>[25:16]</bitRange>
							<description>Filtered RSSI value</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_AVG_RSSI_AVG_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RXFIFO_COUNT_RX_COUNT</name>
							<bitRange>[8:0]</bitRange>
							<description>Number of bytes in the Rx FIFO</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RXFIFO_COUNT_RX_COUNT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_DESER_STATUS</name>
					<description>DESER_STATUS</description>
					<addressOffset>0x118</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>DESER_STATUS_SIGNAL_RECEIVING</name>
							<bitRange>[7:7]</bitRange>
							<description>Deserializer enabling</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DESER_STATUS_SIGNAL_RECEIVING_DISABLE</name>
									<value>0</value>
									<description>Deserializer is disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DESER_STATUS_SIGNAL_RECEIVING_ENABLE</name>
									<value>1</value>
									<description>Deserializer is enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DESER_STATUS_SYNC_DETECTED</name>
							<bitRange>[6:6]</bitRange>
							<description>Sync word detection</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DESER_STATUS_SYNC_NOT_DETECTED</name>
									<value>0</value>
									<description>Sync word (pattern) not detected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DESER_STATUS_SYNC_DETECTED</name>
									<value>1</value>
									<description>Sync word (pattern) detected</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DESER_STATUS_WAIT_SYNC</name>
							<bitRange>[5:5]</bitRange>
							<description>Deserializer waiting for the sync word</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DESER_STATUS_WAIT_SYNC_NOT_WAITING</name>
									<value>0</value>
									<description>Deserializer is not waiting the sync word</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DESER_STATUS_WAIT_SYNC_WAITING</name>
									<value>1</value>
									<description>Deserializer is waiting the sync word</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DESER_STATUS_IS_ADDRESS_BR</name>
							<bitRange>[4:4]</bitRange>
							<description>Received address</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DESER_STATUS_IS_ADDRESS_BR_DISABLE</name>
									<value>0</value>
									<description>The received address is not the broadcast address</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DESER_STATUS_IS_ADDRESS_BR_ENABLE</name>
									<value>1</value>
									<description>The received address is the broadcast address</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DESER_STATUS_PKT_LEN_ERR</name>
							<bitRange>[3:3]</bitRange>
							<description>Packet length</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DESER_STATUS_PKT_LEN_ERR_NO_ERROR</name>
									<value>0</value>
									<description>The packet length is shorter than the maximum acceptable packet length</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DESER_STATUS_PKT_LEN_ERR_ERROR</name>
									<value>1</value>
									<description>The packet length is longer than the maximum acceptable packet length</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DESER_STATUS_ADDRESS_ERR</name>
							<bitRange>[2:2]</bitRange>
							<description>Address error</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DESER_STATUS_ADDRESS_ERR_NO_ERROR</name>
									<value>0</value>
									<description>No address error detected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DESER_STATUS_ADDRESS_ERR_ERROR</name>
									<value>1</value>
									<description>Address error detected</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DESER_STATUS_CRC_ERR</name>
							<bitRange>[1:1]</bitRange>
							<description>CRC error</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DESER_STATUS_CRC_ERR_NO_ERROR</name>
									<value>0</value>
									<description>No CRC error detected</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DESER_STATUS_CRC_ERR_ERROR</name>
									<value>1</value>
									<description>CRC error detected</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DESER_STATUS_DESER_FINISH</name>
							<bitRange>[0:0]</bitRange>
							<description>Deserializer status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DESER_STATUS_DESER_FINISH_BUSY</name>
									<value>0</value>
									<description>Deserializer has not yet finished</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DESER_STATUS_DESER_FINISH_IDLE</name>
									<value>1</value>
									<description>Deserializer has finished</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_BLE_AEC_CCM</name>
					<description>BLE_AEC_CCM</description>
					<addressOffset>0x11C</addressOffset>
					<size>32</size>
					<resetValue>0x07</resetValue>
					<resetMask>0x07</resetMask>
					<fields>
						<field>
							<name>BLE_AES_CCM_BLE_AES_MIC_OK</name>
							<bitRange>[2:2]</bitRange>
							<description>AES CCM MIC error</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_AES_CCM_BLE_AES_MIC_OK_ERROR</name>
									<value>0</value>
									<description>MIC has been received with errors</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_AES_CCM_BLE_AES_MIC_OK_NO_ERROR</name>
									<value>1</value>
									<description>MIC has been received without errors</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_AES_CCM_BLE_AES_DONE_RX</name>
							<bitRange>[1:1]</bitRange>
							<description>AES CCM packet decoding</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_AES_CCM_BLE_AES_DONE_RX_BUSY</name>
									<value>0</value>
									<description>BLE AES CCM algorithm has not yet finished the packet decoding</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_AES_CCM_BLE_AES_DONE_RX_IDLE</name>
									<value>1</value>
									<description>BLE AES CCM algorithm has finished the packet decoding</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_AES_CCM_BLE_AES_DONE_TX</name>
							<bitRange>[0:0]</bitRange>
							<description>AES CCM packet encoding</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLE_AES_CCM_BLE_AES_DONE_TX_BUSY</name>
									<value>0</value>
									<description>BLE AES CCM algorithm has not yet finished the packet encoding</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>BLE_AES_CCM_BLE_AES_DONE_TX_IDLE</name>
									<value>1</value>
									<description>BLE AES CCM algorithm has finished the packet encoding</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_IRQ_STATUS</name>
					<description>IRQ_STATUS</description>
					<addressOffset>0x120</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3F</resetMask>
					<fields>
						<field>
							<name>IRQ_STATUS_FLAG_RXFIFO</name>
							<bitRange>[5:5]</bitRange>
							<description>IRQ RXFIFO status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_RXFIFO_IDLE</name>
									<value>0</value>
									<description>IRQ RXFIFO is not active</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_RXFIFO_ACTIVE</name>
									<value>1</value>
									<description>IRQ RXFIFO is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IRQ_STATUS_FLAG_TXFIFO</name>
							<bitRange>[4:4]</bitRange>
							<description>IRQ TXFIFO status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_TXFIFO_IDLE</name>
									<value>0</value>
									<description>IRQ TXFIFO is not active</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_TXFIFO_ACTIVE</name>
									<value>1</value>
									<description>IRQ TXFIFO is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IRQ_STATUS_FLAG_SYNC</name>
							<bitRange>[3:3]</bitRange>
							<description>IRQ SYNC status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_SYNC_IDLE</name>
									<value>0</value>
									<description>IRQ SYNC is not active</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_SYNC_ACTIVE</name>
									<value>1</value>
									<description>IRQ SYNC is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IRQ_STATUS_FLAG_RECEIVED</name>
							<bitRange>[2:2]</bitRange>
							<description>IRQ RECEIVED status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_RECEIVED_IDLE</name>
									<value>0</value>
									<description>IRQ RECEIVED is not active</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_RECEIVED_ACTIVE</name>
									<value>1</value>
									<description>IRQ RECEIVED is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IRQ_STATUS_FLAG_RXSTOP</name>
							<bitRange>[1:1]</bitRange>
							<description>IRQ RXSTOP status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_RXSTOP_IDLE</name>
									<value>0</value>
									<description>IRQ RXSTOP is not active</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_RXSTOP_ACTIVE</name>
									<value>1</value>
									<description>IRQ RXSTOP is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>IRQ_STATUS_FLAG_TX</name>
							<bitRange>[0:0]</bitRange>
							<description>IRQ TX status</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_TX_IDLE</name>
									<value>0</value>
									<description>IRQ TX is not active</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>IRQ_STATUS_FLAG_TX_ACTIVE</name>
									<value>1</value>
									<description>IRQ TX is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_RSSI_MIN_MAX</name>
					<description>RSSI_MIN_MAX</description>
					<addressOffset>0x124</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FF03FF</resetMask>
					<fields>
						<field>
							<name>RSSI_MAX_RSSI_MAX</name>
							<bitRange>[25:16]</bitRange>
							<description>Maximum RSSI value over a filtering period</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_MAX_RSSI_MAX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_MIN_RSSI_MIN</name>
							<bitRange>[9:0]</bitRange>
							<description>Minimum RSSI value over a filtering period</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_MIN_RSSI_MIN_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_REG4A</name>
					<description>REG4A</description>
					<addressOffset>0x128</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x7700FFFF</resetMask>
					<fields>
						<field>
							<name>RX_ATT_LEVEL_RX_ATT_LEVEL_PKT_LVL</name>
							<bitRange>[30:28]</bitRange>
							<description>Rx attenuation level (AGC level) during the packet reception</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_ATT_LEVEL_RX_ATT_LEVEL_PKT_LVL_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RX_ATT_LEVEL_RX_ATT_LEVEL</name>
							<bitRange>[26:24]</bitRange>
							<description>Rx attenuation level (AGC level)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RX_ATT_LEVEL_RX_ATT_LEVEL_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DR_ERR_IND_DR_ERR_IND</name>
							<bitRange>[15:8]</bitRange>
							<description>Data-rate error indicator</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DR_ERR_IND_DR_ERR_IND_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_PKT_RSSI_PKT</name>
							<bitRange>[7:0]</bitRange>
							<description>Filtered RSSI value sampled during the packet reception</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_PKT_RSSI_PKT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_FEI</name>
					<description>FEI</description>
					<addressOffset>0x12C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>FEI_PKT_FEI_PKT</name>
							<bitRange>[31:16]</bitRange>
							<description>Frequency error indicator sampled during the packet reception.</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FEI_PKT_FEI_PKT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FEI_FEI_OUT</name>
							<bitRange>[15:0]</bitRange>
							<description>Frequency error indicator</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FEI_FEI_OUT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_REG4C</name>
					<description>REG4C</description>
					<addressOffset>0x130</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LINK_QUAL_PKT_LINK_QUALITY_PKT</name>
							<bitRange>[31:24]</bitRange>
							<description>Link quality indicator sampled during the packet reception. Note that the Viterbi algorithm as to be enabled.</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LINK_QUAL_PKT_LINK_QUALITY_PKT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LINK_QUAL_LINK_QUALITY</name>
							<bitRange>[23:16]</bitRange>
							<description>Instantaneous link quality indicator. Note that the Viterbi algorithm as to be enabled.</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LINK_QUAL_LINK_QUALITY_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FEI_AFC_FEI_AFC</name>
							<bitRange>[15:0]</bitRange>
							<description>Frequency error indicator sampled during the AFC.</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FEI_AFC_FEI_AFC_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_ANALOG_INFO</name>
					<description>ANALOG_INFO</description>
					<addressOffset>0x134</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x77FFFF</resetMask>
					<fields>
						<field>
							<name>BLR_READOUT_BLR_RATE</name>
							<bitRange>[25:24]</bitRange>
							<description>Bluetooth LE long range Rate Indicator</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLR_READOUT_BLR_RATE_DEFAULT</name>
									<value>0</value>
									<description>No action</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PEAK_DET_VAL_PEAK_DET_FILT</name>
							<bitRange>[22:20]</bitRange>
							<description>Distance from the subband center (only available with the FLL method)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PEAK_DET_VAL_PEAK_DET_FILT_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PEAK_DET_VAL_PEAK_DET_RAW</name>
							<bitRange>[18:16]</bitRange>
							<description>Distance from the subband center (only available with the FLL method)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PEAK_DET_VAL_PEAK_DET_RAW_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANALOG_INFO_POR_VDDA</name>
							<bitRange>[15:15]</bitRange>
							<description>Set to 1 if the VDDA LDO is not enabled</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANALOG_INFO_POR_VDDA_DISABLE</name>
									<value>0</value>
									<description>VDDA LDO disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANALOG_INFO_POR_VDDA_ENABLE</name>
									<value>1</value>
									<description>VDDA LDO enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANALOG_INFO_PLL_UNLOCK</name>
							<bitRange>[14:14]</bitRange>
							<description>PLL unlock</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANALOG_INFO_PLL_LOCKED</name>
									<value>0</value>
									<description>PLL is locked</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANALOG_INFO_PLL_UNLOCKED</name>
									<value>1</value>
									<description>PLL is unlocked</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANALOG_INFO_XTAL_FINISH</name>
							<bitRange>[13:13]</bitRange>
							<description>Xtal algorithm</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANALOG_INFO_XTAL_TRIM_RUNNING</name>
									<value>0</value>
									<description>Xtal algorithm has not yet finished</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANALOG_INFO_XTAL_TRIM_FINISHED</name>
									<value>1</value>
									<description>Xtal algorithm has finished</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANALOG_INFO_DLL_LOCKED</name>
							<bitRange>[12:12]</bitRange>
							<description>DLL lock</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANALOG_INFO_DLL_UNLOCKED</name>
									<value>0</value>
									<description>DLL is unlocked</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANALOG_INFO_DLL_LOCKED</name>
									<value>1</value>
									<description>DLL is locked</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANALOG_INFO_CLK_DIG_READY</name>
							<bitRange>[11:11]</bitRange>
							<description>Ready signal of the digital clock</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANALOG_INFO_CLK_DIG_NOT_READY</name>
									<value>0</value>
									<description>Digital clock not ready</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANALOG_INFO_CLK_DIG_READY</name>
									<value>1</value>
									<description>Digital clock ready</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANALOG_INFO_CLK_PLL_READY</name>
							<bitRange>[10:10]</bitRange>
							<description>PLL clock</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANALOG_INFO_CLK_PLL_NOT_READY</name>
									<value>0</value>
									<description>PLL clock not ready</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>ANALOG_INFO_CLK_PLL_READY</name>
									<value>1</value>
									<description>PLL clock ready</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ANALOG_INFO_SUBBAND</name>
							<bitRange>[9:8]</bitRange>
							<description>Status of the subband comparator Hi</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ANALOG_INFO_SUBBAND_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SUBBAND_ERR_SB_FLL_ERR</name>
							<bitRange>[7:0]</bitRange>
							<description>Distance from the subband center (only available with the FLL method)</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SUBBAND_ERR_SB_FLL_ERR_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_SAMPLE_RSSI</name>
					<description>SAMPLE_RSSI</description>
					<addressOffset>0x138</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields>
						<field>
							<name>SAMPLE_RSSI_SAMPLE_RSSI</name>
							<bitRange>[0:0]</bitRange>
							<description>Sample the thermometric RSSI</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SAMPLE_RSSI_SAMPLE_RSSI</name>
									<value>0</value>
									<description>No action</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SAMPLE_RSSI_NOT_SAMPLE_RSSI</name>
									<value>1</value>
									<description>Sample the thermometric RSSI</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_RSSI_THERM</name>
					<description>RSSI_THERM</description>
					<addressOffset>0x13C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FFFFFFF</resetMask>
					<fields>
						<field>
							<name>RSSI_THERM_RSSI_THERM</name>
							<bitRange>[29:0]</bitRange>
							<description>Thermometric value of the RSSI</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_THERM_RSSI_THERM_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_LUT_ANTENNA_ARRAY_1</name>
					<description>LUT_ANTENNA_ARRAY_1</description>
					<addressOffset>0x180</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LUT_ANTENNA_ARRAY_1_ANTENNA_7</name>
							<bitRange>[31:28]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_1_ANTENNA_7_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_1_ANTENNA_6</name>
							<bitRange>[27:24]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_1_ANTENNA_6_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_1_ANTENNA_5</name>
							<bitRange>[23:20]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_1_ANTENNA_5_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_1_ANTENNA_4</name>
							<bitRange>[19:16]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_1_ANTENNA_4_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_1_ANTENNA_3</name>
							<bitRange>[15:12]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_1_ANTENNA_3_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_1_ANTENNA_2</name>
							<bitRange>[11:8]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_1_ANTENNA_2_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_1_ANTENNA_1</name>
							<bitRange>[7:4]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_1_ANTENNA_1_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_1_ANTENNA_0</name>
							<bitRange>[3:0]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_1_ANTENNA_0_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_LUT_ANTENNA_ARRAY_2</name>
					<description>LUT_ANTENNA_ARRAY_2</description>
					<addressOffset>0x184</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LUT_ANTENNA_ARRAY_2_ANTENNA_15</name>
							<bitRange>[31:28]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_2_ANTENNA_15_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_2_ANTENNA_14</name>
							<bitRange>[27:24]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_2_ANTENNA_14_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_2_ANTENNA_13</name>
							<bitRange>[23:20]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_2_ANTENNA_13_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_2_ANTENNA_12</name>
							<bitRange>[19:16]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_2_ANTENNA_12_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_2_ANTENNA_11</name>
							<bitRange>[15:12]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_2_ANTENNA_11_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_2_ANTENNA_10</name>
							<bitRange>[11:8]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_2_ANTENNA_10_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_2_ANTENNA_9</name>
							<bitRange>[7:4]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_2_ANTENNA_9_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_2_ANTENNA_8</name>
							<bitRange>[3:0]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_2_ANTENNA_8_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_LUT_ANTENNA_ARRAY_3</name>
					<description>LUT_ANTENNA_ARRAY_3</description>
					<addressOffset>0x188</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LUT_ANTENNA_ARRAY_3_ANTENNA_23</name>
							<bitRange>[31:28]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_3_ANTENNA_23_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_3_ANTENNA_22</name>
							<bitRange>[27:24]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_3_ANTENNA_22_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_3_ANTENNA_21</name>
							<bitRange>[23:20]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_3_ANTENNA_21_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_3_ANTENNA_20</name>
							<bitRange>[19:16]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_3_ANTENNA_20_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_3_ANTENNA_19</name>
							<bitRange>[15:12]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_3_ANTENNA_19_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_3_ANTENNA_18</name>
							<bitRange>[11:8]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_3_ANTENNA_18_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_3_ANTENNA_17</name>
							<bitRange>[7:4]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_3_ANTENNA_17_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_3_ANTENNA_16</name>
							<bitRange>[3:0]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_3_ANTENNA_16_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_LUT_ANTENNA_ARRAY_4</name>
					<description>LUT_ANTENNA_ARRAY_4</description>
					<addressOffset>0x18C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LUT_ANTENNA_ARRAY_4_ANTENNA_31</name>
							<bitRange>[31:28]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_4_ANTENNA_31_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_4_ANTENNA_30</name>
							<bitRange>[27:24]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_4_ANTENNA_30_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_4_ANTENNA_29</name>
							<bitRange>[23:20]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_4_ANTENNA_29_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_4_ANTENNA_28</name>
							<bitRange>[19:16]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_4_ANTENNA_28_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_4_ANTENNA_27</name>
							<bitRange>[15:12]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_4_ANTENNA_27_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_4_ANTENNA_26</name>
							<bitRange>[11:8]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_4_ANTENNA_26_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_4_ANTENNA_25</name>
							<bitRange>[7:4]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_4_ANTENNA_25_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LUT_ANTENNA_ARRAY_4_ANTENNA_24</name>
							<bitRange>[3:0]</bitRange>
							<description>LUT used to specify the actual antenna</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>LUT_ANTENNA_ARRAY_4_ANTENNA_24_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>RF_REG50</name>
					<description>REG50</description>
					<addressOffset>0x1C0</addressOffset>
					<size>32</size>
					<resetValue>0x7000000</resetValue>
					<resetMask>0xF000000</resetMask>
					<fields>
						<field>
							<name>FEATURES_HAS_BLE_AES</name>
							<bitRange>[27:27]</bitRange>
							<description>Set to 1 if the Bluetooth AES block is available</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FEATURES_HAS_NOT_BLE_AES</name>
									<value>0</value>
									<description>PLL is locked</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FEATURES_HAS_BLE_AES</name>
									<value>1</value>
									<description>PLL is unlocked</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FEATURES_HAS_BLE_DF_AOA_AOD</name>
							<bitRange>[26:26]</bitRange>
							<description>Set to 1 if the Bluetooth Direction Finding AoA/AoD feature is available</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FEATURES_HAS_NOT_BLE_DF_AOA_AOD</name>
									<value>0</value>
									<description>Xtal algorithm has not yet finished</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FEATURES_HAS_BLE_DF_AOA_AOD</name>
									<value>1</value>
									<description>Xtal algorithm has finished</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FEATURES_HAS_BLE_LONG_RANGE</name>
							<bitRange>[25:25]</bitRange>
							<description>Set to 1 if the Bluetooth LongRange feature is available</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FEATURES_HAS_NOT_BLE_LONG_RANGE</name>
									<value>0</value>
									<description>DLL is unlocked</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FEATURES_HAS_BLE_LONG_RANGE</name>
									<value>1</value>
									<description>DLL is locked</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FEATURES_FEATURES_AVAILABLE</name>
							<bitRange>[24:24]</bitRange>
							<description>Set to 1 if the features are available</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FEATURES_FEATURES_NOT_AVAILABLE</name>
									<value>0</value>
									<description>Digital clock not ready</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>FEATURES_FEATURES_AVAILABLE</name>
									<value>1</value>
									<description>Digital clock ready</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLR_PKT_LEN_BLR_PKT_LEN</name>
							<bitRange>[23:16]</bitRange>
							<description>Packet length of the BLR packet</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLR_PKT_LEN_BLR_PKT_LEN_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PROT_TIMER_PT_CMD</name>
							<bitRange>[15:8]</bitRange>
							<description>Protocol timer command</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PROT_TIMER_PT_CMD_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>COMMANDS_START_SUBBAND</name>
							<bitRange>[0:0]</bitRange>
							<description>Subband selection algorithm</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>COMMANDS_START_SUBBAND_IDLE</name>
									<value>0</value>
									<description>No action</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>COMMANDS_START_SUBBAND_START</name>
									<value>1</value>
									<description>Start the subband selection algorithm</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG51</name>
					<description>REG51</description>
					<addressOffset>0x1E0</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>FSM_MODE_RM_TX</name>
							<bitRange>[31:24]</bitRange>
							<description>Remap register FSM_MODE</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_MODE_RM_TX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PA_PWR_RM</name>
							<bitRange>[23:16]</bitRange>
							<description>Remap register PA_PWR</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PA_PWR_RM_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CHANNEL_RM_TX</name>
							<bitRange>[15:8]</bitRange>
							<description>Remap register CHANNEL</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHANNEL_RM_TX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RATE_TX</name>
							<bitRange>[7:0]</bitRange>
							<description>Remap register BANK</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RATE_TX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG52</name>
					<description>REG52</description>
					<addressOffset>0x1E8</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>ACCESS_ADDRESS</name>
							<bitRange>[31:24]</bitRange>
							<description>Remap register PATTERN</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ACCESS_ADDRESS_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FSM_MODE_RM_RX</name>
							<bitRange>[23:16]</bitRange>
							<description>Remap register FSM_MODE</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FSM_MODE_RM_RX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CHANNEL_RM_RX</name>
							<bitRange>[15:8]</bitRange>
							<description>Remap register CHANNEL</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHANNEL_RM_RX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RATE_RX</name>
							<bitRange>[7:0]</bitRange>
							<description>Remap register BANK</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RATE_RX_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG53</name>
					<description>REG53</description>
					<addressOffset>0x1F0</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFF00</resetMask>
					<fields>
						<field>
							<name>RSSI_MAX_RM</name>
							<bitRange>[23:16]</bitRange>
							<description>Remap register RSSI_MAX</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_MAX_RM_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RSSI_MIN_RM</name>
							<bitRange>[15:8]</bitRange>
							<description>Remap register RSSI_MIN</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RSSI_MIN_RM_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG54</name>
					<description>REG54</description>
					<addressOffset>0x1F4</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>BLR_PACKET_LEN</name>
							<bitRange>[7:0]</bitRange>
							<description>Remap register BLR_PACKET_LEN</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BLR_PACKET_LEN_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG55</name>
					<description>REG55</description>
					<addressOffset>0x1F8</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>ITRX_FEATURES</name>
							<bitRange>[7:0]</bitRange>
							<description>Remap register ITRX_FEATURES</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>ITRX_FEATURES_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>RF_REG56</name>
					<description>REG56</description>
					<addressOffset>0x1FC</addressOffset>
					<size>32</size>
					<resetValue>0x30000000</resetValue>
					<resetMask>0xFFFF0000</resetMask>
					<fields>
						<field>
							<name>CHIP_ID_CHIP_ID</name>
							<bitRange>[31:24]</bitRange>
							<description>Version of the chip</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CHIP_ID_CHIP_ID_DEFAULT</name>
									<value>48</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MD5_REGS_MD5_REGS</name>
							<bitRange>[23:16]</bitRange>
							<description>MD5 calculated on the register map file</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MD5_REGS_MD5_REGS_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SCAN_2_SCAN_2_PASSWORD</name>
							<bitRange>[15:8]</bitRange>
							<description>SCAN 2 key</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SCAN_2_SCAN_2_PASSWORD_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SCAN_1_SCAN_1_PASSWORD</name>
							<bitRange>[7:0]</bitRange>
							<description>SCAN 1 key</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SCAN_1_SCAN_1_PASSWORD_DEFAULT</name>
									<value>0</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>ICB</name>
			<baseAddress>0xE000E004</baseAddress>
			<description>Implementation Control Block</description>
			<addressBlock>
				<offset>0</offset>
				<size>0x00</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>ICB_ICTR</name>
					<description>Interrupt Controller Type Register</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0x01</resetValue>
					<resetMask>0x0F</resetMask>
					<fields>
						<field>
							<name>INTLINESNUM</name>
							<bitRange>[3:0]</bitRange>
							<description>Number of interrupt inputs in steps of 32</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_INTLINESNUM_33_64</name>
									<value>1</value>
									<description>NVIC_INTLINESNUM_33_64</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>SysTick</name>
			<baseAddress>0xE000E010</baseAddress>
			<description>SysTick Timer</description>
			<addressBlock>
				<offset>0</offset>
				<size>0x0C</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>SysTick_CTRL</name>
					<description>SysTick Control and Status Register</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x10007</resetMask>
					<fields>
						<field>
							<name>COUNTFLAG</name>
							<bitRange>[16:16]</bitRange>
							<description>Reads as 1 if SYSTICK counter has reached 0 since the last time the timer has reached 0. Clears to 0 on read.</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SYSTICK_COUNTFLAG_NOT_ZERO</name>
									<value>0</value>
									<description>SYSTICK counter has not reached zero since last read</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SYSTICK_COUNTFLAG_ZERO</name>
									<value>1</value>
									<description>SYSTICK counter has reached zero since last read</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CLKSOURCE</name>
							<bitRange>[2:2]</bitRange>
							<description>SYSTICK timer clock source</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SYSTICK_CLKSOURCE_EXTREF_CLK</name>
									<value>0</value>
									<description>Use external reference clock (STCLK)</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SYSTICK_CLKSOURCE_CORE_CLK</name>
									<value>1</value>
									<description>Use the core clock</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TICKINT</name>
							<bitRange>[1:1]</bitRange>
							<description>SYSTICK timer interrupt enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SYSTICK_TICKINT_DISABLE</name>
									<value>0</value>
									<description>Disable interrupt generation when SYSTICK timer reaches 0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SYSTICK_TICKINT_ENABLE</name>
									<value>1</value>
									<description>Enable interrupt generation when SYSTICK timer reaches 0</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENABLE</name>
							<bitRange>[0:0]</bitRange>
							<description>SYSTICK timer enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SYSTICK_DISABLE</name>
									<value>0</value>
									<description>Disable SYSTICK timer</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SYSTICK_ENABLE</name>
									<value>1</value>
									<description>Enable SYSTICK Timer</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SysTick_LOAD</name>
					<description>SysTick Reload Value Register</description>
					<addressOffset>0x04</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFF</resetMask>
					<fields>
						<field>
							<name>RELOAD</name>
							<bitRange>[23:0]</bitRange>
							<description>Counter reload value for the SYSTICK timer when it reaches 0</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SysTick_VAL</name>
					<description>SysTick Current Value Register</description>
					<addressOffset>0x08</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFF</resetMask>
					<fields>
						<field>
							<name>CURRENT</name>
							<bitRange>[23:0]</bitRange>
							<description>Current value of the SYSTICK counter value. Write to clear counter.</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SysTick_CALIB</name>
					<description>SysTick Calibration Register</description>
					<addressOffset>0x0C</addressOffset>
					<size>32</size>
					<resetValue>0x40000139</resetValue>
					<resetMask>0xC0FFFFFF</resetMask>
					<fields>
						<field>
							<name>NOREF</name>
							<bitRange>[31:31]</bitRange>
							<description>Indicates if a reference clock is available</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SYSTICK_NOREF</name>
									<value>1</value>
									<description>No external reference clock available</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SYSTICK_REF</name>
									<value>0</value>
									<description>External reference clock available</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SKEW</name>
							<bitRange>[30:30]</bitRange>
							<description>Indicates if calibration value is exactly 10 ms or not</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SYSTICK_SKEW</name>
									<value>1</value>
									<description>Calibration value is not exactly 10 ms</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SYSTICK_NOSKEW</name>
									<value>0</value>
									<description>Calibration value is exactly 10 ms</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TENMS</name>
							<bitRange>[23:0]</bitRange>
							<description>SYSTICK counter calibration value for 10 ms. A value of 0 means the calibration value is not available</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>NVIC</name>
			<baseAddress>0xE000E100</baseAddress>
			<description>Nested Vector Interrupt Controller</description>
			<addressBlock>
				<offset>0</offset>
				<size>0x20334</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>NVIC_ISER0</name>
					<description>NVIC External Interrupt Set Enable Register 0</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>BLE_COEX_IN_PROCESS</name>
							<bitRange>[31:31]</bitRange>
							<description>BLE_COEX_IN_PROCESS interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_COEX_IN_PROCESS_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the BLE_COEX_IN_PROCESS interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_ERROR</name>
							<bitRange>[30:30]</bitRange>
							<description>BLE_ERROR interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_ERROR_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the BLE_ERROR interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_FIFO</name>
							<bitRange>[29:29]</bitRange>
							<description>BLE_FIFO interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_FIFO_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the BLE_FIFO interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_HSLOT</name>
							<bitRange>[28:28]</bitRange>
							<description>BLE_HSLOT interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_HSLOT_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the BLE_HSLOT interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_SLP</name>
							<bitRange>[27:27]</bitRange>
							<description>BLE_SLP interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_SLP_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the BLE_SLP interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_CRYPT</name>
							<bitRange>[26:26]</bitRange>
							<description>BLE_CRYPT interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_CRYPT_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the BLE_CRYPT interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_TIMESTAMP_TGT2</name>
							<bitRange>[25:25]</bitRange>
							<description>BLE_TIMESTAMP_TGT2 interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_TIMESTAMP_TGT2_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the BLE_TIMESTAMP_TGT2 interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_TIMESTAMP_TGT1</name>
							<bitRange>[24:24]</bitRange>
							<description>BLE_TIMESTAMP_TGT1 interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_TIMESTAMP_TGT1_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the BLE_TIMESTAMP_TGT1 interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_FINETGT</name>
							<bitRange>[23:23]</bitRange>
							<description>BLE_FINETGT interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_FINETGT_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the BLE_FINETGT interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_SW</name>
							<bitRange>[22:22]</bitRange>
							<description>BLE_SW interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_SW_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the BLE_SW interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART0_ERROR</name>
							<bitRange>[21:21]</bitRange>
							<description>UART0_ERROR interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_UART0_ERROR_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the UART0_ERROR interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART0_TX</name>
							<bitRange>[20:20]</bitRange>
							<description>UART0_TX interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_UART0_TX_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the UART0_TX interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART0_RX</name>
							<bitRange>[19:19]</bitRange>
							<description>UART0_RX interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_UART0_RX_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the UART0_RX interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>I2C0</name>
							<bitRange>[18:18]</bitRange>
							<description>I2C0 interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_I2C0_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the I2C0 interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SPI0_COM</name>
							<bitRange>[17:17]</bitRange>
							<description>SPI0_COM interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_SPI0_COM_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the SPI0_COM interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SPI0_TX</name>
							<bitRange>[16:16]</bitRange>
							<description>SPI0_TX interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_SPI0_TX_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the SPI0_TX interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SPI0_RX</name>
							<bitRange>[15:15]</bitRange>
							<description>SPI0_RX interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_SPI0_RX_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the SPI0_RX interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WATCHDOG</name>
							<bitRange>[14:14]</bitRange>
							<description>WATCHDOG interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_WATCHDOG_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the WATCHDOG interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3</name>
							<bitRange>[13:13]</bitRange>
							<description>GPIO3 interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_GPIO3_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the GPIO3 interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2</name>
							<bitRange>[12:12]</bitRange>
							<description>GPIO2 interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_GPIO2_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the GPIO2 interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1</name>
							<bitRange>[11:11]</bitRange>
							<description>GPIO1 interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_GPIO1_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the GPIO1 interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0</name>
							<bitRange>[10:10]</bitRange>
							<description>GPIO0 interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_GPIO0_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the GPIO0 interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ADC_FIFO</name>
							<bitRange>[9:9]</bitRange>
							<description>ADC_FIFO interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_ADC_FIFO_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the ADC_FIFO interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NFC</name>
							<bitRange>[8:8]</bitRange>
							<description>NFC interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_NFC_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the NFC interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMER3</name>
							<bitRange>[7:7]</bitRange>
							<description>TIMER3 interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_TIMER3_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the TIMER3 interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMER2</name>
							<bitRange>[6:6]</bitRange>
							<description>TIMER2 interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_TIMER2_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the TIMER2 interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMER1</name>
							<bitRange>[5:5]</bitRange>
							<description>TIMER1 interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_TIMER1_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the TIMER1 interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMER0</name>
							<bitRange>[4:4]</bitRange>
							<description>TIMER0 interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_TIMER0_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the TIMER0 interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LSAD_BATMON</name>
							<bitRange>[3:3]</bitRange>
							<description>LSAD_BATMON interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_LSAD_BATMON_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the LSAD_BATMON interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RTC_CLOCK</name>
							<bitRange>[2:2]</bitRange>
							<description>RTC_CLOCK interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RTC_CLOCK_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the RTC_CLOCK interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RTC_ALARM</name>
							<bitRange>[1:1]</bitRange>
							<description>RTC_ALARM interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RTC_ALARM_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the RTC_ALARM interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP</name>
							<bitRange>[0:0]</bitRange>
							<description>WAKEUP interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_WAKEUP_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the WAKEUP interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>NVIC_ISER1</name>
					<description>NVIC External Interrupt Set Enable Register 1</description>
					<addressOffset>0x04</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1FFFFF</resetMask>
					<fields>
						<field>
							<name>ASCC_PERIOD</name>
							<bitRange>[20:20]</bitRange>
							<description>ASCC_PERIOD interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_ASCC_PERIOD_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the ASCC_PERIOD interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ASCC_PHASE</name>
							<bitRange>[19:19]</bitRange>
							<description>ASCC_PHASE interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_ASCC_PHASE_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the ASCC_PHASE interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC312</name>
							<bitRange>[18:18]</bitRange>
							<description>CC312 interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_CC312_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the CC312 interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DMA3</name>
							<bitRange>[17:17]</bitRange>
							<description>DMA3 interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_DMA3_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the DMA3 interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DMA2</name>
							<bitRange>[16:16]</bitRange>
							<description>DMA2 interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_DMA2_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the DMA2 interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DMA1</name>
							<bitRange>[15:15]</bitRange>
							<description>DMA1 interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_DMA1_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the DMA1 interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DMA0</name>
							<bitRange>[14:14]</bitRange>
							<description>DMA0 interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_DMA0_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the DMA0 interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FPU</name>
							<bitRange>[13:13]</bitRange>
							<description>FPU interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_FPU_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the FPU interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACCESS_ERROR</name>
							<bitRange>[12:12]</bitRange>
							<description>ACCESS_ERROR interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_ACCESS_ERROR_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the ACCESS_ERROR interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FLASH1_ECC</name>
							<bitRange>[11:11]</bitRange>
							<description>FLASH1_ECC interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_FLASH1_ECC_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the FLASH1_ECC interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FLASH1_COPY</name>
							<bitRange>[10:10]</bitRange>
							<description>FLASH1_COPY interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_FLASH1_COPY_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the FLASH1_COPY interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FLASH0_ECC</name>
							<bitRange>[9:9]</bitRange>
							<description>FLASH0_ECC interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_FLASH0_ECC_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the FLASH0_ECC interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FLASH0_COPY</name>
							<bitRange>[8:8]</bitRange>
							<description>FLASH0_COPY interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_FLASH0_COPY_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the FLASH0_COPY interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_RXFIFO</name>
							<bitRange>[7:7]</bitRange>
							<description>RF_RXFIFO interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RF_RXFIFO_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the RF_RXFIFO interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_TXFIFO</name>
							<bitRange>[6:6]</bitRange>
							<description>RF_TXFIFO interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RF_TXFIFO_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the RF_TXFIFO interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_SYNC</name>
							<bitRange>[5:5]</bitRange>
							<description>RF_SYNC interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RF_SYNC_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the RF_SYNC interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_RECEIVED</name>
							<bitRange>[4:4]</bitRange>
							<description>RF_RECEIVED interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RF_RECEIVED_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the RF_RECEIVED interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_RXSTOP</name>
							<bitRange>[3:3]</bitRange>
							<description>RF_RXSTOP interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RF_RXSTOP_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the RF_RXSTOP interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_TX</name>
							<bitRange>[2:2]</bitRange>
							<description>RF_TX interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RF_TX_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the RF_TX interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_TOF</name>
							<bitRange>[1:1]</bitRange>
							<description>BLE_TOF interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_TOF_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the BLE_TOF interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_COEX_RX_TX</name>
							<bitRange>[0:0]</bitRange>
							<description>BLE_COEX_RX_TX interrupt set enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_COEX_RX_TX_INT_ENABLE</name>
									<value>1</value>
									<description>Enable the BLE_COEX_RX_TX interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>NVIC_ICER0</name>
					<description>NVIC External Interrupt Clear Enable Register 0</description>
					<addressOffset>0x80</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>BLE_COEX_IN_PROCESS</name>
							<bitRange>[31:31]</bitRange>
							<description>BLE_COEX_IN_PROCESS interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_COEX_IN_PROCESS_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the BLE_COEX_IN_PROCESS interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_ERROR</name>
							<bitRange>[30:30]</bitRange>
							<description>BLE_ERROR interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_ERROR_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the BLE_ERROR interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_FIFO</name>
							<bitRange>[29:29]</bitRange>
							<description>BLE_FIFO interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_FIFO_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the BLE_FIFO interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_HSLOT</name>
							<bitRange>[28:28]</bitRange>
							<description>BLE_HSLOT interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_HSLOT_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the BLE_HSLOT interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_SLP</name>
							<bitRange>[27:27]</bitRange>
							<description>BLE_SLP interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_SLP_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the BLE_SLP interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_CRYPT</name>
							<bitRange>[26:26]</bitRange>
							<description>BLE_CRYPT interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_CRYPT_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the BLE_CRYPT interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_TIMESTAMP_TGT2</name>
							<bitRange>[25:25]</bitRange>
							<description>BLE_TIMESTAMP_TGT2 interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_TIMESTAMP_TGT2_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the BLE_TIMESTAMP_TGT2 interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_TIMESTAMP_TGT1</name>
							<bitRange>[24:24]</bitRange>
							<description>BLE_TIMESTAMP_TGT1 interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_TIMESTAMP_TGT1_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the BLE_TIMESTAMP_TGT1 interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_FINETGT</name>
							<bitRange>[23:23]</bitRange>
							<description>BLE_FINETGT interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_FINETGT_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the BLE_FINETGT interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_SW</name>
							<bitRange>[22:22]</bitRange>
							<description>BLE_SW interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_SW_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the BLE_SW interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART0_ERROR</name>
							<bitRange>[21:21]</bitRange>
							<description>UART0_ERROR interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_UART0_ERROR_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the UART0_ERROR interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART0_TX</name>
							<bitRange>[20:20]</bitRange>
							<description>UART0_TX interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_UART0_TX_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the UART0_TX interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART0_RX</name>
							<bitRange>[19:19]</bitRange>
							<description>UART0_RX interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_UART0_RX_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the UART0_RX interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>I2C0</name>
							<bitRange>[18:18]</bitRange>
							<description>I2C0 interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_I2C0_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the I2C0 interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SPI0_COM</name>
							<bitRange>[17:17]</bitRange>
							<description>SPI0_COM interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_SPI0_COM_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the SPI0_COM interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SPI0_TX</name>
							<bitRange>[16:16]</bitRange>
							<description>SPI0_TX interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_SPI0_TX_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the SPI0_TX interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SPI0_RX</name>
							<bitRange>[15:15]</bitRange>
							<description>SPI0_RX interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_SPI0_RX_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the SPI0_RX interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WATCHDOG</name>
							<bitRange>[14:14]</bitRange>
							<description>WATCHDOG interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_WATCHDOG_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the WATCHDOG interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3</name>
							<bitRange>[13:13]</bitRange>
							<description>GPIO3 interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_GPIO3_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the GPIO3 interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2</name>
							<bitRange>[12:12]</bitRange>
							<description>GPIO2 interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_GPIO2_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the GPIO2 interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1</name>
							<bitRange>[11:11]</bitRange>
							<description>GPIO1 interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_GPIO1_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the GPIO1 interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0</name>
							<bitRange>[10:10]</bitRange>
							<description>GPIO0 interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_GPIO0_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the GPIO0 interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ADC_FIFO</name>
							<bitRange>[9:9]</bitRange>
							<description>ADC_FIFO interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_ADC_FIFO_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the ADC_FIFO interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NFC</name>
							<bitRange>[8:8]</bitRange>
							<description>NFC interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_NFC_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the NFC interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMER3</name>
							<bitRange>[7:7]</bitRange>
							<description>TIMER3 interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_TIMER3_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the TIMER3 interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMER2</name>
							<bitRange>[6:6]</bitRange>
							<description>TIMER2 interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_TIMER2_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the TIMER2 interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMER1</name>
							<bitRange>[5:5]</bitRange>
							<description>TIMER1 interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_TIMER1_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the TIMER1 interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMER0</name>
							<bitRange>[4:4]</bitRange>
							<description>TIMER0 interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_TIMER0_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the TIMER0 interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LSAD_BATMON</name>
							<bitRange>[3:3]</bitRange>
							<description>LSAD_BATMON interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_LSAD_BATMON_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the LSAD_BATMON interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RTC_CLOCK</name>
							<bitRange>[2:2]</bitRange>
							<description>RTC_CLOCK interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RTC_CLOCK_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the RTC_CLOCK interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RTC_ALARM</name>
							<bitRange>[1:1]</bitRange>
							<description>RTC_ALARM interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RTC_ALARM_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the RTC_ALARM interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP</name>
							<bitRange>[0:0]</bitRange>
							<description>WAKEUP interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_WAKEUP_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the WAKEUP interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>NVIC_ICER1</name>
					<description>NVIC External Interrupt Clear Enable Register 1</description>
					<addressOffset>0x84</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1FFFFF</resetMask>
					<fields>
						<field>
							<name>ASCC_PERIOD</name>
							<bitRange>[20:20]</bitRange>
							<description>ASCC_PERIOD interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_ASCC_PERIOD_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the ASCC_PERIOD interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ASCC_PHASE</name>
							<bitRange>[19:19]</bitRange>
							<description>ASCC_PHASE interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_ASCC_PHASE_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the ASCC_PHASE interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC312</name>
							<bitRange>[18:18]</bitRange>
							<description>CC312 interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_CC312_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the CC312 interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DMA3</name>
							<bitRange>[17:17]</bitRange>
							<description>DMA3 interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_DMA3_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the DMA3 interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DMA2</name>
							<bitRange>[16:16]</bitRange>
							<description>DMA2 interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_DMA2_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the DMA2 interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DMA1</name>
							<bitRange>[15:15]</bitRange>
							<description>DMA1 interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_DMA1_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the DMA1 interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DMA0</name>
							<bitRange>[14:14]</bitRange>
							<description>DMA0 interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_DMA0_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the DMA0 interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FPU</name>
							<bitRange>[13:13]</bitRange>
							<description>FPU interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_FPU_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the FPU interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACCESS_ERROR</name>
							<bitRange>[12:12]</bitRange>
							<description>ACCESS_ERROR interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_ACCESS_ERROR_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the ACCESS_ERROR interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FLASH1_ECC</name>
							<bitRange>[11:11]</bitRange>
							<description>FLASH1_ECC interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_FLASH1_ECC_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the FLASH1_ECC interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FLASH1_COPY</name>
							<bitRange>[10:10]</bitRange>
							<description>FLASH1_COPY interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_FLASH1_COPY_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the FLASH1_COPY interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FLASH0_ECC</name>
							<bitRange>[9:9]</bitRange>
							<description>FLASH0_ECC interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_FLASH0_ECC_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the FLASH0_ECC interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FLASH0_COPY</name>
							<bitRange>[8:8]</bitRange>
							<description>FLASH0_COPY interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_FLASH0_COPY_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the FLASH0_COPY interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_RXFIFO</name>
							<bitRange>[7:7]</bitRange>
							<description>RF_RXFIFO interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RF_RXFIFO_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the RF_RXFIFO interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_TXFIFO</name>
							<bitRange>[6:6]</bitRange>
							<description>RF_TXFIFO interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RF_TXFIFO_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the RF_TXFIFO interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_SYNC</name>
							<bitRange>[5:5]</bitRange>
							<description>RF_SYNC interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RF_SYNC_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the RF_SYNC interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_RECEIVED</name>
							<bitRange>[4:4]</bitRange>
							<description>RF_RECEIVED interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RF_RECEIVED_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the RF_RECEIVED interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_RXSTOP</name>
							<bitRange>[3:3]</bitRange>
							<description>RF_RXSTOP interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RF_RXSTOP_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the RF_RXSTOP interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_TX</name>
							<bitRange>[2:2]</bitRange>
							<description>RF_TX interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RF_TX_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the RF_TX interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_TOF</name>
							<bitRange>[1:1]</bitRange>
							<description>BLE_TOF interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_TOF_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the BLE_TOF interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_COEX_RX_TX</name>
							<bitRange>[0:0]</bitRange>
							<description>BLE_COEX_RX_TX interrupt clear enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_COEX_RX_TX_INT_DISABLE</name>
									<value>1</value>
									<description>Disable the BLE_COEX_RX_TX interrupt</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>NVIC_ISPR0</name>
					<description>NVIC External Interrupt Set Pending Register 0</description>
					<addressOffset>0x100</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>BLE_COEX_IN_PROCESS</name>
							<bitRange>[31:31]</bitRange>
							<description>BLE_COEX_IN_PROCESS interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_COEX_IN_PROCESS_INT_SETPEND</name>
									<value>1</value>
									<description>Set the BLE_COEX_IN_PROCESS interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_ERROR</name>
							<bitRange>[30:30]</bitRange>
							<description>BLE_ERROR interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_ERROR_INT_SETPEND</name>
									<value>1</value>
									<description>Set the BLE_ERROR interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_FIFO</name>
							<bitRange>[29:29]</bitRange>
							<description>BLE_FIFO interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_FIFO_INT_SETPEND</name>
									<value>1</value>
									<description>Set the BLE_FIFO interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_HSLOT</name>
							<bitRange>[28:28]</bitRange>
							<description>BLE_HSLOT interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_HSLOT_INT_SETPEND</name>
									<value>1</value>
									<description>Set the BLE_HSLOT interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_SLP</name>
							<bitRange>[27:27]</bitRange>
							<description>BLE_SLP interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_SLP_INT_SETPEND</name>
									<value>1</value>
									<description>Set the BLE_SLP interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_CRYPT</name>
							<bitRange>[26:26]</bitRange>
							<description>BLE_CRYPT interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_CRYPT_INT_SETPEND</name>
									<value>1</value>
									<description>Set the BLE_CRYPT interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_TIMESTAMP_TGT2</name>
							<bitRange>[25:25]</bitRange>
							<description>BLE_TIMESTAMP_TGT2 interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_TIMESTAMP_TGT2_INT_SETPEND</name>
									<value>1</value>
									<description>Set the BLE_TIMESTAMP_TGT2 interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_TIMESTAMP_TGT1</name>
							<bitRange>[24:24]</bitRange>
							<description>BLE_TIMESTAMP_TGT1 interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_TIMESTAMP_TGT1_INT_SETPEND</name>
									<value>1</value>
									<description>Set the BLE_TIMESTAMP_TGT1 interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_FINETGT</name>
							<bitRange>[23:23]</bitRange>
							<description>BLE_FINETGT interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_FINETGT_INT_SETPEND</name>
									<value>1</value>
									<description>Set the BLE_FINETGT interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_SW</name>
							<bitRange>[22:22]</bitRange>
							<description>BLE_SW interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_SW_INT_SETPEND</name>
									<value>1</value>
									<description>Set the BLE_SW interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART0_ERROR</name>
							<bitRange>[21:21]</bitRange>
							<description>UART0_ERROR interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_UART0_ERROR_INT_SETPEND</name>
									<value>1</value>
									<description>Set the UART0_ERROR interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART0_TX</name>
							<bitRange>[20:20]</bitRange>
							<description>UART0_TX interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_UART0_TX_INT_SETPEND</name>
									<value>1</value>
									<description>Set the UART0_TX interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART0_RX</name>
							<bitRange>[19:19]</bitRange>
							<description>UART0_RX interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_UART0_RX_INT_SETPEND</name>
									<value>1</value>
									<description>Set the UART0_RX interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>I2C0</name>
							<bitRange>[18:18]</bitRange>
							<description>I2C0 interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_I2C0_INT_SETPEND</name>
									<value>1</value>
									<description>Set the I2C0 interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SPI0_COM</name>
							<bitRange>[17:17]</bitRange>
							<description>SPI0_COM interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_SPI0_COM_INT_SETPEND</name>
									<value>1</value>
									<description>Set the SPI0_COM interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SPI0_TX</name>
							<bitRange>[16:16]</bitRange>
							<description>SPI0_TX interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_SPI0_TX_INT_SETPEND</name>
									<value>1</value>
									<description>Set the SPI0_TX interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SPI0_RX</name>
							<bitRange>[15:15]</bitRange>
							<description>SPI0_RX interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_SPI0_RX_INT_SETPEND</name>
									<value>1</value>
									<description>Set the SPI0_RX interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WATCHDOG</name>
							<bitRange>[14:14]</bitRange>
							<description>WATCHDOG interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_WATCHDOG_INT_SETPEND</name>
									<value>1</value>
									<description>Set the WATCHDOG interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3</name>
							<bitRange>[13:13]</bitRange>
							<description>GPIO3 interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_GPIO3_INT_SETPEND</name>
									<value>1</value>
									<description>Set the GPIO3 interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2</name>
							<bitRange>[12:12]</bitRange>
							<description>GPIO2 interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_GPIO2_INT_SETPEND</name>
									<value>1</value>
									<description>Set the GPIO2 interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1</name>
							<bitRange>[11:11]</bitRange>
							<description>GPIO1 interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_GPIO1_INT_SETPEND</name>
									<value>1</value>
									<description>Set the GPIO1 interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0</name>
							<bitRange>[10:10]</bitRange>
							<description>GPIO0 interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_GPIO0_INT_SETPEND</name>
									<value>1</value>
									<description>Set the GPIO0 interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ADC_FIFO</name>
							<bitRange>[9:9]</bitRange>
							<description>ADC_FIFO interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_ADC_FIFO_INT_SETPEND</name>
									<value>1</value>
									<description>Set the ADC_FIFO interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NFC</name>
							<bitRange>[8:8]</bitRange>
							<description>NFC interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_NFC_INT_SETPEND</name>
									<value>1</value>
									<description>Set the NFC interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMER3</name>
							<bitRange>[7:7]</bitRange>
							<description>TIMER3 interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_TIMER3_INT_SETPEND</name>
									<value>1</value>
									<description>Set the TIMER3 interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMER2</name>
							<bitRange>[6:6]</bitRange>
							<description>TIMER2 interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_TIMER2_INT_SETPEND</name>
									<value>1</value>
									<description>Set the TIMER2 interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMER1</name>
							<bitRange>[5:5]</bitRange>
							<description>TIMER1 interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_TIMER1_INT_SETPEND</name>
									<value>1</value>
									<description>Set the TIMER1 interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMER0</name>
							<bitRange>[4:4]</bitRange>
							<description>TIMER0 interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_TIMER0_INT_SETPEND</name>
									<value>1</value>
									<description>Set the TIMER0 interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LSAD_BATMON</name>
							<bitRange>[3:3]</bitRange>
							<description>LSAD_BATMON interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_LSAD_BATMON_INT_SETPEND</name>
									<value>1</value>
									<description>Set the LSAD_BATMON interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RTC_CLOCK</name>
							<bitRange>[2:2]</bitRange>
							<description>RTC_CLOCK interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RTC_CLOCK_INT_SETPEND</name>
									<value>1</value>
									<description>Set the RTC_CLOCK interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RTC_ALARM</name>
							<bitRange>[1:1]</bitRange>
							<description>RTC_ALARM interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RTC_ALARM_INT_SETPEND</name>
									<value>1</value>
									<description>Set the RTC_ALARM interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP</name>
							<bitRange>[0:0]</bitRange>
							<description>WAKEUP interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_WAKEUP_INT_SETPEND</name>
									<value>1</value>
									<description>Set the WAKEUP interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>NVIC_ISPR1</name>
					<description>NVIC External Interrupt Set Pending Register 1</description>
					<addressOffset>0x104</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1FFFFF</resetMask>
					<fields>
						<field>
							<name>ASCC_PERIOD</name>
							<bitRange>[20:20]</bitRange>
							<description>ASCC_PERIOD interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_ASCC_PERIOD_INT_SETPEND</name>
									<value>1</value>
									<description>Set the ASCC_PERIOD interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ASCC_PHASE</name>
							<bitRange>[19:19]</bitRange>
							<description>ASCC_PHASE interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_ASCC_PHASE_INT_SETPEND</name>
									<value>1</value>
									<description>Set the ASCC_PHASE interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC312</name>
							<bitRange>[18:18]</bitRange>
							<description>CC312 interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_CC312_INT_SETPEND</name>
									<value>1</value>
									<description>Set the CC312 interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DMA3</name>
							<bitRange>[17:17]</bitRange>
							<description>DMA3 interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_DMA3_INT_SETPEND</name>
									<value>1</value>
									<description>Set the DMA3 interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DMA2</name>
							<bitRange>[16:16]</bitRange>
							<description>DMA2 interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_DMA2_INT_SETPEND</name>
									<value>1</value>
									<description>Set the DMA2 interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DMA1</name>
							<bitRange>[15:15]</bitRange>
							<description>DMA1 interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_DMA1_INT_SETPEND</name>
									<value>1</value>
									<description>Set the DMA1 interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DMA0</name>
							<bitRange>[14:14]</bitRange>
							<description>DMA0 interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_DMA0_INT_SETPEND</name>
									<value>1</value>
									<description>Set the DMA0 interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FPU</name>
							<bitRange>[13:13]</bitRange>
							<description>FPU interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_FPU_INT_SETPEND</name>
									<value>1</value>
									<description>Set the FPU interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACCESS_ERROR</name>
							<bitRange>[12:12]</bitRange>
							<description>ACCESS_ERROR interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_ACCESS_ERROR_INT_SETPEND</name>
									<value>1</value>
									<description>Set the ACCESS_ERROR interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FLASH1_ECC</name>
							<bitRange>[11:11]</bitRange>
							<description>FLASH1_ECC interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_FLASH1_ECC_INT_SETPEND</name>
									<value>1</value>
									<description>Set the FLASH1_ECC interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FLASH1_COPY</name>
							<bitRange>[10:10]</bitRange>
							<description>FLASH1_COPY interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_FLASH1_COPY_INT_SETPEND</name>
									<value>1</value>
									<description>Set the FLASH1_COPY interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FLASH0_ECC</name>
							<bitRange>[9:9]</bitRange>
							<description>FLASH0_ECC interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_FLASH0_ECC_INT_SETPEND</name>
									<value>1</value>
									<description>Set the FLASH0_ECC interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FLASH0_COPY</name>
							<bitRange>[8:8]</bitRange>
							<description>FLASH0_COPY interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_FLASH0_COPY_INT_SETPEND</name>
									<value>1</value>
									<description>Set the FLASH0_COPY interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_RXFIFO</name>
							<bitRange>[7:7]</bitRange>
							<description>RF_RXFIFO interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RF_RXFIFO_INT_SETPEND</name>
									<value>1</value>
									<description>Set the RF_RXFIFO interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_TXFIFO</name>
							<bitRange>[6:6]</bitRange>
							<description>RF_TXFIFO interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RF_TXFIFO_INT_SETPEND</name>
									<value>1</value>
									<description>Set the RF_TXFIFO interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_SYNC</name>
							<bitRange>[5:5]</bitRange>
							<description>RF_SYNC interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RF_SYNC_INT_SETPEND</name>
									<value>1</value>
									<description>Set the RF_SYNC interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_RECEIVED</name>
							<bitRange>[4:4]</bitRange>
							<description>RF_RECEIVED interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RF_RECEIVED_INT_SETPEND</name>
									<value>1</value>
									<description>Set the RF_RECEIVED interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_RXSTOP</name>
							<bitRange>[3:3]</bitRange>
							<description>RF_RXSTOP interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RF_RXSTOP_INT_SETPEND</name>
									<value>1</value>
									<description>Set the RF_RXSTOP interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_TX</name>
							<bitRange>[2:2]</bitRange>
							<description>RF_TX interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RF_TX_INT_SETPEND</name>
									<value>1</value>
									<description>Set the RF_TX interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_TOF</name>
							<bitRange>[1:1]</bitRange>
							<description>BLE_TOF interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_TOF_INT_SETPEND</name>
									<value>1</value>
									<description>Set the BLE_TOF interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_COEX_RX_TX</name>
							<bitRange>[0:0]</bitRange>
							<description>BLE_COEX_RX_TX interrupt set pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_COEX_RX_TX_INT_SETPEND</name>
									<value>1</value>
									<description>Set the BLE_COEX_RX_TX interrupt pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>NVIC_ICPR0</name>
					<description>NVIC External Interrupt Clear Pending Register 0</description>
					<addressOffset>0x180</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>BLE_COEX_IN_PROCESS</name>
							<bitRange>[31:31]</bitRange>
							<description>BLE_COEX_IN_PROCESS interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_COEX_IN_PROCESS_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_BLE_COEX_IN_PROCESS_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_ERROR</name>
							<bitRange>[30:30]</bitRange>
							<description>BLE_ERROR interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_ERROR_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_BLE_ERROR_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_FIFO</name>
							<bitRange>[29:29]</bitRange>
							<description>BLE_FIFO interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_FIFO_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_BLE_FIFO_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_HSLOT</name>
							<bitRange>[28:28]</bitRange>
							<description>BLE_HSLOT interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_HSLOT_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_BLE_HSLOT_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_SLP</name>
							<bitRange>[27:27]</bitRange>
							<description>BLE_SLP interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_SLP_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_BLE_SLP_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_CRYPT</name>
							<bitRange>[26:26]</bitRange>
							<description>BLE_CRYPT interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_CRYPT_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_BLE_CRYPT_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_TIMESTAMP_TGT2</name>
							<bitRange>[25:25]</bitRange>
							<description>BLE_TIMESTAMP_TGT2 interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_TIMESTAMP_TGT2_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_BLE_TIMESTAMP_TGT2_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_TIMESTAMP_TGT1</name>
							<bitRange>[24:24]</bitRange>
							<description>BLE_TIMESTAMP_TGT1 interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_TIMESTAMP_TGT1_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_BLE_TIMESTAMP_TGT1_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_FINETGT</name>
							<bitRange>[23:23]</bitRange>
							<description>BLE_FINETGT interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_FINETGT_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_BLE_FINETGT_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_SW</name>
							<bitRange>[22:22]</bitRange>
							<description>BLE_SW interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_SW_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_BLE_SW_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART0_ERROR</name>
							<bitRange>[21:21]</bitRange>
							<description>UART0_ERROR interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_UART0_ERROR_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_UART0_ERROR_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART0_TX</name>
							<bitRange>[20:20]</bitRange>
							<description>UART0_TX interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_UART0_TX_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_UART0_TX_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART0_RX</name>
							<bitRange>[19:19]</bitRange>
							<description>UART0_RX interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_UART0_RX_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_UART0_RX_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>I2C0</name>
							<bitRange>[18:18]</bitRange>
							<description>I2C0 interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_I2C0_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_I2C0_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SPI0_COM</name>
							<bitRange>[17:17]</bitRange>
							<description>SPI0_COM interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_SPI0_COM_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_SPI0_COM_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SPI0_TX</name>
							<bitRange>[16:16]</bitRange>
							<description>SPI0_TX interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_SPI0_TX_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_SPI0_TX_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SPI0_RX</name>
							<bitRange>[15:15]</bitRange>
							<description>SPI0_RX interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_SPI0_RX_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_SPI0_RX_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WATCHDOG</name>
							<bitRange>[14:14]</bitRange>
							<description>WATCHDOG interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_WATCHDOG_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_WATCHDOG_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3</name>
							<bitRange>[13:13]</bitRange>
							<description>GPIO3 interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_GPIO3_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_GPIO3_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2</name>
							<bitRange>[12:12]</bitRange>
							<description>GPIO2 interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_GPIO2_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_GPIO2_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1</name>
							<bitRange>[11:11]</bitRange>
							<description>GPIO1 interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_GPIO1_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_GPIO1_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0</name>
							<bitRange>[10:10]</bitRange>
							<description>GPIO0 interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_GPIO0_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_GPIO0_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ADC_FIFO</name>
							<bitRange>[9:9]</bitRange>
							<description>ADC_FIFO interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_ADC_FIFO_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_ADC_FIFO_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NFC</name>
							<bitRange>[8:8]</bitRange>
							<description>NFC interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_NFC_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_NFC_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMER3</name>
							<bitRange>[7:7]</bitRange>
							<description>TIMER3 interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_TIMER3_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_TIMER3_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMER2</name>
							<bitRange>[6:6]</bitRange>
							<description>TIMER2 interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_TIMER2_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_TIMER2_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMER1</name>
							<bitRange>[5:5]</bitRange>
							<description>TIMER1 interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_TIMER1_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_TIMER1_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMER0</name>
							<bitRange>[4:4]</bitRange>
							<description>TIMER0 interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_TIMER0_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_TIMER0_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LSAD_BATMON</name>
							<bitRange>[3:3]</bitRange>
							<description>LSAD_BATMON interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_LSAD_BATMON_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_LSAD_BATMON_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RTC_CLOCK</name>
							<bitRange>[2:2]</bitRange>
							<description>RTC_CLOCK interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RTC_CLOCK_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_RTC_CLOCK_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RTC_ALARM</name>
							<bitRange>[1:1]</bitRange>
							<description>RTC_ALARM interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RTC_ALARM_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_RTC_ALARM_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP</name>
							<bitRange>[0:0]</bitRange>
							<description>WAKEUP interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_WAKEUP_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_WAKEUP_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>NVIC_ICPR1</name>
					<description>NVIC External Interrupt Clear Pending Register 1</description>
					<addressOffset>0x184</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1FFFFF</resetMask>
					<fields>
						<field>
							<name>ASCC_PERIOD</name>
							<bitRange>[20:20]</bitRange>
							<description>ASCC_PERIOD interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_ASCC_PERIOD_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_ASCC_PERIOD_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ASCC_PHASE</name>
							<bitRange>[19:19]</bitRange>
							<description>ASCC_PHASE interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_ASCC_PHASE_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_ASCC_PHASE_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC312</name>
							<bitRange>[18:18]</bitRange>
							<description>CC312 interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_CC312_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_CC312_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DMA3</name>
							<bitRange>[17:17]</bitRange>
							<description>DMA3 interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_DMA3_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_DMA3_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DMA2</name>
							<bitRange>[16:16]</bitRange>
							<description>DMA2 interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_DMA2_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_DMA2_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DMA1</name>
							<bitRange>[15:15]</bitRange>
							<description>DMA1 interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_DMA1_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_DMA1_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DMA0</name>
							<bitRange>[14:14]</bitRange>
							<description>DMA0 interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_DMA0_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_DMA0_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FPU</name>
							<bitRange>[13:13]</bitRange>
							<description>FPU interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_FPU_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_FPU_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACCESS_ERROR</name>
							<bitRange>[12:12]</bitRange>
							<description>ACCESS_ERROR interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_ACCESS_ERROR_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_ACCESS_ERROR_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FLASH1_ECC</name>
							<bitRange>[11:11]</bitRange>
							<description>FLASH1_ECC interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_FLASH1_ECC_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_FLASH1_ECC_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FLASH1_COPY</name>
							<bitRange>[10:10]</bitRange>
							<description>FLASH1_COPY interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_FLASH1_COPY_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_FLASH1_COPY_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FLASH0_ECC</name>
							<bitRange>[9:9]</bitRange>
							<description>FLASH0_ECC interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_FLASH0_ECC_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_FLASH0_ECC_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FLASH0_COPY</name>
							<bitRange>[8:8]</bitRange>
							<description>FLASH0_COPY interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_FLASH0_COPY_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_FLASH0_COPY_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_RXFIFO</name>
							<bitRange>[7:7]</bitRange>
							<description>RF_RXFIFO interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RF_RXFIFO_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_RF_RXFIFO_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_TXFIFO</name>
							<bitRange>[6:6]</bitRange>
							<description>RF_TXFIFO interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RF_TXFIFO_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_RF_TXFIFO_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_SYNC</name>
							<bitRange>[5:5]</bitRange>
							<description>RF_SYNC interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RF_SYNC_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_RF_SYNC_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_RECEIVED</name>
							<bitRange>[4:4]</bitRange>
							<description>RF_RECEIVED interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RF_RECEIVED_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_RF_RECEIVED_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_RXSTOP</name>
							<bitRange>[3:3]</bitRange>
							<description>RF_RXSTOP interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RF_RXSTOP_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_RF_RXSTOP_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_TX</name>
							<bitRange>[2:2]</bitRange>
							<description>RF_TX interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RF_TX_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_RF_TX_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_TOF</name>
							<bitRange>[1:1]</bitRange>
							<description>BLE_TOF interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_TOF_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_BLE_TOF_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_COEX_RX_TX</name>
							<bitRange>[0:0]</bitRange>
							<description>BLE_COEX_RX_TX interrupt clear pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_COEX_RX_TX_INT_CLRPEND</name>
									<value>1</value>
									<description>Clear the NVIC_BLE_COEX_RX_TX_INT_CLRPEND interrupt status bit</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>NVIC_IABR0</name>
					<description>NVIC External Interrupt Active Register 0</description>
					<addressOffset>0x200</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>BLE_COEX_IN_PROCESS</name>
							<bitRange>[31:31]</bitRange>
							<description>Set the BLE_COEX_IN_PROCESS interrupt as non-secure</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_COEX_IN_PROCESS_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_BLE_COEX_IN_PROCESS_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_ERROR</name>
							<bitRange>[30:30]</bitRange>
							<description>Set the BLE_ERROR interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_ERROR_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_BLE_ERROR_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_FIFO</name>
							<bitRange>[29:29]</bitRange>
							<description>Set the BLE_FIFO interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_FIFO_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_BLE_FIFO_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_HSLOT</name>
							<bitRange>[28:28]</bitRange>
							<description>Set the BLE_HSLOT interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_HSLOT_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_BLE_HSLOT_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_SLP</name>
							<bitRange>[27:27]</bitRange>
							<description>Set the BLE_SLP interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_SLP_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_BLE_SLP_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_CRYPT</name>
							<bitRange>[26:26]</bitRange>
							<description>Set the BLE_CRYPT interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_CRYPT_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_BLE_CRYPT_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_TIMESTAMP_TGT2</name>
							<bitRange>[25:25]</bitRange>
							<description>Set the BLE_TIMESTAMP_TGT2 interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_TIMESTAMP_TGT2_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_BLE_TIMESTAMP_TGT2_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_TIMESTAMP_TGT1</name>
							<bitRange>[24:24]</bitRange>
							<description>Set the BLE_TIMESTAMP_TGT1 interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_TIMESTAMP_TGT1_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_BLE_TIMESTAMP_TGT1_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_FINETGT</name>
							<bitRange>[23:23]</bitRange>
							<description>Set the BLE_FINETGT interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_FINETGT_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_BLE_FINETGT_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_SW</name>
							<bitRange>[22:22]</bitRange>
							<description>Set the BLE_SW interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_SW_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_BLE_SW_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART0_ERROR</name>
							<bitRange>[21:21]</bitRange>
							<description>Set the UART0_ERROR interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_UART0_ERROR_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_UART0_ERROR_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART0_TX</name>
							<bitRange>[20:20]</bitRange>
							<description>Set the UART0_TX interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_UART0_TX_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_UART0_TX_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART0_RX</name>
							<bitRange>[19:19]</bitRange>
							<description>Set the UART0_RX interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_UART0_RX_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_UART0_RX_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>I2C0</name>
							<bitRange>[18:18]</bitRange>
							<description>Set the I2C0 interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_I2C0_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_I2C0_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SPI0_COM</name>
							<bitRange>[17:17]</bitRange>
							<description>Set the SPI0_COM interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_SPI0_COM_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_SPI0_COM_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SPI0_TX</name>
							<bitRange>[16:16]</bitRange>
							<description>Set the SPI0_TX interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_SPI0_TX_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_SPI0_TX_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SPI0_RX</name>
							<bitRange>[15:15]</bitRange>
							<description>Set the SPI0_RX interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_SPI0_RX_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_SPI0_RX_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WATCHDOG</name>
							<bitRange>[14:14]</bitRange>
							<description>Set the WATCHDOG interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_WATCHDOG_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_WATCHDOG_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3</name>
							<bitRange>[13:13]</bitRange>
							<description>Set the GPIO3 interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_GPIO3_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_GPIO3_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2</name>
							<bitRange>[12:12]</bitRange>
							<description>Set the GPIO2 interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_GPIO2_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_GPIO2_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1</name>
							<bitRange>[11:11]</bitRange>
							<description>Set the GPIO1 interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_GPIO1_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_GPIO1_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0</name>
							<bitRange>[10:10]</bitRange>
							<description>Set the GPIO0 interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_GPIO0_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_GPIO0_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ADC_FIFO</name>
							<bitRange>[9:9]</bitRange>
							<description>Set the ADC_FIFO interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_ADC_FIFO_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_ADC_FIFO_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NFC</name>
							<bitRange>[8:8]</bitRange>
							<description>Set the NFC interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_NFC_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_NFC_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMER3</name>
							<bitRange>[7:7]</bitRange>
							<description>Set the TIMER3 interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_TIMER3_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_TIMER3_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMER2</name>
							<bitRange>[6:6]</bitRange>
							<description>Set the TIMER2 interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_TIMER2_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_TIMER2_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMER1</name>
							<bitRange>[5:5]</bitRange>
							<description>Set the TIMER1 interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_TIMER1_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_TIMER1_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMER0</name>
							<bitRange>[4:4]</bitRange>
							<description>Set the TIMER0 interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_TIMER0_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_TIMER0_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LSAD_BATMON</name>
							<bitRange>[3:3]</bitRange>
							<description>Set the LSAD_BATMON interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_LSAD_BATMON_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_LSAD_BATMON_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RTC_CLOCK</name>
							<bitRange>[2:2]</bitRange>
							<description>Set the RTC_CLOCK interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RTC_CLOCK_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_RTC_CLOCK_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RTC_ALARM</name>
							<bitRange>[1:1]</bitRange>
							<description>Set the RTC_ALARM interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RTC_ALARM_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_RTC_ALARM_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP</name>
							<bitRange>[0:0]</bitRange>
							<description>Set the WAKEUP interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_WAKEUP_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_WAKEUP_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>NVIC_IABR1</name>
					<description>NVIC External Interrupt Active Register 1</description>
					<addressOffset>0x204</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1FFFFF</resetMask>
					<fields>
						<field>
							<name>ASCC_PERIOD</name>
							<bitRange>[20:20]</bitRange>
							<description>Set the ASCC_PERIOD interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_ASCC_PERIOD_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_ASCC_PERIOD_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ASCC_PHASE</name>
							<bitRange>[19:19]</bitRange>
							<description>Set the ASCC_PHASE interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_ASCC_PHASE_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_ASCC_PHASE_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC312</name>
							<bitRange>[18:18]</bitRange>
							<description>Set the CC312 interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_CC312_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_CC312_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DMA3</name>
							<bitRange>[17:17]</bitRange>
							<description>Set the DMA3 interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_DMA3_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_DMA3_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DMA2</name>
							<bitRange>[16:16]</bitRange>
							<description>Set the DMA2 interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_DMA2_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_DMA2_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DMA1</name>
							<bitRange>[15:15]</bitRange>
							<description>Set the DMA1 interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_DMA1_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_DMA1_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DMA0</name>
							<bitRange>[14:14]</bitRange>
							<description>Set the DMA0 interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_DMA0_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_DMA0_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FPU</name>
							<bitRange>[13:13]</bitRange>
							<description>Set the FPU interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_FPU_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_FPU_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACCESS_ERROR</name>
							<bitRange>[12:12]</bitRange>
							<description>Set the ACCESS_ERROR interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_ACCESS_ERROR_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_ACCESS_ERROR_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FLASH1_ECC</name>
							<bitRange>[11:11]</bitRange>
							<description>Set the FLASH1_ECC interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_FLASH1_ECC_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_FLASH1_ECC_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FLASH1_COPY</name>
							<bitRange>[10:10]</bitRange>
							<description>Set the FLASH1_COPY interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_FLASH1_COPY_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_FLASH1_COPY_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FLASH0_ECC</name>
							<bitRange>[9:9]</bitRange>
							<description>Set the FLASH0_ECC interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_FLASH0_ECC_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_FLASH0_ECC_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FLASH0_COPY</name>
							<bitRange>[8:8]</bitRange>
							<description>Set the FLASH0_COPY interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_FLASH0_COPY_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_FLASH0_COPY_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_RXFIFO</name>
							<bitRange>[7:7]</bitRange>
							<description>Set the RF_RXFIFO interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RF_RXFIFO_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_RF_RXFIFO_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_TXFIFO</name>
							<bitRange>[6:6]</bitRange>
							<description>Set the RF_TXFIFO interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RF_TXFIFO_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_RF_TXFIFO_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_SYNC</name>
							<bitRange>[5:5]</bitRange>
							<description>Set the RF_SYNC interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RF_SYNC_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_RF_SYNC_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_RECEIVED</name>
							<bitRange>[4:4]</bitRange>
							<description>Set the RF_RECEIVED interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RF_RECEIVED_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_RF_RECEIVED_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_RXSTOP</name>
							<bitRange>[3:3]</bitRange>
							<description>Set the RF_RXSTOP interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RF_RXSTOP_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_RF_RXSTOP_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_TX</name>
							<bitRange>[2:2]</bitRange>
							<description>Set the RF_TX interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RF_TX_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_RF_TX_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_TOF</name>
							<bitRange>[1:1]</bitRange>
							<description>Set the BLE_TOF interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_TOF_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_BLE_TOF_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_COEX_RX_TX</name>
							<bitRange>[0:0]</bitRange>
							<description>Set the BLE_COEX_RX_TX interrupt as active</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_COEX_RX_TX_INT_ACTIVE</name>
									<value>1</value>
									<description>The NVIC_BLE_COEX_RX_TX_INT_ACTIVE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>NVIC_ITNS0</name>
					<description>NVIC External Interrupt Non-secure Register 0</description>
					<addressOffset>0x280</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>BLE_COEX_IN_PROCESS</name>
							<bitRange>[31:31]</bitRange>
							<description>Set the BLE_COEX_IN_PROCESS interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_COEX_IN_PROCESS_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_BLE_COEX_IN_PROCESS_INT_NON_SECURE interrupt is non-secure</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_ERROR</name>
							<bitRange>[30:30]</bitRange>
							<description>Set the BLE_ERROR interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_ERROR_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_BLE_ERROR_INT_NON_SECURE interrupt is non-secure</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_FIFO</name>
							<bitRange>[29:29]</bitRange>
							<description>Set the BLE_FIFO interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_FIFO_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_BLE_FIFO_INT_NON_SECURE interrupt is non-secure</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_HSLOT</name>
							<bitRange>[28:28]</bitRange>
							<description>Set the BLE_HSLOT interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_HSLOT_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_BLE_HSLOT_INT_NON_SECURE interrupt is non-secure</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_SLP</name>
							<bitRange>[27:27]</bitRange>
							<description>Set the BLE_SLP interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_SLP_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_BLE_SLP_INT_NON_SECURE interrupt is non-secure</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_CRYPT</name>
							<bitRange>[26:26]</bitRange>
							<description>Set the BLE_CRYPT interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_CRYPT_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_BLE_CRYPT_INT_NON_SECURE interrupt is non-secure</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_TIMESTAMP_TGT2</name>
							<bitRange>[25:25]</bitRange>
							<description>Set the BLE_TIMESTAMP_TGT2 interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_TIMESTAMP_TGT2_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_BLE_TIMESTAMP_TGT2_INT_NON_SECURE interrupt is non-secure</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_TIMESTAMP_TGT1</name>
							<bitRange>[24:24]</bitRange>
							<description>Set the BLE_TIMESTAMP_TGT1 interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_TIMESTAMP_TGT1_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_BLE_TIMESTAMP_TGT1_INT_NON_SECURE interrupt is non-secure</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_FINETGT</name>
							<bitRange>[23:23]</bitRange>
							<description>Set the BLE_FINETGT interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_FINETGT_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_BLE_FINETGT_INT_NON_SECURE interrupt is non-secure</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_SW</name>
							<bitRange>[22:22]</bitRange>
							<description>Set the BLE_SW interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_SW_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_BLE_SW_INT_NON_SECURE interrupt is non-secure</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART0_ERROR</name>
							<bitRange>[21:21]</bitRange>
							<description>Set the UART0_ERROR interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_UART0_ERROR_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_UART0_ERROR_INT_NON_SECURE interrupt is non-secure</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART0_TX</name>
							<bitRange>[20:20]</bitRange>
							<description>Set the UART0_TX interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_UART0_TX_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_UART0_TX_INT_NON_SECURE interrupt is non-secure</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UART0_RX</name>
							<bitRange>[19:19]</bitRange>
							<description>Set the UART0_RX interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_UART0_RX_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_UART0_RX_INT_NON_SECURE interrupt is non-secure</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>I2C0</name>
							<bitRange>[18:18]</bitRange>
							<description>Set the I2C0 interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_I2C0_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_I2C0_INT_NON_SECURE interrupt is non-secure</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SPI0_COM</name>
							<bitRange>[17:17]</bitRange>
							<description>Set the SPI0_COM interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_SPI0_COM_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_SPI0_COM_INT_NON_SECURE interrupt is non-secure</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SPI0_TX</name>
							<bitRange>[16:16]</bitRange>
							<description>Set the SPI0_TX interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_SPI0_TX_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_SPI0_TX_INT_NON_SECURE interrupt is non-secure</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SPI0_RX</name>
							<bitRange>[15:15]</bitRange>
							<description>Set the SPI0_RX interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_SPI0_RX_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_SPI0_RX_INT_NON_SECURE interrupt is non-secure</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WATCHDOG</name>
							<bitRange>[14:14]</bitRange>
							<description>Set the WATCHDOG interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_WATCHDOG_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_WATCHDOG_INT_NON_SECURE interrupt is non-secure</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO3</name>
							<bitRange>[13:13]</bitRange>
							<description>Set the GPIO3 interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_GPIO3_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_GPIO3_INT_NON_SECURE interrupt is non-secure</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO2</name>
							<bitRange>[12:12]</bitRange>
							<description>Set the GPIO2 interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_GPIO2_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_GPIO2_INT_NON_SECURE interrupt is non-secure</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO1</name>
							<bitRange>[11:11]</bitRange>
							<description>Set the GPIO1 interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_GPIO1_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_GPIO1_INT_NON_SECURE interrupt is non-secure</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>GPIO0</name>
							<bitRange>[10:10]</bitRange>
							<description>Set the GPIO0 interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_GPIO0_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_GPIO0_INT_NON_SECURE interrupt is non-secure</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ADC_FIFO</name>
							<bitRange>[9:9]</bitRange>
							<description>Set the ADC_FIFO interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_ADC_FIFO_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_ADC_FIFO_INT_NON_SECURE interrupt is non-secure</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NFC</name>
							<bitRange>[8:8]</bitRange>
							<description>Set the NFC interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_NFC_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_NFC_INT_NON_SECURE interrupt is non-secure</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMER3</name>
							<bitRange>[7:7]</bitRange>
							<description>Set the TIMER3 interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_TIMER3_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_TIMER3_INT_NON_SECURE interrupt is non-secure</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMER2</name>
							<bitRange>[6:6]</bitRange>
							<description>Set the TIMER2 interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_TIMER2_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_TIMER2_INT_NON_SECURE interrupt is non-secure</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMER1</name>
							<bitRange>[5:5]</bitRange>
							<description>Set the TIMER1 interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_TIMER1_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_TIMER1_INT_NON_SECURE interrupt is non-secure</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>TIMER0</name>
							<bitRange>[4:4]</bitRange>
							<description>Set the TIMER0 interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_TIMER0_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_TIMER0_INT_NON_SECURE interrupt is non-secure</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>LSAD_BATMON</name>
							<bitRange>[3:3]</bitRange>
							<description>Set the LSAD_BATMON interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_LSAD_BATMON_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_LSAD_BATMON_INT_NON_SECURE interrupt is non-secure</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RTC_CLOCK</name>
							<bitRange>[2:2]</bitRange>
							<description>Set the RTC_CLOCK interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RTC_CLOCK_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_RTC_CLOCK_INT_NON_SECURE interrupt is non-secure</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RTC_ALARM</name>
							<bitRange>[1:1]</bitRange>
							<description>Set the RTC_ALARM interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RTC_ALARM_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_RTC_ALARM_INT_NON_SECURE interrupt is non-secure</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>WAKEUP</name>
							<bitRange>[0:0]</bitRange>
							<description>Set the WAKEUP interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_WAKEUP_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_WAKEUP_INT_NON_SECURE interrupt is non-secure</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>NVIC_ITNS1</name>
					<description>NVIC External Interrupt Non-secure Register 1</description>
					<addressOffset>0x284</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1FFFFF</resetMask>
					<fields>
						<field>
							<name>ASCC_PERIOD</name>
							<bitRange>[20:20]</bitRange>
							<description>Set the ASCC_PERIOD interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_ASCC_PERIOD_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_ASCC_PERIOD_INT_NON_SECURE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ASCC_PHASE</name>
							<bitRange>[19:19]</bitRange>
							<description>Set the ASCC_PHASE interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_ASCC_PHASE_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_ASCC_PHASE_INT_NON_SECURE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CC312</name>
							<bitRange>[18:18]</bitRange>
							<description>Set the CC312 interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_CC312_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_CC312_INT_NON_SECURE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DMA3</name>
							<bitRange>[17:17]</bitRange>
							<description>Set the DMA3 interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_DMA3_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_DMA3_INT_NON_SECURE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DMA2</name>
							<bitRange>[16:16]</bitRange>
							<description>Set the DMA2 interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_DMA2_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_DMA2_INT_NON_SECURE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DMA1</name>
							<bitRange>[15:15]</bitRange>
							<description>Set the DMA1 interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_DMA1_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_DMA1_INT_NON_SECURE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DMA0</name>
							<bitRange>[14:14]</bitRange>
							<description>Set the DMA0 interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_DMA0_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_DMA0_INT_NON_SECURE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FPU</name>
							<bitRange>[13:13]</bitRange>
							<description>Set the FPU interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_FPU_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_FPU_INT_NON_SECURE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ACCESS_ERROR</name>
							<bitRange>[12:12]</bitRange>
							<description>Set the ACCESS_ERROR interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_ACCESS_ERROR_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_ACCESS_ERROR_INT_NON_SECURE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FLASH1_ECC</name>
							<bitRange>[11:11]</bitRange>
							<description>Set the FLASH1_ECC interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_FLASH1_ECC_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_FLASH1_ECC_INT_NON_SECURE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FLASH1_COPY</name>
							<bitRange>[10:10]</bitRange>
							<description>Set the FLASH1_COPY interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_FLASH1_COPY_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_FLASH1_COPY_INT_NON_SECURE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FLASH0_ECC</name>
							<bitRange>[9:9]</bitRange>
							<description>Set the FLASH0_ECC interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_FLASH0_ECC_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_FLASH0_ECC_INT_NON_SECURE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>FLASH0_COPY</name>
							<bitRange>[8:8]</bitRange>
							<description>Set the FLASH0_COPY interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_FLASH0_COPY_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_FLASH0_COPY_INT_NON_SECURE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_RXFIFO</name>
							<bitRange>[7:7]</bitRange>
							<description>Set the RF_RXFIFO interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RF_RXFIFO_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_RF_RXFIFO_INT_NON_SECURE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_TXFIFO</name>
							<bitRange>[6:6]</bitRange>
							<description>Set the RF_TXFIFO interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RF_TXFIFO_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_RF_TXFIFO_INT_NON_SECURE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_SYNC</name>
							<bitRange>[5:5]</bitRange>
							<description>Set the RF_SYNC interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RF_SYNC_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_RF_SYNC_INT_NON_SECURE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_RECEIVED</name>
							<bitRange>[4:4]</bitRange>
							<description>Set the RF_RECEIVED interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RF_RECEIVED_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_RF_RECEIVED_INT_NON_SECURE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_RXSTOP</name>
							<bitRange>[3:3]</bitRange>
							<description>Set the RF_RXSTOP interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RF_RXSTOP_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_RF_RXSTOP_INT_NON_SECURE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RF_TX</name>
							<bitRange>[2:2]</bitRange>
							<description>Set the RF_TX interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_RF_TX_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_RF_TX_INT_NON_SECURE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_TOF</name>
							<bitRange>[1:1]</bitRange>
							<description>Set the BLE_TOF interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_TOF_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_BLE_TOF_INT_NON_SECURE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BLE_COEX_RX_TX</name>
							<bitRange>[0:0]</bitRange>
							<description>Set the BLE_COEX_RX_TX interrupt as non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BLE_COEX_RX_TX_INT_NON_SECURE</name>
									<value>1</value>
									<description>The NVIC_BLE_COEX_RX_TX_INT_NON_SECURE interrupt is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>NVIC_IPR0</name>
					<description>NVIC External Interrupt Priority Register 0</description>
					<addressOffset>0x300</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xE0E0E0E0</resetMask>
					<fields>
						<field>
							<name>LSAD_BATMON</name>
							<bitRange>[31:29]</bitRange>
							<description>Configure the LSAD_BATMON interrupt priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>RTC_CLOCK</name>
							<bitRange>[23:21]</bitRange>
							<description>Configure the RTC_CLOCK interrupt priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>RTC_ALARM</name>
							<bitRange>[15:13]</bitRange>
							<description>Configure the RTC_ALARM interrupt priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>WAKEUP</name>
							<bitRange>[7:5]</bitRange>
							<description>Configure the WAKEUP interrupt priority</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>NVIC_IPR1</name>
					<description>NVIC External Interrupt Priority Register 1</description>
					<addressOffset>0x304</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xE0E0E0E0</resetMask>
					<fields>
						<field>
							<name>TIMER3</name>
							<bitRange>[31:29]</bitRange>
							<description>Configure the TIMER3 interrupt priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>TIMER2</name>
							<bitRange>[23:21]</bitRange>
							<description>Configure the TIMER2 interrupt priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>TIMER1</name>
							<bitRange>[15:13]</bitRange>
							<description>Configure the TIMER1 interrupt priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>TIMER0</name>
							<bitRange>[7:5]</bitRange>
							<description>Configure the TIMER0 interrupt priority</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>NVIC_IPR2</name>
					<description>NVIC External Interrupt Priority Register 2</description>
					<addressOffset>0x308</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xE0E0E0E0</resetMask>
					<fields>
						<field>
							<name>GPIO1</name>
							<bitRange>[31:29]</bitRange>
							<description>Configure the GPIO1 interrupt priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>GPIO0</name>
							<bitRange>[23:21]</bitRange>
							<description>Configure the GPIO0 interrupt priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>ADC_FIFO</name>
							<bitRange>[15:13]</bitRange>
							<description>Configure the ADC_FIFO interrupt priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>NFC</name>
							<bitRange>[7:5]</bitRange>
							<description>Configure the NFC interrupt priority</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>NVIC_IPR3</name>
					<description>NVIC External Interrupt Priority Register 3</description>
					<addressOffset>0x30C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xE0E0E0E0</resetMask>
					<fields>
						<field>
							<name>SPI0_RX</name>
							<bitRange>[31:29]</bitRange>
							<description>Configure the SPI0_RX interrupt priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>WATCHDOG</name>
							<bitRange>[23:21]</bitRange>
							<description>Configure the WATCHDOG interrupt priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>GPIO3</name>
							<bitRange>[15:13]</bitRange>
							<description>Configure the GPIO3 interrupt priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>GPIO2</name>
							<bitRange>[7:5]</bitRange>
							<description>Configure the GPIO2 interrupt priority</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>NVIC_IPR4</name>
					<description>NVIC External Interrupt Priority Register 4</description>
					<addressOffset>0x310</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xE0E0E0E0</resetMask>
					<fields>
						<field>
							<name>UART0_RX</name>
							<bitRange>[31:29]</bitRange>
							<description>Configure the UART0_RX interrupt priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>I2C0</name>
							<bitRange>[23:21]</bitRange>
							<description>Configure the I2C0 interrupt priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>SPI0_COM</name>
							<bitRange>[15:13]</bitRange>
							<description>Configure the SPI0_COM interrupt priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>SPI0_TX</name>
							<bitRange>[7:5]</bitRange>
							<description>Configure the SPI0_TX interrupt priority</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>NVIC_IPR5</name>
					<description>NVIC External Interrupt Priority Register 5</description>
					<addressOffset>0x314</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xE0E0E0E0</resetMask>
					<fields>
						<field>
							<name>BLE_FINETGT</name>
							<bitRange>[31:29]</bitRange>
							<description>Configure the BLE_FINETGT interrupt priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>BLE_SW</name>
							<bitRange>[23:21]</bitRange>
							<description>Configure the BLE_SW interrupt priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>UART0_ERROR</name>
							<bitRange>[15:13]</bitRange>
							<description>Configure the UART0_ERROR interrupt priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>UART0_TX</name>
							<bitRange>[7:5]</bitRange>
							<description>Configure the UART0_TX interrupt priority</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>NVIC_IPR6</name>
					<description>NVIC External Interrupt Priority Register 6</description>
					<addressOffset>0x318</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xE0E0E0E0</resetMask>
					<fields>
						<field>
							<name>BLE_SLP</name>
							<bitRange>[31:29]</bitRange>
							<description>Configure the BLE_SLP interrupt priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>BLE_CRYPT</name>
							<bitRange>[23:21]</bitRange>
							<description>Configure the BLE_CRYPT interrupt priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>BLE_TIMESTAMP_TGT2</name>
							<bitRange>[15:13]</bitRange>
							<description>Configure the BLE_TIMESTAMP_TGT2 interrupt priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>BLE_TIMESTAMP_TGT1</name>
							<bitRange>[7:5]</bitRange>
							<description>Configure the BLE_TIMESTAMP_TGT1 interrupt priority</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>NVIC_IPR7</name>
					<description>NVIC External Interrupt Priority Register 7</description>
					<addressOffset>0x31C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xE0E0E0E0</resetMask>
					<fields>
						<field>
							<name>BLE_COEX_IN_PROCESS</name>
							<bitRange>[31:29]</bitRange>
							<description>Configure the BLE_COEX_IN_PROCESS interrupt priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>BLE_ERROR</name>
							<bitRange>[23:21]</bitRange>
							<description>Configure the BLE_ERROR interrupt priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>BLE_FIFO</name>
							<bitRange>[15:13]</bitRange>
							<description>Configure the BLE_FIFO interrupt priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>BLE_HSLOT</name>
							<bitRange>[7:5]</bitRange>
							<description>Configure the BLE_HSLOT interrupt priority</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>NVIC_IPR8</name>
					<description>NVIC External Interrupt Priority Register 8</description>
					<addressOffset>0x320</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xE0E0E0E0</resetMask>
					<fields>
						<field>
							<name>RF_RXSTOP</name>
							<bitRange>[31:29]</bitRange>
							<description>Configure the RF_RXSTOP interrupt priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>RF_TX</name>
							<bitRange>[23:21]</bitRange>
							<description>Configure the RF_TX interrupt priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>BLE_TOF</name>
							<bitRange>[15:13]</bitRange>
							<description>Configure the BLE_TOF interrupt priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>BLE_COEX_RX_TX</name>
							<bitRange>[7:5]</bitRange>
							<description>Configure the BLE_COEX_RX_TX interrupt priority</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>NVIC_IPR9</name>
					<description>NVIC External Interrupt Priority Register 9</description>
					<addressOffset>0x324</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xE0E0E0E0</resetMask>
					<fields>
						<field>
							<name>RF_RXFIFO</name>
							<bitRange>[31:29]</bitRange>
							<description>Configure the RF_RXFIFO interrupt priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>RF_TXFIFO</name>
							<bitRange>[23:21]</bitRange>
							<description>Configure the RF_TXFIFO interrupt priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>RF_SYNC</name>
							<bitRange>[15:13]</bitRange>
							<description>Configure the RF_SYNC interrupt priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>RF_RECEIVED</name>
							<bitRange>[7:5]</bitRange>
							<description>Configure the RF_RECEIVED interrupt priority</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>NVIC_IPR10</name>
					<description>NVIC External Interrupt Priority Register 10</description>
					<addressOffset>0x328</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xE0E0E0E0</resetMask>
					<fields>
						<field>
							<name>FLASH1_ECC</name>
							<bitRange>[31:29]</bitRange>
							<description>Configure the FLASH1_ECC interrupt priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>FLASH1_COPY</name>
							<bitRange>[23:21]</bitRange>
							<description>Configure the FLASH1_COPY interrupt priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>FLASH0_ECC</name>
							<bitRange>[15:13]</bitRange>
							<description>Configure the FLASH0_ECC interrupt priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>FLASH0_COPY</name>
							<bitRange>[7:5]</bitRange>
							<description>Configure the FLASH0_COPY interrupt priority</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>NVIC_IPR11</name>
					<description>NVIC External Interrupt Priority Register 11</description>
					<addressOffset>0x32C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xE0E0E0E0</resetMask>
					<fields>
						<field>
							<name>DMA1</name>
							<bitRange>[31:29]</bitRange>
							<description>Configure the DMA1 interrupt priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>DMA0</name>
							<bitRange>[23:21]</bitRange>
							<description>Configure the DMA0 interrupt priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>FPU</name>
							<bitRange>[15:13]</bitRange>
							<description>Configure the FPU interrupt priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>ACCESS_ERROR</name>
							<bitRange>[7:5]</bitRange>
							<description>Configure the ACCESS_ERROR interrupt priority</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>NVIC_IPR12</name>
					<description>NVIC External Interrupt Priority Register 12</description>
					<addressOffset>0x330</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xE0E0E0E0</resetMask>
					<fields>
						<field>
							<name>ASCC_PHASE</name>
							<bitRange>[31:29]</bitRange>
							<description>Configure the ASCC_PHASE interrupt priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>CC312</name>
							<bitRange>[23:21]</bitRange>
							<description>Configure the CC312 interrupt priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>DMA3</name>
							<bitRange>[15:13]</bitRange>
							<description>Configure the DMA3 interrupt priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>DMA2</name>
							<bitRange>[7:5]</bitRange>
							<description>Configure the DMA2 interrupt priority</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>NVIC_IPR13</name>
					<description>NVIC External Interrupt Priority Register 13</description>
					<addressOffset>0x334</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xE0</resetMask>
					<fields>
						<field>
							<name>ASCC_PERIOD</name>
							<bitRange>[7:5]</bitRange>
							<description>Configure the ASCC_PERIOD interrupt priority</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>NVIC_ISER0_NS</name>
					<description>NVIC External Interrupt Set Enable Register 0</description>
					<addressOffset>0x20000</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields/>
				</register>
				<register>
					<name>NVIC_ISER1_NS</name>
					<description>NVIC External Interrupt Set Enable Register 1</description>
					<addressOffset>0x20004</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields/>
				</register>
				<register>
					<name>NVIC_ICER0_NS</name>
					<description>NVIC External Interrupt Clear Enable Register 0</description>
					<addressOffset>0x20080</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields/>
				</register>
				<register>
					<name>NVIC_ICER1_NS</name>
					<description>NVIC External Interrupt Clear Enable Register 1</description>
					<addressOffset>0x20084</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields/>
				</register>
				<register>
					<name>NVIC_ISPR0_NS</name>
					<description>NVIC External Interrupt Set Pending Register 0</description>
					<addressOffset>0x20100</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields/>
				</register>
				<register>
					<name>NVIC_ISPR1_NS</name>
					<description>NVIC External Interrupt Set Pending Register 1</description>
					<addressOffset>0x20104</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields/>
				</register>
				<register>
					<name>NVIC_ICPR0_NS</name>
					<description>NVIC External Interrupt Clear Pending Register 0</description>
					<addressOffset>0x20180</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields/>
				</register>
				<register>
					<name>NVIC_ICPR1_NS</name>
					<description>NVIC External Interrupt Clear Pending Register 1</description>
					<addressOffset>0x20184</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields/>
				</register>
				<register>
					<name>NVIC_IABR0_NS</name>
					<description>NVIC External Interrupt Active Register 0</description>
					<addressOffset>0x20200</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields/>
				</register>
				<register>
					<name>NVIC_IABR1_NS</name>
					<description>NVIC External Interrupt Active Register 1</description>
					<addressOffset>0x20204</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields/>
				</register>
				<register>
					<name>NVIC_IPR0_NS</name>
					<description>NVIC External Interrupt Priority Register 0</description>
					<addressOffset>0x20300</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields/>
				</register>
				<register>
					<name>NVIC_IPR1_NS</name>
					<description>NVIC External Interrupt Priority Register 1</description>
					<addressOffset>0x20304</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields/>
				</register>
				<register>
					<name>NVIC_IPR2_NS</name>
					<description>NVIC External Interrupt Priority Register 2</description>
					<addressOffset>0x20308</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields/>
				</register>
				<register>
					<name>NVIC_IPR3_NS</name>
					<description>NVIC External Interrupt Priority Register 3</description>
					<addressOffset>0x2030C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields/>
				</register>
				<register>
					<name>NVIC_IPR4_NS</name>
					<description>NVIC External Interrupt Priority Register 4</description>
					<addressOffset>0x20310</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields/>
				</register>
				<register>
					<name>NVIC_IPR5_NS</name>
					<description>NVIC External Interrupt Priority Register 5</description>
					<addressOffset>0x20314</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields/>
				</register>
				<register>
					<name>NVIC_IPR6_NS</name>
					<description>NVIC External Interrupt Priority Register 6</description>
					<addressOffset>0x20318</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields/>
				</register>
				<register>
					<name>NVIC_IPR7_NS</name>
					<description>NVIC External Interrupt Priority Register 7</description>
					<addressOffset>0x2031C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields/>
				</register>
				<register>
					<name>NVIC_IPR8_NS</name>
					<description>NVIC External Interrupt Priority Register 8</description>
					<addressOffset>0x20320</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields/>
				</register>
				<register>
					<name>NVIC_IPR9_NS</name>
					<description>NVIC External Interrupt Priority Register 9</description>
					<addressOffset>0x20324</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields/>
				</register>
				<register>
					<name>NVIC_IPR10_NS</name>
					<description>NVIC External Interrupt Priority Register 10</description>
					<addressOffset>0x20328</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields/>
				</register>
				<register>
					<name>NVIC_IPR11_NS</name>
					<description>NVIC External Interrupt Priority Register 11</description>
					<addressOffset>0x2032C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields/>
				</register>
				<register>
					<name>NVIC_IPR12_NS</name>
					<description>NVIC External Interrupt Priority Register 12</description>
					<addressOffset>0x20330</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields/>
				</register>
				<register>
					<name>NVIC_IPR13_NS</name>
					<description>NVIC External Interrupt Priority Register 13</description>
					<addressOffset>0x20334</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields/>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>SCB</name>
			<baseAddress>0xE000ED00</baseAddress>
			<description>System Control Block</description>
			<addressBlock>
				<offset>0</offset>
				<size>0x8C</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>SCB_CPUID</name>
					<description>CPU ID Base Register</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0x412FC231</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>IMPLEMENTER</name>
							<bitRange>[31:24]</bitRange>
							<description>Implementer code</description>
							<access>read-only</access>
						</field>
						<field>
							<name>VARIANT</name>
							<bitRange>[23:20]</bitRange>
							<description>Implementation variant</description>
							<access>read-only</access>
						</field>
						<field>
							<name>ARCHITECTURE</name>
							<bitRange>[19:16]</bitRange>
							<description>Architecture number</description>
							<access>read-only</access>
						</field>
						<field>
							<name>PARTNO</name>
							<bitRange>[15:4]</bitRange>
							<description>Part number</description>
							<access>read-only</access>
						</field>
						<field>
							<name>REVISION</name>
							<bitRange>[3:0]</bitRange>
							<description>Revision code</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>SCB_ICSR</name>
					<description>Interrupt Control and State Register</description>
					<addressOffset>0x04</addressOffset>
					<size>32</size>
					<resetValue>0x14000000</resetValue>
					<resetMask>0x95DFF9FF</resetMask>
					<fields>
						<field>
							<name>PENDNMISET</name>
							<bitRange>[31:31]</bitRange>
							<description>Sets the NMI exception pending</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NMI_NOT_PENDING</name>
									<value>0</value>
									<description>Set NMI exception to pending</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NMI_SETPEND</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PENDNMICLR</name>
							<bitRange>[30:30]</bitRange>
							<description>Pend NMI clear</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CLR_NMI_PENDING_STATUS</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PENDSVSET</name>
							<bitRange>[28:28]</bitRange>
							<description>Write 1 to set pending status for PendSV exception. Read indicates PendSV pending status</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PENDSV_SETPEND</name>
									<value>1</value>
									<description>Set PendSV exception to pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PENDSVCLR</name>
							<bitRange>[27:27]</bitRange>
							<description>Write 1 to clear PendSV exception pending status</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PENDSV_CLRPEND</name>
									<value>1</value>
									<description>Clear PendSV exception pending status</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PENDSTSET</name>
							<bitRange>[26:26]</bitRange>
							<description>Write 1 to set pending status for SYSTICK exception. Read value indicates SYSTICK pending status</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SYSTICK_SETPEND</name>
									<value>1</value>
									<description>Set SYSTICK exception to pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PENDSTCLR</name>
							<bitRange>[25:25]</bitRange>
							<description>Write 1 to clear SYSTICK exception pending status</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SYSTICK_CLRPEND</name>
									<value>1</value>
									<description>Clear SYSTICK exception pending status</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STTNS</name>
							<bitRange>[24:24]</bitRange>
							<description>SysTick target non-secure (RAZ/WI from non-secure state)</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SYSTICK_IS_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SYSTICK_IS_NON_SECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ISRPREEMPT</name>
							<bitRange>[23:23]</bitRange>
							<description>Indicates that a pending interrupt is going to be active in the next step</description>
							<access>read-only</access>
						</field>
						<field>
							<name>ISRPENDING</name>
							<bitRange>[22:22]</bitRange>
							<description>Indicates that an external interrupt is pending</description>
							<access>read-only</access>
						</field>
						<field>
							<name>VECTPENDING</name>
							<bitRange>[20:12]</bitRange>
							<description>Pending external interrupt number</description>
							<access>read-only</access>
						</field>
						<field>
							<name>RETTOBASE</name>
							<bitRange>[11:11]</bitRange>
							<description>Set to 1 when the an exception handler is being run.</description>
							<access>read-only</access>
						</field>
						<field>
							<name>VECTACTIVE</name>
							<bitRange>[8:0]</bitRange>
							<description>Number of current running interrupt service routine</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SCB_VTOR</name>
					<description>Vector Table Offset Register</description>
					<addressOffset>0x08</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFF80</resetMask>
					<fields>
						<field>
							<name>TBLOFF</name>
							<bitRange>[31:7]</bitRange>
							<description>Table offset value in code or RAM region. Must be multiple of 128.</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SCB_AIRCR</name>
					<description>Application Interrupt and Reset Control Register</description>
					<addressOffset>0x0C</addressOffset>
					<size>32</size>
					<resetValue>0xFA050000</resetValue>
					<resetMask>0xFFFFE708</resetMask>
					<fields>
						<field>
							<name>VECTKEY</name>
							<bitRange>[31:16]</bitRange>
							<description>Access key for writing this register. Must be set to 0x05FA to write the other register fields.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_VECTKEY_UNLOCK</name>
									<value>1530</value>
									<description>Unlocks the NVIC_APP_INT_CTRL register</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVIC_VECTKEY_UNLOCK_READBACK</name>
									<value>64005</value>
									<description>Readback value when reading the VECTKEY field after unlocking</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENDIANESS</name>
							<bitRange>[15:15]</bitRange>
							<description>Indicates endianess for data.</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_LITTLE_ENDIAN</name>
									<value>0</value>
									<description>Indicates core is configured for little endian data</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRIS</name>
							<bitRange>[14:14]</bitRange>
							<description>Prioritize Secure exceptions</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>IDENTICAL_PRIORITY</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_EXCEPTION_ARE_DEPRIORITIZED</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BFHFNMINS</name>
							<bitRange>[13:13]</bitRange>
							<description>BusFault, HardFault and NMI non-secure enable.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BFHFNMI_ARE_SECURE</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BFHFNMI_ARE_NONSECURE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PRIGROUP</name>
							<bitRange>[10:8]</bitRange>
							<description>Priority group setting. Controls how many bits in the priority register are used for pre-empty priority vs. sub-priority.</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_PRIGROUP_0_7</name>
									<value>0</value>
									<description>Indicates 4 bits for pre-emption priority and 0 bits for sub-priority</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVIC_PRIGROUP_4_0</name>
									<value>3</value>
									<description>Indicates 3 bits for pre-emption priority and 1 bit for sub-priority</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVIC_PRIGROUP_3_1</name>
									<value>4</value>
									<description>Indicates 2 bits for pre-emption priority and 2 bits for sub-priority</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVIC_PRIGROUP_2_2</name>
									<value>5</value>
									<description>Indicates 1 bit for pre-emption priority and 3 bits for sub-priority</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVIC_PRIGROUP_1_3</name>
									<value>6</value>
									<description>Indicates 0 bits for pre-emption priority and 4 bits for sub-priority</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVIC_PRIGROUP_0_4</name>
									<value>7</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SYSRESETREQ_S</name>
							<bitRange>[3:3]</bitRange>
							<description>System reset request secure or non secure config</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SYSRESETREQ_FOR_BOTH</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SYSRESETREQ_FOR_SECURE_ONLY</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SYSRESETREQ</name>
							<bitRange>[2:2]</bitRange>
							<description>Requests a chip-level system reset</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_SYSRESET</name>
									<value>1</value>
									<description>Requests a chjp-level system reset</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>VECTCLRACTIVE</name>
							<bitRange>[1:1]</bitRange>
							<description>Clears all active exception state information</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_CLEAR_ACTIVE_VECTORS</name>
									<value>1</value>
									<description>Clears all active exception state information</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SCB_SCR</name>
					<description>System Control Register</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1E</resetMask>
					<fields>
						<field>
							<name>SEVONPEND</name>
							<bitRange>[4:4]</bitRange>
							<description>Set to 1 to cause the WFE to wake up if a new interrupt is pended</description>
							<access>read-write</access>
						</field>
						<field>
							<name>SLEEPDEEPS</name>
							<bitRange>[3:3]</bitRange>
							<description>Sleep deep secure state access</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SLEEPDEEP_FOR_BOTH</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>SLEEPDEEP_FOR_SECURE_ONLY</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SLEEPDEEP</name>
							<bitRange>[2:2]</bitRange>
							<description>Enable SLEEPDEEP output signal when entering sleep mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_SLEEPDEEP_DISABLE</name>
									<value>0</value>
									<description>Disable SLEEPDEEP output signal when entering sleep mode</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVIC_SLEEPDEEP_ENABLE</name>
									<value>1</value>
									<description>Enable SLEEPDEEP output signal when entering sleep mode</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SLEEPONEXIT</name>
							<bitRange>[1:1]</bitRange>
							<description>Enable sleep on exit feature when returning from handler to thread mode</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_SLEEPONEXIT_DISABLE</name>
									<value>0</value>
									<description>Disable sleep on exit feature</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVIC_SLEEPONEXIT_ENABLE</name>
									<value>1</value>
									<description>Enable sleep on exit feature</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SCB_CCR</name>
					<description>Configuration Control Register</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<resetValue>0x01</resetValue>
					<resetMask>0x4051B</resetMask>
					<fields>
						<field>
							<name>BP</name>
							<bitRange>[18:18]</bitRange>
							<description>Branch prediction enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>BP_DISABLED</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>BP_ENABLED</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>STKOFHFNMIGN</name>
							<bitRange>[10:10]</bitRange>
							<description>Stack overflow in HardFauld and NMI ignore</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>STACK_FAULT_NOT_IGNORED</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>STACK_FAULT_IGNORED</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BFHFNMIGN</name>
							<bitRange>[8:8]</bitRange>
							<description>Ignore data bus faults in hard fault and NMI exceptions</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BFHFNMIGN_DISABLE</name>
									<value>0</value>
									<description>Disable ignoring of data bus faults in hard fault and NMI exception handlers. Bus faults in these handlers will cause lock-up</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVIC_BFHFNMIGN_ENABLE</name>
									<value>1</value>
									<description>Enable ignoring of data bus faults in hard fault and NMI exception handlers</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>DIV_0_TRP</name>
							<bitRange>[4:4]</bitRange>
							<description>Trap on divide by zero</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_DIV_0_TRP_DISABLE</name>
									<value>0</value>
									<description>Disable trapping on divide by zero</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVIC_DIV_0_TRP_ENABLE</name>
									<value>1</value>
									<description>Enable trapping on divide by zero</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>UNALIGN_TRP</name>
							<bitRange>[3:3]</bitRange>
							<description>Trap on unaligned data access</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_UNALIGN_TRP_DISABLE</name>
									<value>0</value>
									<description>Disable trapping on unaligned data access</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVIC_UNALIGN_TRP_ENABLE</name>
									<value>1</value>
									<description>Enable trapping on unaligned data access</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>USERSETMPEND</name>
							<bitRange>[1:1]</bitRange>
							<description>Allow user code to write to software trigger interrupt register</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_USERSETMPEND_DISABLE</name>
									<value>0</value>
									<description>Disable user code access to software trigger interrupt register</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVIC_USERSETMPEND_ENABLE</name>
									<value>1</value>
									<description>Enable user code access to software trigger interrupt register</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>RESERVED_AT_1</name>
							<bitRange>[0:0]</bitRange>
							<description>reserved</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SCB_SHPR1</name>
					<description>System Handler Priority Register 1</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>NVIC_SECURE_FAULT_PRIORITY</name>
							<bitRange>[31:24]</bitRange>
							<description>Configure the secure fault priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>NVIC_USAGE_FAULT_PRIORITY</name>
							<bitRange>[23:16]</bitRange>
							<description>Configure the usage fault priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>NVIC_BUS_FAULT_PRIORITY</name>
							<bitRange>[15:8]</bitRange>
							<description>Configure the bus fault priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>NVIC_MEM_FAULT_PRIORITY</name>
							<bitRange>[7:0]</bitRange>
							<description>Configure the memory fault priority</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SCB_SHPR2</name>
					<description>System Handler Priority Register 2</description>
					<addressOffset>0x1C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF000000</resetMask>
					<fields>
						<field>
							<name>NVIC_SVC_PRIORITY</name>
							<bitRange>[31:24]</bitRange>
							<description>Configure the SVCall priority</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SCB_SHPR3</name>
					<description>System Handler Priority Register 3</description>
					<addressOffset>0x20</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFF00FF</resetMask>
					<fields>
						<field>
							<name>NVIC_SYSTICK_PRIORITY</name>
							<bitRange>[31:24]</bitRange>
							<description>Configure the SysTick interrupt priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>NVIC_PENDSV_PRIORITY</name>
							<bitRange>[23:16]</bitRange>
							<description>Configure the PendSV priority</description>
							<access>read-write</access>
						</field>
						<field>
							<name>NVIC_DBGMONITOR_PRIORITY</name>
							<bitRange>[7:0]</bitRange>
							<description>Configure the Debug Monitor priority</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SCB_SHCSR</name>
					<description>System Handler Control and State Register</description>
					<addressOffset>0x24</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x3FFDBB</resetMask>
					<fields>
						<field>
							<name>HARDFAULTPENDED</name>
							<bitRange>[21:21]</bitRange>
							<description>Hard fault exception pended state</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_HFAULT_NOT_PENDING</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVIC_HFAULT_PENDING</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SECUREFAULTPENDED</name>
							<bitRange>[20:20]</bitRange>
							<description>Secure fault exception pended state</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_SFAULT_NOT_PENDING</name>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVIC_SFAULT_PENDING</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SECUREFAULTENA</name>
							<bitRange>[19:19]</bitRange>
							<description>Secure fault handler enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_SFAULT_DISABLE</name>
									<value>0</value>
									<description>Disable usage fault handler</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVIC_SFAULT_ENABLE</name>
									<value>1</value>
									<description>Enable usage fault handler</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>USGFAULTENA</name>
							<bitRange>[18:18]</bitRange>
							<description>Usage fault handler enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_USGFAULT_DISABLE</name>
									<value>0</value>
									<description>Disable usage fault handler</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVIC_USGFAULT_ENABLE</name>
									<value>1</value>
									<description>Enable usage fault handler</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BUSFAULTENA</name>
							<bitRange>[17:17]</bitRange>
							<description>Bus fault handler enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BUSFAULT_DISABLE</name>
									<value>0</value>
									<description>Disable bus fault handler</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVIC_BUSFAULT_ENABLE</name>
									<value>1</value>
									<description>Enable bus fault handler</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MEMFAULTENA</name>
							<bitRange>[16:16]</bitRange>
							<description>Memory management fault handler enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_MEMFAULT_DISABLE</name>
									<value>0</value>
									<description>Disable memory management fault handler</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVIC_MEMFAULT_ENABLE</name>
									<value>1</value>
									<description>Enable memory management fault handler</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SVCALLPENDED</name>
							<bitRange>[15:15]</bitRange>
							<description>SVCall is pending or was started and replaced by a higher priority exception</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_SVCALL_CLRPEND</name>
									<value>0</value>
									<description>SVCall handler not pending</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVIC_SVCALL_SETPEND</name>
									<value>1</value>
									<description>SVCall handler is pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BUSFAULTPENDED</name>
							<bitRange>[14:14]</bitRange>
							<description>Bus fault is pending or was started and replaced by a higher priority exception</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BUSFAULT_CLRPEND</name>
									<value>0</value>
									<description>Bus fault handler not pending</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVIC_BUSFAULT_SETPEND</name>
									<value>1</value>
									<description>Bus fault handler is pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MEMFAULTPENDED</name>
							<bitRange>[13:13]</bitRange>
							<description>Memory management fault is pending or was started and replaced by a higher priority exception</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_MEMFAULT_CLRPEND</name>
									<value>0</value>
									<description>Memory management fault handler not pending</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVIC_MEMFAULT_SETPEND</name>
									<value>1</value>
									<description>Memory management fault handler is pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>USGFAULTPENDED</name>
							<bitRange>[12:12]</bitRange>
							<description>Usage fault is pending or was started and replaced by a higher priority exception</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_USGFAULT_CLRPEND</name>
									<value>0</value>
									<description>Usagefault handler not pending</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NVIC_USGFAULT_SETPEND</name>
									<value>1</value>
									<description>Usage fault handler is pending</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SYSTICKACT</name>
							<bitRange>[11:11]</bitRange>
							<description>SYSTICK exception handler is active</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_SYSTICK_ACTIVE</name>
									<value>1</value>
									<description>SysTick exception handler is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>PENDSVACT</name>
							<bitRange>[10:10]</bitRange>
							<description>PendSV exception handler is active</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_PENDSV_ACTIVE</name>
									<value>1</value>
									<description>PendSV exception handler is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MONITORACT</name>
							<bitRange>[8:8]</bitRange>
							<description>Debug monitor exception handler is active</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_MONITOR_ACTIVE</name>
									<value>1</value>
									<description>Debug monitor exception handler is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SVCALLACT</name>
							<bitRange>[7:7]</bitRange>
							<description>SVCall exception handler is active</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_SVCALL_ACTIVE</name>
									<value>1</value>
									<description>SVCall exception is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>NMIACT</name>
							<bitRange>[5:5]</bitRange>
							<description>NMI exception hangler is active</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_NMI_ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SFAULTACT</name>
							<bitRange>[4:4]</bitRange>
							<description>Secure fault exception handler is active</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_SFAULT_ACTIVE</name>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>USGFAULTACT</name>
							<bitRange>[3:3]</bitRange>
							<description>Usage fault exception handler is active</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_USGFAULT_ACTIVE</name>
									<value>1</value>
									<description>Usage fault exception handler is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>BUSFAULTACT</name>
							<bitRange>[1:1]</bitRange>
							<description>Bus fault exception handler is active</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_BUSFAULT_ACTIVE</name>
									<value>1</value>
									<description>Bus fault exception handler is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>MEMFAULTACT</name>
							<bitRange>[0:0]</bitRange>
							<description>Memory management fault exception handler is active</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NVIC_MEMFAULT_ACTIVE</name>
									<value>1</value>
									<description>Memory management fault exception handler is active</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SCB_CFSR</name>
					<description>Configurable Fault Status Register</description>
					<addressOffset>0x28</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x31FBFBB</resetMask>
					<fields>
						<field>
							<name>DIVBYZERO</name>
							<bitRange>[25:25]</bitRange>
							<description>Indicates divide by zero will take place</description>
							<access>read-write</access>
						</field>
						<field>
							<name>UNALIGNED</name>
							<bitRange>[24:24]</bitRange>
							<description>Indicates unaligned access will take place</description>
							<access>read-write</access>
						</field>
						<field>
							<name>STKOF</name>
							<bitRange>[20:20]</bitRange>
							<description>Stack overflow flag</description>
							<access>read-write</access>
						</field>
						<field>
							<name>NOCP</name>
							<bitRange>[19:19]</bitRange>
							<description>Attempt to execute a coprocessor instruction</description>
							<access>read-write</access>
						</field>
						<field>
							<name>INVPC</name>
							<bitRange>[18:18]</bitRange>
							<description>Attempt to do exception with bad value in EXC_RETURN number</description>
							<access>read-write</access>
						</field>
						<field>
							<name>INVSTATE</name>
							<bitRange>[17:17]</bitRange>
							<description>Attempt to switch to invalid (e.g. ARM) state</description>
							<access>read-write</access>
						</field>
						<field>
							<name>UNDEFINSTR</name>
							<bitRange>[16:16]</bitRange>
							<description>Attempt to execute an undefined instruction</description>
							<access>read-write</access>
						</field>
						<field>
							<name>BFARVALID</name>
							<bitRange>[15:15]</bitRange>
							<description>Indicates if bus fault address register is valid</description>
							<access>read-only</access>
						</field>
						<field>
							<name>LSPERR</name>
							<bitRange>[13:13]</bitRange>
							<description>Lazy state preservation error</description>
							<access>read-only</access>
						</field>
						<field>
							<name>STKERR</name>
							<bitRange>[12:12]</bitRange>
							<description>Indicates stacking error</description>
							<access>read-write</access>
						</field>
						<field>
							<name>UNSTKERR</name>
							<bitRange>[11:11]</bitRange>
							<description>Indicates unstacking error</description>
							<access>read-write</access>
						</field>
						<field>
							<name>IMPRECISERR</name>
							<bitRange>[10:10]</bitRange>
							<description>Indicates imprecise data access violation</description>
							<access>read-write</access>
						</field>
						<field>
							<name>PRECISERR</name>
							<bitRange>[9:9]</bitRange>
							<description>Indicates precise data access violation</description>
							<access>read-write</access>
						</field>
						<field>
							<name>IBUSERR</name>
							<bitRange>[8:8]</bitRange>
							<description>Indicates instruction access violation</description>
							<access>read-write</access>
						</field>
						<field>
							<name>MMARVALID</name>
							<bitRange>[7:7]</bitRange>
							<description>Indicates if memory management fault address register is valid</description>
							<access>read-only</access>
						</field>
						<field>
							<name>MLSPERR</name>
							<bitRange>[5:5]</bitRange>
							<description>Inidicates if memory management lazy state preservation error flag</description>
							<access>read-only</access>
						</field>
						<field>
							<name>MSTKERR</name>
							<bitRange>[4:4]</bitRange>
							<description>Indicates stacking error</description>
							<access>read-write</access>
						</field>
						<field>
							<name>MUNSTKERR</name>
							<bitRange>[3:3]</bitRange>
							<description>Indicates unstacking error</description>
							<access>read-write</access>
						</field>
						<field>
							<name>DACCVIOL</name>
							<bitRange>[1:1]</bitRange>
							<description>Indicates data access violation</description>
							<access>read-write</access>
						</field>
						<field>
							<name>IACCVIOL</name>
							<bitRange>[0:0]</bitRange>
							<description>Indicates instruction access violation</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SCB_HFSR</name>
					<description>Hard Fault Status Register</description>
					<addressOffset>0x2C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xC0000002</resetMask>
					<fields>
						<field>
							<name>DEBUGEVT</name>
							<bitRange>[31:31]</bitRange>
							<description>Indicates hard fault is triggered by debug event</description>
							<access>read-write</access>
						</field>
						<field>
							<name>FORCED</name>
							<bitRange>[30:30]</bitRange>
							<description>Indicates hard fault is taken because of a lower priority (e.g., bus, memory management or usage) fault</description>
							<access>read-write</access>
						</field>
						<field>
							<name>VECTBL</name>
							<bitRange>[1:1]</bitRange>
							<description>Indicates hard fault is taken due to failed vector fetch</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SCB_DFSR</name>
					<description>Debug Fault Status Register</description>
					<addressOffset>0x30</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x1F</resetMask>
					<fields>
						<field>
							<name>EXTERNAL</name>
							<bitRange>[4:4]</bitRange>
							<description>Indicates external debug request signal asserted</description>
							<access>read-write</access>
						</field>
						<field>
							<name>VCATCH</name>
							<bitRange>[3:3]</bitRange>
							<description>Indicates vector fetch occurred</description>
							<access>read-write</access>
						</field>
						<field>
							<name>DWTTRAP</name>
							<bitRange>[2:2]</bitRange>
							<description>Indicates DWT match occurred</description>
							<access>read-write</access>
						</field>
						<field>
							<name>BKPT</name>
							<bitRange>[1:1]</bitRange>
							<description>Indicates BKPT instruction executed</description>
							<access>read-write</access>
						</field>
						<field>
							<name>HALTED</name>
							<bitRange>[0:0]</bitRange>
							<description>Indicates halt requested by NVIC</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SCB_MMFAR</name>
					<description>Memory Management Fault Address Register</description>
					<addressOffset>0x34</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>NVIC_MMAR</name>
							<bitRange>[31:0]</bitRange>
							<description>Memory Management address</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>SCB_BFAR</name>
					<description>Bus Fault Address Register</description>
					<addressOffset>0x38</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>NVIC_BFAR</name>
							<bitRange>[31:0]</bitRange>
							<description>Bus Fault address</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>SCB_NSACR</name>
					<description>Non-Secure Access Control Register</description>
					<addressOffset>0x8C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xC00</resetMask>
					<fields>
						<field>
							<name>CP11</name>
							<bitRange>[11:11]</bitRange>
							<description>Enable non-secure access to the Floating-point extension</description>
							<access>read-only</access>
						</field>
						<field>
							<name>CP10</name>
							<bitRange>[10:10]</bitRange>
							<description>Enables Non-secure access to the Floating-point Extension</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NS_ACCESS_TO_FPE_UF</name>
									<value>0</value>
									<description>Non-secure accesses to the Floating-point Extension generate a NOCP UsageFault</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>NS_ACCESS_TO_FPE_ALLOW</name>
									<value>1</value>
									<description>Non-secure access to the Floating-point Extension permitted</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>MPU</name>
			<baseAddress>0xE000ED90</baseAddress>
			<description>Memory Protection Unit</description>
			<addressBlock>
				<offset>0</offset>
				<size>0x30</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>MPU_TYPE</name>
					<description>Indicates how many regions the MPU for the selected security state supports</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0x400</resetValue>
					<resetMask>0xFF00</resetMask>
					<fields>
						<field>
							<name>NBR_OF_REGION</name>
							<bitRange>[15:8]</bitRange>
							<description>Number of regions</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>MPU_CTRL</name>
					<description>MPU control register</description>
					<addressOffset>0x04</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x07</resetMask>
					<fields>
						<field>
							<name>PRIVDEFENA</name>
							<bitRange>[2:2]</bitRange>
							<description>Privileged default enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEFAULT_MEM_MAP_DISABLED</name>
									<value>0</value>
									<description>Disables use of the default memory map. Any memory access to a location that is not covered by any enabled region causes a fault</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>DEFAULT_MEM_MAP_ENABLED</name>
									<value>1</value>
									<description>Enables use of the default memory map as a background region for privileged software accesses</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>HFNMIENA</name>
							<bitRange>[1:1]</bitRange>
							<description>Hard fault and NMI enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MPU_DISABLED_FOR_HF_NMI</name>
									<value>0</value>
									<description>MPU is disabled during HardFault and NMI handlers, regardless of the value of the ENABLE bit</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MPU_ENABLED_FOR_HF_NMI</name>
									<value>1</value>
									<description>The MPU is enabled during HardFault and NMI handlers</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENABLE</name>
							<bitRange>[0:0]</bitRange>
							<description>Enable the MPU</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MPU_DISABLED</name>
									<value>0</value>
									<description>MPU is disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MPU_ENABLED</name>
									<value>1</value>
									<description>MPU is enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>MPU_RNR</name>
					<description>MPU Region Number Register</description>
					<addressOffset>0x08</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>REGION</name>
							<bitRange>[7:0]</bitRange>
							<description>Region number</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>MPU_RBAR</name>
					<description>MPU Region Base Address Register</description>
					<addressOffset>0x0C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>BASE</name>
							<bitRange>[31:5]</bitRange>
							<description>Base address</description>
							<access>read-write</access>
						</field>
						<field>
							<name>SH</name>
							<bitRange>[4:3]</bitRange>
							<description>Shareability</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>NON_SHAREABLE</name>
									<value>0</value>
									<description>Non-shareable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>OUTER_SHAREABLE</name>
									<value>2</value>
									<description>Outer shareable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>INNER_SHAREABLE</name>
									<value>3</value>
									<description>Inner Shareable</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>AP</name>
							<bitRange>[2:1]</bitRange>
							<description>Access permissions</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>RW_PRIVILEGED_CODE_ONLY</name>
									<value>0</value>
									<description>Read/write by privileged code only</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>RW_PRIVILEGED_LEVEL</name>
									<value>1</value>
									<description>Read/write by any privilege level</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>R_PRIVILEGED_CODE_ONLY</name>
									<value>2</value>
									<description>Read-only by privileged code only</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>R_PRIVILEGED_LEVEL</name>
									<value>3</value>
									<description>Read-only by any privilege level</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>XN</name>
							<bitRange>[0:0]</bitRange>
							<description>Execute never</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>EXEC_PERMITED</name>
									<value>0</value>
									<description>Execution only permitted if read permitted</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>EXEC_NOT_PERMITTED</name>
									<value>1</value>
									<description>Execution not permitted</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>MPU_RLAR</name>
					<description>MPU Region Limit Address Register</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFEF</resetMask>
					<fields>
						<field>
							<name>LIMIT</name>
							<bitRange>[31:5]</bitRange>
							<description>Limit address</description>
							<access>read-write</access>
						</field>
						<field>
							<name>ATTRINDX</name>
							<bitRange>[3:1]</bitRange>
							<description>Attribute index</description>
							<access>read-write</access>
						</field>
						<field>
							<name>EN</name>
							<bitRange>[0:0]</bitRange>
							<description>Region enable</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>REGION_DISABLED</name>
									<value>0</value>
									<description>Region disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGION_ENABLED</name>
									<value>1</value>
									<description>Region enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>MPU_RBAR1</name>
					<description>MPU Region 1 Base Address Register</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>BASE</name>
							<bitRange>[31:5]</bitRange>
							<description>Base address</description>
							<access>read-write</access>
						</field>
						<field>
							<name>SH</name>
							<bitRange>[4:3]</bitRange>
							<description>Shareability</description>
							<access>read-write</access>
						</field>
						<field>
							<name>AP</name>
							<bitRange>[2:1]</bitRange>
							<description>Access permissions</description>
							<access>read-write</access>
						</field>
						<field>
							<name>XN</name>
							<bitRange>[0:0]</bitRange>
							<description>Execute never</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>MPU_RLAR1</name>
					<description>MPU Region 1 Limit Address Register</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFEF</resetMask>
					<fields>
						<field>
							<name>LIMIT</name>
							<bitRange>[31:5]</bitRange>
							<description>Limit address</description>
							<access>read-write</access>
						</field>
						<field>
							<name>ATTRINDX</name>
							<bitRange>[3:1]</bitRange>
							<description>Attribute index</description>
							<access>read-write</access>
						</field>
						<field>
							<name>EN</name>
							<bitRange>[0:0]</bitRange>
							<description>Region enable</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>MPU_RBAR2</name>
					<description>MPU Region 2 Base Address Register</description>
					<addressOffset>0x1C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>BASE</name>
							<bitRange>[31:5]</bitRange>
							<description>Base address</description>
							<access>read-write</access>
						</field>
						<field>
							<name>SH</name>
							<bitRange>[4:3]</bitRange>
							<description>Shareability</description>
							<access>read-write</access>
						</field>
						<field>
							<name>AP</name>
							<bitRange>[2:1]</bitRange>
							<description>Access permissions</description>
							<access>read-write</access>
						</field>
						<field>
							<name>XN</name>
							<bitRange>[0:0]</bitRange>
							<description>Execute never</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>MPU_RLAR2</name>
					<description>MPU Region 2 Limit Address Register</description>
					<addressOffset>0x20</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFEF</resetMask>
					<fields>
						<field>
							<name>LIMIT</name>
							<bitRange>[31:5]</bitRange>
							<description>Limit address</description>
							<access>read-write</access>
						</field>
						<field>
							<name>ATTRINDX</name>
							<bitRange>[3:1]</bitRange>
							<description>Attribute index</description>
							<access>read-write</access>
						</field>
						<field>
							<name>EN</name>
							<bitRange>[0:0]</bitRange>
							<description>Region enable</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>MPU_RBAR3</name>
					<description>MPU Region 3 Base Address Register</description>
					<addressOffset>0x24</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>BASE</name>
							<bitRange>[31:5]</bitRange>
							<description>Base address</description>
							<access>read-write</access>
						</field>
						<field>
							<name>SH</name>
							<bitRange>[4:3]</bitRange>
							<description>Shareability</description>
							<access>read-write</access>
						</field>
						<field>
							<name>AP</name>
							<bitRange>[2:1]</bitRange>
							<description>Access permissions</description>
							<access>read-write</access>
						</field>
						<field>
							<name>XN</name>
							<bitRange>[0:0]</bitRange>
							<description>Execute never</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>MPU_RLAR3</name>
					<description>MPU Region 3 Limit Address Register</description>
					<addressOffset>0x28</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFEF</resetMask>
					<fields>
						<field>
							<name>LIMIT</name>
							<bitRange>[31:5]</bitRange>
							<description>Limit address</description>
							<access>read-write</access>
						</field>
						<field>
							<name>ATTRINDX</name>
							<bitRange>[3:1]</bitRange>
							<description>Attribute index</description>
							<access>read-write</access>
						</field>
						<field>
							<name>EN</name>
							<bitRange>[0:0]</bitRange>
							<description>Region enable</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>MPU_MAIR0</name>
					<description>MPU Memoryattribute Indirection Register 0</description>
					<addressOffset>0x30</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>REGION3</name>
							<bitRange>[31:24]</bitRange>
							<description>Memory attribute encoding for MPU regions 3</description>
							<access>read-write</access>
						</field>
						<field>
							<name>REGION2</name>
							<bitRange>[23:16]</bitRange>
							<description>Memory attribute encoding for MPU regions 2</description>
							<access>read-write</access>
						</field>
						<field>
							<name>REGION1</name>
							<bitRange>[15:8]</bitRange>
							<description>Memory attribute encoding for MPU regions 1</description>
							<access>read-write</access>
						</field>
						<field>
							<name>REGION0</name>
							<bitRange>[7:0]</bitRange>
							<description>Memory attribute encoding for MPU regions 0</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>SAU</name>
			<baseAddress>0xE000EDD0</baseAddress>
			<description>Security Attribution Unit</description>
			<addressBlock>
				<offset>0</offset>
				<size>0x18</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>SAU_CTRL</name>
					<description>SAU Control Register</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x03</resetMask>
					<fields>
						<field>
							<name>ALLNS</name>
							<bitRange>[1:1]</bitRange>
							<description>All non-secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>MEM_AS_SECURE</name>
									<value>0</value>
									<description>Memory is marked as Secure and is not Non-secure callable</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>MEM_AS_NON_SECURE</name>
									<value>1</value>
									<description>Memory is marked as Non-secure</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>ENABLE</name>
							<bitRange>[0:0]</bitRange>
							<description>Enable the SAU</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>SAU_DISABLED</name>
									<value>0</value>
									<description>The SAU is disabled</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>SAU_ENABLED</name>
									<value>1</value>
									<description>The SAU is enabled</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SAU_TYPE</name>
					<description>SAU Type Register</description>
					<addressOffset>0x04</addressOffset>
					<size>32</size>
					<resetValue>0x04</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>NBR_OF_REGION</name>
							<bitRange>[7:0]</bitRange>
							<description>Number of region implemented by the SAU</description>
							<access>read-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>FOUR_SAU_REGIONS</name>
									<value>4</value>
									<description>The number of implemented SAU regions</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>SAU_RNR</name>
					<description>SAU Region Number Register</description>
					<addressOffset>0x08</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>SEL_REGION</name>
							<bitRange>[7:0]</bitRange>
							<description>Selects the region currently accessed by SAU_RBAR and SAU_RLAR</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SAU_RBAR</name>
					<description>SAU Region Base Address Register</description>
					<addressOffset>0x0C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFE0</resetMask>
					<fields>
						<field>
							<name>BASE_ADDRESS</name>
							<bitRange>[31:5]</bitRange>
							<description>Base address</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SAU_RLAR</name>
					<description>SAU Region Limit Address Register</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFE0</resetMask>
					<fields>
						<field>
							<name>LIMIT_ADDRESS</name>
							<bitRange>[31:5]</bitRange>
							<description>Limit address</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>SAU_SFSR</name>
					<description>Secure Fault Status Register</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFF</resetMask>
					<fields>
						<field>
							<name>LSERR</name>
							<bitRange>[7:7]</bitRange>
							<description>Lazy state error flag</description>
							<access>read-only</access>
						</field>
						<field>
							<name>SFARVALID</name>
							<bitRange>[6:6]</bitRange>
							<description>Secure fault address valid</description>
							<access>read-only</access>
						</field>
						<field>
							<name>LSPERR</name>
							<bitRange>[5:5]</bitRange>
							<description>Lazy state preservation error flag</description>
							<access>read-only</access>
						</field>
						<field>
							<name>INVTRAN</name>
							<bitRange>[4:4]</bitRange>
							<description>Invalid transition flag</description>
							<access>read-only</access>
						</field>
						<field>
							<name>AUVIOL</name>
							<bitRange>[3:3]</bitRange>
							<description>Attribution unit violation flag</description>
							<access>read-only</access>
						</field>
						<field>
							<name>INVER</name>
							<bitRange>[2:2]</bitRange>
							<description>Invalid exception return flag</description>
							<access>read-only</access>
						</field>
						<field>
							<name>INVIS</name>
							<bitRange>[1:1]</bitRange>
							<description>Invalid integrity signature flag</description>
							<access>read-only</access>
						</field>
						<field>
							<name>INVEP</name>
							<bitRange>[0:0]</bitRange>
							<description>Invalid entry point</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>SAU_SFAR</name>
					<description>Secure Fault Address Register</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>ADDRESS</name>
							<bitRange>[31:0]</bitRange>
							<description>Address</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>DEBUG</name>
			<baseAddress>0xE000EDF0</baseAddress>
			<description>Debug Control Block</description>
			<addressBlock>
				<offset>0</offset>
				<size>0x18</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>DEBUG_DHCSR</name>
					<description>Debug Halting Control and Status Register</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0x01</resetValue>
					<resetMask>0x71F002F</resetMask>
					<fields>
						<field>
							<name>DBGKEY</name>
							<bitRange>[31:16]</bitRange>
							<description>Debug key must be written to this field in order to write the rest of the register</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>DEBUG_HALT_KEY</name>
									<value>41055</value>
									<description>Key to unlock DEBUG_DHCSR register</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>S_RESART_S</name>
							<bitRange>[26:26]</bitRange>
							<description>Restart sticky status</description>
							<access>read-only</access>
						</field>
						<field>
							<name>S_RESET_ST</name>
							<bitRange>[25:25]</bitRange>
							<description>Core has been reset or is being rest. Bit is cleared on read.</description>
							<access>read-only</access>
						</field>
						<field>
							<name>S_RETIRE_ST</name>
							<bitRange>[24:24]</bitRange>
							<description>Retire sticky status</description>
							<access>read-only</access>
						</field>
						<field>
							<name>S_SDE</name>
							<bitRange>[20:20]</bitRange>
							<description>Secure debug enable. Indicates whether Secure invasive debug is allowed</description>
							<access>read-only</access>
						</field>
						<field>
							<name>S_LOCKUP</name>
							<bitRange>[19:19]</bitRange>
							<description>Indicates if core is in lockup state</description>
							<access>read-only</access>
						</field>
						<field>
							<name>S_SLEEP</name>
							<bitRange>[18:18]</bitRange>
							<description>Indicates if core is in sleep mode</description>
							<access>read-only</access>
						</field>
						<field>
							<name>S_HALT</name>
							<bitRange>[17:17]</bitRange>
							<description>Indicates is core is halted</description>
							<access>read-only</access>
						</field>
						<field>
							<name>S_REGRDY</name>
							<bitRange>[16:16]</bitRange>
							<description>Indicates register read/write operation is completed</description>
							<access>read-only</access>
						</field>
						<field>
							<name>C_SNAPSTALL</name>
							<bitRange>[5:5]</bitRange>
							<description>Set to break a stalled memory access</description>
							<access>read-write</access>
						</field>
						<field>
							<name>C_MASKINTS</name>
							<bitRange>[3:3]</bitRange>
							<description>Mask interrupts while stepping</description>
							<access>read-write</access>
						</field>
						<field>
							<name>C_STEP</name>
							<bitRange>[2:2]</bitRange>
							<description>Single step the processor</description>
							<access>read-write</access>
						</field>
						<field>
							<name>C_HALT</name>
							<bitRange>[1:1]</bitRange>
							<description>Halt the processor</description>
							<access>read-write</access>
						</field>
						<field>
							<name>C_DEBUGEN</name>
							<bitRange>[0:0]</bitRange>
							<description>Enable halt mode debugging</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>DEBUG_DCRSR</name>
					<description>Debug Core Register Selector Register</description>
					<addressOffset>0x04</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields>
						<field>
							<name>REGWNR</name>
							<bitRange>[16:16]</bitRange>
							<description>Indicates direction of register transfer</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>REGWNR_READ</name>
									<value>0</value>
									<description>Indicates register read</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGWNR_WRITE</name>
									<value>1</value>
									<description>Indicates register write</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>REGSEL</name>
							<bitRange>[6:0]</bitRange>
							<description>Indicates register to be accessed</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>REGSEL_R0</name>
									<value>0</value>
									<description>Select R0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_R1</name>
									<value>1</value>
									<description>Select R1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_R2</name>
									<value>2</value>
									<description>Select R2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_R3</name>
									<value>3</value>
									<description>Select R3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_R4</name>
									<value>4</value>
									<description>Select R4</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_R5</name>
									<value>5</value>
									<description>Select R5</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_R6</name>
									<value>6</value>
									<description>Select R6</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_R7</name>
									<value>7</value>
									<description>Select R7</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_R8</name>
									<value>8</value>
									<description>Select R8</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_R9</name>
									<value>9</value>
									<description>Select R9</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_R10</name>
									<value>10</value>
									<description>Select R10</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_R11</name>
									<value>11</value>
									<description>Select R11</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_R12</name>
									<value>12</value>
									<description>Select R12</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_SP</name>
									<value>13</value>
									<description>Select current stack pointer</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_LR</name>
									<value>14</value>
									<description>Select LR</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_DRA</name>
									<value>15</value>
									<description>Select Debug Return Address</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_XPSR</name>
									<value>16</value>
									<description>Select xPSR/flags</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_MSP</name>
									<value>17</value>
									<description>Select main stack pointer</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_PSP</name>
									<value>18</value>
									<description>Select process stack pointer</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_SPECREG</name>
									<value>20</value>
									<description>Access other registers including control, FAULTMASK, BASEPRI and PRIMASK</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_MSP_NS</name>
									<value>24</value>
									<description>Select non-secure main stack pointer</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_PSP_NS</name>
									<value>25</value>
									<description>Select non-secure process stack pointer</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_MPS_S</name>
									<value>26</value>
									<description>Select secure main stack pointer</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_PSP_S</name>
									<value>27</value>
									<description>Select secure process stack pointer</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_MSPLIM_S</name>
									<value>28</value>
									<description>Select secure main stack limit</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_PSPLIM_S</name>
									<value>29</value>
									<description>Select secure process stack limit</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_MSPLIM_NS</name>
									<value>30</value>
									<description>Select non-secure main stack limit</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_PSPLIM_NS</name>
									<value>31</value>
									<description>Select non-secure process stack limit</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_FPSCR</name>
									<value>33</value>
									<description>Select Floating Point register</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_SPECREG_S</name>
									<value>34</value>
									<description>Access other registers including control, FAULTMASK, BASEPRI and PRIMASK when S_SDE = 1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_S0</name>
									<value>64</value>
									<description>Select Floating point register S0</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_S1</name>
									<value>65</value>
									<description>Select Floating point register S1</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_S2</name>
									<value>66</value>
									<description>Select Floating point register S2</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_S3</name>
									<value>67</value>
									<description>Select Floating point register S3</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_S4</name>
									<value>68</value>
									<description>Select Floating point register S4</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_S5</name>
									<value>69</value>
									<description>Select Floating point register S5</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_S6</name>
									<value>70</value>
									<description>Select Floating point register S6</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_S7</name>
									<value>71</value>
									<description>Select Floating point register S7</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_S8</name>
									<value>72</value>
									<description>Select Floating point register S8</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_S9</name>
									<value>73</value>
									<description>Select Floating point register S9</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_S10</name>
									<value>74</value>
									<description>Select Floating point register S10</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_S11</name>
									<value>75</value>
									<description>Select Floating point register S11</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_S12</name>
									<value>76</value>
									<description>Select Floating point register S12</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_S13</name>
									<value>77</value>
									<description>Select Floating point register S13</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_S14</name>
									<value>78</value>
									<description>Select Floating point register S14</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_S15</name>
									<value>79</value>
									<description>Select Floating point register S15</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_S16</name>
									<value>80</value>
									<description>Select Floating point register S16</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_S17</name>
									<value>81</value>
									<description>Select Floating point register S17</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_S18</name>
									<value>82</value>
									<description>Select Floating point register S18</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_S19</name>
									<value>83</value>
									<description>Select Floating point register S19</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_S20</name>
									<value>84</value>
									<description>Select Floating point register S20</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_S21</name>
									<value>85</value>
									<description>Select Floating point register S21</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_S22</name>
									<value>86</value>
									<description>Select Floating point register S22</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_S23</name>
									<value>87</value>
									<description>Select Floating point register S23</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_S24</name>
									<value>88</value>
									<description>Select Floating point register S24</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_S25</name>
									<value>89</value>
									<description>Select Floating point register S25</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_S26</name>
									<value>90</value>
									<description>Select Floating point register S26</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_S27</name>
									<value>91</value>
									<description>Select Floating point register S27</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_S28</name>
									<value>92</value>
									<description>Select Floating point register S28</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_S29</name>
									<value>93</value>
									<description>Select Floating point register S29</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_S30</name>
									<value>94</value>
									<description>Select Floating point register S30</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>REGSEL_S31</name>
									<value>95</value>
									<description>Select Floating point register S31</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>DEBUG_DCRDR</name>
					<description>Debug Core Register Data Register</description>
					<addressOffset>0x08</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DEBUG_REGDATA</name>
							<bitRange>[31:0]</bitRange>
							<description>Register read/write data for debugging</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>DEBUG_DEMCR</name>
					<description>Debug Exception and Monitor Control Register</description>
					<addressOffset>0x0C</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields/>
				</register>
				<register>
					<name>DEBUG_DAUTHCTRL</name>
					<description>Debug Authentication Control Regiser</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x0F</resetMask>
					<fields>
						<field>
							<name>INTSPNIDEN</name>
							<bitRange>[3:3]</bitRange>
							<description>Internal Secure non-invasive debug enable</description>
							<access>read-only</access>
						</field>
						<field>
							<name>SPNIDENSEL</name>
							<bitRange>[2:2]</bitRange>
							<description>Secure non-invasive debug enable select</description>
							<access>read-only</access>
						</field>
						<field>
							<name>INTSPIDEN</name>
							<bitRange>[1:1]</bitRange>
							<description>Internal Secure invasive debug enable</description>
							<access>read-only</access>
						</field>
						<field>
							<name>SPIDENSEL</name>
							<bitRange>[0:0]</bitRange>
							<description>Secure invasive debug enable select</description>
							<access>read-only</access>
						</field>
					</fields>
					<access>read-only</access>
				</register>
				<register>
					<name>DEBUG_DSCSR</name>
					<description>Debug Security Control and Status Register</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x10003</resetMask>
					<fields>
						<field>
							<name>CDSKEY</name>
							<bitRange>[17:17]</bitRange>
							<description>CDS write-enable key</description>
							<access>write-only</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>CDS_NOT_IGNORED</name>
									<value>0</value>
									<description>Concurrent write to CDS not ignored</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>CDS_IGNORED</name>
									<value>1</value>
									<description>Concurrent write to CDS ignored</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>CDS</name>
							<bitRange>[16:16]</bitRange>
							<description>Current domain secure</description>
							<access>read-write</access>
							<enumeratedValues>
								<enumeratedValue>
									<name>PE_IS_IN_NON_SECURE</name>
									<value>0</value>
									<description>PE is in Non-secure state</description>
								</enumeratedValue>
								<enumeratedValue>
									<name>PE_IS_IN_SECURE</name>
									<value>1</value>
									<description>PE is in Secure state</description>
								</enumeratedValue>
							</enumeratedValues>
						</field>
						<field>
							<name>SBRSEL</name>
							<bitRange>[1:1]</bitRange>
							<description>Secure banked register select</description>
							<access>read-write</access>
						</field>
						<field>
							<name>SBRSELEN</name>
							<bitRange>[0:0]</bitRange>
							<description>Secure banked register select enable</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>SIG</name>
			<baseAddress>0xE000EF00</baseAddress>
			<description>Software Interrupt Generation</description>
			<addressBlock>
				<offset>0</offset>
				<size>0x00</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>SIG_STIR</name>
					<description>Software Triggered Interrupt Register</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x00</resetMask>
					<fields>
						<field>
							<name>INTID</name>
							<bitRange>[8:0]</bitRange>
							<description>Indicates the interrupt to be pended</description>
							<access>write-only</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>FPE</name>
			<baseAddress>0xE000EF34</baseAddress>
			<description>Floating-Point Extension</description>
			<addressBlock>
				<offset>0</offset>
				<size>0x14</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>FPE_FPCCR</name>
					<description>Floating-Point Context Control Register</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<resetValue>0xC0000004</resetValue>
					<resetMask>0xFC0007FF</resetMask>
					<fields>
						<field>
							<name>ASPEN</name>
							<bitRange>[31:31]</bitRange>
							<description>When this bit is set to 1, execution of a floating-point instruction sets the CONTROL.FPCA bit to 1</description>
							<access>read-write</access>
						</field>
						<field>
							<name>LSPEN</name>
							<bitRange>[30:30]</bitRange>
							<description>Enable lazy contect save of FP state</description>
							<access>read-write</access>
						</field>
						<field>
							<name>LSPENS</name>
							<bitRange>[29:29]</bitRange>
							<description>This bit controls whether the LSPEN bit is writable from the Non-secure state</description>
							<access>read-write</access>
						</field>
						<field>
							<name>CLRONRET</name>
							<bitRange>[28:28]</bitRange>
							<description>Clear floating point caller saved register on exception return</description>
							<access>read-write</access>
						</field>
						<field>
							<name>CLRONRETS</name>
							<bitRange>[27:27]</bitRange>
							<description>CLRONRET secure only</description>
							<access>read-write</access>
						</field>
						<field>
							<name>TS</name>
							<bitRange>[26:26]</bitRange>
							<description>Threat FP registers as Secure enable</description>
							<access>read-write</access>
						</field>
						<field>
							<name>UFRDY</name>
							<bitRange>[10:10]</bitRange>
							<description>Indicates whether the software executing when the processor allocated the floating-point stack frame was able to set the Usage Fault exeption to pending.</description>
							<access>read-write</access>
						</field>
						<field>
							<name>SPLIMVIOL</name>
							<bitRange>[9:9]</bitRange>
							<description>This bit is banked between the Security states and indicates whether the floating-point context violates the stack pointer limit that was active when lazy state preservation was activated.</description>
							<access>read-write</access>
						</field>
						<field>
							<name>MONRDY</name>
							<bitRange>[8:8]</bitRange>
							<description>Indicates whether the software executing when the processor allocated the floating-point stack frame was able to set the debug monitor execption to pending.</description>
							<access>read-write</access>
						</field>
						<field>
							<name>SFRDY</name>
							<bitRange>[7:7]</bitRange>
							<description>Indicates whether the software executing when the processor allocated the floating-point stack frame was able to set the secure fault exception to pending.</description>
							<access>read-write</access>
						</field>
						<field>
							<name>BRDY</name>
							<bitRange>[6:6]</bitRange>
							<description>Indicates whether the software executing when the processor allocated the floating-point stack frame was able to set the bus fault exception to pending.</description>
							<access>read-write</access>
						</field>
						<field>
							<name>MMRDY</name>
							<bitRange>[5:5]</bitRange>
							<description>Indicates whether the software executing when the processor allocated the floating-point stack frame was able to set the Mem Manage exception to pending.</description>
							<access>read-write</access>
						</field>
						<field>
							<name>HFRDY</name>
							<bitRange>[4:4]</bitRange>
							<description>Indicates whether the software executing when the processor allocated the floating-point stack frame was able to set the Hard fault exception to pending.</description>
							<access>read-write</access>
						</field>
						<field>
							<name>THREAD</name>
							<bitRange>[3:3]</bitRange>
							<description>Indicates the processor mode when it allocated the floating-point stack frame.</description>
							<access>read-write</access>
						</field>
						<field>
							<name>S</name>
							<bitRange>[2:2]</bitRange>
							<description>Security status of the floating-point context</description>
							<access>read-write</access>
						</field>
						<field>
							<name>USER</name>
							<bitRange>[1:1]</bitRange>
							<description>Indicates the privilege level of the software executing when the processor allocated the floating-point stack frame</description>
							<access>read-write</access>
						</field>
						<field>
							<name>LSPACT</name>
							<bitRange>[0:0]</bitRange>
							<description>Indicates whether lazy preservation of the floating-point state is active.</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FPE_FPCAR</name>
					<description>Floating-Point Context Address Register</description>
					<addressOffset>0x04</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0xFFFFFFF8</resetMask>
					<fields>
						<field>
							<name>ADDRESS</name>
							<bitRange>[31:3]</bitRange>
							<description>The location of the unpopulated floating-point register space allocated on an exception stack frame.</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FPE_FPDSCR</name>
					<description>Floating-Point Default Status Control Register</description>
					<addressOffset>0x08</addressOffset>
					<size>32</size>
					<resetValue>0x00</resetValue>
					<resetMask>0x7C00000</resetMask>
					<fields>
						<field>
							<name>AHP</name>
							<bitRange>[26:26]</bitRange>
							<description>Alternative half-precision.</description>
							<access>read-write</access>
						</field>
						<field>
							<name>DN</name>
							<bitRange>[25:25]</bitRange>
							<description>Default NaN</description>
							<access>read-write</access>
						</field>
						<field>
							<name>FZ</name>
							<bitRange>[24:24]</bitRange>
							<description>Flush-to-zero</description>
							<access>read-write</access>
						</field>
						<field>
							<name>RMODE</name>
							<bitRange>[23:22]</bitRange>
							<description>Rounding mode</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FPE_MVFR0</name>
					<description>Media and VFP Feature Register 0</description>
					<addressOffset>0x0C</addressOffset>
					<size>32</size>
					<resetValue>0x10110221</resetValue>
					<resetMask>0xF0FF0FFF</resetMask>
					<fields>
						<field>
							<name>FPROUND</name>
							<bitRange>[31:28]</bitRange>
							<description>All rounding modes supported</description>
							<access>read-write</access>
						</field>
						<field>
							<name>FPSQRT</name>
							<bitRange>[23:20]</bitRange>
							<description>Floating-point square root</description>
							<access>read-write</access>
						</field>
						<field>
							<name>FPDIVIDE</name>
							<bitRange>[19:16]</bitRange>
							<description>Floating-point divide</description>
							<access>read-write</access>
						</field>
						<field>
							<name>FPDP</name>
							<bitRange>[11:8]</bitRange>
							<description>Floating-point double-precision</description>
							<access>read-write</access>
						</field>
						<field>
							<name>FPSP</name>
							<bitRange>[7:4]</bitRange>
							<description>Floating-point single-precision</description>
							<access>read-write</access>
						</field>
						<field>
							<name>SIMDREG</name>
							<bitRange>[3:0]</bitRange>
							<description>SIMD registers. Indicates size of floating-point extension register file. (15*64 bit registers)</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FPE_MVFR1</name>
					<description>Media and VFP Feature Register 1</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<resetValue>0x11000011</resetValue>
					<resetMask>0xFF0000FF</resetMask>
					<fields>
						<field>
							<name>FMAC</name>
							<bitRange>[31:28]</bitRange>
							<description>Fused multiply accumulate</description>
							<access>read-write</access>
						</field>
						<field>
							<name>FPHP</name>
							<bitRange>[27:24]</bitRange>
							<description>Floating-point half-precision</description>
							<access>read-write</access>
						</field>
						<field>
							<name>FPDNAN</name>
							<bitRange>[7:4]</bitRange>
							<description>Floating-point default NaN</description>
							<access>read-write</access>
						</field>
						<field>
							<name>FPFTZ</name>
							<bitRange>[3:0]</bitRange>
							<description>Floating-point flush-to-zero</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
				<register>
					<name>FPE_MVFR2</name>
					<description>Media and VFP Feature Register 2</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<resetValue>0x40</resetValue>
					<resetMask>0xF0</resetMask>
					<fields>
						<field>
							<name>FPMISC</name>
							<bitRange>[7:4]</bitRange>
							<description>Floating-point miscellaneous</description>
							<access>read-write</access>
						</field>
					</fields>
					<access>read-write</access>
				</register>
			</registers>
		</peripheral>
	</peripherals>
</device>
