0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/BRIDGE/bridge_1x2.v,1536157470,verilog,,C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/CONFREG/confreg.v,,bridge_1x2,,uvm,../../../../../../rtl/myCPU;../../../../mycpu_prj1.ip_user_files/ipstatic,,,,,
C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/CONFREG/confreg.v,1586848430,verilog,,C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/myCPU/mycpu_top.v,,confreg,,uvm,../../../../../../rtl/myCPU;../../../../mycpu_prj1.ip_user_files/ipstatic,,,,,
C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/myCPU/EXE_stage.v,1568219114,verilog,,C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/myCPU/ID_stage.v,C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/myCPU/mycpu.h,exe_stage,,uvm,../../../../../../rtl/myCPU;../../../../mycpu_prj1.ip_user_files/ipstatic,,,,,
C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/myCPU/ID_stage.v,1568219126,verilog,,C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/myCPU/IF_stage.v,C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/myCPU/mycpu.h,id_stage,,uvm,../../../../../../rtl/myCPU;../../../../mycpu_prj1.ip_user_files/ipstatic,,,,,
C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/myCPU/IF_stage.v,1568218658,verilog,,C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/myCPU/MEM_stage.v,C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/myCPU/mycpu.h,if_stage,,uvm,../../../../../../rtl/myCPU;../../../../mycpu_prj1.ip_user_files/ipstatic,,,,,
C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/myCPU/MEM_stage.v,1568219138,verilog,,C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/myCPU/WB_stage.v,C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/myCPU/mycpu.h,mem_stage,,uvm,../../../../../../rtl/myCPU;../../../../mycpu_prj1.ip_user_files/ipstatic,,,,,
C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/myCPU/WB_stage.v,1568210354,verilog,,C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/myCPU/alu.v,C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/myCPU/mycpu.h,wb_stage,,uvm,../../../../../../rtl/myCPU;../../../../mycpu_prj1.ip_user_files/ipstatic,,,,,
C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/myCPU/alu.v,1568219102,verilog,,C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/BRIDGE/bridge_1x2.v,,alu,,uvm,../../../../../../rtl/myCPU;../../../../mycpu_prj1.ip_user_files/ipstatic,,,,,
C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/myCPU/mycpu.h,1568219150,verilog,,,,,,,,,,,,
C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/myCPU/mycpu_top.v,1568210406,verilog,,C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/myCPU/regfile.v,,mycpu_top,,uvm,../../../../../../rtl/myCPU;../../../../mycpu_prj1.ip_user_files/ipstatic,,,,,
C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/myCPU/regfile.v,1567763946,verilog,,C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/soc_lite_top.v,,regfile,,uvm,../../../../../../rtl/myCPU;../../../../mycpu_prj1.ip_user_files/ipstatic,,,,,
C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/myCPU/tools.v,1567763946,verilog,,C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/testbench/mycpu_tb.v,,decoder_5_32;decoder_6_64,,uvm,../../../../../../rtl/myCPU;../../../../mycpu_prj1.ip_user_files/ipstatic,,,,,
C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/soc_lite_top.v,1568215262,verilog,,C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/myCPU/tools.v,,soc_lite_top,,uvm,../../../../../../rtl/myCPU;../../../../mycpu_prj1.ip_user_files/ipstatic,,,,,
C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.v,1641656638,verilog,,,,clk_pll,,uvm,../../../../../../rtl/myCPU;../../../../mycpu_prj1.ip_user_files/ipstatic,,,,,
C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v,1641656638,verilog,,C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.v,,clk_pll_clk_wiz,,uvm,../../../../../../rtl/myCPU;../../../../mycpu_prj1.ip_user_files/ipstatic,,,,,
C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/sim/data_ram.v,1641656639,verilog,,C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/sim/inst_ram.v,,data_ram,,uvm,../../../../../../rtl/myCPU;../../../../mycpu_prj1.ip_user_files/ipstatic,,,,,
C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/sim/inst_ram.v,1641656649,verilog,,C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/rtl/myCPU/EXE_stage.v,,inst_ram,,uvm,../../../../../../rtl/myCPU;../../../../mycpu_prj1.ip_user_files/ipstatic,,,,,
C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,uvm,,,,,,
C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/testbench/mycpu_tb.v,1571036970,verilog,,,,tb_top,,uvm,../../../../../../rtl/myCPU;../../../../mycpu_prj1.ip_user_files/ipstatic,,,,,
