```verilog
assign parity = ^in;
endmodule
```