cd /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c;                                                                \
questa-2023.4 vsim -c vopt_tb -t 1ns -suppress 3009 -do "run -a"                               \
+INST_HEX=stim_instr.txt                                                                    \
+DATA_HEX=stim_data.txt                                                                    \
+INST_ENTRY=0xCC000000                                                                    \
+DATA_ENTRY=0xCC010000                                                                    \
+BOOT_ADDR=0xCC000080                                                                      \
 +log_file_0=./core_0_traces.log   +log_file_1=./core_1_traces.log   +log_file_2=./core_2_traces.log   +log_file_3=./core_3_traces.log   +log_file_4=./core_4_traces.log   +log_file_5=./core_5_traces.log   +log_file_6=./core_6_traces.log   +log_file_7=./core_7_traces.log   +log_file_8=./core_8_traces.log   +log_file_9=./core_9_traces.log   +log_file_10=./core_10_traces.log   +log_file_11=./core_11_traces.log   +log_file_12=./core_12_traces.log   +log_file_13=./core_13_traces.log   +log_file_14=./core_14_traces.log   +log_file_15=./core_15_traces.log   +log_file_16=./core_16_traces.log   +log_file_17=./core_17_traces.log   +log_file_18=./core_18_traces.log   +log_file_19=./core_19_traces.log   +log_file_20=./core_20_traces.log   +log_file_21=./core_21_traces.log   +log_file_22=./core_22_traces.log   +log_file_23=./core_23_traces.log   +log_file_24=./core_24_traces.log   +log_file_25=./core_25_traces.log   +log_file_26=./core_26_traces.log   +log_file_27=./core_27_traces.log   +log_file_28=./core_28_traces.log   +log_file_29=./core_29_traces.log   +log_file_30=./core_30_traces.log   +log_file_31=./core_31_traces.log   +log_file_32=./core_32_traces.log   +log_file_33=./core_33_traces.log   +log_file_34=./core_34_traces.log   +log_file_35=./core_35_traces.log   +log_file_36=./core_36_traces.log   +log_file_37=./core_37_traces.log   +log_file_38=./core_38_traces.log   +log_file_39=./core_39_traces.log   +log_file_40=./core_40_traces.log   +log_file_41=./core_41_traces.log   +log_file_42=./core_42_traces.log   +log_file_43=./core_43_traces.log   +log_file_44=./core_44_traces.log   +log_file_45=./core_45_traces.log   +log_file_46=./core_46_traces.log   +log_file_47=./core_47_traces.log   +log_file_48=./core_48_traces.log   +log_file_49=./core_49_traces.log   +log_file_50=./core_50_traces.log   +log_file_51=./core_51_traces.log   +log_file_52=./core_52_traces.log   +log_file_53=./core_53_traces.log   +log_file_54=./core_54_traces.log   +log_file_55=./core_55_traces.log   +log_file_56=./core_56_traces.log   +log_file_57=./core_57_traces.log   +log_file_58=./core_58_traces.log   +log_file_59=./core_59_traces.log   +log_file_60=./core_60_traces.log   +log_file_61=./core_61_traces.log   +log_file_62=./core_62_traces.log   +log_file_63=./core_63_traces.log   +log_file_64=./core_64_traces.log   +log_file_65=./core_65_traces.log   +log_file_66=./core_66_traces.log   +log_file_67=./core_67_traces.log   +log_file_68=./core_68_traces.log   +log_file_69=./core_69_traces.log   +log_file_70=./core_70_traces.log   +log_file_71=./core_71_traces.log   +log_file_72=./core_72_traces.log   +log_file_73=./core_73_traces.log   +log_file_74=./core_74_traces.log   +log_file_75=./core_75_traces.log   +log_file_76=./core_76_traces.log   +log_file_77=./core_77_traces.log   +log_file_78=./core_78_traces.log   +log_file_79=./core_79_traces.log   +log_file_80=./core_80_traces.log   +log_file_81=./core_81_traces.log   +log_file_82=./core_82_traces.log   +log_file_83=./core_83_traces.log   +log_file_84=./core_84_traces.log   +log_file_85=./core_85_traces.log   +log_file_86=./core_86_traces.log   +log_file_87=./core_87_traces.log   +log_file_88=./core_88_traces.log   +log_file_89=./core_89_traces.log   +log_file_90=./core_90_traces.log   +log_file_91=./core_91_traces.log   +log_file_92=./core_92_traces.log   +log_file_93=./core_93_traces.log   +log_file_94=./core_94_traces.log   +log_file_95=./core_95_traces.log   +log_file_96=./core_96_traces.log   +log_file_97=./core_97_traces.log   +log_file_98=./core_98_traces.log   +log_file_99=./core_99_traces.log   +log_file_100=./core_100_traces.log   +log_file_101=./core_101_traces.log   +log_file_102=./core_102_traces.log   +log_file_103=./core_103_traces.log   +log_file_104=./core_104_traces.log   +log_file_105=./core_105_traces.log   +log_file_106=./core_106_traces.log   +log_file_107=./core_107_traces.log   +log_file_108=./core_108_traces.log   +log_file_109=./core_109_traces.log   +log_file_110=./core_110_traces.log   +log_file_111=./core_111_traces.log   +log_file_112=./core_112_traces.log   +log_file_113=./core_113_traces.log   +log_file_114=./core_114_traces.log   +log_file_115=./core_115_traces.log   +log_file_116=./core_116_traces.log   +log_file_117=./core_117_traces.log   +log_file_118=./core_118_traces.log   +log_file_119=./core_119_traces.log   +log_file_120=./core_120_traces.log   +log_file_121=./core_121_traces.log   +log_file_122=./core_122_traces.log   +log_file_123=./core_123_traces.log   +log_file_124=./core_124_traces.log   +log_file_125=./core_125_traces.log   +log_file_126=./core_126_traces.log   +log_file_127=./core_127_traces.log   +log_file_128=./core_128_traces.log   +log_file_129=./core_129_traces.log   +log_file_130=./core_130_traces.log   +log_file_131=./core_131_traces.log   +log_file_132=./core_132_traces.log   +log_file_133=./core_133_traces.log   +log_file_134=./core_134_traces.log   +log_file_135=./core_135_traces.log   +log_file_136=./core_136_traces.log   +log_file_137=./core_137_traces.log   +log_file_138=./core_138_traces.log   +log_file_139=./core_139_traces.log   +log_file_140=./core_140_traces.log   +log_file_141=./core_141_traces.log   +log_file_142=./core_142_traces.log   +log_file_143=./core_143_traces.log   +log_file_144=./core_144_traces.log   +log_file_145=./core_145_traces.log   +log_file_146=./core_146_traces.log   +log_file_147=./core_147_traces.log   +log_file_148=./core_148_traces.log   +log_file_149=./core_149_traces.log   +log_file_150=./core_150_traces.log   +log_file_151=./core_151_traces.log   +log_file_152=./core_152_traces.log   +log_file_153=./core_153_traces.log   +log_file_154=./core_154_traces.log   +log_file_155=./core_155_traces.log   +log_file_156=./core_156_traces.log   +log_file_157=./core_157_traces.log   +log_file_158=./core_158_traces.log   +log_file_159=./core_159_traces.log   +log_file_160=./core_160_traces.log   +log_file_161=./core_161_traces.log   +log_file_162=./core_162_traces.log   +log_file_163=./core_163_traces.log   +log_file_164=./core_164_traces.log   +log_file_165=./core_165_traces.log   +log_file_166=./core_166_traces.log   +log_file_167=./core_167_traces.log   +log_file_168=./core_168_traces.log   +log_file_169=./core_169_traces.log   +log_file_170=./core_170_traces.log   +log_file_171=./core_171_traces.log   +log_file_172=./core_172_traces.log   +log_file_173=./core_173_traces.log   +log_file_174=./core_174_traces.log   +log_file_175=./core_175_traces.log   +log_file_176=./core_176_traces.log   +log_file_177=./core_177_traces.log   +log_file_178=./core_178_traces.log   +log_file_179=./core_179_traces.log   +log_file_180=./core_180_traces.log   +log_file_181=./core_181_traces.log   +log_file_182=./core_182_traces.log   +log_file_183=./core_183_traces.log   +log_file_184=./core_184_traces.log   +log_file_185=./core_185_traces.log   +log_file_186=./core_186_traces.log   +log_file_187=./core_187_traces.log   +log_file_188=./core_188_traces.log   +log_file_189=./core_189_traces.log   +log_file_190=./core_190_traces.log   +log_file_191=./core_191_traces.log   +log_file_192=./core_192_traces.log   +log_file_193=./core_193_traces.log   +log_file_194=./core_194_traces.log   +log_file_195=./core_195_traces.log   +log_file_196=./core_196_traces.log   +log_file_197=./core_197_traces.log   +log_file_198=./core_198_traces.log   +log_file_199=./core_199_traces.log   +log_file_200=./core_200_traces.log   +log_file_201=./core_201_traces.log   +log_file_202=./core_202_traces.log   +log_file_203=./core_203_traces.log   +log_file_204=./core_204_traces.log   +log_file_205=./core_205_traces.log   +log_file_206=./core_206_traces.log   +log_file_207=./core_207_traces.log   +log_file_208=./core_208_traces.log   +log_file_209=./core_209_traces.log   +log_file_210=./core_210_traces.log   +log_file_211=./core_211_traces.log   +log_file_212=./core_212_traces.log   +log_file_213=./core_213_traces.log   +log_file_214=./core_214_traces.log   +log_file_215=./core_215_traces.log   +log_file_216=./core_216_traces.log   +log_file_217=./core_217_traces.log   +log_file_218=./core_218_traces.log   +log_file_219=./core_219_traces.log   +log_file_220=./core_220_traces.log   +log_file_221=./core_221_traces.log   +log_file_222=./core_222_traces.log   +log_file_223=./core_223_traces.log   +log_file_224=./core_224_traces.log   +log_file_225=./core_225_traces.log   +log_file_226=./core_226_traces.log   +log_file_227=./core_227_traces.log   +log_file_228=./core_228_traces.log   +log_file_229=./core_229_traces.log   +log_file_230=./core_230_traces.log   +log_file_231=./core_231_traces.log   +log_file_232=./core_232_traces.log   +log_file_233=./core_233_traces.log   +log_file_234=./core_234_traces.log   +log_file_235=./core_235_traces.log   +log_file_236=./core_236_traces.log   +log_file_237=./core_237_traces.log   +log_file_238=./core_238_traces.log   +log_file_239=./core_239_traces.log   +log_file_240=./core_240_traces.log   +log_file_241=./core_241_traces.log   +log_file_242=./core_242_traces.log   +log_file_243=./core_243_traces.log   +log_file_244=./core_244_traces.log   +log_file_245=./core_245_traces.log   +log_file_246=./core_246_traces.log   +log_file_247=./core_247_traces.log   +log_file_248=./core_248_traces.log   +log_file_249=./core_249_traces.log   +log_file_250=./core_250_traces.log   +log_file_251=./core_251_traces.log   +log_file_252=./core_252_traces.log   +log_file_253=./core_253_traces.log   +log_file_254=./core_254_traces.log   +log_file_255=./core_255_traces.log                                                                                             \
+itb_file=/scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
Reading pref.tcl

# 2023.4

# vsim -c vopt_tb -t 1ns -suppress 3009 -do "run -a" "+INST_HEX=stim_instr.txt" "+DATA_HEX=stim_data.txt" "+INST_ENTRY=0xCC000000" "+DATA_ENTRY=0xCC010000" "+BOOT_ADDR=0xCC000080" "+log_file_0=./core_0_traces.log" "+log_file_1=./core_1_traces.log" "+log_file_2=./core_2_traces.log" "+log_file_3=./core_3_traces.log" "+log_file_4=./core_4_traces.log" "+log_file_5=./core_5_traces.log" "+log_file_6=./core_6_traces.log" "+log_file_7=./core_7_traces.log" "+log_file_8=./core_8_traces.log" "+log_file_9=./core_9_traces.log" "+log_file_10=./core_10_traces.log" "+log_file_11=./core_11_traces.log" "+log_file_12=./core_12_traces.log" "+log_file_13=./core_13_traces.log" "+log_file_14=./core_14_traces.log" "+log_file_15=./core_15_traces.log" "+log_file_16=./core_16_traces.log" "+log_file_17=./core_17_traces.log" "+log_file_18=./core_18_traces.log" "+log_file_19=./core_19_traces.log" "+log_file_20=./core_20_traces.log" "+log_file_21=./core_21_traces.log" "+log_file_22=./core_22_traces.log" "+log_file_23=./core_23_traces.log" "+log_file_24=./core_24_traces.log" "+log_file_25=./core_25_traces.log" "+log_file_26=./core_26_traces.log" "+log_file_27=./core_27_traces.log" "+log_file_28=./core_28_traces.log" "+log_file_29=./core_29_traces.log" "+log_file_30=./core_30_traces.log" "+log_file_31=./core_31_traces.log" "+log_file_32=./core_32_traces.log" "+log_file_33=./core_33_traces.log" "+log_file_34=./core_34_traces.log" "+log_file_35=./core_35_traces.log" "+log_file_36=./core_36_traces.log" "+log_file_37=./core_37_traces.log" "+log_file_38=./core_38_traces.log" "+log_file_39=./core_39_traces.log" "+log_file_40=./core_40_traces.log" "+log_file_41=./core_41_traces.log" "+log_file_42=./core_42_traces.log" "+log_file_43=./core_43_traces.log" "+log_file_44=./core_44_traces.log" "+log_file_45=./core_45_traces.log" "+log_file_46=./core_46_traces.log" "+log_file_47=./core_47_traces.log" "+log_file_48=./core_48_traces.log" "+log_file_49=./core_49_traces.log" "+log_file_50=./core_50_traces.log" "+log_file_51=./core_51_traces.log" "+log_file_52=./core_52_traces.log" "+log_file_53=./core_53_traces.log" "+log_file_54=./core_54_traces.log" "+log_file_55=./core_55_traces.log" "+log_file_56=./core_56_traces.log" "+log_file_57=./core_57_traces.log" "+log_file_58=./core_58_traces.log" "+log_file_59=./core_59_traces.log" "+log_file_60=./core_60_traces.log" "+log_file_61=./core_61_traces.log" "+log_file_62=./core_62_traces.log" "+log_file_63=./core_63_traces.log" "+log_file_64=./core_64_traces.log" "+log_file_65=./core_65_traces.log" "+log_file_66=./core_66_traces.log" "+log_file_67=./core_67_traces.log" "+log_file_68=./core_68_traces.log" "+log_file_69=./core_69_traces.log" "+log_file_70=./core_70_traces.log" "+log_file_71=./core_71_traces.log" "+log_file_72=./core_72_traces.log" "+log_file_73=./core_73_traces.log" "+log_file_74=./core_74_traces.log" "+log_file_75=./core_75_traces.log" "+log_file_76=./core_76_traces.log" "+log_file_77=./core_77_traces.log" "+log_file_78=./core_78_traces.log" "+log_file_79=./core_79_traces.log" "+log_file_80=./core_80_traces.log" "+log_file_81=./core_81_traces.log" "+log_file_82=./core_82_traces.log" "+log_file_83=./core_83_traces.log" "+log_file_84=./core_84_traces.log" "+log_file_85=./core_85_traces.log" "+log_file_86=./core_86_traces.log" "+log_file_87=./core_87_traces.log" "+log_file_88=./core_88_traces.log" "+log_file_89=./core_89_traces.log" "+log_file_90=./core_90_traces.log" "+log_file_91=./core_91_traces.log" "+log_file_92=./core_92_traces.log" "+log_file_93=./core_93_traces.log" "+log_file_94=./core_94_traces.log" "+log_file_95=./core_95_traces.log" "+log_file_96=./core_96_traces.log" "+log_file_97=./core_97_traces.log" "+log_file_98=./core_98_traces.log" "+log_file_99=./core_99_traces.log" "+log_file_100=./core_100_traces.log" "+log_file_101=./core_101_traces.log" "+log_file_102=./core_102_traces.log" "+log_file_103=./core_103_traces.log" "+log_file_104=./core_104_traces.log" "+log_file_105=./core_105_traces.log" "+log_file_106=./core_106_traces.log" "+log_file_107=./core_107_traces.log" "+log_file_108=./core_108_traces.log" "+log_file_109=./core_109_traces.log" "+log_file_110=./core_110_traces.log" "+log_file_111=./core_111_traces.log" "+log_file_112=./core_112_traces.log" "+log_file_113=./core_113_traces.log" "+log_file_114=./core_114_traces.log" "+log_file_115=./core_115_traces.log" "+log_file_116=./core_116_traces.log" "+log_file_117=./core_117_traces.log" "+log_file_118=./core_118_traces.log" "+log_file_119=./core_119_traces.log" "+log_file_120=./core_120_traces.log" "+log_file_121=./core_121_traces.log" "+log_file_122=./core_122_traces.log" "+log_file_123=./core_123_traces.log" "+log_file_124=./core_124_traces.log" "+log_file_125=./core_125_traces.log" "+log_file_126=./core_126_traces.log" "+log_file_127=./core_127_traces.log" "+log_file_128=./core_128_traces.log" "+log_file_129=./core_129_traces.log" "+log_file_130=./core_130_traces.log" "+log_file_131=./core_131_traces.log" "+log_file_132=./core_132_traces.log" "+log_file_133=./core_133_traces.log" "+log_file_134=./core_134_traces.log" "+log_file_135=./core_135_traces.log" "+log_file_136=./core_136_traces.log" "+log_file_137=./core_137_traces.log" "+log_file_138=./core_138_traces.log" "+log_file_139=./core_139_traces.log" "+log_file_140=./core_140_traces.log" "+log_file_141=./core_141_traces.log" "+log_file_142=./core_142_traces.log" "+log_file_143=./core_143_traces.log" "+log_file_144=./core_144_traces.log" "+log_file_145=./core_145_traces.log" "+log_file_146=./core_146_traces.log" "+log_file_147=./core_147_traces.log" "+log_file_148=./core_148_traces.log" "+log_file_149=./core_149_traces.log" "+log_file_150=./core_150_traces.log" "+log_file_151=./core_151_traces.log" "+log_file_152=./core_152_traces.log" "+log_file_153=./core_153_traces.log" "+log_file_154=./core_154_traces.log" "+log_file_155=./core_155_traces.log" "+log_file_156=./core_156_traces.log" "+log_file_157=./core_157_traces.log" "+log_file_158=./core_158_traces.log" "+log_file_159=./core_159_traces.log" "+log_file_160=./core_160_traces.log" "+log_file_161=./core_161_traces.log" "+log_file_162=./core_162_traces.log" "+log_file_163=./core_163_traces.log" "+log_file_164=./core_164_traces.log" "+log_file_165=./core_165_traces.log" "+log_file_166=./core_166_traces.log" "+log_file_167=./core_167_traces.log" "+log_file_168=./core_168_traces.log" "+log_file_169=./core_169_traces.log" "+log_file_170=./core_170_traces.log" "+log_file_171=./core_171_traces.log" "+log_file_172=./core_172_traces.log" "+log_file_173=./core_173_traces.log" "+log_file_174=./core_174_traces.log" "+log_file_175=./core_175_traces.log" "+log_file_176=./core_176_traces.log" "+log_file_177=./core_177_traces.log" "+log_file_178=./core_178_traces.log" "+log_file_179=./core_179_traces.log" "+log_file_180=./core_180_traces.log" "+log_file_181=./core_181_traces.log" "+log_file_182=./core_182_traces.log" "+log_file_183=./core_183_traces.log" "+log_file_184=./core_184_traces.log" "+log_file_185=./core_185_traces.log" "+log_file_186=./core_186_traces.log" "+log_file_187=./core_187_traces.log" "+log_file_188=./core_188_traces.log" "+log_file_189=./core_189_traces.log" "+log_file_190=./core_190_traces.log" "+log_file_191=./core_191_traces.log" "+log_file_192=./core_192_traces.log" "+log_file_193=./core_193_traces.log" "+log_file_194=./core_194_traces.log" "+log_file_195=./core_195_traces.log" "+log_file_196=./core_196_traces.log" "+log_file_197=./core_197_traces.log" "+log_file_198=./core_198_traces.log" "+log_file_199=./core_199_traces.log" "+log_file_200=./core_200_traces.log" "+log_file_201=./core_201_traces.log" "+log_file_202=./core_202_traces.log" "+log_file_203=./core_203_traces.log" "+log_file_204=./core_204_traces.log" "+log_file_205=./core_205_traces.log" "+log_file_206=./core_206_traces.log" "+log_file_207=./core_207_traces.log" "+log_file_208=./core_208_traces.log" "+log_file_209=./core_209_traces.log" "+log_file_210=./core_210_traces.log" "+log_file_211=./core_211_traces.log" "+log_file_212=./core_212_traces.log" "+log_file_213=./core_213_traces.log" "+log_file_214=./core_214_traces.log" "+log_file_215=./core_215_traces.log" "+log_file_216=./core_216_traces.log" "+log_file_217=./core_217_traces.log" "+log_file_218=./core_218_traces.log" "+log_file_219=./core_219_traces.log" "+log_file_220=./core_220_traces.log" "+log_file_221=./core_221_traces.log" "+log_file_222=./core_222_traces.log" "+log_file_223=./core_223_traces.log" "+log_file_224=./core_224_traces.log" "+log_file_225=./core_225_traces.log" "+log_file_226=./core_226_traces.log" "+log_file_227=./core_227_traces.log" "+log_file_228=./core_228_traces.log" "+log_file_229=./core_229_traces.log" "+log_file_230=./core_230_traces.log" "+log_file_231=./core_231_traces.log" "+log_file_232=./core_232_traces.log" "+log_file_233=./core_233_traces.log" "+log_file_234=./core_234_traces.log" "+log_file_235=./core_235_traces.log" "+log_file_236=./core_236_traces.log" "+log_file_237=./core_237_traces.log" "+log_file_238=./core_238_traces.log" "+log_file_239=./core_239_traces.log" "+log_file_240=./core_240_traces.log" "+log_file_241=./core_241_traces.log" "+log_file_242=./core_242_traces.log" "+log_file_243=./core_243_traces.log" "+log_file_244=./core_244_traces.log" "+log_file_245=./core_245_traces.log" "+log_file_246=./core_246_traces.log" "+log_file_247=./core_247_traces.log" "+log_file_248=./core_248_traces.log" "+log_file_249=./core_249_traces.log" "+log_file_250=./core_250_traces.log" "+log_file_251=./core_251_traces.log" "+log_file_252=./core_252_traces.log" "+log_file_253=./core_253_traces.log" "+log_file_254=./core_254_traces.log" "+log_file_255=./core_255_traces.log" "+itb_file=/scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb" 
# Start time: 13:46:58 on Jan 16,2025
# //  Questa Sim-64
# //  Version 2023.4 linux_x86_64 Oct  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.axi_pkg(fast)
# Loading work.redmule_mesh_pkg(fast)
# Loading work.redmule_tile_tb_pkg(fast)
# Loading work.idma_pkg(fast)
# Loading work.cf_math_pkg(fast)
# Loading work.obi_pkg(fast)
# Loading work.redmule_tile_pkg(fast)
# Loading work.redmule_mesh_tb_pkg(fast)
# Loading work.redmule_mesh_tb(fast)
# Loading work.cv32e40x_pkg(fast)
# Loading work.fpnew_pkg(fast)
# Loading work.hwpe_stream_package(fast)
# Loading work.hci_package(fast)
# Loading work.redmule_pkg(fast)
# Loading work.redmule_tile(fast)
# Loading work.axi_to_obi(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.rr_arb_tree(fast__1)
# Loading work.redmule_ctrl_sv_unit(fast)
# Loading work.redmule_castin_sv_unit(fast)
# Loading work.hci_core_fifo_sv_unit(fast)
# Loading work.redmule_castout_sv_unit(fast)
# Loading work.hci_core_assign_sv_unit(fast)
# Loading work.hwpe_stream_fifo_sv_unit(fast)
# Loading work.hwpe_stream_addressgen_v3_sv_unit(fast)
# Loading work.hci_core_sink_sv_unit(fast)
# Loading work.hwpe_ctrl_package(fast)
# Loading work.redmule_top(fast)
# Loading work.hci_core_assign(fast)
# Loading work.hci_core_mux_dynamic_sv_unit(fast)
# Loading work.hci_core_mux_dynamic(fast)
# Loading work.fpnew_cast_multi(fast)
# Loading work.hci_core_assign(fast__2)
# Loading work.hci_core_mux_dynamic(fast__1)
# Loading work.hci_core_fifo(fast)
# Loading work.hci_core_source_sv_unit(fast)
# Loading work.hci_core_source(fast)
# Loading work.hwpe_stream_assign_sv_unit(fast)
# Loading work.hwpe_stream_assign(fast)
# Loading work.redmule_row(fast)
# Loading work.cv32e40x_wrapper(fast)
# Loading work.cv32e40x_rvfi_pkg(fast)
# Loading work.cv32e40x_rvfi(fast)
# Loading work.cv32e40x_rvfi_sim_trace(fast)
# Loading work.obi_demux(fast)
# Loading work.hci_interconnect_sv_unit(fast)
# Loading work.hci_interconnect(fast)
# Loading work.hci_log_interconnect_l2_sv_unit(fast)
# Loading work.hci_log_interconnect_l2(fast)
# Loading work.hci_hwpe_interconnect(fast)
# Loading work.hci_hwpe_reorder_sv_unit(fast)
# Loading work.hci_hwpe_reorder(fast)
# Loading work.hci_shallow_interconnect_sv_unit(fast)
# Loading work.hci_shallow_interconnect(fast)
# Loading work.hci_core_assign(fast__4)
# Loading work.l1_spm(fast)
# Loading work.tc_sram(fast)
# Loading work.xif_inst_demux(fast)
# Loading work.idma_reg32_3d_reg_pkg(fast)
# Loading work.idma_ctrl(fast)
# Loading work.rr_arb_tree(fast__2)
# Loading work.idma_legalizer_page_splitter(fast)
# Loading work.riscv_instr_branch(fast)
# Loading work.snitch_icache_pkg(fast)
# Loading work.pulp_icache_wrap(fast)
# Loading work.rr_arb_tree(fast__3)
# Loading work.rr_arb_tree(fast__4)
# Loading work.tc_sram_impl(fast)
# Loading work.rr_arb_tree(fast__5)
# Loading work.axi_xbar(fast)
# Loading work.spill_register(fast__2)
# Loading work.spill_register(fast__4)
# Loading work.spill_register(fast__5)
# Loading work.spill_register(fast__6)
# Loading work.spill_register(fast__7)
# Loading work.rr_arb_tree(fast__6)
# Loading work.axi_id_prepend(fast)
# Loading work.rr_arb_tree(fast__7)
# Loading work.rr_arb_tree(fast__8)
# Loading work.fractal_sync_xif_inst_decoder(fast)
# Loading work.redmule_tile(fast__1)
# Loading work.redmule_tile(fast__2)
# Loading work.redmule_tile(fast__3)
# Loading work.redmule_tile(fast__4)
# Loading work.redmule_tile(fast__5)
# Loading work.redmule_tile(fast__6)
# Loading work.redmule_tile(fast__7)
# Loading work.redmule_tile(fast__8)
# Loading work.redmule_tile(fast__9)
# Loading work.redmule_tile(fast__10)
# Loading work.redmule_tile(fast__11)
# Loading work.redmule_tile(fast__12)
# Loading work.redmule_tile(fast__13)
# Loading work.redmule_tile(fast__14)
# Loading work.redmule_tile(fast__15)
# Loading work.redmule_tile(fast__16)
# Loading work.redmule_tile(fast__17)
# Loading work.redmule_tile(fast__18)
# Loading work.redmule_tile(fast__19)
# Loading work.redmule_tile(fast__20)
# Loading work.redmule_tile(fast__21)
# Loading work.redmule_tile(fast__22)
# Loading work.redmule_tile(fast__23)
# Loading work.redmule_tile(fast__24)
# Loading work.redmule_tile(fast__25)
# Loading work.redmule_tile(fast__26)
# Loading work.redmule_tile(fast__27)
# Loading work.redmule_tile(fast__28)
# Loading work.redmule_tile(fast__29)
# Loading work.redmule_tile(fast__30)
# Loading work.redmule_tile(fast__31)
# Loading work.redmule_tile(fast__32)
# Loading work.redmule_tile(fast__33)
# Loading work.redmule_tile(fast__34)
# Loading work.redmule_tile(fast__35)
# Loading work.redmule_tile(fast__36)
# Loading work.redmule_tile(fast__37)
# Loading work.redmule_tile(fast__38)
# Loading work.redmule_tile(fast__39)
# Loading work.redmule_tile(fast__40)
# Loading work.redmule_tile(fast__41)
# Loading work.redmule_tile(fast__42)
# Loading work.redmule_tile(fast__43)
# Loading work.redmule_tile(fast__44)
# Loading work.redmule_tile(fast__45)
# Loading work.redmule_tile(fast__46)
# Loading work.redmule_tile(fast__47)
# Loading work.redmule_tile(fast__48)
# Loading work.redmule_tile(fast__49)
# Loading work.redmule_tile(fast__50)
# Loading work.redmule_tile(fast__51)
# Loading work.redmule_tile(fast__52)
# Loading work.redmule_tile(fast__53)
# Loading work.redmule_tile(fast__54)
# Loading work.redmule_tile(fast__55)
# Loading work.redmule_tile(fast__56)
# Loading work.redmule_tile(fast__57)
# Loading work.redmule_tile(fast__58)
# Loading work.redmule_tile(fast__59)
# Loading work.redmule_tile(fast__60)
# Loading work.redmule_tile(fast__61)
# Loading work.redmule_tile(fast__62)
# Loading work.redmule_tile(fast__63)
# Loading work.redmule_tile(fast__64)
# Loading work.redmule_tile(fast__65)
# Loading work.redmule_tile(fast__66)
# Loading work.redmule_tile(fast__67)
# Loading work.redmule_tile(fast__68)
# Loading work.redmule_tile(fast__69)
# Loading work.redmule_tile(fast__70)
# Loading work.redmule_tile(fast__71)
# Loading work.redmule_tile(fast__72)
# Loading work.redmule_tile(fast__73)
# Loading work.redmule_tile(fast__74)
# Loading work.redmule_tile(fast__75)
# Loading work.redmule_tile(fast__76)
# Loading work.redmule_tile(fast__77)
# Loading work.redmule_tile(fast__78)
# Loading work.redmule_tile(fast__79)
# Loading work.redmule_tile(fast__80)
# Loading work.redmule_tile(fast__81)
# Loading work.redmule_tile(fast__82)
# Loading work.redmule_tile(fast__83)
# Loading work.redmule_tile(fast__84)
# Loading work.redmule_tile(fast__85)
# Loading work.redmule_tile(fast__86)
# Loading work.redmule_tile(fast__87)
# Loading work.redmule_tile(fast__88)
# Loading work.redmule_tile(fast__89)
# Loading work.redmule_tile(fast__90)
# Loading work.redmule_tile(fast__91)
# Loading work.redmule_tile(fast__92)
# Loading work.redmule_tile(fast__93)
# Loading work.redmule_tile(fast__94)
# Loading work.redmule_tile(fast__95)
# Loading work.redmule_tile(fast__96)
# Loading work.redmule_tile(fast__97)
# Loading work.redmule_tile(fast__98)
# Loading work.redmule_tile(fast__99)
# Loading work.redmule_tile(fast__100)
# Loading work.redmule_tile(fast__101)
# Loading work.redmule_tile(fast__102)
# Loading work.redmule_tile(fast__103)
# Loading work.redmule_tile(fast__104)
# Loading work.redmule_tile(fast__105)
# Loading work.redmule_tile(fast__106)
# Loading work.redmule_tile(fast__107)
# Loading work.redmule_tile(fast__108)
# Loading work.redmule_tile(fast__109)
# Loading work.redmule_tile(fast__110)
# Loading work.redmule_tile(fast__111)
# Loading work.redmule_tile(fast__112)
# Loading work.redmule_tile(fast__113)
# Loading work.redmule_tile(fast__114)
# Loading work.redmule_tile(fast__115)
# Loading work.redmule_tile(fast__116)
# Loading work.redmule_tile(fast__117)
# Loading work.redmule_tile(fast__118)
# Loading work.redmule_tile(fast__119)
# Loading work.redmule_tile(fast__120)
# Loading work.redmule_tile(fast__121)
# Loading work.redmule_tile(fast__122)
# Loading work.redmule_tile(fast__123)
# Loading work.redmule_tile(fast__124)
# Loading work.redmule_tile(fast__125)
# Loading work.redmule_tile(fast__126)
# Loading work.redmule_tile(fast__127)
# Loading work.redmule_tile(fast__128)
# Loading work.redmule_tile(fast__129)
# Loading work.redmule_tile(fast__130)
# Loading work.redmule_tile(fast__131)
# Loading work.redmule_tile(fast__132)
# Loading work.redmule_tile(fast__133)
# Loading work.redmule_tile(fast__134)
# Loading work.redmule_tile(fast__135)
# Loading work.redmule_tile(fast__136)
# Loading work.redmule_tile(fast__137)
# Loading work.redmule_tile(fast__138)
# Loading work.redmule_tile(fast__139)
# Loading work.redmule_tile(fast__140)
# Loading work.redmule_tile(fast__141)
# Loading work.redmule_tile(fast__142)
# Loading work.redmule_tile(fast__143)
# Loading work.redmule_tile(fast__144)
# Loading work.redmule_tile(fast__145)
# Loading work.redmule_tile(fast__146)
# Loading work.redmule_tile(fast__147)
# Loading work.redmule_tile(fast__148)
# Loading work.redmule_tile(fast__149)
# Loading work.redmule_tile(fast__150)
# Loading work.redmule_tile(fast__151)
# Loading work.redmule_tile(fast__152)
# Loading work.redmule_tile(fast__153)
# Loading work.redmule_tile(fast__154)
# Loading work.redmule_tile(fast__155)
# Loading work.redmule_tile(fast__156)
# Loading work.redmule_tile(fast__157)
# Loading work.redmule_tile(fast__158)
# Loading work.redmule_tile(fast__159)
# Loading work.redmule_tile(fast__160)
# Loading work.redmule_tile(fast__161)
# Loading work.redmule_tile(fast__162)
# Loading work.redmule_tile(fast__163)
# Loading work.redmule_tile(fast__164)
# Loading work.redmule_tile(fast__165)
# Loading work.redmule_tile(fast__166)
# Loading work.redmule_tile(fast__167)
# Loading work.redmule_tile(fast__168)
# Loading work.redmule_tile(fast__169)
# Loading work.redmule_tile(fast__170)
# Loading work.redmule_tile(fast__171)
# Loading work.redmule_tile(fast__172)
# Loading work.redmule_tile(fast__173)
# Loading work.redmule_tile(fast__174)
# Loading work.redmule_tile(fast__175)
# Loading work.redmule_tile(fast__176)
# Loading work.redmule_tile(fast__177)
# Loading work.redmule_tile(fast__178)
# Loading work.redmule_tile(fast__179)
# Loading work.redmule_tile(fast__180)
# Loading work.redmule_tile(fast__181)
# Loading work.redmule_tile(fast__182)
# Loading work.redmule_tile(fast__183)
# Loading work.redmule_tile(fast__184)
# Loading work.redmule_tile(fast__185)
# Loading work.redmule_tile(fast__186)
# Loading work.redmule_tile(fast__187)
# Loading work.redmule_tile(fast__188)
# Loading work.redmule_tile(fast__189)
# Loading work.redmule_tile(fast__190)
# Loading work.redmule_tile(fast__191)
# Loading work.redmule_tile(fast__192)
# Loading work.redmule_tile(fast__193)
# Loading work.redmule_tile(fast__194)
# Loading work.redmule_tile(fast__195)
# Loading work.redmule_tile(fast__196)
# Loading work.redmule_tile(fast__197)
# Loading work.redmule_tile(fast__198)
# Loading work.redmule_tile(fast__199)
# Loading work.redmule_tile(fast__200)
# Loading work.redmule_tile(fast__201)
# Loading work.redmule_tile(fast__202)
# Loading work.redmule_tile(fast__203)
# Loading work.redmule_tile(fast__204)
# Loading work.redmule_tile(fast__205)
# Loading work.redmule_tile(fast__206)
# Loading work.redmule_tile(fast__207)
# Loading work.redmule_tile(fast__208)
# Loading work.redmule_tile(fast__209)
# Loading work.redmule_tile(fast__210)
# Loading work.redmule_tile(fast__211)
# Loading work.redmule_tile(fast__212)
# Loading work.redmule_tile(fast__213)
# Loading work.redmule_tile(fast__214)
# Loading work.redmule_tile(fast__215)
# Loading work.redmule_tile(fast__216)
# Loading work.redmule_tile(fast__217)
# Loading work.redmule_tile(fast__218)
# Loading work.redmule_tile(fast__219)
# Loading work.redmule_tile(fast__220)
# Loading work.redmule_tile(fast__221)
# Loading work.redmule_tile(fast__222)
# Loading work.redmule_tile(fast__223)
# Loading work.redmule_tile(fast__224)
# Loading work.redmule_tile(fast__225)
# Loading work.redmule_tile(fast__226)
# Loading work.redmule_tile(fast__227)
# Loading work.redmule_tile(fast__228)
# Loading work.redmule_tile(fast__229)
# Loading work.redmule_tile(fast__230)
# Loading work.redmule_tile(fast__231)
# Loading work.redmule_tile(fast__232)
# Loading work.redmule_tile(fast__233)
# Loading work.redmule_tile(fast__234)
# Loading work.redmule_tile(fast__235)
# Loading work.redmule_tile(fast__236)
# Loading work.redmule_tile(fast__237)
# Loading work.redmule_tile(fast__238)
# Loading work.redmule_tile(fast__239)
# Loading work.redmule_tile(fast__240)
# Loading work.redmule_tile(fast__241)
# Loading work.redmule_tile(fast__242)
# Loading work.redmule_tile(fast__243)
# Loading work.redmule_tile(fast__244)
# Loading work.redmule_tile(fast__245)
# Loading work.redmule_tile(fast__246)
# Loading work.redmule_tile(fast__247)
# Loading work.redmule_tile(fast__248)
# Loading work.redmule_tile(fast__249)
# Loading work.redmule_tile(fast__250)
# Loading work.redmule_tile(fast__251)
# Loading work.redmule_tile(fast__252)
# Loading work.redmule_tile(fast__253)
# Loading work.redmule_tile(fast__254)
# Loading work.redmule_tile(fast__255)
# Loading work.floo_pkg(fast)
# Loading work.floo_axi_mesh_16x16_noc_pkg(fast)
# Loading work.redmule_mesh_vip(fast)
# Loading work.floo_axi_chimney(fast)
# Loading work.addr_decode(fast__2)
# Loading work.rr_arb_tree(fast__9)
# Loading work.floo_axi_chimney(fast__1)
# Loading work.floo_axi_router(fast)
# Loading work.rr_arb_tree(fast__10)
# Loading work.fractal_sync(fast)
# Loading work.fractal_sync(fast__1)
# Loading work.fractal_sync(fast__2)
# Loading work.fractal_sync(fast__3)
# Loading work.fractal_sync(fast__4)
# Loading work.fractal_sync(fast__5)
# Loading work.fractal_sync(fast__6)
# Loading work.fractal_sync(fast__7)
# Loading work.fractal_monitor(fast)
# Loading work.hci_core_intf(fast__10)
# Loading work.hci_mem_intf(fast__2)
# Loading work.hci_core_intf(fast__5)
# Loading work.hci_core_intf(fast__6)
# Loading work.hwpe_stream_intf_tcdm(fast__1)
# Loading work.hwpe_stream_intf_tcdm(fast__2)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# run -a
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_0
# RISC-V Trace: Writing log to: ./core_0_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_1
# RISC-V Trace: Writing log to: ./core_1_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_2
# RISC-V Trace: Writing log to: ./core_2_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_3
# RISC-V Trace: Writing log to: ./core_3_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_4
# RISC-V Trace: Writing log to: ./core_4_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_5
# RISC-V Trace: Writing log to: ./core_5_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_6
# RISC-V Trace: Writing log to: ./core_6_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_7
# RISC-V Trace: Writing log to: ./core_7_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_8
# RISC-V Trace: Writing log to: ./core_8_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_9
# RISC-V Trace: Writing log to: ./core_9_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_10
# RISC-V Trace: Writing log to: ./core_10_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_11
# RISC-V Trace: Writing log to: ./core_11_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_12
# RISC-V Trace: Writing log to: ./core_12_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_13
# RISC-V Trace: Writing log to: ./core_13_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_14
# RISC-V Trace: Writing log to: ./core_14_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_15
# RISC-V Trace: Writing log to: ./core_15_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_16
# RISC-V Trace: Writing log to: ./core_16_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_17
# RISC-V Trace: Writing log to: ./core_17_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_18
# RISC-V Trace: Writing log to: ./core_18_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_19
# RISC-V Trace: Writing log to: ./core_19_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_20
# RISC-V Trace: Writing log to: ./core_20_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_21
# RISC-V Trace: Writing log to: ./core_21_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_22
# RISC-V Trace: Writing log to: ./core_22_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_23
# RISC-V Trace: Writing log to: ./core_23_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_24
# RISC-V Trace: Writing log to: ./core_24_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_25
# RISC-V Trace: Writing log to: ./core_25_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_26
# RISC-V Trace: Writing log to: ./core_26_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_27
# RISC-V Trace: Writing log to: ./core_27_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_28
# RISC-V Trace: Writing log to: ./core_28_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_29
# RISC-V Trace: Writing log to: ./core_29_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_30
# RISC-V Trace: Writing log to: ./core_30_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_31
# RISC-V Trace: Writing log to: ./core_31_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_32
# RISC-V Trace: Writing log to: ./core_32_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_33
# RISC-V Trace: Writing log to: ./core_33_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_34
# RISC-V Trace: Writing log to: ./core_34_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_35
# RISC-V Trace: Writing log to: ./core_35_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_36
# RISC-V Trace: Writing log to: ./core_36_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_37
# RISC-V Trace: Writing log to: ./core_37_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_38
# RISC-V Trace: Writing log to: ./core_38_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_39
# RISC-V Trace: Writing log to: ./core_39_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_40
# RISC-V Trace: Writing log to: ./core_40_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_41
# RISC-V Trace: Writing log to: ./core_41_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_42
# RISC-V Trace: Writing log to: ./core_42_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_43
# RISC-V Trace: Writing log to: ./core_43_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_44
# RISC-V Trace: Writing log to: ./core_44_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_45
# RISC-V Trace: Writing log to: ./core_45_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_46
# RISC-V Trace: Writing log to: ./core_46_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_47
# RISC-V Trace: Writing log to: ./core_47_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_48
# RISC-V Trace: Writing log to: ./core_48_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_49
# RISC-V Trace: Writing log to: ./core_49_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_50
# RISC-V Trace: Writing log to: ./core_50_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_51
# RISC-V Trace: Writing log to: ./core_51_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_52
# RISC-V Trace: Writing log to: ./core_52_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_53
# RISC-V Trace: Writing log to: ./core_53_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_54
# RISC-V Trace: Writing log to: ./core_54_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_55
# RISC-V Trace: Writing log to: ./core_55_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_56
# RISC-V Trace: Writing log to: ./core_56_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_57
# RISC-V Trace: Writing log to: ./core_57_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_58
# RISC-V Trace: Writing log to: ./core_58_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_59
# RISC-V Trace: Writing log to: ./core_59_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_60
# RISC-V Trace: Writing log to: ./core_60_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_61
# RISC-V Trace: Writing log to: ./core_61_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_62
# RISC-V Trace: Writing log to: ./core_62_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_63
# RISC-V Trace: Writing log to: ./core_63_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_64
# RISC-V Trace: Writing log to: ./core_64_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_65
# RISC-V Trace: Writing log to: ./core_65_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_66
# RISC-V Trace: Writing log to: ./core_66_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_67
# RISC-V Trace: Writing log to: ./core_67_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_68
# RISC-V Trace: Writing log to: ./core_68_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_69
# RISC-V Trace: Writing log to: ./core_69_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_70
# RISC-V Trace: Writing log to: ./core_70_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_71
# RISC-V Trace: Writing log to: ./core_71_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_72
# RISC-V Trace: Writing log to: ./core_72_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_73
# RISC-V Trace: Writing log to: ./core_73_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_74
# RISC-V Trace: Writing log to: ./core_74_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_75
# RISC-V Trace: Writing log to: ./core_75_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_76
# RISC-V Trace: Writing log to: ./core_76_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_77
# RISC-V Trace: Writing log to: ./core_77_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_78
# RISC-V Trace: Writing log to: ./core_78_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_79
# RISC-V Trace: Writing log to: ./core_79_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_80
# RISC-V Trace: Writing log to: ./core_80_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_81
# RISC-V Trace: Writing log to: ./core_81_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_82
# RISC-V Trace: Writing log to: ./core_82_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_83
# RISC-V Trace: Writing log to: ./core_83_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_84
# RISC-V Trace: Writing log to: ./core_84_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_85
# RISC-V Trace: Writing log to: ./core_85_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_86
# RISC-V Trace: Writing log to: ./core_86_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_87
# RISC-V Trace: Writing log to: ./core_87_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_88
# RISC-V Trace: Writing log to: ./core_88_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_89
# RISC-V Trace: Writing log to: ./core_89_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_90
# RISC-V Trace: Writing log to: ./core_90_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_91
# RISC-V Trace: Writing log to: ./core_91_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_92
# RISC-V Trace: Writing log to: ./core_92_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_93
# RISC-V Trace: Writing log to: ./core_93_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_94
# RISC-V Trace: Writing log to: ./core_94_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_95
# RISC-V Trace: Writing log to: ./core_95_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_96
# RISC-V Trace: Writing log to: ./core_96_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_97
# RISC-V Trace: Writing log to: ./core_97_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_98
# RISC-V Trace: Writing log to: ./core_98_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_99
# RISC-V Trace: Writing log to: ./core_99_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_100
# RISC-V Trace: Writing log to: ./core_100_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_101
# RISC-V Trace: Writing log to: ./core_101_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_102
# RISC-V Trace: Writing log to: ./core_102_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_103
# RISC-V Trace: Writing log to: ./core_103_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_104
# RISC-V Trace: Writing log to: ./core_104_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_105
# RISC-V Trace: Writing log to: ./core_105_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_106
# RISC-V Trace: Writing log to: ./core_106_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_107
# RISC-V Trace: Writing log to: ./core_107_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_108
# RISC-V Trace: Writing log to: ./core_108_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_109
# RISC-V Trace: Writing log to: ./core_109_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_110
# RISC-V Trace: Writing log to: ./core_110_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_111
# RISC-V Trace: Writing log to: ./core_111_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_112
# RISC-V Trace: Writing log to: ./core_112_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_113
# RISC-V Trace: Writing log to: ./core_113_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_114
# RISC-V Trace: Writing log to: ./core_114_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_115
# RISC-V Trace: Writing log to: ./core_115_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_116
# RISC-V Trace: Writing log to: ./core_116_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_117
# RISC-V Trace: Writing log to: ./core_117_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_118
# RISC-V Trace: Writing log to: ./core_118_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_119
# RISC-V Trace: Writing log to: ./core_119_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_120
# RISC-V Trace: Writing log to: ./core_120_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_121
# RISC-V Trace: Writing log to: ./core_121_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_122
# RISC-V Trace: Writing log to: ./core_122_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_123
# RISC-V Trace: Writing log to: ./core_123_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_124
# RISC-V Trace: Writing log to: ./core_124_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_125
# RISC-V Trace: Writing log to: ./core_125_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_126
# RISC-V Trace: Writing log to: ./core_126_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_127
# RISC-V Trace: Writing log to: ./core_127_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_128
# RISC-V Trace: Writing log to: ./core_128_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_129
# RISC-V Trace: Writing log to: ./core_129_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_130
# RISC-V Trace: Writing log to: ./core_130_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_131
# RISC-V Trace: Writing log to: ./core_131_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_132
# RISC-V Trace: Writing log to: ./core_132_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_133
# RISC-V Trace: Writing log to: ./core_133_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_134
# RISC-V Trace: Writing log to: ./core_134_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_135
# RISC-V Trace: Writing log to: ./core_135_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_136
# RISC-V Trace: Writing log to: ./core_136_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_137
# RISC-V Trace: Writing log to: ./core_137_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_138
# RISC-V Trace: Writing log to: ./core_138_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_139
# RISC-V Trace: Writing log to: ./core_139_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_140
# RISC-V Trace: Writing log to: ./core_140_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_141
# RISC-V Trace: Writing log to: ./core_141_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_142
# RISC-V Trace: Writing log to: ./core_142_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_143
# RISC-V Trace: Writing log to: ./core_143_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_144
# RISC-V Trace: Writing log to: ./core_144_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_145
# RISC-V Trace: Writing log to: ./core_145_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_146
# RISC-V Trace: Writing log to: ./core_146_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_147
# RISC-V Trace: Writing log to: ./core_147_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_148
# RISC-V Trace: Writing log to: ./core_148_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_149
# RISC-V Trace: Writing log to: ./core_149_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_150
# RISC-V Trace: Writing log to: ./core_150_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_151
# RISC-V Trace: Writing log to: ./core_151_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_152
# RISC-V Trace: Writing log to: ./core_152_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_153
# RISC-V Trace: Writing log to: ./core_153_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_154
# RISC-V Trace: Writing log to: ./core_154_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_155
# RISC-V Trace: Writing log to: ./core_155_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_156
# RISC-V Trace: Writing log to: ./core_156_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_157
# RISC-V Trace: Writing log to: ./core_157_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_158
# RISC-V Trace: Writing log to: ./core_158_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_159
# RISC-V Trace: Writing log to: ./core_159_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_160
# RISC-V Trace: Writing log to: ./core_160_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_161
# RISC-V Trace: Writing log to: ./core_161_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_162
# RISC-V Trace: Writing log to: ./core_162_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_163
# RISC-V Trace: Writing log to: ./core_163_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_164
# RISC-V Trace: Writing log to: ./core_164_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_165
# RISC-V Trace: Writing log to: ./core_165_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_166
# RISC-V Trace: Writing log to: ./core_166_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_167
# RISC-V Trace: Writing log to: ./core_167_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_168
# RISC-V Trace: Writing log to: ./core_168_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_169
# RISC-V Trace: Writing log to: ./core_169_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_170
# RISC-V Trace: Writing log to: ./core_170_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_171
# RISC-V Trace: Writing log to: ./core_171_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_172
# RISC-V Trace: Writing log to: ./core_172_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_173
# RISC-V Trace: Writing log to: ./core_173_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_174
# RISC-V Trace: Writing log to: ./core_174_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_175
# RISC-V Trace: Writing log to: ./core_175_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_176
# RISC-V Trace: Writing log to: ./core_176_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_177
# RISC-V Trace: Writing log to: ./core_177_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_178
# RISC-V Trace: Writing log to: ./core_178_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_179
# RISC-V Trace: Writing log to: ./core_179_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_180
# RISC-V Trace: Writing log to: ./core_180_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_181
# RISC-V Trace: Writing log to: ./core_181_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_182
# RISC-V Trace: Writing log to: ./core_182_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_183
# RISC-V Trace: Writing log to: ./core_183_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_184
# RISC-V Trace: Writing log to: ./core_184_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_185
# RISC-V Trace: Writing log to: ./core_185_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_186
# RISC-V Trace: Writing log to: ./core_186_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_187
# RISC-V Trace: Writing log to: ./core_187_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_188
# RISC-V Trace: Writing log to: ./core_188_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_189
# RISC-V Trace: Writing log to: ./core_189_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_190
# RISC-V Trace: Writing log to: ./core_190_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_191
# RISC-V Trace: Writing log to: ./core_191_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_192
# RISC-V Trace: Writing log to: ./core_192_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_193
# RISC-V Trace: Writing log to: ./core_193_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_194
# RISC-V Trace: Writing log to: ./core_194_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_195
# RISC-V Trace: Writing log to: ./core_195_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_196
# RISC-V Trace: Writing log to: ./core_196_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_197
# RISC-V Trace: Writing log to: ./core_197_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_198
# RISC-V Trace: Writing log to: ./core_198_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_199
# RISC-V Trace: Writing log to: ./core_199_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_200
# RISC-V Trace: Writing log to: ./core_200_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_201
# RISC-V Trace: Writing log to: ./core_201_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_202
# RISC-V Trace: Writing log to: ./core_202_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_203
# RISC-V Trace: Writing log to: ./core_203_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_204
# RISC-V Trace: Writing log to: ./core_204_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_205
# RISC-V Trace: Writing log to: ./core_205_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_206
# RISC-V Trace: Writing log to: ./core_206_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_207
# RISC-V Trace: Writing log to: ./core_207_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_208
# RISC-V Trace: Writing log to: ./core_208_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_209
# RISC-V Trace: Writing log to: ./core_209_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_210
# RISC-V Trace: Writing log to: ./core_210_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_211
# RISC-V Trace: Writing log to: ./core_211_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_212
# RISC-V Trace: Writing log to: ./core_212_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_213
# RISC-V Trace: Writing log to: ./core_213_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_214
# RISC-V Trace: Writing log to: ./core_214_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_215
# RISC-V Trace: Writing log to: ./core_215_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_216
# RISC-V Trace: Writing log to: ./core_216_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_217
# RISC-V Trace: Writing log to: ./core_217_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_218
# RISC-V Trace: Writing log to: ./core_218_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_219
# RISC-V Trace: Writing log to: ./core_219_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_220
# RISC-V Trace: Writing log to: ./core_220_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_221
# RISC-V Trace: Writing log to: ./core_221_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_222
# RISC-V Trace: Writing log to: ./core_222_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_223
# RISC-V Trace: Writing log to: ./core_223_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_224
# RISC-V Trace: Writing log to: ./core_224_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_225
# RISC-V Trace: Writing log to: ./core_225_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_226
# RISC-V Trace: Writing log to: ./core_226_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_227
# RISC-V Trace: Writing log to: ./core_227_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_228
# RISC-V Trace: Writing log to: ./core_228_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_229
# RISC-V Trace: Writing log to: ./core_229_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_230
# RISC-V Trace: Writing log to: ./core_230_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_231
# RISC-V Trace: Writing log to: ./core_231_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_232
# RISC-V Trace: Writing log to: ./core_232_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_233
# RISC-V Trace: Writing log to: ./core_233_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_234
# RISC-V Trace: Writing log to: ./core_234_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_235
# RISC-V Trace: Writing log to: ./core_235_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_236
# RISC-V Trace: Writing log to: ./core_236_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_237
# RISC-V Trace: Writing log to: ./core_237_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_238
# RISC-V Trace: Writing log to: ./core_238_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_239
# RISC-V Trace: Writing log to: ./core_239_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_240
# RISC-V Trace: Writing log to: ./core_240_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_241
# RISC-V Trace: Writing log to: ./core_241_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_242
# RISC-V Trace: Writing log to: ./core_242_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_243
# RISC-V Trace: Writing log to: ./core_243_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_244
# RISC-V Trace: Writing log to: ./core_244_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_245
# RISC-V Trace: Writing log to: ./core_245_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_246
# RISC-V Trace: Writing log to: ./core_246_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_247
# RISC-V Trace: Writing log to: ./core_247_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_248
# RISC-V Trace: Writing log to: ./core_248_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_249
# RISC-V Trace: Writing log to: ./core_249_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_250
# RISC-V Trace: Writing log to: ./core_250_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_251
# RISC-V Trace: Writing log to: ./core_251_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_252
# RISC-V Trace: Writing log to: ./core_252_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_253
# RISC-V Trace: Writing log to: ./core_253_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_254
# RISC-V Trace: Writing log to: ./core_254_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_255
# RISC-V Trace: Writing log to: ./core_255_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [mhartid 4] Starting NoC Synch test...
# [mhartid 5] Starting NoC Synch test...
# [mhartid 6] Starting NoC Synch test...
# [mhartid 7] Starting NoC Synch test...
# [mhartid 8] Starting NoC Synch test...
# [mhartid 9] Starting NoC Synch test...
# [mhartid 0] Starting NoC Synch test...
# [mhartid 1] Starting NoC Synch test...
# [mhartid 2] Starting NoC Synch test...
# [mhartid 3] Starting NoC Synch test...
# [mhartid 10] Starting NoC Synch test...
# [mhartid 11] Starting NoC Synch test...
# [mhartid 12] Starting NoC Synch test...
# [mhartid 13] Starting NoC Synch test...
# [mhartid 14] Starting NoC Synch test...
# [mhartid 15] Starting NoC Synch test...
# [mhartid 16] Starting NoC Synch test...
# [mhartid 17] Starting NoC Synch test...
# [mhartid 18] Starting NoC Synch test...
# [mhartid 19] Starting NoC Synch test...
# [mhartid 20] Starting NoC Synch test...
# [mhartid 21] Starting NoC Synch test...
# [mhartid 22] Starting NoC Synch test...
# [mhartid 23] Starting NoC Synch test...
# [mhartid 24] Starting NoC Synch test...
# [mhartid 25] Starting NoC Synch test...
# [mhartid 26] Starting NoC Synch test...
# [mhartid 27] Starting NoC Synch test...
# [mhartid 28] Starting NoC Synch test...
# [mhartid 29] Starting NoC Synch test...
# [mhartid 30] Starting NoC Synch test...
# [mhartid 31] Starting NoC Synch test...
# [mhartid 36] Starting NoC Synch test...
# [mhartid 37] Starting NoC Synch test...
# [mhartid 38] Starting NoC Synch test...
# [mhartid 39] Starting NoC Synch test...
# [mhartid 40] Starting NoC Synch test...
# [mhartid 41] Starting NoC Synch test...
# [mhartid 32] Starting NoC Synch test...
# [mhartid 33] Starting NoC Synch test...
# [mhartid 34] Starting NoC Synch test...
# [mhartid 35] Starting NoC Synch test...
# [mhartid 42] Starting NoC Synch test...
# [mhartid 43] Starting NoC Synch test...
# [mhartid 44] Starting NoC Synch test...
# [mhartid 45] Starting NoC Synch test...
# [mhartid 46] Starting NoC Synch test...
# [mhartid 47] Starting NoC Synch test...
# [mhartid 52] Starting NoC Synch test...
# [mhartid 53] Starting NoC Synch test...
# [mhartid 54] Starting NoC Synch test...
# [mhartid 55] Starting NoC Synch test...
# [mhartid 56] Starting NoC Synch test...
# [mhartid 57] Starting NoC Synch test...
# [mhartid 48] Starting NoC Synch test...
# [mhartid 49] Starting NoC Synch test...
# [mhartid 50] Starting NoC Synch test...
# [mhartid 51] Starting NoC Synch test...
# [mhartid 58] Starting NoC Synch test...
# [mhartid 59] Starting NoC Synch test...
# [mhartid 60] Starting NoC Synch test...
# [mhartid 61] Starting NoC Synch test...
# [mhartid 62] Starting NoC Synch test...
# [mhartid 63] Starting NoC Synch test...
# [mhartid 0] Running XY algorithm...
# [mhartid 1] Running XY algorithm...
# [mhartid 2] Running XY algorithm...
# [mhartid 3] Running XY algorithm...
# [mhartid 4] Running XY algorithm...
# [mhartid 5] Running XY algorithm...
# [mhartid 6] Running XY algorithm...
# [mhartid 7] Running XY algorithm...
# [mhartid 8] Running XY algorithm...
# [mhartid 9] Running XY algorithm...
# [mhartid 64] Starting NoC Synch test...
# [mhartid 65] Starting NoC Synch test...
# [mhartid 66] Starting NoC Synch test...
# [mhartid 67] Starting NoC Synch test...
# [mhartid 68] Starting NoC Synch test...
# [mhartid 69] Starting NoC Synch test...
# [mhartid 70] Starting NoC Synch test...
# [mhartid 71] Starting NoC Synch test...
# [mhartid 72] Starting NoC Synch test...
# [mhartid 73] Starting NoC Synch test...
# [mhartid 74] Starting NoC Synch test...
# [mhartid 75] Starting NoC Synch test...
# [mhartid 76] Starting NoC Synch test...
# [mhartid 77] Starting NoC Synch test...
# [mhartid 78] Starting NoC Synch test...
# [mhartid 79] Starting NoC Synch test...
# [mhartid 10] Running XY algorithm...
# [mhartid 11] Running XY algorithm...
# [mhartid 12] Running XY algorithm...
# [mhartid 13] Running XY algorithm...
# [mhartid 14] Running XY algorithm...
# [mhartid 15] Running XY algorithm...
# [mhartid 80] Starting NoC Synch test...
# [mhartid 81] Starting NoC Synch test...
# [mhartid 82] Starting NoC Synch test...
# [mhartid 83] Starting NoC Synch test...
# [mhartid 84] Starting NoC Synch test...
# [mhartid 85] Starting NoC Synch test...
# [mhartid 86] Starting NoC Synch test...
# [mhartid 87] Starting NoC Synch test...
# [mhartid 88] Starting NoC Synch test...
# [mhartid 89] Starting NoC Synch test...
# [mhartid 90] Starting NoC Synch test...
# [mhartid 91] Starting NoC Synch test...
# [mhartid 92] Starting NoC Synch test...
# [mhartid 93] Starting NoC Synch test...
# [mhartid 94] Starting NoC Synch test...
# [mhartid 95] Starting NoC Synch test...
# [mhartid 96] Starting NoC Synch test...
# [mhartid 97] Starting NoC Synch test...
# [mhartid 98] Starting NoC Synch test...
# [mhartid 99] Starting NoC Synch test...
# [mhartid 16] Running XY algorithm...
# [mhartid 17] Running XY algorithm...
# [mhartid 18] Running XY algorithm...
# [mhartid 19] Running XY algorithm...
# [mhartid 20] Running XY algorithm...
# [mhartid 21] Running XY algorithm...
# [mhartid 22] Running XY algorithm...
# [mhartid 23] Running XY algorithm...
# [mhartid 24] Running XY algorithm...
# [mhartid 25] Running XY algorithm...
# [mhartid 26] Running XY algorithm...
# [mhartid 27] Running XY algorithm...
# [mhartid 28] Running XY algorithm...
# [mhartid 29] Running XY algorithm...
# [mhartid 30] Running XY algorithm...
# [mhartid 31] Running XY algorithm...
# [mhartid 106] Starting NoC Synch test...
# [mhartid 107] Starting NoC Synch test...
# [mhartid 108] Starting NoC Synch test...
# [mhartid 109] Starting NoC Synch test...
# [mhartid 110] Starting NoC Synch test...
# [mhartid 111] Starting NoC Synch test...
# [mhartid 100] Starting NoC Synch test...
# [mhartid 101] Starting NoC Synch test...
# [mhartid 102] Starting NoC Synch test...
# [mhartid 103] Starting NoC Synch test...
# [mhartid 104] Starting NoC Synch test...
# [mhartid 105] Starting NoC Synch test...
# [mhartid 116] Starting NoC Synch test...
# [mhartid 117] Starting NoC Synch test...
# [mhartid 118] Starting NoC Synch test...
# [mhartid 119] Starting NoC Synch test...
# [mhartid 120] Starting NoC Synch test...
# [mhartid 121] Starting NoC Synch test...
# [mhartid 122] Starting NoC Synch test...
# [mhartid 123] Starting NoC Synch test...
# [mhartid 124] Starting NoC Synch test...
# [mhartid 125] Starting NoC Synch test...
# [mhartid 126] Starting NoC Synch test...
# [mhartid 127] Starting NoC Synch test...
# [mhartid 112] Starting NoC Synch test...
# [mhartid 113] Starting NoC Synch test...
# [mhartid 114] Starting NoC Synch test...
# [mhartid 115] Starting NoC Synch test...
# [mhartid 36] Running XY algorithm...
# [mhartid 37] Running XY algorithm...
# [mhartid 38] Running XY algorithm...
# [mhartid 39] Running XY algorithm...
# [mhartid 40] Running XY algorithm...
# [mhartid 41] Running XY algorithm...
# [mhartid 32] Running XY algorithm...
# [mhartid 33] Running XY algorithm...
# [mhartid 34] Running XY algorithm...
# [mhartid 35] Running XY algorithm...
# [mhartid 42] Running XY algorithm...
# [mhartid 43] Running XY algorithm...
# [mhartid 44] Running XY algorithm...
# [mhartid 45] Running XY algorithm...
# [mhartid 46] Running XY algorithm...
# [mhartid 47] Running XY algorithm...
# [mhartid 132] Starting NoC Synch test...
# [mhartid 133] Starting NoC Synch test...
# [mhartid 134] Starting NoC Synch test...
# [mhartid 135] Starting NoC Synch test...
# [mhartid 136] Starting NoC Synch test...
# [mhartid 137] Starting NoC Synch test...
# [mhartid 138] Starting NoC Synch test...
# [mhartid 139] Starting NoC Synch test...
# [mhartid 140] Starting NoC Synch test...
# [mhartid 141] Starting NoC Synch test...
# [mhartid 142] Starting NoC Synch test...
# [mhartid 143] Starting NoC Synch test...
# [mhartid 128] Starting NoC Synch test...
# [mhartid 129] Starting NoC Synch test...
# [mhartid 130] Starting NoC Synch test...
# [mhartid 131] Starting NoC Synch test...
# [mhartid 154] Starting NoC Synch test...
# [mhartid 155] Starting NoC Synch test...
# [mhartid 156] Starting NoC Synch test...
# [mhartid 157] Starting NoC Synch test...
# [mhartid 158] Starting NoC Synch test...
# [mhartid 159] Starting NoC Synch test...
# [mhartid 144] Starting NoC Synch test...
# [mhartid 145] Starting NoC Synch test...
# [mhartid 146] Starting NoC Synch test...
# [mhartid 147] Starting NoC Synch test...
# [mhartid 148] Starting NoC Synch test...
# [mhartid 149] Starting NoC Synch test...
# [mhartid 150] Starting NoC Synch test...
# [mhartid 151] Starting NoC Synch test...
# [mhartid 152] Starting NoC Synch test...
# [mhartid 153] Starting NoC Synch test...
# [mhartid 48] Running XY algorithm...
# [mhartid 49] Running XY algorithm...
# [mhartid 50] Running XY algorithm...
# [mhartid 51] Running XY algorithm...
# [mhartid 52] Running XY algorithm...
# [mhartid 53] Running XY algorithm...
# [mhartid 54] Running XY algorithm...
# [mhartid 55] Running XY algorithm...
# [mhartid 56] Running XY algorithm...
# [mhartid 57] Running XY algorithm...
# [mhartid 58] Running XY algorithm...
# [mhartid 59] Running XY algorithm...
# [mhartid 60] Running XY algorithm...
# [mhartid 61] Running XY algorithm...
# [mhartid 62] Running XY algorithm...
# [mhartid 63] Running XY algorithm...
# [mhartid 164] Starting NoC Synch test...
# [mhartid 165] Starting NoC Synch test...
# [mhartid 166] Starting NoC Synch test...
# [mhartid 167] Starting NoC Synch test...
# [mhartid 168] Starting NoC Synch test...
# [mhartid 169] Starting NoC Synch test...
# [mhartid 160] Starting NoC Synch test...
# [mhartid 161] Starting NoC Synch test...
# [mhartid 162] Starting NoC Synch test...
# [mhartid 163] Starting NoC Synch test...
# [mhartid 170] Starting NoC Synch test...
# [mhartid 171] Starting NoC Synch test...
# [mhartid 172] Starting NoC Synch test...
# [mhartid 173] Starting NoC Synch test...
# [mhartid 174] Starting NoC Synch test...
# [mhartid 175] Starting NoC Synch test...
# [mhartid 176] Starting NoC Synch test...
# [mhartid 177] Starting NoC Synch test...
# [mhartid 178] Starting NoC Synch test...
# [mhartid 179] Starting NoC Synch test...
# [mhartid 74] Running XY algorithm...
# [mhartid 75] Running XY algorithm...
# [mhartid 76] Running XY algorithm...
# [mhartid 77] Running XY algorithm...
# [mhartid 78] Running XY algorithm...
# [mhartid 79] Running XY algorithm...
# [mhartid 180] Starting NoC Synch test...
# [mhartid 181] Starting NoC Synch test...
# [mhartid 182] Starting NoC Synch test...
# [mhartid 183] Starting NoC Synch test...
# [mhartid 184] Starting NoC Synch test...
# [mhartid 185] Starting NoC Synch test...
# [mhartid 186] Starting NoC Synch test...
# [mhartid 187] Starting NoC Synch test...
# [mhartid 188] Starting NoC Synch test...
# [mhartid 189] Starting NoC Synch test...
# [mhartid 190] Starting NoC Synch test...
# [mhartid 191] Starting NoC Synch test...
# [mhartid 64] Running XY algorithm...
# [mhartid 65] Running XY algorithm...
# [mhartid 66] Running XY algorithm...
# [mhartid 67] Running XY algorithm...
# [mhartid 68] Running XY algorithm...
# [mhartid 69] Running XY algorithm...
# [mhartid 70] Running XY algorithm...
# [mhartid 71] Running XY algorithm...
# [mhartid 72] Running XY algorithm...
# [mhartid 73] Running XY algorithm...
# [mhartid 192] Starting NoC Synch test...
# [mhartid 193] Starting NoC Synch test...
# [mhartid 194] Starting NoC Synch test...
# [mhartid 195] Starting NoC Synch test...
# [mhartid 202] Starting NoC Synch test...
# [mhartid 203] Starting NoC Synch test...
# [mhartid 204] Starting NoC Synch test...
# [mhartid 205] Starting NoC Synch test...
# [mhartid 206] Starting NoC Synch test...
# [mhartid 207] Starting NoC Synch test...
# [mhartid 196] Starting NoC Synch test...
# [mhartid 197] Starting NoC Synch test...
# [mhartid 198] Starting NoC Synch test...
# [mhartid 199] Starting NoC Synch test...
# [mhartid 200] Starting NoC Synch test...
# [mhartid 201] Starting NoC Synch test...
# [mhartid 84] Running XY algorithm...
# [mhartid 85] Running XY algorithm...
# [mhartid 86] Running XY algorithm...
# [mhartid 87] Running XY algorithm...
# [mhartid 88] Running XY algorithm...
# [mhartid 89] Running XY algorithm...
# [mhartid 80] Running XY algorithm...
# [mhartid 81] Running XY algorithm...
# [mhartid 82] Running XY algorithm...
# [mhartid 83] Running XY algorithm...
# [mhartid 90] Running XY algorithm...
# [mhartid 91] Running XY algorithm...
# [mhartid 92] Running XY algorithm...
# [mhartid 93] Running XY algorithm...
# [mhartid 94] Running XY algorithm...
# [mhartid 95] Running XY algorithm...
# [mhartid 218] Starting NoC Synch test...
# [mhartid 219] Starting NoC Synch test...
# [mhartid 220] Starting NoC Synch test...
# [mhartid 221] Starting NoC Synch test...
# [mhartid 222] Starting NoC Synch test...
# [mhartid 223] Starting NoC Synch test...
# [mhartid 208] Starting NoC Synch test...
# [mhartid 209] Starting NoC Synch test...
# [mhartid 210] Starting NoC Synch test...
# [mhartid 211] Starting NoC Synch test...
# [mhartid 212] Starting NoC Synch test...
# [mhartid 213] Starting NoC Synch test...
# [mhartid 214] Starting NoC Synch test...
# [mhartid 215] Starting NoC Synch test...
# [mhartid 216] Starting NoC Synch test...
# [mhartid 217] Starting NoC Synch test...
# [mhartid 224] Starting NoC Synch test...
# [mhartid 225] Starting NoC Synch test...
# [mhartid 226] Starting NoC Synch test...
# [mhartid 227] Starting NoC Synch test...
# [mhartid 234] Starting NoC Synch test...
# [mhartid 235] Starting NoC Synch test...
# [mhartid 236] Starting NoC Synch test...
# [mhartid 237] Starting NoC Synch test...
# [mhartid 238] Starting NoC Synch test...
# [mhartid 239] Starting NoC Synch test...
# [mhartid 228] Starting NoC Synch test...
# [mhartid 229] Starting NoC Synch test...
# [mhartid 230] Starting NoC Synch test...
# [mhartid 231] Starting NoC Synch test...
# [mhartid 232] Starting NoC Synch test...
# [mhartid 233] Starting NoC Synch test...
# [mhartid 96] Running XY algorithm...
# [mhartid 97] Running XY algorithm...
# [mhartid 98] Running XY algorithm...
# [mhartid 99] Running XY algorithm...
# [mhartid 244] Starting NoC Synch test...
# [mhartid 245] Starting NoC Synch test...
# [mhartid 246] Starting NoC Synch test...
# [mhartid 247] Starting NoC Synch test...
# [mhartid 248] Starting NoC Synch test...
# [mhartid 249] Starting NoC Synch test...
# [mhartid 240] Starting NoC Synch test...
# [mhartid 241] Starting NoC Synch test...
# [mhartid 242] Starting NoC Synch test...
# [mhartid 243] Starting NoC Synch test...
# [mhartid 250] Starting NoC Synch test...
# [mhartid 251] Starting NoC Synch test...
# [mhartid 252] Starting NoC Synch test...
# [mhartid 253] Starting NoC Synch test...
# [mhartid 254] Starting NoC Synch test...
# [mhartid 255] Starting NoC Synch test...
# [mhartid 106] Running XY algorithm...
# [mhartid 107] Running XY algorithm...
# [mhartid 108] Running XY algorithm...
# [mhartid 109] Running XY algorithm...
# [mhartid 110] Running XY algorithm...
# [mhartid 111] Running XY algorithm...
# [mhartid 100] Running XY algorithm...
# [mhartid 101] Running XY algorithm...
# [mhartid 102] Running XY algorithm...
# [mhartid 103] Running XY algorithm...
# [mhartid 104] Running XY algorithm...
# [mhartid 105] Running XY algorithm...
# [mhartid 122] Running XY algorithm...
# [mhartid 123] Running XY algorithm...
# [mhartid 124] Running XY algorithm...
# [mhartid 125] Running XY algorithm...
# [mhartid 126] Running XY algorithm...
# [mhartid 127] Running XY algorithm...
# [mhartid 116] Running XY algorithm...
# [mhartid 117] Running XY algorithm...
# [mhartid 118] Running XY algorithm...
# [mhartid 119] Running XY algorithm...
# [mhartid 120] Running XY algorithm...
# [mhartid 121] Running XY algorithm...
# [mhartid 112] Running XY algorithm...
# [mhartid 113] Running XY algorithm...
# [mhartid 114] Running XY algorithm...
# [mhartid 115] Running XY algorithm...
# [mhartid 138] Running XY algorithm...
# [mhartid 139] Running XY algorithm...
# [mhartid 140] Running XY algorithm...
# [mhartid 141] Running XY algorithm...
# [mhartid 142] Running XY algorithm...
# [mhartid 143] Running XY algorithm...
# [mhartid 132] Running XY algorithm...
# [mhartid 133] Running XY algorithm...
# [mhartid 134] Running XY algorithm...
# [mhartid 135] Running XY algorithm...
# [mhartid 136] Running XY algorithm...
# [mhartid 137] Running XY algorithm...
# [mhartid 128] Running XY algorithm...
# [mhartid 129] Running XY algorithm...
# [mhartid 130] Running XY algorithm...
# [mhartid 131] Running XY algorithm...
# [mhartid 144] Running XY algorithm...
# [mhartid 145] Running XY algorithm...
# [mhartid 146] Running XY algorithm...
# [mhartid 147] Running XY algorithm...
# [mhartid 154] Running XY algorithm...
# [mhartid 155] Running XY algorithm...
# [mhartid 156] Running XY algorithm...
# [mhartid 157] Running XY algorithm...
# [mhartid 158] Running XY algorithm...
# [mhartid 159] Running XY algorithm...
# [mhartid 148] Running XY algorithm...
# [mhartid 149] Running XY algorithm...
# [mhartid 150] Running XY algorithm...
# [mhartid 151] Running XY algorithm...
# [mhartid 152] Running XY algorithm...
# [mhartid 153] Running XY algorithm...
# [mhartid 164] Running XY algorithm...
# [mhartid 165] Running XY algorithm...
# [mhartid 166] Running XY algorithm...
# [mhartid 167] Running XY algorithm...
# [mhartid 168] Running XY algorithm...
# [mhartid 169] Running XY algorithm...
# [mhartid 160] Running XY algorithm...
# [mhartid 161] Running XY algorithm...
# [mhartid 162] Running XY algorithm...
# [mhartid 163] Running XY algorithm...
# [mhartid 170] Running XY algorithm...
# [mhartid 171] Running XY algorithm...
# [mhartid 172] Running XY algorithm...
# [mhartid 173] Running XY algorithm...
# [mhartid 174] Running XY algorithm...
# [mhartid 175] Running XY algorithm...
# [mhartid 176] Running XY algorithm...
# [mhartid 177] Running XY algorithm...
# [mhartid 178] Running XY algorithm...
# [mhartid 179] Running XY algorithm...
# [mhartid 180] Running XY algorithm...
# [mhartid 181] Running XY algorithm...
# [mhartid 182] Running XY algorithm...
# [mhartid 183] Running XY algorithm...
# [mhartid 184] Running XY algorithm...
# [mhartid 185] Running XY algorithm...
# [mhartid 186] Running XY algorithm...
# [mhartid 187] Running XY algorithm...
# [mhartid 188] Running XY algorithm...
# [mhartid 189] Running XY algorithm...
# [mhartid 190] Running XY algorithm...
# [mhartid 191] Running XY algorithm...
# [mhartid 192] Running XY algorithm...
# [mhartid 193] Running XY algorithm...
# [mhartid 194] Running XY algorithm...
# [mhartid 195] Running XY algorithm...
# [mhartid 202] Running XY algorithm...
# [mhartid 203] Running XY algorithm...
# [mhartid 204] Running XY algorithm...
# [mhartid 205] Running XY algorithm...
# [mhartid 206] Running XY algorithm...
# [mhartid 207] Running XY algorithm...
# [mhartid 196] Running XY algorithm...
# [mhartid 197] Running XY algorithm...
# [mhartid 198] Running XY algorithm...
# [mhartid 199] Running XY algorithm...
# [mhartid 200] Running XY algorithm...
# [mhartid 201] Running XY algorithm...
# [mhartid 218] Running XY algorithm...
# [mhartid 219] Running XY algorithm...
# [mhartid 220] Running XY algorithm...
# [mhartid 221] Running XY algorithm...
# [mhartid 222] Running XY algorithm...
# [mhartid 223] Running XY algorithm...
# [mhartid 208] Running XY algorithm...
# [mhartid 209] Running XY algorithm...
# [mhartid 210] Running XY algorithm...
# [mhartid 211] Running XY algorithm...
# [mhartid 212] Running XY algorithm...
# [mhartid 213] Running XY algorithm...
# [mhartid 214] Running XY algorithm...
# [mhartid 215] Running XY algorithm...
# [mhartid 216] Running XY algorithm...
# [mhartid 217] Running XY algorithm...
# [mhartid 234] Running XY algorithm...
# [mhartid 235] Running XY algorithm...
# [mhartid 236] Running XY algorithm...
# [mhartid 237] Running XY algorithm...
# [mhartid 238] Running XY algorithm...
# [mhartid 239] Running XY algorithm...
# [mhartid 224] Running XY algorithm...
# [mhartid 225] Running XY algorithm...
# [mhartid 226] Running XY algorithm...
# [mhartid 227] Running XY algorithm...
# [mhartid 228] Running XY algorithm...
# [mhartid 229] Running XY algorithm...
# [mhartid 230] Running XY algorithm...
# [mhartid 231] Running XY algorithm...
# [mhartid 232] Running XY algorithm...
# [mhartid 233] Running XY algorithm...
# [mhartid 244] Running XY algorithm...
# [mhartid 245] Running XY algorithm...
# [mhartid 246] Running XY algorithm...
# [mhartid 247] Running XY algorithm...
# [mhartid 248] Running XY algorithm...
# [mhartid 249] Running XY algorithm...
# [mhartid 250] Running XY algorithm...
# [mhartid 251] Running XY algorithm...
# [mhartid 252] Running XY algorithm...
# [mhartid 253] Running XY algorithm...
# [mhartid 254] Running XY algorithm...
# [mhartid 255] Running XY algorithm...
# [mhartid 240] Running XY algorithm...
# [mhartid 241] Running XY algorithm...
# [mhartid 242] Running XY algorithm...
# [mhartid 243] Running XY algorithm...
# [TB][mhartid 26 - Tile (10, 1)] detected AMO (sync) instruction at time 348310ns
# [TB][mhartid 27 - Tile (11, 1)] detected AMO (sync) instruction at time 348310ns
# [TB][mhartid 28 - Tile (12, 1)] detected AMO (sync) instruction at time 348310ns
# [TB][mhartid 29 - Tile (13, 1)] detected AMO (sync) instruction at time 348310ns
# [TB][mhartid 30 - Tile (14, 1)] detected AMO (sync) instruction at time 348310ns
# [TB][mhartid 31 - Tile (15, 1)] detected AMO (sync) instruction at time 348310ns
# [TB][mhartid 58 - Tile (10, 3)] detected AMO (sync) instruction at time 348345ns
# [TB][mhartid 59 - Tile (11, 3)] detected AMO (sync) instruction at time 348345ns
# [TB][mhartid 60 - Tile (12, 3)] detected AMO (sync) instruction at time 348345ns
# [TB][mhartid 61 - Tile (13, 3)] detected AMO (sync) instruction at time 348345ns
# [TB][mhartid 62 - Tile (14, 3)] detected AMO (sync) instruction at time 348345ns
# [TB][mhartid 63 - Tile (15, 3)] detected AMO (sync) instruction at time 348345ns
# [TB][mhartid 90 - Tile (10, 5)] detected AMO (sync) instruction at time 348415ns
# [TB][mhartid 91 - Tile (11, 5)] detected AMO (sync) instruction at time 348415ns
# [TB][mhartid 92 - Tile (12, 5)] detected AMO (sync) instruction at time 348415ns
# [TB][mhartid 93 - Tile (13, 5)] detected AMO (sync) instruction at time 348415ns
# [TB][mhartid 94 - Tile (14, 5)] detected AMO (sync) instruction at time 348415ns
# [TB][mhartid 95 - Tile (15, 5)] detected AMO (sync) instruction at time 348415ns
# [TB][mhartid 106 - Tile (10, 6)] detected AMO (sync) instruction at time 348425ns
# [TB][mhartid 107 - Tile (11, 6)] detected AMO (sync) instruction at time 348425ns
# [TB][mhartid 108 - Tile (12, 6)] detected AMO (sync) instruction at time 348425ns
# [TB][mhartid 109 - Tile (13, 6)] detected AMO (sync) instruction at time 348425ns
# [TB][mhartid 110 - Tile (14, 6)] detected AMO (sync) instruction at time 348425ns
# [TB][mhartid 111 - Tile (15, 6)] detected AMO (sync) instruction at time 348425ns
# [TB][mhartid 42 - Tile (10, 2)] detected AMO (sync) instruction at time 348455ns
# [TB][mhartid 43 - Tile (11, 2)] detected AMO (sync) instruction at time 348455ns
# [TB][mhartid 44 - Tile (12, 2)] detected AMO (sync) instruction at time 348455ns
# [TB][mhartid 45 - Tile (13, 2)] detected AMO (sync) instruction at time 348455ns
# [TB][mhartid 46 - Tile (14, 2)] detected AMO (sync) instruction at time 348455ns
# [TB][mhartid 47 - Tile (15, 2)] detected AMO (sync) instruction at time 348455ns
# [TB][mhartid 74 - Tile (10, 4)] detected AMO (sync) instruction at time 348490ns
# [TB][mhartid 75 - Tile (11, 4)] detected AMO (sync) instruction at time 348490ns
# [TB][mhartid 76 - Tile (12, 4)] detected AMO (sync) instruction at time 348490ns
# [TB][mhartid 77 - Tile (13, 4)] detected AMO (sync) instruction at time 348490ns
# [TB][mhartid 78 - Tile (14, 4)] detected AMO (sync) instruction at time 348490ns
# [TB][mhartid 79 - Tile (15, 4)] detected AMO (sync) instruction at time 348490ns
# [TB][mhartid 68 - Tile (4, 4)] detected AMO (sync) instruction at time 348565ns
# [TB][mhartid 69 - Tile (5, 4)] detected AMO (sync) instruction at time 348565ns
# [TB][mhartid 70 - Tile (6, 4)] detected AMO (sync) instruction at time 348565ns
# [TB][mhartid 71 - Tile (7, 4)] detected AMO (sync) instruction at time 348565ns
# [TB][mhartid 72 - Tile (8, 4)] detected AMO (sync) instruction at time 348565ns
# [TB][mhartid 73 - Tile (9, 4)] detected AMO (sync) instruction at time 348565ns
# [TB][mhartid 84 - Tile (4, 5)] detected AMO (sync) instruction at time 348565ns
# [TB][mhartid 85 - Tile (5, 5)] detected AMO (sync) instruction at time 348565ns
# [TB][mhartid 86 - Tile (6, 5)] detected AMO (sync) instruction at time 348565ns
# [TB][mhartid 87 - Tile (7, 5)] detected AMO (sync) instruction at time 348565ns
# [TB][mhartid 88 - Tile (8, 5)] detected AMO (sync) instruction at time 348565ns
# [TB][mhartid 89 - Tile (9, 5)] detected AMO (sync) instruction at time 348565ns
# [TB][mhartid 100 - Tile (4, 6)] detected AMO (sync) instruction at time 348565ns
# [TB][mhartid 101 - Tile (5, 6)] detected AMO (sync) instruction at time 348565ns
# [TB][mhartid 102 - Tile (6, 6)] detected AMO (sync) instruction at time 348565ns
# [TB][mhartid 103 - Tile (7, 6)] detected AMO (sync) instruction at time 348565ns
# [TB][mhartid 104 - Tile (8, 6)] detected AMO (sync) instruction at time 348565ns
# [TB][mhartid 105 - Tile (9, 6)] detected AMO (sync) instruction at time 348565ns
# [TB][mhartid 10 - Tile (10, 0)] detected AMO (sync) instruction at time 348580ns
# [TB][mhartid 11 - Tile (11, 0)] detected AMO (sync) instruction at time 348580ns
# [TB][mhartid 12 - Tile (12, 0)] detected AMO (sync) instruction at time 348580ns
# [TB][mhartid 13 - Tile (13, 0)] detected AMO (sync) instruction at time 348580ns
# [TB][mhartid 14 - Tile (14, 0)] detected AMO (sync) instruction at time 348580ns
# [TB][mhartid 15 - Tile (15, 0)] detected AMO (sync) instruction at time 348580ns
# [TB][mhartid 52 - Tile (4, 3)] detected AMO (sync) instruction at time 348685ns
# [TB][mhartid 53 - Tile (5, 3)] detected AMO (sync) instruction at time 348685ns
# [TB][mhartid 54 - Tile (6, 3)] detected AMO (sync) instruction at time 348685ns
# [TB][mhartid 55 - Tile (7, 3)] detected AMO (sync) instruction at time 348685ns
# [TB][mhartid 56 - Tile (8, 3)] detected AMO (sync) instruction at time 348685ns
# [TB][mhartid 57 - Tile (9, 3)] detected AMO (sync) instruction at time 348685ns
# [TB][mhartid 20 - Tile (4, 1)] detected AMO (sync) instruction at time 348695ns
# [TB][mhartid 21 - Tile (5, 1)] detected AMO (sync) instruction at time 348695ns
# [TB][mhartid 22 - Tile (6, 1)] detected AMO (sync) instruction at time 348695ns
# [TB][mhartid 23 - Tile (7, 1)] detected AMO (sync) instruction at time 348695ns
# [TB][mhartid 24 - Tile (8, 1)] detected AMO (sync) instruction at time 348695ns
# [TB][mhartid 25 - Tile (9, 1)] detected AMO (sync) instruction at time 348695ns
# [TB][mhartid 4 - Tile (4, 0)] detected AMO (sync) instruction at time 348735ns
# [TB][mhartid 5 - Tile (5, 0)] detected AMO (sync) instruction at time 348735ns
# [TB][mhartid 6 - Tile (6, 0)] detected AMO (sync) instruction at time 348735ns
# [TB][mhartid 7 - Tile (7, 0)] detected AMO (sync) instruction at time 348735ns
# [TB][mhartid 8 - Tile (8, 0)] detected AMO (sync) instruction at time 348735ns
# [TB][mhartid 9 - Tile (9, 0)] detected AMO (sync) instruction at time 348735ns
# [TB][mhartid 36 - Tile (4, 2)] detected AMO (sync) instruction at time 348735ns
# [TB][mhartid 37 - Tile (5, 2)] detected AMO (sync) instruction at time 348735ns
# [TB][mhartid 38 - Tile (6, 2)] detected AMO (sync) instruction at time 348735ns
# [TB][mhartid 39 - Tile (7, 2)] detected AMO (sync) instruction at time 348735ns
# [TB][mhartid 40 - Tile (8, 2)] detected AMO (sync) instruction at time 348735ns
# [TB][mhartid 41 - Tile (9, 2)] detected AMO (sync) instruction at time 348735ns
# [TB][mhartid 96 - Tile (0, 6)] detected AMO (sync) instruction at time 349185ns
# [TB][mhartid 97 - Tile (1, 6)] detected AMO (sync) instruction at time 349185ns
# [TB][mhartid 98 - Tile (2, 6)] detected AMO (sync) instruction at time 349185ns
# [TB][mhartid 99 - Tile (3, 6)] detected AMO (sync) instruction at time 349185ns
# [TB][mhartid 48 - Tile (0, 3)] detected AMO (sync) instruction at time 349225ns
# [TB][mhartid 49 - Tile (1, 3)] detected AMO (sync) instruction at time 349225ns
# [TB][mhartid 50 - Tile (2, 3)] detected AMO (sync) instruction at time 349225ns
# [TB][mhartid 51 - Tile (3, 3)] detected AMO (sync) instruction at time 349225ns
# [TB][mhartid 80 - Tile (0, 5)] detected AMO (sync) instruction at time 349260ns
# [TB][mhartid 81 - Tile (1, 5)] detected AMO (sync) instruction at time 349260ns
# [TB][mhartid 82 - Tile (2, 5)] detected AMO (sync) instruction at time 349260ns
# [TB][mhartid 83 - Tile (3, 5)] detected AMO (sync) instruction at time 349260ns
# [TB][mhartid 16 - Tile (0, 1)] detected AMO (sync) instruction at time 349310ns
# [TB][mhartid 17 - Tile (1, 1)] detected AMO (sync) instruction at time 349310ns
# [TB][mhartid 18 - Tile (2, 1)] detected AMO (sync) instruction at time 349310ns
# [TB][mhartid 19 - Tile (3, 1)] detected AMO (sync) instruction at time 349310ns
# [TB][mhartid 32 - Tile (0, 2)] detected AMO (sync) instruction at time 349325ns
# [TB][mhartid 33 - Tile (1, 2)] detected AMO (sync) instruction at time 349325ns
# [TB][mhartid 34 - Tile (2, 2)] detected AMO (sync) instruction at time 349325ns
# [TB][mhartid 35 - Tile (3, 2)] detected AMO (sync) instruction at time 349325ns
# [TB][mhartid 0 - Tile (0, 0)] detected AMO (sync) instruction at time 349355ns
# [TB][mhartid 1 - Tile (1, 0)] detected AMO (sync) instruction at time 349355ns
# [TB][mhartid 2 - Tile (2, 0)] detected AMO (sync) instruction at time 349355ns
# [TB][mhartid 3 - Tile (3, 0)] detected AMO (sync) instruction at time 349355ns
# [TB][mhartid 64 - Tile (0, 4)] detected AMO (sync) instruction at time 349370ns
# [TB][mhartid 65 - Tile (1, 4)] detected AMO (sync) instruction at time 349370ns
# [TB][mhartid 66 - Tile (2, 4)] detected AMO (sync) instruction at time 349370ns
# [TB][mhartid 67 - Tile (3, 4)] detected AMO (sync) instruction at time 349370ns
# [TB][mhartid 138 - Tile (10, 8)] detected AMO (sync) instruction at time 354470ns
# [TB][mhartid 139 - Tile (11, 8)] detected AMO (sync) instruction at time 354470ns
# [TB][mhartid 140 - Tile (12, 8)] detected AMO (sync) instruction at time 354470ns
# [TB][mhartid 141 - Tile (13, 8)] detected AMO (sync) instruction at time 354470ns
# [TB][mhartid 142 - Tile (14, 8)] detected AMO (sync) instruction at time 354470ns
# [TB][mhartid 143 - Tile (15, 8)] detected AMO (sync) instruction at time 354470ns
# [TB][mhartid 128 - Tile (0, 8)] detected AMO (sync) instruction at time 354695ns
# [TB][mhartid 129 - Tile (1, 8)] detected AMO (sync) instruction at time 354695ns
# [TB][mhartid 130 - Tile (2, 8)] detected AMO (sync) instruction at time 354695ns
# [TB][mhartid 131 - Tile (3, 8)] detected AMO (sync) instruction at time 354695ns
# [TB][mhartid 132 - Tile (4, 8)] detected AMO (sync) instruction at time 354790ns
# [TB][mhartid 133 - Tile (5, 8)] detected AMO (sync) instruction at time 354790ns
# [TB][mhartid 134 - Tile (6, 8)] detected AMO (sync) instruction at time 354790ns
# [TB][mhartid 135 - Tile (7, 8)] detected AMO (sync) instruction at time 354790ns
# [TB][mhartid 136 - Tile (8, 8)] detected AMO (sync) instruction at time 354790ns
# [TB][mhartid 137 - Tile (9, 8)] detected AMO (sync) instruction at time 354790ns
# [TB][mhartid 144 - Tile (0, 9)] detected AMO (sync) instruction at time 358705ns
# [TB][mhartid 145 - Tile (1, 9)] detected AMO (sync) instruction at time 358705ns
# [TB][mhartid 146 - Tile (2, 9)] detected AMO (sync) instruction at time 358705ns
# [TB][mhartid 147 - Tile (3, 9)] detected AMO (sync) instruction at time 358705ns
# [TB][mhartid 154 - Tile (10, 9)] detected AMO (sync) instruction at time 358715ns
# [TB][mhartid 155 - Tile (11, 9)] detected AMO (sync) instruction at time 358715ns
# [TB][mhartid 156 - Tile (12, 9)] detected AMO (sync) instruction at time 358715ns
# [TB][mhartid 157 - Tile (13, 9)] detected AMO (sync) instruction at time 358715ns
# [TB][mhartid 158 - Tile (14, 9)] detected AMO (sync) instruction at time 358715ns
# [TB][mhartid 159 - Tile (15, 9)] detected AMO (sync) instruction at time 358715ns
# [TB][mhartid 148 - Tile (4, 9)] detected AMO (sync) instruction at time 358905ns
# [TB][mhartid 149 - Tile (5, 9)] detected AMO (sync) instruction at time 358905ns
# [TB][mhartid 150 - Tile (6, 9)] detected AMO (sync) instruction at time 358905ns
# [TB][mhartid 151 - Tile (7, 9)] detected AMO (sync) instruction at time 358905ns
# [TB][mhartid 152 - Tile (8, 9)] detected AMO (sync) instruction at time 358905ns
# [TB][mhartid 153 - Tile (9, 9)] detected AMO (sync) instruction at time 358905ns
# [TB][mhartid 164 - Tile (4, 10)] detected AMO (sync) instruction at time 362360ns
# [TB][mhartid 165 - Tile (5, 10)] detected AMO (sync) instruction at time 362360ns
# [TB][mhartid 166 - Tile (6, 10)] detected AMO (sync) instruction at time 362360ns
# [TB][mhartid 167 - Tile (7, 10)] detected AMO (sync) instruction at time 362360ns
# [TB][mhartid 168 - Tile (8, 10)] detected AMO (sync) instruction at time 362360ns
# [TB][mhartid 169 - Tile (9, 10)] detected AMO (sync) instruction at time 362360ns
# [TB][mhartid 160 - Tile (0, 10)] detected AMO (sync) instruction at time 362475ns
# [TB][mhartid 161 - Tile (1, 10)] detected AMO (sync) instruction at time 362475ns
# [TB][mhartid 162 - Tile (2, 10)] detected AMO (sync) instruction at time 362475ns
# [TB][mhartid 163 - Tile (3, 10)] detected AMO (sync) instruction at time 362475ns
# [TB][mhartid 170 - Tile (10, 10)] detected AMO (sync) instruction at time 363435ns
# [TB][mhartid 171 - Tile (11, 10)] detected AMO (sync) instruction at time 363435ns
# [TB][mhartid 172 - Tile (12, 10)] detected AMO (sync) instruction at time 363435ns
# [TB][mhartid 173 - Tile (13, 10)] detected AMO (sync) instruction at time 363435ns
# [TB][mhartid 174 - Tile (14, 10)] detected AMO (sync) instruction at time 363435ns
# [TB][mhartid 175 - Tile (15, 10)] detected AMO (sync) instruction at time 363435ns
# [TB][mhartid 176 - Tile (0, 11)] detected AMO (sync) instruction at time 366280ns
# [TB][mhartid 177 - Tile (1, 11)] detected AMO (sync) instruction at time 366280ns
# [TB][mhartid 178 - Tile (2, 11)] detected AMO (sync) instruction at time 366280ns
# [TB][mhartid 179 - Tile (3, 11)] detected AMO (sync) instruction at time 366280ns
# [TB][mhartid 180 - Tile (4, 11)] detected AMO (sync) instruction at time 366680ns
# [TB][mhartid 181 - Tile (5, 11)] detected AMO (sync) instruction at time 366680ns
# [TB][mhartid 182 - Tile (6, 11)] detected AMO (sync) instruction at time 366680ns
# [TB][mhartid 183 - Tile (7, 11)] detected AMO (sync) instruction at time 366680ns
# [TB][mhartid 184 - Tile (8, 11)] detected AMO (sync) instruction at time 366680ns
# [TB][mhartid 185 - Tile (9, 11)] detected AMO (sync) instruction at time 366680ns
# [TB][mhartid 186 - Tile (10, 11)] detected AMO (sync) instruction at time 366765ns
# [TB][mhartid 187 - Tile (11, 11)] detected AMO (sync) instruction at time 366765ns
# [TB][mhartid 188 - Tile (12, 11)] detected AMO (sync) instruction at time 366765ns
# [TB][mhartid 189 - Tile (13, 11)] detected AMO (sync) instruction at time 366765ns
# [TB][mhartid 190 - Tile (14, 11)] detected AMO (sync) instruction at time 366765ns
# [TB][mhartid 191 - Tile (15, 11)] detected AMO (sync) instruction at time 366765ns
# [TB][mhartid 192 - Tile (0, 12)] detected AMO (sync) instruction at time 369795ns
# [TB][mhartid 193 - Tile (1, 12)] detected AMO (sync) instruction at time 369795ns
# [TB][mhartid 194 - Tile (2, 12)] detected AMO (sync) instruction at time 369795ns
# [TB][mhartid 195 - Tile (3, 12)] detected AMO (sync) instruction at time 369795ns
# [TB][mhartid 196 - Tile (4, 12)] detected AMO (sync) instruction at time 370115ns
# [TB][mhartid 197 - Tile (5, 12)] detected AMO (sync) instruction at time 370115ns
# [TB][mhartid 198 - Tile (6, 12)] detected AMO (sync) instruction at time 370115ns
# [TB][mhartid 199 - Tile (7, 12)] detected AMO (sync) instruction at time 370115ns
# [TB][mhartid 200 - Tile (8, 12)] detected AMO (sync) instruction at time 370115ns
# [TB][mhartid 201 - Tile (9, 12)] detected AMO (sync) instruction at time 370115ns
# [TB][mhartid 202 - Tile (10, 12)] detected AMO (sync) instruction at time 370280ns
# [TB][mhartid 203 - Tile (11, 12)] detected AMO (sync) instruction at time 370280ns
# [TB][mhartid 204 - Tile (12, 12)] detected AMO (sync) instruction at time 370280ns
# [TB][mhartid 205 - Tile (13, 12)] detected AMO (sync) instruction at time 370280ns
# [TB][mhartid 206 - Tile (14, 12)] detected AMO (sync) instruction at time 370280ns
# [TB][mhartid 207 - Tile (15, 12)] detected AMO (sync) instruction at time 370280ns
# [TB][mhartid 208 - Tile (0, 13)] detected AMO (sync) instruction at time 373615ns
# [TB][mhartid 209 - Tile (1, 13)] detected AMO (sync) instruction at time 373615ns
# [TB][mhartid 210 - Tile (2, 13)] detected AMO (sync) instruction at time 373615ns
# [TB][mhartid 211 - Tile (3, 13)] detected AMO (sync) instruction at time 373615ns
# [TB][mhartid 218 - Tile (10, 13)] detected AMO (sync) instruction at time 373625ns
# [TB][mhartid 219 - Tile (11, 13)] detected AMO (sync) instruction at time 373625ns
# [TB][mhartid 220 - Tile (12, 13)] detected AMO (sync) instruction at time 373625ns
# [TB][mhartid 221 - Tile (13, 13)] detected AMO (sync) instruction at time 373625ns
# [TB][mhartid 222 - Tile (14, 13)] detected AMO (sync) instruction at time 373625ns
# [TB][mhartid 223 - Tile (15, 13)] detected AMO (sync) instruction at time 373625ns
# [TB][mhartid 212 - Tile (4, 13)] detected AMO (sync) instruction at time 373935ns
# [TB][mhartid 213 - Tile (5, 13)] detected AMO (sync) instruction at time 373935ns
# [TB][mhartid 214 - Tile (6, 13)] detected AMO (sync) instruction at time 373935ns
# [TB][mhartid 215 - Tile (7, 13)] detected AMO (sync) instruction at time 373935ns
# [TB][mhartid 216 - Tile (8, 13)] detected AMO (sync) instruction at time 373935ns
# [TB][mhartid 217 - Tile (9, 13)] detected AMO (sync) instruction at time 373935ns
# [TB][mhartid 224 - Tile (0, 14)] detected AMO (sync) instruction at time 377015ns
# [TB][mhartid 225 - Tile (1, 14)] detected AMO (sync) instruction at time 377015ns
# [TB][mhartid 226 - Tile (2, 14)] detected AMO (sync) instruction at time 377015ns
# [TB][mhartid 227 - Tile (3, 14)] detected AMO (sync) instruction at time 377015ns
# [TB][mhartid 234 - Tile (10, 14)] detected AMO (sync) instruction at time 377030ns
# [TB][mhartid 235 - Tile (11, 14)] detected AMO (sync) instruction at time 377030ns
# [TB][mhartid 236 - Tile (12, 14)] detected AMO (sync) instruction at time 377030ns
# [TB][mhartid 237 - Tile (13, 14)] detected AMO (sync) instruction at time 377030ns
# [TB][mhartid 238 - Tile (14, 14)] detected AMO (sync) instruction at time 377030ns
# [TB][mhartid 239 - Tile (15, 14)] detected AMO (sync) instruction at time 377030ns
# [TB][mhartid 228 - Tile (4, 14)] detected AMO (sync) instruction at time 377340ns
# [TB][mhartid 229 - Tile (5, 14)] detected AMO (sync) instruction at time 377340ns
# [TB][mhartid 230 - Tile (6, 14)] detected AMO (sync) instruction at time 377340ns
# [TB][mhartid 231 - Tile (7, 14)] detected AMO (sync) instruction at time 377340ns
# [TB][mhartid 232 - Tile (8, 14)] detected AMO (sync) instruction at time 377340ns
# [TB][mhartid 233 - Tile (9, 14)] detected AMO (sync) instruction at time 377340ns
# [TB][mhartid 244 - Tile (4, 15)] detected AMO (sync) instruction at time 379810ns
# [TB][mhartid 245 - Tile (5, 15)] detected AMO (sync) instruction at time 379810ns
# [TB][mhartid 246 - Tile (6, 15)] detected AMO (sync) instruction at time 379810ns
# [TB][mhartid 247 - Tile (7, 15)] detected AMO (sync) instruction at time 379810ns
# [TB][mhartid 248 - Tile (8, 15)] detected AMO (sync) instruction at time 379810ns
# [TB][mhartid 249 - Tile (9, 15)] detected AMO (sync) instruction at time 379810ns
# [TB][mhartid 240 - Tile (0, 15)] detected AMO (sync) instruction at time 380425ns
# [TB][mhartid 241 - Tile (1, 15)] detected AMO (sync) instruction at time 380425ns
# [TB][mhartid 242 - Tile (2, 15)] detected AMO (sync) instruction at time 380425ns
# [TB][mhartid 243 - Tile (3, 15)] detected AMO (sync) instruction at time 380425ns
# [TB][mhartid 250 - Tile (10, 15)] detected AMO (sync) instruction at time 380445ns
# [TB][mhartid 251 - Tile (11, 15)] detected AMO (sync) instruction at time 380445ns
# [TB][mhartid 252 - Tile (12, 15)] detected AMO (sync) instruction at time 380445ns
# [TB][mhartid 253 - Tile (13, 15)] detected AMO (sync) instruction at time 380445ns
# [TB][mhartid 254 - Tile (14, 15)] detected AMO (sync) instruction at time 380445ns
# [TB][mhartid 255 - Tile (15, 15)] detected AMO (sync) instruction at time 380445ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 380905ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 380915ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 380955ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 380965ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 381010ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 381375ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 381395ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 381430ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 381445ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 381475ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 381480ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 381500ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 381520ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 381540ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 381560ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 382215ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 382465ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 382675ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 382695ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 382905ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 382930ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 382955ns
# [TB][mhartid 0 - Tile (0, 0)] detected sentinel instruction in EX stage at time 382965ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 383095ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 383215ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 383220ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 383220ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 383265ns
# [TB][mhartid 1 - Tile (1, 0)] detected sentinel instruction in EX stage at time 383295ns
# [TB][mhartid 16 - Tile (0, 1)] detected sentinel instruction in EX stage at time 383320ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 383415ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 383420ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 383455ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 383480ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 383500ns
# [TB][mhartid 2 - Tile (2, 0)] detected sentinel instruction in EX stage at time 383515ns
# [TB][mhartid 17 - Tile (1, 1)] detected sentinel instruction in EX stage at time 383535ns
# [TB][mhartid 32 - Tile (0, 2)] detected sentinel instruction in EX stage at time 383535ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 383545ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 383585ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 383600ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 383675ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 383700ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 383715ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 383730ns
# [TB][mhartid 3 - Tile (3, 0)] detected sentinel instruction in EX stage at time 383735ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 383760ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 383765ns
# [TB][mhartid 48 - Tile (0, 3)] detected sentinel instruction in EX stage at time 383835ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 383835ns
# [TB][mhartid 33 - Tile (1, 2)] detected sentinel instruction in EX stage at time 383865ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 383865ns
# [TB][mhartid 18 - Tile (2, 1)] detected sentinel instruction in EX stage at time 383870ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 383875ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 383880ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 383950ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 383960ns
# [TB][mhartid 4 - Tile (4, 0)] detected sentinel instruction in EX stage at time 383975ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 384000ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 384035ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 384045ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 384045ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 384055ns
# [TB][mhartid 5 - Tile (5, 0)] detected sentinel instruction in EX stage at time 384080ns
# [TB][mhartid 34 - Tile (2, 2)] detected sentinel instruction in EX stage at time 384085ns
# [TB][mhartid 19 - Tile (3, 1)] detected sentinel instruction in EX stage at time 384090ns
# [TB][mhartid 64 - Tile (0, 4)] detected sentinel instruction in EX stage at time 384095ns
# [TB][mhartid 49 - Tile (1, 3)] detected sentinel instruction in EX stage at time 384105ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 384115ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 384140ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 384155ns
# [TB][mhartid 6 - Tile (6, 0)] detected sentinel instruction in EX stage at time 384190ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 384200ns
# [TB][mhartid 20 - Tile (4, 1)] detected sentinel instruction in EX stage at time 384210ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 384215ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 384215ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 384220ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 384225ns
# [TB][mhartid 80 - Tile (0, 5)] detected sentinel instruction in EX stage at time 384245ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 384285ns
# [TB][mhartid 35 - Tile (3, 2)] detected sentinel instruction in EX stage at time 384305ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 384305ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 384335ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 384335ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 384370ns
# [TB][mhartid 65 - Tile (1, 4)] detected sentinel instruction in EX stage at time 384375ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 384375ns
# [TB][mhartid 50 - Tile (2, 3)] detected sentinel instruction in EX stage at time 384385ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 384390ns
# [TB][mhartid 8 - Tile (8, 0)] detected sentinel instruction in EX stage at time 384410ns
# [TB][mhartid 96 - Tile (0, 6)] detected sentinel instruction in EX stage at time 384410ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 384420ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 384425ns
# [TB][mhartid 22 - Tile (6, 1)] detected sentinel instruction in EX stage at time 384430ns
# [TB][mhartid 21 - Tile (5, 1)] detected sentinel instruction in EX stage at time 384435ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 384435ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 384445ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 384495ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 384505ns
# [TB][mhartid 9 - Tile (9, 0)] detected sentinel instruction in EX stage at time 384520ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 384525ns
# [TB][mhartid 36 - Tile (4, 2)] detected sentinel instruction in EX stage at time 384550ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 384550ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 384575ns
# [TB][mhartid 81 - Tile (1, 5)] detected sentinel instruction in EX stage at time 384585ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 384595ns
# [TB][mhartid 51 - Tile (3, 3)] detected sentinel instruction in EX stage at time 384605ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 384605ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 384615ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 384620ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 384620ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 384625ns
# [TB][mhartid 66 - Tile (2, 4)] detected sentinel instruction in EX stage at time 384645ns
# [TB][mhartid 24 - Tile (8, 1)] detected sentinel instruction in EX stage at time 384650ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 384650ns
# [TB][mhartid 37 - Tile (5, 2)] detected sentinel instruction in EX stage at time 384660ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 384665ns
# [TB][mhartid 10 - Tile (10, 0)] detected sentinel instruction in EX stage at time 384680ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 384680ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 384735ns
# [TB][mhartid 128 - Tile (0, 8)] detected sentinel instruction in EX stage at time 384740ns
# [TB][mhartid 97 - Tile (1, 6)] detected sentinel instruction in EX stage at time 384745ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 384765ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 384765ns
# [TB][mhartid 38 - Tile (6, 2)] detected sentinel instruction in EX stage at time 384770ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 384770ns
# [TB][mhartid 52 - Tile (4, 3)] detected sentinel instruction in EX stage at time 384790ns
# [TB][mhartid 82 - Tile (2, 5)] detected sentinel instruction in EX stage at time 384795ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 384800ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 384805ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 384820ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 384835ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 384835ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 384835ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 384840ns
# [TB][mhartid 67 - Tile (3, 4)] detected sentinel instruction in EX stage at time 384865ns
# [TB][mhartid 25 - Tile (9, 1)] detected sentinel instruction in EX stage at time 384875ns
# [TB][mhartid 11 - Tile (11, 0)] detected sentinel instruction in EX stage at time 384900ns
# [TB][mhartid 53 - Tile (5, 3)] detected sentinel instruction in EX stage at time 384900ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 384910ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 384915ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 384925ns
# [TB][mhartid 144 - Tile (0, 9)] detected sentinel instruction in EX stage at time 384930ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 384945ns
# [TB][mhartid 68 - Tile (4, 4)] detected sentinel instruction in EX stage at time 384955ns
# [TB][mhartid 98 - Tile (2, 6)] detected sentinel instruction in EX stage at time 384960ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 384960ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 384960ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 384975ns
# [TB][mhartid 40 - Tile (8, 2)] detected sentinel instruction in EX stage at time 384990ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 384995ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 385000ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 385005ns
# [TB][mhartid 12 - Tile (12, 0)] detected sentinel instruction in EX stage at time 385010ns
# [TB][mhartid 26 - Tile (10, 1)] detected sentinel instruction in EX stage at time 385010ns
# [TB][mhartid 54 - Tile (6, 3)] detected sentinel instruction in EX stage at time 385010ns
# [TB][mhartid 83 - Tile (3, 5)] detected sentinel instruction in EX stage at time 385020ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 385030ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 385040ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 385060ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 385060ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 385065ns
# [TB][mhartid 129 - Tile (1, 8)] detected sentinel instruction in EX stage at time 385075ns
# [TB][mhartid 41 - Tile (9, 2)] detected sentinel instruction in EX stage at time 385100ns
# [TB][mhartid 27 - Tile (11, 1)] detected sentinel instruction in EX stage at time 385120ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 385125ns
# [TB][mhartid 160 - Tile (0, 10)] detected sentinel instruction in EX stage at time 385130ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 385160ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 385160ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 385165ns
# [TB][mhartid 84 - Tile (4, 5)] detected sentinel instruction in EX stage at time 385170ns
# [TB][mhartid 69 - Tile (5, 4)] detected sentinel instruction in EX stage at time 385175ns
# [TB][mhartid 70 - Tile (6, 4)] detected sentinel instruction in EX stage at time 385175ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 385175ns
# [TB][mhartid 99 - Tile (3, 6)] detected sentinel instruction in EX stage at time 385180ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 385200ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 385210ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 385220ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 385220ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 385225ns
# [TB][mhartid 56 - Tile (8, 3)] detected sentinel instruction in EX stage at time 385230ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 385230ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 385230ns
# [TB][mhartid 13 - Tile (13, 0)] detected sentinel instruction in EX stage at time 385235ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 385260ns
# [TB][mhartid 145 - Tile (1, 9)] detected sentinel instruction in EX stage at time 385265ns
# [TB][mhartid 130 - Tile (2, 8)] detected sentinel instruction in EX stage at time 385290ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 385300ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 385305ns
# [TB][mhartid 42 - Tile (10, 2)] detected sentinel instruction in EX stage at time 385325ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 385325ns
# [TB][mhartid 28 - Tile (12, 1)] detected sentinel instruction in EX stage at time 385345ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 385345ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 385380ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 385380ns
# [TB][mhartid 176 - Tile (0, 11)] detected sentinel instruction in EX stage at time 385380ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 385385ns
# [TB][mhartid 86 - Tile (6, 5)] detected sentinel instruction in EX stage at time 385390ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 385390ns
# [TB][mhartid 72 - Tile (8, 4)] detected sentinel instruction in EX stage at time 385395ns
# [TB][mhartid 85 - Tile (5, 5)] detected sentinel instruction in EX stage at time 385395ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 385395ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 385395ns
# [TB][mhartid 57 - Tile (9, 3)] detected sentinel instruction in EX stage at time 385420ns
# [TB][mhartid 43 - Tile (11, 2)] detected sentinel instruction in EX stage at time 385440ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 385440ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 385440ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 385450ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 385460ns
# [TB][mhartid 161 - Tile (1, 10)] detected sentinel instruction in EX stage at time 385460ns
# [TB][mhartid 100 - Tile (4, 6)] detected sentinel instruction in EX stage at time 385470ns
# [TB][mhartid 146 - Tile (2, 9)] detected sentinel instruction in EX stage at time 385480ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 385485ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 385485ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 385490ns
# [TB][mhartid 131 - Tile (3, 8)] detected sentinel instruction in EX stage at time 385510ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 385530ns
# [TB][mhartid 101 - Tile (5, 6)] detected sentinel instruction in EX stage at time 385550ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 385555ns
# [TB][mhartid 14 - Tile (14, 0)] detected sentinel instruction in EX stage at time 385560ns
# [TB][mhartid 29 - Tile (13, 1)] detected sentinel instruction in EX stage at time 385560ns
# [TB][mhartid 44 - Tile (12, 2)] detected sentinel instruction in EX stage at time 385560ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 385565ns
# [TB][mhartid 58 - Tile (10, 3)] detected sentinel instruction in EX stage at time 385575ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 385575ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 385585ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 385590ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 385590ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 385600ns
# [TB][mhartid 88 - Tile (8, 5)] detected sentinel instruction in EX stage at time 385610ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 385610ns
# [TB][mhartid 73 - Tile (9, 4)] detected sentinel instruction in EX stage at time 385615ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 385615ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 385630ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 385670ns
# [TB][mhartid 192 - Tile (0, 12)] detected sentinel instruction in EX stage at time 385675ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 385680ns
# [TB][mhartid 162 - Tile (2, 10)] detected sentinel instruction in EX stage at time 385680ns
# [TB][mhartid 59 - Tile (11, 3)] detected sentinel instruction in EX stage at time 385690ns
# [TB][mhartid 102 - Tile (6, 6)] detected sentinel instruction in EX stage at time 385690ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 385695ns
# [TB][mhartid 132 - Tile (4, 8)] detected sentinel instruction in EX stage at time 385700ns
# [TB][mhartid 147 - Tile (3, 9)] detected sentinel instruction in EX stage at time 385700ns
# [TB][mhartid 177 - Tile (1, 11)] detected sentinel instruction in EX stage at time 385705ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 385730ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 385735ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 385735ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 385760ns
# [TB][mhartid 74 - Tile (10, 4)] detected sentinel instruction in EX stage at time 385765ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 385765ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 385775ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 385775ns
# [TB][mhartid 15 - Tile (15, 0)] detected sentinel instruction in EX stage at time 385780ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 385790ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 385795ns
# [TB][mhartid 60 - Tile (12, 3)] detected sentinel instruction in EX stage at time 385800ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 385810ns
# [TB][mhartid 133 - Tile (5, 8)] detected sentinel instruction in EX stage at time 385815ns
# [TB][mhartid 89 - Tile (9, 5)] detected sentinel instruction in EX stage at time 385835ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 385835ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 385845ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 385845ns
# [TB][mhartid 148 - Tile (4, 9)] detected sentinel instruction in EX stage at time 385845ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 385850ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 385860ns
# [TB][mhartid 45 - Tile (13, 2)] detected sentinel instruction in EX stage at time 385875ns
# [TB][mhartid 75 - Tile (11, 4)] detected sentinel instruction in EX stage at time 385875ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 385880ns
# [TB][mhartid 193 - Tile (1, 12)] detected sentinel instruction in EX stage at time 385885ns
# [TB][mhartid 30 - Tile (14, 1)] detected sentinel instruction in EX stage at time 385890ns
# [TB][mhartid 163 - Tile (3, 10)] detected sentinel instruction in EX stage at time 385900ns
# [TB][mhartid 104 - Tile (8, 6)] detected sentinel instruction in EX stage at time 385910ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 385910ns
# [TB][mhartid 208 - Tile (0, 13)] detected sentinel instruction in EX stage at time 385910ns
# [TB][mhartid 134 - Tile (6, 8)] detected sentinel instruction in EX stage at time 385920ns
# [TB][mhartid 178 - Tile (2, 11)] detected sentinel instruction in EX stage at time 385930ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 385935ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 385940ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 385955ns
# [TB][mhartid 105 - Tile (9, 6)] detected sentinel instruction in EX stage at time 385985ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 385985ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 385995ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 385995ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 386000ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 386010ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 386015ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 386030ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 386030ns
# [TB][mhartid 90 - Tile (10, 5)] detected sentinel instruction in EX stage at time 386045ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 386050ns
# [TB][mhartid 7 - Tile (7, 0)] detected sentinel instruction in EX stage at time 386060ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 386060ns
# [TB][mhartid 150 - Tile (6, 9)] detected sentinel instruction in EX stage at time 386065ns
# [TB][mhartid 149 - Tile (5, 9)] detected sentinel instruction in EX stage at time 386070ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 386075ns
# [TB][mhartid 76 - Tile (12, 4)] detected sentinel instruction in EX stage at time 386095ns
# [TB][mhartid 112 - Tile (0, 7)] detected sentinel instruction in EX stage at time 386100ns
# [TB][mhartid 31 - Tile (15, 1)] detected sentinel instruction in EX stage at time 386110ns
# [TB][mhartid 46 - Tile (14, 2)] detected sentinel instruction in EX stage at time 386110ns
# [TB][mhartid 61 - Tile (13, 3)] detected sentinel instruction in EX stage at time 386115ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 386115ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 386125ns
# [TB][mhartid 164 - Tile (4, 10)] detected sentinel instruction in EX stage at time 386130ns
# [TB][mhartid 136 - Tile (8, 8)] detected sentinel instruction in EX stage at time 386140ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 386145ns
# [TB][mhartid 179 - Tile (3, 11)] detected sentinel instruction in EX stage at time 386150ns
# [TB][mhartid 209 - Tile (1, 13)] detected sentinel instruction in EX stage at time 386150ns
# [TB][mhartid 91 - Tile (11, 5)] detected sentinel instruction in EX stage at time 386155ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 386155ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 386155ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 386180ns
# [TB][mhartid 224 - Tile (0, 14)] detected sentinel instruction in EX stage at time 386200ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 386215ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 386215ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 386220ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 386220ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 386220ns
# [TB][mhartid 194 - Tile (2, 12)] detected sentinel instruction in EX stage at time 386225ns
# [TB][mhartid 92 - Tile (12, 5)] detected sentinel instruction in EX stage at time 386230ns
# [TB][mhartid 106 - Tile (10, 6)] detected sentinel instruction in EX stage at time 386230ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 386235ns
# [TB][mhartid 165 - Tile (5, 10)] detected sentinel instruction in EX stage at time 386235ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 386245ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 386270ns
# [TB][mhartid 152 - Tile (8, 9)] detected sentinel instruction in EX stage at time 386285ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 386290ns
# [TB][mhartid 23 - Tile (7, 1)] detected sentinel instruction in EX stage at time 386300ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 386310ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 386315ns
# [TB][mhartid 77 - Tile (13, 4)] detected sentinel instruction in EX stage at time 386320ns
# [TB][mhartid 180 - Tile (4, 11)] detected sentinel instruction in EX stage at time 386330ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 386335ns
# [TB][mhartid 195 - Tile (3, 12)] detected sentinel instruction in EX stage at time 386335ns
# [TB][mhartid 107 - Tile (11, 6)] detected sentinel instruction in EX stage at time 386340ns
# [TB][mhartid 62 - Tile (14, 3)] detected sentinel instruction in EX stage at time 386350ns
# [TB][mhartid 166 - Tile (6, 10)] detected sentinel instruction in EX stage at time 386350ns
# [TB][mhartid 137 - Tile (9, 8)] detected sentinel instruction in EX stage at time 386360ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 386365ns
# [TB][mhartid 113 - Tile (1, 7)] detected sentinel instruction in EX stage at time 386370ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 386395ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 386395ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 386420ns
# [TB][mhartid 47 - Tile (15, 2)] detected sentinel instruction in EX stage at time 386430ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 386430ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 386435ns
# [TB][mhartid 108 - Tile (12, 6)] detected sentinel instruction in EX stage at time 386450ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 386450ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 386455ns
# [TB][mhartid 181 - Tile (5, 11)] detected sentinel instruction in EX stage at time 386460ns
# [TB][mhartid 210 - Tile (2, 13)] detected sentinel instruction in EX stage at time 386460ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 386485ns
# [TB][mhartid 138 - Tile (10, 8)] detected sentinel instruction in EX stage at time 386485ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 386495ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 386495ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 386495ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 386500ns
# [TB][mhartid 153 - Tile (9, 9)] detected sentinel instruction in EX stage at time 386505ns
# [TB][mhartid 225 - Tile (1, 14)] detected sentinel instruction in EX stage at time 386520ns
# [TB][mhartid 196 - Tile (4, 12)] detected sentinel instruction in EX stage at time 386545ns
# [TB][mhartid 182 - Tile (6, 11)] detected sentinel instruction in EX stage at time 386550ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 386565ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 386565ns
# [TB][mhartid 240 - Tile (0, 15)] detected sentinel instruction in EX stage at time 386565ns
# [TB][mhartid 168 - Tile (8, 10)] detected sentinel instruction in EX stage at time 386570ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 386590ns
# [TB][mhartid 139 - Tile (11, 8)] detected sentinel instruction in EX stage at time 386595ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 386600ns
# [TB][mhartid 93 - Tile (13, 5)] detected sentinel instruction in EX stage at time 386610ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 386635ns
# [TB][mhartid 39 - Tile (7, 2)] detected sentinel instruction in EX stage at time 386640ns
# [TB][mhartid 78 - Tile (14, 4)] detected sentinel instruction in EX stage at time 386645ns
# [TB][mhartid 114 - Tile (2, 7)] detected sentinel instruction in EX stage at time 386650ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 386650ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 386655ns
# [TB][mhartid 63 - Tile (15, 3)] detected sentinel instruction in EX stage at time 386675ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 386675ns
# [TB][mhartid 211 - Tile (3, 13)] detected sentinel instruction in EX stage at time 386690ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 386695ns
# [TB][mhartid 154 - Tile (10, 9)] detected sentinel instruction in EX stage at time 386695ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 386700ns
# [TB][mhartid 140 - Tile (12, 8)] detected sentinel instruction in EX stage at time 386700ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 386710ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 386715ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 386730ns
# [TB][mhartid 226 - Tile (2, 14)] detected sentinel instruction in EX stage at time 386750ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 386760ns
# [TB][mhartid 197 - Tile (5, 12)] detected sentinel instruction in EX stage at time 386765ns
# [TB][mhartid 198 - Tile (6, 12)] detected sentinel instruction in EX stage at time 386765ns
# [TB][mhartid 184 - Tile (8, 11)] detected sentinel instruction in EX stage at time 386770ns
# [TB][mhartid 94 - Tile (14, 5)] detected sentinel instruction in EX stage at time 386780ns
# [TB][mhartid 109 - Tile (13, 6)] detected sentinel instruction in EX stage at time 386780ns
# [TB][mhartid 169 - Tile (9, 10)] detected sentinel instruction in EX stage at time 386780ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 386785ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 386785ns
# [TB][mhartid 212 - Tile (4, 13)] detected sentinel instruction in EX stage at time 386795ns
# [TB][mhartid 155 - Tile (11, 9)] detected sentinel instruction in EX stage at time 386805ns
# [TB][mhartid 241 - Tile (1, 15)] detected sentinel instruction in EX stage at time 386815ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 386830ns
# [TB][mhartid 115 - Tile (3, 7)] detected sentinel instruction in EX stage at time 386835ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 386845ns
# [TB][mhartid 170 - Tile (10, 10)] detected sentinel instruction in EX stage at time 386860ns
# [TB][mhartid 79 - Tile (15, 4)] detected sentinel instruction in EX stage at time 386865ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 386875ns
# [TB][mhartid 55 - Tile (7, 3)] detected sentinel instruction in EX stage at time 386880ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 386890ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 386910ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 386915ns
# [TB][mhartid 156 - Tile (12, 9)] detected sentinel instruction in EX stage at time 386915ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 386925ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 386935ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 386935ns
# [TB][mhartid 227 - Tile (3, 14)] detected sentinel instruction in EX stage at time 386960ns
# [TB][mhartid 171 - Tile (11, 10)] detected sentinel instruction in EX stage at time 386970ns
# [TB][mhartid 185 - Tile (9, 11)] detected sentinel instruction in EX stage at time 386985ns
# [TB][mhartid 200 - Tile (8, 12)] detected sentinel instruction in EX stage at time 386985ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 386990ns
# [TB][mhartid 110 - Tile (14, 6)] detected sentinel instruction in EX stage at time 387000ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 387005ns
# [TB][mhartid 214 - Tile (6, 13)] detected sentinel instruction in EX stage at time 387015ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 387025ns
# [TB][mhartid 116 - Tile (4, 7)] detected sentinel instruction in EX stage at time 387030ns
# [TB][mhartid 213 - Tile (5, 13)] detected sentinel instruction in EX stage at time 387030ns
# [TB][mhartid 141 - Tile (13, 8)] detected sentinel instruction in EX stage at time 387035ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 387040ns
# [TB][mhartid 71 - Tile (7, 4)] detected sentinel instruction in EX stage at time 387045ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 387065ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 387090ns
# [TB][mhartid 186 - Tile (10, 11)] detected sentinel instruction in EX stage at time 387095ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 387110ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 387115ns
# [TB][mhartid 242 - Tile (2, 15)] detected sentinel instruction in EX stage at time 387115ns
# [TB][mhartid 228 - Tile (4, 14)] detected sentinel instruction in EX stage at time 387140ns
# [TB][mhartid 95 - Tile (15, 5)] detected sentinel instruction in EX stage at time 387145ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 387150ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 387165ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 387170ns
# [TB][mhartid 117 - Tile (5, 7)] detected sentinel instruction in EX stage at time 387185ns
# [TB][mhartid 172 - Tile (12, 10)] detected sentinel instruction in EX stage at time 387195ns
# [TB][mhartid 201 - Tile (9, 12)] detected sentinel instruction in EX stage at time 387195ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 387225ns
# [TB][mhartid 216 - Tile (8, 13)] detected sentinel instruction in EX stage at time 387235ns
# [TB][mhartid 157 - Tile (13, 9)] detected sentinel instruction in EX stage at time 387245ns
# [TB][mhartid 118 - Tile (6, 7)] detected sentinel instruction in EX stage at time 387250ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 387250ns
# [TB][mhartid 142 - Tile (14, 8)] detected sentinel instruction in EX stage at time 387250ns
# [TB][mhartid 87 - Tile (7, 5)] detected sentinel instruction in EX stage at time 387260ns
# [TB][mhartid 229 - Tile (5, 14)] detected sentinel instruction in EX stage at time 387260ns
# [TB][mhartid 243 - Tile (3, 15)] detected sentinel instruction in EX stage at time 387260ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 387280ns
# [TB][mhartid 187 - Tile (11, 11)] detected sentinel instruction in EX stage at time 387280ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 387285ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 387305ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 387320ns
# [TB][mhartid 111 - Tile (15, 6)] detected sentinel instruction in EX stage at time 387330ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 387335ns
# [TB][mhartid 230 - Tile (6, 14)] detected sentinel instruction in EX stage at time 387360ns
# [TB][mhartid 202 - Tile (10, 12)] detected sentinel instruction in EX stage at time 387365ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 387370ns
# [TB][mhartid 188 - Tile (12, 11)] detected sentinel instruction in EX stage at time 387395ns
# [TB][mhartid 173 - Tile (13, 10)] detected sentinel instruction in EX stage at time 387410ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 387425ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 387430ns
# [TB][mhartid 217 - Tile (9, 13)] detected sentinel instruction in EX stage at time 387445ns
# [mhartid 0] sync_count: 1
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 387465ns
# [TB][mhartid 120 - Tile (8, 7)] detected sentinel instruction in EX stage at time 387470ns
# [TB][mhartid 158 - Tile (14, 9)] detected sentinel instruction in EX stage at time 387470ns
# [TB][mhartid 203 - Tile (11, 12)] detected sentinel instruction in EX stage at time 387475ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 387485ns
# [TB][mhartid 244 - Tile (4, 15)] detected sentinel instruction in EX stage at time 387490ns
# [TB][mhartid 103 - Tile (7, 6)] detected sentinel instruction in EX stage at time 387560ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 387565ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 387565ns
# [TB][mhartid 218 - Tile (10, 13)] detected sentinel instruction in EX stage at time 387570ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 387575ns
# [TB][mhartid 232 - Tile (8, 14)] detected sentinel instruction in EX stage at time 387580ns
# [TB][mhartid 143 - Tile (15, 8)] detected sentinel instruction in EX stage at time 387585ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 387590ns
# [TB][mhartid 204 - Tile (12, 12)] detected sentinel instruction in EX stage at time 387600ns
# [TB][mhartid 245 - Tile (5, 15)] detected sentinel instruction in EX stage at time 387615ns
# [TB][mhartid 174 - Tile (14, 10)] detected sentinel instruction in EX stage at time 387630ns
# [TB][mhartid 189 - Tile (13, 11)] detected sentinel instruction in EX stage at time 387650ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 387665ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 387665ns
# [TB][mhartid 121 - Tile (9, 7)] detected sentinel instruction in EX stage at time 387685ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 387705ns
# [TB][mhartid 246 - Tile (6, 15)] detected sentinel instruction in EX stage at time 387710ns
# [TB][mhartid 135 - Tile (7, 8)] detected sentinel instruction in EX stage at time 387790ns
# [TB][mhartid 159 - Tile (15, 9)] detected sentinel instruction in EX stage at time 387795ns
# [TB][mhartid 122 - Tile (10, 7)] detected sentinel instruction in EX stage at time 387820ns
# [TB][mhartid 219 - Tile (11, 13)] detected sentinel instruction in EX stage at time 387820ns
# [TB][mhartid 233 - Tile (9, 14)] detected sentinel instruction in EX stage at time 387820ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 387830ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 387835ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 387845ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 387865ns
# [mhartid 1] sync_count: 1
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 387885ns
# [TB][mhartid 220 - Tile (12, 13)] detected sentinel instruction in EX stage at time 387910ns
# [TB][mhartid 205 - Tile (13, 12)] detected sentinel instruction in EX stage at time 387915ns
# [TB][mhartid 248 - Tile (8, 15)] detected sentinel instruction in EX stage at time 387930ns
# [TB][mhartid 151 - Tile (7, 9)] detected sentinel instruction in EX stage at time 387935ns
# [TB][mhartid 190 - Tile (14, 11)] detected sentinel instruction in EX stage at time 387940ns
# [TB][mhartid 123 - Tile (11, 7)] detected sentinel instruction in EX stage at time 387950ns
# [TB][mhartid 175 - Tile (15, 10)] detected sentinel instruction in EX stage at time 387960ns
# [TB][mhartid 234 - Tile (10, 14)] detected sentinel instruction in EX stage at time 387975ns
# [mhartid 2] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 388085ns
# [TB][mhartid 235 - Tile (11, 14)] detected sentinel instruction in EX stage at time 388085ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 388090ns
# [TB][mhartid 124 - Tile (12, 7)] detected sentinel instruction in EX stage at time 388100ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 388115ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 388125ns
# [TB][mhartid 221 - Tile (13, 13)] detected sentinel instruction in EX stage at time 388125ns
# [TB][mhartid 206 - Tile (14, 12)] detected sentinel instruction in EX stage at time 388130ns
# [TB][mhartid 249 - Tile (9, 15)] detected sentinel instruction in EX stage at time 388145ns
# [TB][mhartid 236 - Tile (12, 14)] detected sentinel instruction in EX stage at time 388185ns
# [TB][mhartid 191 - Tile (15, 11)] detected sentinel instruction in EX stage at time 388195ns
# [TB][mhartid 167 - Tile (7, 10)] detected sentinel instruction in EX stage at time 388220ns
# [TB][mhartid 250 - Tile (10, 15)] detected sentinel instruction in EX stage at time 388265ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 388325ns
# [mhartid 3] sync_count: 1
# [TB][mhartid 125 - Tile (13, 7)] detected sentinel instruction in EX stage at time 388370ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 388380ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 388385ns
# [TB][mhartid 251 - Tile (11, 15)] detected sentinel instruction in EX stage at time 388395ns
# [TB][mhartid 183 - Tile (7, 11)] detected sentinel instruction in EX stage at time 388420ns
# [mhartid 4] sync_count: 1
# [TB][mhartid 207 - Tile (15, 12)] detected sentinel instruction in EX stage at time 388465ns
# [TB][mhartid 222 - Tile (14, 13)] detected sentinel instruction in EX stage at time 388480ns
# [TB][mhartid 237 - Tile (13, 14)] detected sentinel instruction in EX stage at time 388510ns
# [mhartid 5] sync_count: 1
# [TB][mhartid 252 - Tile (12, 15)] detected sentinel instruction in EX stage at time 388560ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 388585ns
# [TB][mhartid 126 - Tile (14, 7)] detected sentinel instruction in EX stage at time 388625ns
# [TB][mhartid 199 - Tile (7, 12)] detected sentinel instruction in EX stage at time 388635ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 388665ns
# [TB][mhartid 223 - Tile (15, 13)] detected sentinel instruction in EX stage at time 388670ns
# [mhartid 6] sync_count: 1
# [TB][mhartid 238 - Tile (14, 14)] detected sentinel instruction in EX stage at time 388735ns
# [TB][mhartid 253 - Tile (13, 15)] detected sentinel instruction in EX stage at time 388815ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 388875ns
# [TB][mhartid 215 - Tile (7, 13)] detected sentinel instruction in EX stage at time 388885ns
# [mhartid 8] sync_count: 1
# [TB][mhartid 127 - Tile (15, 7)] detected sentinel instruction in EX stage at time 388920ns
# [mhartid 9] sync_count: 1
# [TB][mhartid 254 - Tile (14, 15)] detected sentinel instruction in EX stage at time 389000ns
# [TB][mhartid 239 - Tile (15, 14)] detected sentinel instruction in EX stage at time 389075ns
# [TB][mhartid 119 - Tile (7, 7)] detected sentinel instruction in EX stage at time 389120ns
# [mhartid 16] sync_count: 1
# [TB][mhartid 231 - Tile (7, 14)] detected sentinel instruction in EX stage at time 389230ns
# [TB][mhartid 255 - Tile (15, 15)] detected sentinel instruction in EX stage at time 389365ns
# [mhartid 17] sync_count: 1
# [TB][mhartid 247 - Tile (7, 15)] detected sentinel instruction in EX stage at time 389485ns
# [mhartid 18] sync_count: 1
# [mhartid 10] sync_count: 1
# [mhartid 11] sync_count: 1
# [mhartid 12] sync_count: 1
# [mhartid 19] sync_count: 1
# [mhartid 20] sync_count: 1
# [mhartid 13] sync_count: 1
# [mhartid 21] sync_count: 1
# [mhartid 22] sync_count: 1
# [mhartid 32] sync_count: 1
# [mhartid 14] sync_count: 1
# [mhartid 24] sync_count: 1
# [mhartid 7] sync_count: 1
# [mhartid 33] sync_count: 1
# [mhartid 25] sync_count: 1
# [mhartid 26] sync_count: 1
# [mhartid 34] sync_count: 1
# [mhartid 15] sync_count: 1
# [mhartid 27] sync_count: 1
# [mhartid 35] sync_count: 1
# [mhartid 36] sync_count: 1
# [mhartid 28] sync_count: 1
# [mhartid 37] sync_count: 1
# [mhartid 29] sync_count: 1
# [mhartid 38] sync_count: 1
# [mhartid 48] sync_count: 1
# [mhartid 40] sync_count: 1
# [mhartid 49] sync_count: 1
# [mhartid 30] sync_count: 1
# [mhartid 41] sync_count: 1
# [mhartid 31] sync_count: 1
# [mhartid 42] sync_count: 1
# [mhartid 50] sync_count: 1
# [mhartid 43] sync_count: 1
# [mhartid 23] sync_count: 1
# [mhartid 44] sync_count: 1
# [mhartid 51] sync_count: 1
# [mhartid 52] sync_count: 1
# [mhartid 53] sync_count: 1
# [mhartid 54] sync_count: 1
# [mhartid 64] sync_count: 1
# [mhartid 45] sync_count: 1
# [mhartid 56] sync_count: 1
# [mhartid 46] sync_count: 1
# [mhartid 65] sync_count: 1
# [mhartid 57] sync_count: 1
# [mhartid 66] sync_count: 1
# [mhartid 47] sync_count: 1
# [mhartid 58] sync_count: 1
# [mhartid 39] sync_count: 1
# [mhartid 60] sync_count: 1
# [mhartid 59] sync_count: 1
# [mhartid 68] sync_count: 1
# [mhartid 67] sync_count: 1
# [mhartid 80] sync_count: 1
# [mhartid 69] sync_count: 1
# [mhartid 70] sync_count: 1
# [mhartid 61] sync_count: 1
# [mhartid 81] sync_count: 1
# [mhartid 72] sync_count: 1
# [mhartid 62] sync_count: 1
# [mhartid 73] sync_count: 1
# [mhartid 82] sync_count: 1
# [mhartid 74] sync_count: 1
# [mhartid 63] sync_count: 1
# [mhartid 83] sync_count: 1
# [mhartid 75] sync_count: 1
# [mhartid 84] sync_count: 1
# [mhartid 76] sync_count: 1
# [mhartid 55] sync_count: 1
# [mhartid 96] sync_count: 1
# [mhartid 86] sync_count: 1
# [mhartid 85] sync_count: 1
# [mhartid 77] sync_count: 1
# [mhartid 88] sync_count: 1
# [mhartid 97] sync_count: 1
# [mhartid 89] sync_count: 1
# [mhartid 78] sync_count: 1
# [mhartid 98] sync_count: 1
# [mhartid 79] sync_count: 1
# [mhartid 91] sync_count: 1
# [mhartid 92] sync_count: 1
# [mhartid 99] sync_count: 1
# [mhartid 90] sync_count: 1
# [mhartid 71] sync_count: 1
# [mhartid 93] sync_count: 1
# [mhartid 94] sync_count: 1
# [mhartid 100] sync_count: 1
# [mhartid 87] sync_count: 1
# [mhartid 101] sync_count: 1
# [mhartid 95] sync_count: 1
# [mhartid 102] sync_count: 1
# [mhartid 104] sync_count: 1
# [mhartid 105] sync_count: 1
# [mhartid 106] sync_count: 1
# [mhartid 108] sync_count: 1
# [mhartid 107] sync_count: 1
# [mhartid 128] sync_count: 1
# [mhartid 109] sync_count: 1
# [mhartid 129] sync_count: 1
# [mhartid 110] sync_count: 1
# [mhartid 130] sync_count: 1
# [mhartid 131] sync_count: 1
# [mhartid 111] sync_count: 1
# [mhartid 132] sync_count: 1
# [mhartid 103] sync_count: 1
# [mhartid 133] sync_count: 1
# [mhartid 134] sync_count: 1
# [mhartid 144] sync_count: 1
# [mhartid 112] sync_count: 17
# [mhartid 136] sync_count: 1
# [mhartid 137] sync_count: 1
# [mhartid 113] sync_count: 17
# [mhartid 145] sync_count: 1
# [mhartid 146] sync_count: 1
# [mhartid 114] sync_count: 17
# [mhartid 138] sync_count: 1
# [TB][mhartid 96 - Tile (0, 6)] detected AMO (sync) instruction at time 399480ns
# [mhartid 139] sync_count: 1
# [TB][mhartid 32 - Tile (0, 2)] detected AMO (sync) instruction at time 399510ns
# [mhartid 115] sync_count: 17
# [mhartid 147] sync_count: 1
# [mhartid 140] sync_count: 1
# [TB][mhartid 128 - Tile (0, 8)] detected AMO (sync) instruction at time 399585ns
# [TB][mhartid 48 - Tile (0, 3)] detected AMO (sync) instruction at time 399600ns
# [TB][mhartid 64 - Tile (0, 4)] detected AMO (sync) instruction at time 399610ns
# [TB][mhartid 144 - Tile (0, 9)] detected AMO (sync) instruction at time 399620ns
# [mhartid 148] sync_count: 1
# [TB][mhartid 80 - Tile (0, 5)] detected AMO (sync) instruction at time 399680ns
# [TB][mhartid 0 - Tile (0, 0)] detected AMO (sync) instruction at time 399720ns
# [mhartid 116] sync_count: 17
# [TB][mhartid 16 - Tile (0, 1)] detected AMO (sync) instruction at time 399790ns
# [TB][mhartid 81 - Tile (1, 5)] detected AMO (sync) instruction at time 399825ns
# [TB][mhartid 97 - Tile (1, 6)] detected AMO (sync) instruction at time 399825ns
# [mhartid 160] sync_count: 1
# [mhartid 150] sync_count: 1
# [TB][mhartid 129 - Tile (1, 8)] detected AMO (sync) instruction at time 399860ns
# [mhartid 141] sync_count: 1
# [mhartid 117] sync_count: 17
# [mhartid 149] sync_count: 1
# [TB][mhartid 145 - Tile (1, 9)] detected AMO (sync) instruction at time 399995ns
# [mhartid 118] sync_count: 17
# [TB][mhartid 98 - Tile (2, 6)] detected AMO (sync) instruction at time 400030ns
# [TB][mhartid 34 - Tile (2, 2)] detected AMO (sync) instruction at time 400060ns
# [mhartid 152] sync_count: 1
# [mhartid 142] sync_count: 1
# [TB][mhartid 65 - Tile (1, 4)] detected AMO (sync) instruction at time 400090ns
# [TB][mhartid 49 - Tile (1, 3)] detected AMO (sync) instruction at time 400110ns
# [TB][mhartid 130 - Tile (2, 8)] detected AMO (sync) instruction at time 400135ns
# [TB][mhartid 50 - Tile (2, 3)] detected AMO (sync) instruction at time 400150ns
# [TB][mhartid 66 - Tile (2, 4)] detected AMO (sync) instruction at time 400160ns
# [mhartid 161] sync_count: 1
# [TB][mhartid 1 - Tile (1, 0)] detected AMO (sync) instruction at time 400170ns
# [TB][mhartid 33 - Tile (1, 2)] detected AMO (sync) instruction at time 400170ns
# [TB][mhartid 146 - Tile (2, 9)] detected AMO (sync) instruction at time 400170ns
# [TB][mhartid 17 - Tile (1, 1)] detected AMO (sync) instruction at time 400190ns
# [mhartid 120] sync_count: 17
# [TB][mhartid 82 - Tile (2, 5)] detected AMO (sync) instruction at time 400230ns
# [TB][mhartid 2 - Tile (2, 0)] detected AMO (sync) instruction at time 400270ns
# [TB][mhartid 3 - Tile (3, 0)] detected AMO (sync) instruction at time 400280ns
# [mhartid 153] sync_count: 1
# [TB][mhartid 35 - Tile (3, 2)] detected AMO (sync) instruction at time 400285ns
# [TB][mhartid 18 - Tile (2, 1)] detected AMO (sync) instruction at time 400340ns
# [TB][mhartid 147 - Tile (3, 9)] detected AMO (sync) instruction at time 400350ns
# [TB][mhartid 131 - Tile (3, 8)] detected AMO (sync) instruction at time 400360ns
# [mhartid 162] sync_count: 1
# [TB][mhartid 67 - Tile (3, 4)] detected AMO (sync) instruction at time 400385ns
# [TB][mhartid 99 - Tile (3, 6)] detected AMO (sync) instruction at time 400385ns
# [TB][mhartid 83 - Tile (3, 5)] detected AMO (sync) instruction at time 400405ns
# [TB][mhartid 51 - Tile (3, 3)] detected AMO (sync) instruction at time 400435ns
# [mhartid 121] sync_count: 17
# [TB][mhartid 132 - Tile (4, 8)] detected AMO (sync) instruction at time 400455ns
# [TB][mhartid 19 - Tile (3, 1)] detected AMO (sync) instruction at time 400470ns
# [TB][mhartid 52 - Tile (4, 3)] detected AMO (sync) instruction at time 400475ns
# [mhartid 154] sync_count: 1
# [mhartid 143] sync_count: 1
# [TB][mhartid 100 - Tile (4, 6)] detected AMO (sync) instruction at time 400540ns
# [TB][mhartid 68 - Tile (4, 4)] detected AMO (sync) instruction at time 400550ns
# [mhartid 135] sync_count: 1
# [TB][mhartid 84 - Tile (4, 5)] detected AMO (sync) instruction at time 400605ns
# [TB][mhartid 85 - Tile (5, 5)] detected AMO (sync) instruction at time 400635ns
# [mhartid 163] sync_count: 1
# [TB][mhartid 37 - Tile (5, 2)] detected AMO (sync) instruction at time 400645ns
# [TB][mhartid 133 - Tile (5, 8)] detected AMO (sync) instruction at time 400655ns
# [TB][mhartid 101 - Tile (5, 6)] detected AMO (sync) instruction at time 400665ns
# [TB][mhartid 134 - Tile (6, 8)] detected AMO (sync) instruction at time 400675ns
# [mhartid 122] sync_count: 17
# [TB][mhartid 148 - Tile (4, 9)] detected AMO (sync) instruction at time 400680ns
# [TB][mhartid 21 - Tile (5, 1)] detected AMO (sync) instruction at time 400685ns
# [mhartid 155] sync_count: 1
# [TB][mhartid 54 - Tile (6, 3)] detected AMO (sync) instruction at time 400695ns
# [TB][mhartid 4 - Tile (4, 0)] detected AMO (sync) instruction at time 400700ns
# [TB][mhartid 160 - Tile (0, 10)] detected AMO (sync) instruction at time 400705ns
# [TB][mhartid 36 - Tile (4, 2)] detected AMO (sync) instruction at time 400715ns
# [TB][mhartid 5 - Tile (5, 0)] detected AMO (sync) instruction at time 400735ns
# [TB][mhartid 69 - Tile (5, 4)] detected AMO (sync) instruction at time 400735ns
# [TB][mhartid 149 - Tile (5, 9)] detected AMO (sync) instruction at time 400750ns
# [TB][mhartid 20 - Tile (4, 1)] detected AMO (sync) instruction at time 400755ns
# [TB][mhartid 102 - Tile (6, 6)] detected AMO (sync) instruction at time 400760ns
# [mhartid 156] sync_count: 1
# [TB][mhartid 70 - Tile (6, 4)] detected AMO (sync) instruction at time 400770ns
# [mhartid 164] sync_count: 1
# [mhartid 123] sync_count: 17
# [mhartid 124] sync_count: 17
# [TB][mhartid 53 - Tile (5, 3)] detected AMO (sync) instruction at time 400825ns
# [TB][mhartid 86 - Tile (6, 5)] detected AMO (sync) instruction at time 400825ns
# [TB][mhartid 136 - Tile (8, 8)] detected AMO (sync) instruction at time 400895ns
# [TB][mhartid 150 - Tile (6, 9)] detected AMO (sync) instruction at time 400900ns
# [TB][mhartid 56 - Tile (8, 3)] detected AMO (sync) instruction at time 400915ns
# [TB][mhartid 6 - Tile (6, 0)] detected AMO (sync) instruction at time 400920ns
# [TB][mhartid 38 - Tile (6, 2)] detected AMO (sync) instruction at time 400935ns
# [TB][mhartid 22 - Tile (6, 1)] detected AMO (sync) instruction at time 400975ns
# [TB][mhartid 104 - Tile (8, 6)] detected AMO (sync) instruction at time 400980ns
# [TB][mhartid 72 - Tile (8, 4)] detected AMO (sync) instruction at time 400990ns
# [mhartid 166] sync_count: 1
# [mhartid 176] sync_count: 1
# [mhartid 165] sync_count: 1
# [TB][mhartid 161 - Tile (1, 10)] detected AMO (sync) instruction at time 401030ns
# [mhartid 157] sync_count: 1
# [TB][mhartid 88 - Tile (8, 5)] detected AMO (sync) instruction at time 401045ns
# [TB][mhartid 153 - Tile (9, 9)] detected AMO (sync) instruction at time 401100ns
# [TB][mhartid 152 - Tile (8, 9)] detected AMO (sync) instruction at time 401120ns
# [TB][mhartid 8 - Tile (8, 0)] detected AMO (sync) instruction at time 401140ns
# [TB][mhartid 40 - Tile (8, 2)] detected AMO (sync) instruction at time 401155ns
# [TB][mhartid 9 - Tile (9, 0)] detected AMO (sync) instruction at time 401185ns
# [mhartid 125] sync_count: 17
# [TB][mhartid 24 - Tile (8, 1)] detected AMO (sync) instruction at time 401195ns
# [TB][mhartid 73 - Tile (9, 4)] detected AMO (sync) instruction at time 401195ns
# [TB][mhartid 89 - Tile (9, 5)] detected AMO (sync) instruction at time 401195ns
# [TB][mhartid 105 - Tile (9, 6)] detected AMO (sync) instruction at time 401220ns
# [mhartid 168] sync_count: 1
# [TB][mhartid 162 - Tile (2, 10)] detected AMO (sync) instruction at time 401255ns
# [TB][mhartid 137 - Tile (9, 8)] detected AMO (sync) instruction at time 401265ns
# [TB][mhartid 41 - Tile (9, 2)] detected AMO (sync) instruction at time 401330ns
# [TB][mhartid 57 - Tile (9, 3)] detected AMO (sync) instruction at time 401340ns
# [mhartid 158] sync_count: 1
# [TB][mhartid 106 - Tile (10, 6)] detected AMO (sync) instruction at time 401370ns
# [mhartid 177] sync_count: 1
# [TB][mhartid 25 - Tile (9, 1)] detected AMO (sync) instruction at time 401380ns
# [mhartid 126] sync_count: 17
# [TB][mhartid 138 - Tile (10, 8)] detected AMO (sync) instruction at time 401400ns
# [TB][mhartid 90 - Tile (10, 5)] detected AMO (sync) instruction at time 401430ns
# [TB][mhartid 10 - Tile (10, 0)] detected AMO (sync) instruction at time 401450ns
# [mhartid 169] sync_count: 1
# [TB][mhartid 108 - Tile (12, 6)] detected AMO (sync) instruction at time 401475ns
# [TB][mhartid 26 - Tile (10, 1)] detected AMO (sync) instruction at time 401480ns
# [TB][mhartid 139 - Tile (11, 8)] detected AMO (sync) instruction at time 401490ns
# [TB][mhartid 42 - Tile (10, 2)] detected AMO (sync) instruction at time 401500ns
# [TB][mhartid 59 - Tile (11, 3)] detected AMO (sync) instruction at time 401500ns
# [TB][mhartid 75 - Tile (11, 4)] detected AMO (sync) instruction at time 401500ns
# [TB][mhartid 155 - Tile (11, 9)] detected AMO (sync) instruction at time 401520ns
# [TB][mhartid 163 - Tile (3, 10)] detected AMO (sync) instruction at time 401520ns
# [TB][mhartid 60 - Tile (12, 3)] detected AMO (sync) instruction at time 401525ns
# [TB][mhartid 140 - Tile (12, 8)] detected AMO (sync) instruction at time 401525ns
# [TB][mhartid 58 - Tile (10, 3)] detected AMO (sync) instruction at time 401535ns
# [TB][mhartid 74 - Tile (10, 4)] detected AMO (sync) instruction at time 401535ns
# [TB][mhartid 154 - Tile (10, 9)] detected AMO (sync) instruction at time 401545ns
# [mhartid 178] sync_count: 1
# [TB][mhartid 12 - Tile (12, 0)] detected AMO (sync) instruction at time 401575ns
# [mhartid 159] sync_count: 1
# [TB][mhartid 91 - Tile (11, 5)] detected AMO (sync) instruction at time 401610ns
# [TB][mhartid 28 - Tile (12, 1)] detected AMO (sync) instruction at time 401620ns
# [TB][mhartid 156 - Tile (12, 9)] detected AMO (sync) instruction at time 401625ns
# [TB][mhartid 76 - Tile (12, 4)] detected AMO (sync) instruction at time 401655ns
# [TB][mhartid 107 - Tile (11, 6)] detected AMO (sync) instruction at time 401655ns
# [TB][mhartid 92 - Tile (12, 5)] detected AMO (sync) instruction at time 401670ns
# [TB][mhartid 164 - Tile (4, 10)] detected AMO (sync) instruction at time 401670ns
# [TB][mhartid 43 - Tile (11, 2)] detected AMO (sync) instruction at time 401685ns
# [mhartid 170] sync_count: 1
# [mhartid 171] sync_count: 1
# [mhartid 151] sync_count: 1
# [TB][mhartid 27 - Tile (11, 1)] detected AMO (sync) instruction at time 401725ns
# [TB][mhartid 44 - Tile (12, 2)] detected AMO (sync) instruction at time 401775ns
# [mhartid 127] sync_count: 17
# [mhartid 179] sync_count: 1
# [TB][mhartid 141 - Tile (13, 8)] detected AMO (sync) instruction at time 401850ns
# [TB][mhartid 11 - Tile (11, 0)] detected AMO (sync) instruction at time 401870ns
# [mhartid 172] sync_count: 1
# [TB][mhartid 109 - Tile (13, 6)] detected AMO (sync) instruction at time 401885ns
# [TB][mhartid 165 - Tile (5, 10)] detected AMO (sync) instruction at time 401890ns
# [TB][mhartid 166 - Tile (6, 10)] detected AMO (sync) instruction at time 401890ns
# [mhartid 119] sync_count: 32
# [TB][mhartid 93 - Tile (13, 5)] detected AMO (sync) instruction at time 401905ns
# [TB][mhartid 13 - Tile (13, 0)] detected AMO (sync) instruction at time 401920ns
# [TB][mhartid 176 - Tile (0, 11)] detected AMO (sync) instruction at time 401945ns
# [TB][mhartid 77 - Tile (13, 4)] detected AMO (sync) instruction at time 402040ns
# [mhartid 180] sync_count: 1
# [TB][mhartid 45 - Tile (13, 2)] detected AMO (sync) instruction at time 402070ns
# [TB][mhartid 157 - Tile (13, 9)] detected AMO (sync) instruction at time 402070ns
# [TB][mhartid 61 - Tile (13, 3)] detected AMO (sync) instruction at time 402080ns
# [TB][mhartid 168 - Tile (8, 10)] detected AMO (sync) instruction at time 402110ns
# [TB][mhartid 29 - Tile (13, 1)] detected AMO (sync) instruction at time 402130ns
# [mhartid 173] sync_count: 1
# [TB][mhartid 14 - Tile (14, 0)] detected AMO (sync) instruction at time 402150ns
# [mhartid 181] sync_count: 1
# [TB][mhartid 158 - Tile (14, 9)] detected AMO (sync) instruction at time 402190ns
# [TB][mhartid 94 - Tile (14, 5)] detected AMO (sync) instruction at time 402195ns
# [TB][mhartid 30 - Tile (14, 1)] detected AMO (sync) instruction at time 402205ns
# [TB][mhartid 110 - Tile (14, 6)] detected AMO (sync) instruction at time 402205ns
# [mhartid 192] sync_count: 1
# [TB][mhartid 78 - Tile (14, 4)] detected AMO (sync) instruction at time 402235ns
# [TB][mhartid 142 - Tile (14, 8)] detected AMO (sync) instruction at time 402235ns
# [mhartid 182] sync_count: 1
# [TB][mhartid 62 - Tile (14, 3)] detected AMO (sync) instruction at time 402320ns
# [TB][mhartid 177 - Tile (1, 11)] detected AMO (sync) instruction at time 402335ns
# [TB][mhartid 46 - Tile (14, 2)] detected AMO (sync) instruction at time 402340ns
# [TB][mhartid 169 - Tile (9, 10)] detected AMO (sync) instruction at time 402340ns
# [mhartid 174] sync_count: 1
# [TB][mhartid 111 - Tile (15, 6)] detected AMO (sync) instruction at time 402470ns
# [mhartid 184] sync_count: 1
# [TB][mhartid 178 - Tile (2, 11)] detected AMO (sync) instruction at time 402495ns
# [TB][mhartid 143 - Tile (15, 8)] detected AMO (sync) instruction at time 402500ns
# [mhartid 193] sync_count: 1
# [TB][mhartid 95 - Tile (15, 5)] detected AMO (sync) instruction at time 402530ns
# [TB][mhartid 15 - Tile (15, 0)] detected AMO (sync) instruction at time 402550ns
# [TB][mhartid 103 - Tile (7, 6)] detected AMO (sync) instruction at time 402550ns
# [TB][mhartid 170 - Tile (10, 10)] detected AMO (sync) instruction at time 402570ns
# [TB][mhartid 31 - Tile (15, 1)] detected AMO (sync) instruction at time 402580ns
# [TB][mhartid 171 - Tile (11, 10)] detected AMO (sync) instruction at time 402590ns
# [mhartid 185] sync_count: 1
# [TB][mhartid 47 - Tile (15, 2)] detected AMO (sync) instruction at time 402600ns
# [TB][mhartid 71 - Tile (7, 4)] detected AMO (sync) instruction at time 402625ns
# [TB][mhartid 87 - Tile (7, 5)] detected AMO (sync) instruction at time 402630ns
# [TB][mhartid 63 - Tile (15, 3)] detected AMO (sync) instruction at time 402635ns
# [TB][mhartid 79 - Tile (15, 4)] detected AMO (sync) instruction at time 402635ns
# [TB][mhartid 159 - Tile (15, 9)] detected AMO (sync) instruction at time 402645ns
# [TB][mhartid 55 - Tile (7, 3)] detected AMO (sync) instruction at time 402670ns
# [TB][mhartid 135 - Tile (7, 8)] detected AMO (sync) instruction at time 402700ns
# [TB][mhartid 151 - Tile (7, 9)] detected AMO (sync) instruction at time 402755ns
# [TB][mhartid 172 - Tile (12, 10)] detected AMO (sync) instruction at time 402755ns
# [mhartid 194] sync_count: 1
# [mhartid 186] sync_count: 1
# [TB][mhartid 179 - Tile (3, 11)] detected AMO (sync) instruction at time 402770ns
# [mhartid 175] sync_count: 1
# [TB][mhartid 39 - Tile (7, 2)] detected AMO (sync) instruction at time 402795ns
# [TB][mhartid 7 - Tile (7, 0)] detected AMO (sync) instruction at time 402835ns
# [TB][mhartid 23 - Tile (7, 1)] detected AMO (sync) instruction at time 402855ns
# [mhartid 167] sync_count: 1
# [mhartid 195] sync_count: 1
# [TB][mhartid 180 - Tile (4, 11)] detected AMO (sync) instruction at time 403010ns
# [mhartid 188] sync_count: 1
# [TB][mhartid 173 - Tile (13, 10)] detected AMO (sync) instruction at time 403030ns
# [TB][mhartid 181 - Tile (5, 11)] detected AMO (sync) instruction at time 403085ns
# [mhartid 187] sync_count: 1
# [TB][mhartid 192 - Tile (0, 12)] detected AMO (sync) instruction at time 403195ns
# [mhartid 196] sync_count: 1
# [TB][mhartid 182 - Tile (6, 11)] detected AMO (sync) instruction at time 403230ns
# [mhartid 189] sync_count: 1
# [TB][mhartid 174 - Tile (14, 10)] detected AMO (sync) instruction at time 403310ns
# [mhartid 197] sync_count: 1
# [mhartid 198] sync_count: 1
# [mhartid 208] sync_count: 1
# [TB][mhartid 184 - Tile (8, 11)] detected AMO (sync) instruction at time 403450ns
# [TB][mhartid 193 - Tile (1, 12)] detected AMO (sync) instruction at time 403520ns
# [TB][mhartid 185 - Tile (9, 11)] detected AMO (sync) instruction at time 403530ns
# [mhartid 209] sync_count: 1
# [mhartid 190] sync_count: 1
# [mhartid 200] sync_count: 1
# [TB][mhartid 175 - Tile (15, 10)] detected AMO (sync) instruction at time 403670ns
# [TB][mhartid 186 - Tile (10, 11)] detected AMO (sync) instruction at time 403695ns
# [TB][mhartid 194 - Tile (2, 12)] detected AMO (sync) instruction at time 403745ns
# [mhartid 201] sync_count: 1
# [TB][mhartid 167 - Tile (7, 10)] detected AMO (sync) instruction at time 403785ns
# [mhartid 191] sync_count: 1
# [TB][mhartid 188 - Tile (12, 11)] detected AMO (sync) instruction at time 403945ns
# [mhartid 202] sync_count: 1
# [TB][mhartid 195 - Tile (3, 12)] detected AMO (sync) instruction at time 403955ns
# [mhartid 210] sync_count: 1
# [TB][mhartid 187 - Tile (11, 11)] detected AMO (sync) instruction at time 404090ns
# [mhartid 203] sync_count: 1
# [mhartid 183] sync_count: 1
# [mhartid 204] sync_count: 1
# [TB][mhartid 189 - Tile (13, 11)] detected AMO (sync) instruction at time 404200ns
# [TB][mhartid 196 - Tile (4, 12)] detected AMO (sync) instruction at time 404220ns
# [mhartid 211] sync_count: 1
# [mhartid 212] sync_count: 1
# [TB][mhartid 197 - Tile (5, 12)] detected AMO (sync) instruction at time 404350ns
# [TB][mhartid 198 - Tile (6, 12)] detected AMO (sync) instruction at time 404440ns
# [mhartid 205] sync_count: 1
# [TB][mhartid 208 - Tile (0, 13)] detected AMO (sync) instruction at time 404490ns
# [mhartid 214] sync_count: 1
# [mhartid 213] sync_count: 1
# [TB][mhartid 190 - Tile (14, 11)] detected AMO (sync) instruction at time 404575ns
# [TB][mhartid 200 - Tile (8, 12)] detected AMO (sync) instruction at time 404660ns
# [TB][mhartid 209 - Tile (1, 13)] detected AMO (sync) instruction at time 404660ns
# [mhartid 224] sync_count: 1
# [mhartid 206] sync_count: 1
# [mhartid 216] sync_count: 1
# [TB][mhartid 201 - Tile (9, 12)] detected AMO (sync) instruction at time 404770ns
# [TB][mhartid 191 - Tile (15, 11)] detected AMO (sync) instruction at time 404795ns
# [TB][mhartid 202 - Tile (10, 12)] detected AMO (sync) instruction at time 404935ns
# [mhartid 225] sync_count: 1
# [mhartid 217] sync_count: 1
# [TB][mhartid 210 - Tile (2, 13)] detected AMO (sync) instruction at time 405040ns
# [mhartid 207] sync_count: 1
# [TB][mhartid 203 - Tile (11, 12)] detected AMO (sync) instruction at time 405095ns
# [TB][mhartid 183 - Tile (7, 11)] detected AMO (sync) instruction at time 405120ns
# [TB][mhartid 204 - Tile (12, 12)] detected AMO (sync) instruction at time 405195ns
# [mhartid 218] sync_count: 1
# [mhartid 226] sync_count: 1
# [TB][mhartid 211 - Tile (3, 13)] detected AMO (sync) instruction at time 405295ns
# [mhartid 199] sync_count: 1
# [TB][mhartid 212 - Tile (4, 13)] detected AMO (sync) instruction at time 405325ns
# [mhartid 219] sync_count: 1
# [mhartid 227] sync_count: 1
# [mhartid 220] sync_count: 1
# [TB][mhartid 205 - Tile (13, 12)] detected AMO (sync) instruction at time 405470ns
# [mhartid 228] sync_count: 1
# [TB][mhartid 214 - Tile (6, 13)] detected AMO (sync) instruction at time 405545ns
# [TB][mhartid 213 - Tile (5, 13)] detected AMO (sync) instruction at time 405605ns
# [mhartid 229] sync_count: 1
# [mhartid 221] sync_count: 1
# [TB][mhartid 206 - Tile (14, 12)] detected AMO (sync) instruction at time 405705ns
# [mhartid 230] sync_count: 1
# [TB][mhartid 216 - Tile (8, 13)] detected AMO (sync) instruction at time 405765ns
# [TB][mhartid 224 - Tile (0, 14)] detected AMO (sync) instruction at time 405810ns
# [mhartid 232] sync_count: 1
# [mhartid 240] sync_count: 1
# [TB][mhartid 217 - Tile (9, 13)] detected AMO (sync) instruction at time 406025ns
# [TB][mhartid 207 - Tile (15, 12)] detected AMO (sync) instruction at time 406035ns
# [mhartid 222] sync_count: 1
# [TB][mhartid 225 - Tile (1, 14)] detected AMO (sync) instruction at time 406060ns
# [mhartid 241] sync_count: 1
# [mhartid 233] sync_count: 1
# [TB][mhartid 218 - Tile (10, 13)] detected AMO (sync) instruction at time 406310ns
# [TB][mhartid 199 - Tile (7, 12)] detected AMO (sync) instruction at time 406330ns
# [mhartid 223] sync_count: 1
# [TB][mhartid 226 - Tile (2, 14)] detected AMO (sync) instruction at time 406360ns
# [mhartid 215] sync_count: 1
# [TB][mhartid 219 - Tile (11, 13)] detected AMO (sync) instruction at time 406420ns
# [TB][mhartid 220 - Tile (12, 13)] detected AMO (sync) instruction at time 406490ns
# [TB][mhartid 227 - Tile (3, 14)] detected AMO (sync) instruction at time 406495ns
# [mhartid 234] sync_count: 1
# [mhartid 242] sync_count: 1
# [mhartid 236] sync_count: 1
# [mhartid 235] sync_count: 1
# [TB][mhartid 228 - Tile (4, 14)] detected AMO (sync) instruction at time 406635ns
# [mhartid 243] sync_count: 1
# [TB][mhartid 221 - Tile (13, 13)] detected AMO (sync) instruction at time 406740ns
# [TB][mhartid 229 - Tile (5, 14)] detected AMO (sync) instruction at time 406760ns
# [TB][mhartid 230 - Tile (6, 14)] detected AMO (sync) instruction at time 406855ns
# [mhartid 244] sync_count: 1
# [mhartid 237] sync_count: 1
# [mhartid 245] sync_count: 1
# [TB][mhartid 232 - Tile (8, 14)] detected AMO (sync) instruction at time 407075ns
# [TB][mhartid 222 - Tile (14, 13)] detected AMO (sync) instruction at time 407090ns
# [mhartid 246] sync_count: 1
# [mhartid 238] sync_count: 1
# [TB][mhartid 240 - Tile (0, 15)] detected AMO (sync) instruction at time 407165ns
# [mhartid 248] sync_count: 1
# [TB][mhartid 233 - Tile (9, 14)] detected AMO (sync) instruction at time 407365ns
# [TB][mhartid 223 - Tile (15, 13)] detected AMO (sync) instruction at time 407410ns
# [TB][mhartid 241 - Tile (1, 15)] detected AMO (sync) instruction at time 407420ns
# [TB][mhartid 215 - Tile (7, 13)] detected AMO (sync) instruction at time 407435ns
# [mhartid 249] sync_count: 1
# [mhartid 239] sync_count: 1
# [TB][mhartid 234 - Tile (10, 14)] detected AMO (sync) instruction at time 407605ns
# [mhartid 231] sync_count: 1
# [mhartid 250] sync_count: 1
# [TB][mhartid 236 - Tile (12, 14)] detected AMO (sync) instruction at time 407690ns
# [TB][mhartid 242 - Tile (2, 15)] detected AMO (sync) instruction at time 407715ns
# [TB][mhartid 235 - Tile (11, 14)] detected AMO (sync) instruction at time 407725ns
# [mhartid 251] sync_count: 1
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 407750ns
# [TB][mhartid 243 - Tile (3, 15)] detected AMO (sync) instruction at time 407840ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 407985ns
# [mhartid 252] sync_count: 1
# [TB][mhartid 244 - Tile (4, 15)] detected AMO (sync) instruction at time 408055ns
# [TB][mhartid 237 - Tile (13, 14)] detected AMO (sync) instruction at time 408065ns
# [TB][mhartid 245 - Tile (5, 15)] detected AMO (sync) instruction at time 408200ns
# [TB][mhartid 238 - Tile (14, 14)] detected AMO (sync) instruction at time 408230ns
# [mhartid 253] sync_count: 1
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 408260ns
# [TB][mhartid 246 - Tile (6, 15)] detected AMO (sync) instruction at time 408275ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 408310ns
# [mhartid 254] sync_count: 1
# [TB][mhartid 248 - Tile (8, 15)] detected AMO (sync) instruction at time 408495ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 408540ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 408660ns
# [TB][mhartid 239 - Tile (15, 14)] detected AMO (sync) instruction at time 408705ns
# [TB][mhartid 249 - Tile (9, 15)] detected AMO (sync) instruction at time 408720ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 408730ns
# [TB][mhartid 231 - Tile (7, 14)] detected AMO (sync) instruction at time 408750ns
# [mhartid 255] sync_count: 1
# [TB][mhartid 250 - Tile (10, 15)] detected AMO (sync) instruction at time 408825ns
# [TB][mhartid 251 - Tile (11, 15)] detected AMO (sync) instruction at time 408910ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 408940ns
# [mhartid 247] sync_count: 1
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 409190ns
# [TB][mhartid 252 - Tile (12, 15)] detected AMO (sync) instruction at time 409215ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 409335ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 409385ns
# [TB][mhartid 253 - Tile (13, 15)] detected AMO (sync) instruction at time 409410ns
# [TB][mhartid 254 - Tile (14, 15)] detected AMO (sync) instruction at time 409585ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 409745ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 409910ns
# [TB][mhartid 255 - Tile (15, 15)] detected AMO (sync) instruction at time 409925ns
# [TB][mhartid 247 - Tile (7, 15)] detected AMO (sync) instruction at time 410125ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 410145ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 410535ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 410855ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 411085ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 411105ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 411335ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 411370ns
# [TB][mhartid 0 - Tile (0, 0)] detected sentinel instruction in EX stage at time 411375ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 411410ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 411545ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 411550ns
# [TB][mhartid 1 - Tile (1, 0)] detected sentinel instruction in EX stage at time 411620ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 411630ns
# [TB][mhartid 16 - Tile (0, 1)] detected sentinel instruction in EX stage at time 411645ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 411690ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 411735ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 411805ns
# [TB][mhartid 2 - Tile (2, 0)] detected sentinel instruction in EX stage at time 411815ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 411835ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 411880ns
# [TB][mhartid 32 - Tile (0, 2)] detected sentinel instruction in EX stage at time 411905ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 411905ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 411960ns
# [TB][mhartid 17 - Tile (1, 1)] detected sentinel instruction in EX stage at time 411975ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 412010ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 412055ns
# [TB][mhartid 3 - Tile (3, 0)] detected sentinel instruction in EX stage at time 412065ns
# [TB][mhartid 18 - Tile (2, 1)] detected sentinel instruction in EX stage at time 412085ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 412085ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 412095ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 412105ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 412110ns
# [TB][mhartid 48 - Tile (0, 3)] detected sentinel instruction in EX stage at time 412115ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 412190ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 412200ns
# [TB][mhartid 33 - Tile (1, 2)] detected sentinel instruction in EX stage at time 412225ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 412230ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 412270ns
# [TB][mhartid 4 - Tile (4, 0)] detected sentinel instruction in EX stage at time 412275ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 412295ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 412315ns
# [TB][mhartid 19 - Tile (3, 1)] detected sentinel instruction in EX stage at time 412330ns
# [TB][mhartid 34 - Tile (2, 2)] detected sentinel instruction in EX stage at time 412345ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 412345ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 412345ns
# [TB][mhartid 64 - Tile (0, 4)] detected sentinel instruction in EX stage at time 412360ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 412360ns
# [TB][mhartid 49 - Tile (1, 3)] detected sentinel instruction in EX stage at time 412380ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 412395ns
# [TB][mhartid 5 - Tile (5, 0)] detected sentinel instruction in EX stage at time 412400ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 412420ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 412485ns
# [TB][mhartid 6 - Tile (6, 0)] detected sentinel instruction in EX stage at time 412495ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 412495ns
# [TB][mhartid 80 - Tile (0, 5)] detected sentinel instruction in EX stage at time 412500ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 412510ns
# [TB][mhartid 20 - Tile (4, 1)] detected sentinel instruction in EX stage at time 412525ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 412540ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 412550ns
# [TB][mhartid 50 - Tile (2, 3)] detected sentinel instruction in EX stage at time 412555ns
# [TB][mhartid 35 - Tile (3, 2)] detected sentinel instruction in EX stage at time 412560ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 412560ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 412570ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 412585ns
# [TB][mhartid 21 - Tile (5, 1)] detected sentinel instruction in EX stage at time 412605ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 412620ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 412655ns
# [TB][mhartid 65 - Tile (1, 4)] detected sentinel instruction in EX stage at time 412660ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 412660ns
# [TB][mhartid 96 - Tile (0, 6)] detected sentinel instruction in EX stage at time 412675ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 412680ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 412700ns
# [TB][mhartid 8 - Tile (8, 0)] detected sentinel instruction in EX stage at time 412715ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 412730ns
# [TB][mhartid 22 - Tile (6, 1)] detected sentinel instruction in EX stage at time 412745ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 412765ns
# [TB][mhartid 36 - Tile (4, 2)] detected sentinel instruction in EX stage at time 412770ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 412780ns
# [TB][mhartid 66 - Tile (2, 4)] detected sentinel instruction in EX stage at time 412800ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 412800ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 412805ns
# [TB][mhartid 9 - Tile (9, 0)] detected sentinel instruction in EX stage at time 412810ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 412810ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 412815ns
# [TB][mhartid 51 - Tile (3, 3)] detected sentinel instruction in EX stage at time 412825ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 412830ns
# [TB][mhartid 81 - Tile (1, 5)] detected sentinel instruction in EX stage at time 412835ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 412870ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 412880ns
# [TB][mhartid 37 - Tile (5, 2)] detected sentinel instruction in EX stage at time 412890ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 412890ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 412895ns
# [TB][mhartid 128 - Tile (0, 8)] detected sentinel instruction in EX stage at time 412895ns
# [TB][mhartid 82 - Tile (2, 5)] detected sentinel instruction in EX stage at time 412940ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 412960ns
# [TB][mhartid 24 - Tile (8, 1)] detected sentinel instruction in EX stage at time 412965ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 412970ns
# [TB][mhartid 38 - Tile (6, 2)] detected sentinel instruction in EX stage at time 412990ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 412990ns
# [TB][mhartid 10 - Tile (10, 0)] detected sentinel instruction in EX stage at time 412995ns
# [TB][mhartid 97 - Tile (1, 6)] detected sentinel instruction in EX stage at time 413010ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 413020ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 413025ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 413025ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 413040ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 413050ns
# [TB][mhartid 25 - Tile (9, 1)] detected sentinel instruction in EX stage at time 413060ns
# [TB][mhartid 52 - Tile (4, 3)] detected sentinel instruction in EX stage at time 413060ns
# [TB][mhartid 144 - Tile (0, 9)] detected sentinel instruction in EX stage at time 413060ns
# [TB][mhartid 53 - Tile (5, 3)] detected sentinel instruction in EX stage at time 413065ns
# [TB][mhartid 67 - Tile (3, 4)] detected sentinel instruction in EX stage at time 413065ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 413070ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 413080ns
# [TB][mhartid 11 - Tile (11, 0)] detected sentinel instruction in EX stage at time 413085ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 413095ns
# [TB][mhartid 98 - Tile (2, 6)] detected sentinel instruction in EX stage at time 413115ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 413115ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 413120ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 413145ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 413160ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 413190ns
# [TB][mhartid 83 - Tile (3, 5)] detected sentinel instruction in EX stage at time 413200ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 413200ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 413200ns
# [TB][mhartid 129 - Tile (1, 8)] detected sentinel instruction in EX stage at time 413205ns
# [TB][mhartid 40 - Tile (8, 2)] detected sentinel instruction in EX stage at time 413210ns
# [TB][mhartid 68 - Tile (4, 4)] detected sentinel instruction in EX stage at time 413230ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 413235ns
# [TB][mhartid 26 - Tile (10, 1)] detected sentinel instruction in EX stage at time 413250ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 413260ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 413265ns
# [TB][mhartid 69 - Tile (5, 4)] detected sentinel instruction in EX stage at time 413270ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 413270ns
# [TB][mhartid 160 - Tile (0, 10)] detected sentinel instruction in EX stage at time 413270ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 413275ns
# [TB][mhartid 54 - Tile (6, 3)] detected sentinel instruction in EX stage at time 413280ns
# [TB][mhartid 41 - Tile (9, 2)] detected sentinel instruction in EX stage at time 413310ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 413310ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 413315ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 413335ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 413335ns
# [TB][mhartid 130 - Tile (2, 8)] detected sentinel instruction in EX stage at time 413335ns
# [TB][mhartid 12 - Tile (12, 0)] detected sentinel instruction in EX stage at time 413340ns
# [TB][mhartid 99 - Tile (3, 6)] detected sentinel instruction in EX stage at time 413340ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 413350ns
# [TB][mhartid 27 - Tile (11, 1)] detected sentinel instruction in EX stage at time 413360ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 413360ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 413390ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 413420ns
# [TB][mhartid 145 - Tile (1, 9)] detected sentinel instruction in EX stage at time 413420ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 413425ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 413425ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 413430ns
# [TB][mhartid 70 - Tile (6, 4)] detected sentinel instruction in EX stage at time 413450ns
# [TB][mhartid 176 - Tile (0, 11)] detected sentinel instruction in EX stage at time 413450ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 413470ns
# [TB][mhartid 84 - Tile (4, 5)] detected sentinel instruction in EX stage at time 413480ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 413490ns
# [TB][mhartid 42 - Tile (10, 2)] detected sentinel instruction in EX stage at time 413495ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 413495ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 413495ns
# [TB][mhartid 56 - Tile (8, 3)] detected sentinel instruction in EX stage at time 413500ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 413500ns
# [TB][mhartid 146 - Tile (2, 9)] detected sentinel instruction in EX stage at time 413500ns
# [TB][mhartid 85 - Tile (5, 5)] detected sentinel instruction in EX stage at time 413520ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 413530ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 413555ns
# [TB][mhartid 57 - Tile (9, 3)] detected sentinel instruction in EX stage at time 413560ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 413570ns
# [TB][mhartid 13 - Tile (13, 0)] detected sentinel instruction in EX stage at time 413580ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 413585ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 413590ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 413595ns
# [TB][mhartid 161 - Tile (1, 10)] detected sentinel instruction in EX stage at time 413605ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 413615ns
# [TB][mhartid 28 - Tile (12, 1)] detected sentinel instruction in EX stage at time 413620ns
# [TB][mhartid 100 - Tile (4, 6)] detected sentinel instruction in EX stage at time 413620ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 413625ns
# [TB][mhartid 43 - Tile (11, 2)] detected sentinel instruction in EX stage at time 413630ns
# [TB][mhartid 131 - Tile (3, 8)] detected sentinel instruction in EX stage at time 413635ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 413650ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 413655ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 413655ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 413660ns
# [TB][mhartid 72 - Tile (8, 4)] detected sentinel instruction in EX stage at time 413670ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 413685ns
# [TB][mhartid 101 - Tile (5, 6)] detected sentinel instruction in EX stage at time 413690ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 413690ns
# [TB][mhartid 86 - Tile (6, 5)] detected sentinel instruction in EX stage at time 413700ns
# [TB][mhartid 58 - Tile (10, 3)] detected sentinel instruction in EX stage at time 413710ns
# [TB][mhartid 162 - Tile (2, 10)] detected sentinel instruction in EX stage at time 413710ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 413725ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 413725ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 413730ns
# [TB][mhartid 192 - Tile (0, 12)] detected sentinel instruction in EX stage at time 413730ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 413735ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 413755ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 413775ns
# [TB][mhartid 73 - Tile (9, 4)] detected sentinel instruction in EX stage at time 413795ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 413815ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 413815ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 413820ns
# [TB][mhartid 147 - Tile (3, 9)] detected sentinel instruction in EX stage at time 413825ns
# [TB][mhartid 177 - Tile (1, 11)] detected sentinel instruction in EX stage at time 413825ns
# [TB][mhartid 102 - Tile (6, 6)] detected sentinel instruction in EX stage at time 413835ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 413870ns
# [TB][mhartid 133 - Tile (5, 8)] detected sentinel instruction in EX stage at time 413870ns
# [TB][mhartid 132 - Tile (4, 8)] detected sentinel instruction in EX stage at time 413875ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 413880ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 413885ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 413885ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 413885ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 413885ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 413890ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 413895ns
# [TB][mhartid 178 - Tile (2, 11)] detected sentinel instruction in EX stage at time 413895ns
# [TB][mhartid 14 - Tile (14, 0)] detected sentinel instruction in EX stage at time 413900ns
# [TB][mhartid 29 - Tile (13, 1)] detected sentinel instruction in EX stage at time 413900ns
# [TB][mhartid 59 - Tile (11, 3)] detected sentinel instruction in EX stage at time 413910ns
# [TB][mhartid 88 - Tile (8, 5)] detected sentinel instruction in EX stage at time 413920ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 413925ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 413925ns
# [TB][mhartid 208 - Tile (0, 13)] detected sentinel instruction in EX stage at time 413925ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 413935ns
# [TB][mhartid 44 - Tile (12, 2)] detected sentinel instruction in EX stage at time 413945ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 413950ns
# [TB][mhartid 74 - Tile (10, 4)] detected sentinel instruction in EX stage at time 413965ns
# [TB][mhartid 89 - Tile (9, 5)] detected sentinel instruction in EX stage at time 413965ns
# [TB][mhartid 163 - Tile (3, 10)] detected sentinel instruction in EX stage at time 413980ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 413985ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 413995ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 413995ns
# [TB][mhartid 148 - Tile (4, 9)] detected sentinel instruction in EX stage at time 413995ns
# [TB][mhartid 193 - Tile (1, 12)] detected sentinel instruction in EX stage at time 414035ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 414040ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 414050ns
# [TB][mhartid 104 - Tile (8, 6)] detected sentinel instruction in EX stage at time 414055ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 414060ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 414065ns
# [TB][mhartid 75 - Tile (11, 4)] detected sentinel instruction in EX stage at time 414075ns
# [TB][mhartid 30 - Tile (14, 1)] detected sentinel instruction in EX stage at time 414080ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 414080ns
# [TB][mhartid 134 - Tile (6, 8)] detected sentinel instruction in EX stage at time 414090ns
# [TB][mhartid 149 - Tile (5, 9)] detected sentinel instruction in EX stage at time 414090ns
# [TB][mhartid 15 - Tile (15, 0)] detected sentinel instruction in EX stage at time 414095ns
# [TB][mhartid 90 - Tile (10, 5)] detected sentinel instruction in EX stage at time 414095ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 414105ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 414105ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 414110ns
# [TB][mhartid 60 - Tile (12, 3)] detected sentinel instruction in EX stage at time 414125ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 414125ns
# [TB][mhartid 105 - Tile (9, 6)] detected sentinel instruction in EX stage at time 414145ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 414145ns
# [TB][mhartid 45 - Tile (13, 2)] detected sentinel instruction in EX stage at time 414150ns
# [TB][mhartid 179 - Tile (3, 11)] detected sentinel instruction in EX stage at time 414150ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 414155ns
# [TB][mhartid 7 - Tile (7, 0)] detected sentinel instruction in EX stage at time 414165ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 414165ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 414165ns
# [TB][mhartid 194 - Tile (2, 12)] detected sentinel instruction in EX stage at time 414165ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 414175ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 414190ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 414195ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 414205ns
# [TB][mhartid 150 - Tile (6, 9)] detected sentinel instruction in EX stage at time 414215ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 414230ns
# [TB][mhartid 164 - Tile (4, 10)] detected sentinel instruction in EX stage at time 414240ns
# [TB][mhartid 165 - Tile (5, 10)] detected sentinel instruction in EX stage at time 414240ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 414260ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 414265ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 414270ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 414270ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 414275ns
# [TB][mhartid 224 - Tile (0, 14)] detected sentinel instruction in EX stage at time 414275ns
# [TB][mhartid 61 - Tile (13, 3)] detected sentinel instruction in EX stage at time 414290ns
# [TB][mhartid 91 - Tile (11, 5)] detected sentinel instruction in EX stage at time 414290ns
# [TB][mhartid 136 - Tile (8, 8)] detected sentinel instruction in EX stage at time 414310ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 414320ns
# [TB][mhartid 137 - Tile (9, 8)] detected sentinel instruction in EX stage at time 414330ns
# [TB][mhartid 209 - Tile (1, 13)] detected sentinel instruction in EX stage at time 414330ns
# [TB][mhartid 106 - Tile (10, 6)] detected sentinel instruction in EX stage at time 414335ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 414335ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 414340ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 414345ns
# [TB][mhartid 31 - Tile (15, 1)] detected sentinel instruction in EX stage at time 414350ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 414350ns
# [TB][mhartid 180 - Tile (4, 11)] detected sentinel instruction in EX stage at time 414385ns
# [TB][mhartid 46 - Tile (14, 2)] detected sentinel instruction in EX stage at time 414395ns
# [TB][mhartid 76 - Tile (12, 4)] detected sentinel instruction in EX stage at time 414395ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 414395ns
# [TB][mhartid 23 - Tile (7, 1)] detected sentinel instruction in EX stage at time 414410ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 414415ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 414420ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 414425ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 414425ns
# [TB][mhartid 107 - Tile (11, 6)] detected sentinel instruction in EX stage at time 414435ns
# [TB][mhartid 152 - Tile (8, 9)] detected sentinel instruction in EX stage at time 414435ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 414440ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 414450ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 414455ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 414460ns
# [TB][mhartid 166 - Tile (6, 10)] detected sentinel instruction in EX stage at time 414460ns
# [TB][mhartid 181 - Tile (5, 11)] detected sentinel instruction in EX stage at time 414465ns
# [TB][mhartid 210 - Tile (2, 13)] detected sentinel instruction in EX stage at time 414475ns
# [TB][mhartid 138 - Tile (10, 8)] detected sentinel instruction in EX stage at time 414480ns
# [TB][mhartid 195 - Tile (3, 12)] detected sentinel instruction in EX stage at time 414480ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 414485ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 414490ns
# [TB][mhartid 77 - Tile (13, 4)] detected sentinel instruction in EX stage at time 414500ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 414500ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 414520ns
# [TB][mhartid 153 - Tile (9, 9)] detected sentinel instruction in EX stage at time 414525ns
# [TB][mhartid 112 - Tile (0, 7)] detected sentinel instruction in EX stage at time 414530ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 414530ns
# [TB][mhartid 225 - Tile (1, 14)] detected sentinel instruction in EX stage at time 414530ns
# [TB][mhartid 92 - Tile (12, 5)] detected sentinel instruction in EX stage at time 414535ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 414545ns
# [TB][mhartid 240 - Tile (0, 15)] detected sentinel instruction in EX stage at time 414555ns
# [TB][mhartid 62 - Tile (14, 3)] detected sentinel instruction in EX stage at time 414570ns
# [TB][mhartid 47 - Tile (15, 2)] detected sentinel instruction in EX stage at time 414600ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 414600ns
# [TB][mhartid 182 - Tile (6, 11)] detected sentinel instruction in EX stage at time 414605ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 414615ns
# [TB][mhartid 196 - Tile (4, 12)] detected sentinel instruction in EX stage at time 414625ns
# [TB][mhartid 39 - Tile (7, 2)] detected sentinel instruction in EX stage at time 414630ns
# [TB][mhartid 154 - Tile (10, 9)] detected sentinel instruction in EX stage at time 414645ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 414650ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 414655ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 414660ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 414660ns
# [TB][mhartid 108 - Tile (12, 6)] detected sentinel instruction in EX stage at time 414665ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 414665ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 414665ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 414680ns
# [TB][mhartid 168 - Tile (8, 10)] detected sentinel instruction in EX stage at time 414680ns
# [TB][mhartid 139 - Tile (11, 8)] detected sentinel instruction in EX stage at time 414685ns
# [TB][mhartid 169 - Tile (9, 10)] detected sentinel instruction in EX stage at time 414685ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 414690ns
# [TB][mhartid 93 - Tile (13, 5)] detected sentinel instruction in EX stage at time 414705ns
# [TB][mhartid 226 - Tile (2, 14)] detected sentinel instruction in EX stage at time 414715ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 414720ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 414720ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 414725ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 414730ns
# [TB][mhartid 211 - Tile (3, 13)] detected sentinel instruction in EX stage at time 414735ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 414740ns
# [TB][mhartid 197 - Tile (5, 12)] detected sentinel instruction in EX stage at time 414755ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 414760ns
# [TB][mhartid 155 - Tile (11, 9)] detected sentinel instruction in EX stage at time 414805ns
# [TB][mhartid 241 - Tile (1, 15)] detected sentinel instruction in EX stage at time 414810ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 414815ns
# [TB][mhartid 184 - Tile (8, 11)] detected sentinel instruction in EX stage at time 414825ns
# [TB][mhartid 55 - Tile (7, 3)] detected sentinel instruction in EX stage at time 414830ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 414830ns
# [TB][mhartid 113 - Tile (1, 7)] detected sentinel instruction in EX stage at time 414845ns
# [TB][mhartid 198 - Tile (6, 12)] detected sentinel instruction in EX stage at time 414845ns
# [TB][mhartid 78 - Tile (14, 4)] detected sentinel instruction in EX stage at time 414855ns
# [TB][mhartid 212 - Tile (4, 13)] detected sentinel instruction in EX stage at time 414870ns
# [TB][mhartid 109 - Tile (13, 6)] detected sentinel instruction in EX stage at time 414880ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 414880ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 414880ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 414885ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 414885ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 414885ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 414900ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 414915ns
# [TB][mhartid 185 - Tile (9, 11)] detected sentinel instruction in EX stage at time 414915ns
# [TB][mhartid 63 - Tile (15, 3)] detected sentinel instruction in EX stage at time 414920ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 414925ns
# [TB][mhartid 170 - Tile (10, 10)] detected sentinel instruction in EX stage at time 414925ns
# [TB][mhartid 213 - Tile (5, 13)] detected sentinel instruction in EX stage at time 414930ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 414940ns
# [TB][mhartid 140 - Tile (12, 8)] detected sentinel instruction in EX stage at time 414940ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 414955ns
# [TB][mhartid 227 - Tile (3, 14)] detected sentinel instruction in EX stage at time 414965ns
# [TB][mhartid 94 - Tile (14, 5)] detected sentinel instruction in EX stage at time 414990ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 414990ns
# [TB][mhartid 114 - Tile (2, 7)] detected sentinel instruction in EX stage at time 414995ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 414995ns
# [TB][mhartid 242 - Tile (2, 15)] detected sentinel instruction in EX stage at time 414995ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 415010ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 415030ns
# [TB][mhartid 171 - Tile (11, 10)] detected sentinel instruction in EX stage at time 415045ns
# [TB][mhartid 79 - Tile (15, 4)] detected sentinel instruction in EX stage at time 415060ns
# [TB][mhartid 200 - Tile (8, 12)] detected sentinel instruction in EX stage at time 415065ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 415085ns
# [TB][mhartid 186 - Tile (10, 11)] detected sentinel instruction in EX stage at time 415085ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 415090ns
# [TB][mhartid 214 - Tile (6, 13)] detected sentinel instruction in EX stage at time 415090ns
# [TB][mhartid 156 - Tile (12, 9)] detected sentinel instruction in EX stage at time 415095ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 415100ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 415105ns
# [TB][mhartid 71 - Tile (7, 4)] detected sentinel instruction in EX stage at time 415110ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 415115ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 415120ns
# [TB][mhartid 110 - Tile (14, 6)] detected sentinel instruction in EX stage at time 415130ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 415155ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 415160ns
# [TB][mhartid 141 - Tile (13, 8)] detected sentinel instruction in EX stage at time 415175ns
# [TB][mhartid 201 - Tile (9, 12)] detected sentinel instruction in EX stage at time 415175ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 415180ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 415205ns
# [TB][mhartid 228 - Tile (4, 14)] detected sentinel instruction in EX stage at time 415210ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 415225ns
# [TB][mhartid 229 - Tile (5, 14)] detected sentinel instruction in EX stage at time 415225ns
# [TB][mhartid 243 - Tile (3, 15)] detected sentinel instruction in EX stage at time 415225ns
# [mhartid 0] sync_count: 1
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 415250ns
# [TB][mhartid 115 - Tile (3, 7)] detected sentinel instruction in EX stage at time 415255ns
# [TB][mhartid 187 - Tile (11, 11)] detected sentinel instruction in EX stage at time 415255ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 415270ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 415275ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 415280ns
# [TB][mhartid 87 - Tile (7, 5)] detected sentinel instruction in EX stage at time 415285ns
# [TB][mhartid 157 - Tile (13, 9)] detected sentinel instruction in EX stage at time 415290ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 415295ns
# [TB][mhartid 95 - Tile (15, 5)] detected sentinel instruction in EX stage at time 415305ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 415305ns
# [TB][mhartid 216 - Tile (8, 13)] detected sentinel instruction in EX stage at time 415310ns
# [TB][mhartid 172 - Tile (12, 10)] detected sentinel instruction in EX stage at time 415325ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 415340ns
# [TB][mhartid 202 - Tile (10, 12)] detected sentinel instruction in EX stage at time 415340ns
# [TB][mhartid 217 - Tile (9, 13)] detected sentinel instruction in EX stage at time 415365ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 415380ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 415390ns
# [TB][mhartid 103 - Tile (7, 6)] detected sentinel instruction in EX stage at time 415430ns
# [TB][mhartid 142 - Tile (14, 8)] detected sentinel instruction in EX stage at time 415430ns
# [TB][mhartid 230 - Tile (6, 14)] detected sentinel instruction in EX stage at time 415430ns
# [TB][mhartid 111 - Tile (15, 6)] detected sentinel instruction in EX stage at time 415435ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 415435ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 415440ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 415440ns
# [TB][mhartid 116 - Tile (4, 7)] detected sentinel instruction in EX stage at time 415450ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 415450ns
# [TB][mhartid 244 - Tile (4, 15)] detected sentinel instruction in EX stage at time 415450ns
# [TB][mhartid 245 - Tile (5, 15)] detected sentinel instruction in EX stage at time 415480ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 415490ns
# [TB][mhartid 173 - Tile (13, 10)] detected sentinel instruction in EX stage at time 415495ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 415500ns
# [mhartid 1] sync_count: 1
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 415505ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 415510ns
# [TB][mhartid 203 - Tile (11, 12)] detected sentinel instruction in EX stage at time 415510ns
# [TB][mhartid 117 - Tile (5, 7)] detected sentinel instruction in EX stage at time 415515ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 415525ns
# [TB][mhartid 218 - Tile (10, 13)] detected sentinel instruction in EX stage at time 415525ns
# [TB][mhartid 188 - Tile (12, 11)] detected sentinel instruction in EX stage at time 415555ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 415570ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 415600ns
# [TB][mhartid 158 - Tile (14, 9)] detected sentinel instruction in EX stage at time 415620ns
# [TB][mhartid 232 - Tile (8, 14)] detected sentinel instruction in EX stage at time 415650ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 415670ns
# [TB][mhartid 246 - Tile (6, 15)] detected sentinel instruction in EX stage at time 415670ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 415675ns
# [mhartid 2] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 415680ns
# [TB][mhartid 143 - Tile (15, 8)] detected sentinel instruction in EX stage at time 415690ns
# [TB][mhartid 118 - Tile (6, 7)] detected sentinel instruction in EX stage at time 415695ns
# [TB][mhartid 189 - Tile (13, 11)] detected sentinel instruction in EX stage at time 415695ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 415720ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 415720ns
# [TB][mhartid 135 - Tile (7, 8)] detected sentinel instruction in EX stage at time 415720ns
# [TB][mhartid 204 - Tile (12, 12)] detected sentinel instruction in EX stage at time 415720ns
# [TB][mhartid 233 - Tile (9, 14)] detected sentinel instruction in EX stage at time 415725ns
# [TB][mhartid 219 - Tile (11, 13)] detected sentinel instruction in EX stage at time 415745ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 415755ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 415765ns
# [TB][mhartid 174 - Tile (14, 10)] detected sentinel instruction in EX stage at time 415765ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 415770ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 415855ns
# [TB][mhartid 159 - Tile (15, 9)] detected sentinel instruction in EX stage at time 415855ns
# [TB][mhartid 234 - Tile (10, 14)] detected sentinel instruction in EX stage at time 415855ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 415865ns
# [TB][mhartid 151 - Tile (7, 9)] detected sentinel instruction in EX stage at time 415870ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 415880ns
# [TB][mhartid 248 - Tile (8, 15)] detected sentinel instruction in EX stage at time 415890ns
# [TB][mhartid 120 - Tile (8, 7)] detected sentinel instruction in EX stage at time 415915ns
# [mhartid 3] sync_count: 1
# [TB][mhartid 190 - Tile (14, 11)] detected sentinel instruction in EX stage at time 415960ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 415970ns
# [TB][mhartid 235 - Tile (11, 14)] detected sentinel instruction in EX stage at time 415970ns
# [TB][mhartid 121 - Tile (9, 7)] detected sentinel instruction in EX stage at time 415975ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 415990ns
# [TB][mhartid 205 - Tile (13, 12)] detected sentinel instruction in EX stage at time 415995ns
# [TB][mhartid 249 - Tile (9, 15)] detected sentinel instruction in EX stage at time 416000ns
# [TB][mhartid 167 - Tile (7, 10)] detected sentinel instruction in EX stage at time 416020ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 416025ns
# [TB][mhartid 175 - Tile (15, 10)] detected sentinel instruction in EX stage at time 416025ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 416035ns
# [TB][mhartid 220 - Tile (12, 13)] detected sentinel instruction in EX stage at time 416035ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 416055ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 416065ns
# [TB][mhartid 250 - Tile (10, 15)] detected sentinel instruction in EX stage at time 416110ns
# [mhartid 4] sync_count: 1
# [TB][mhartid 122 - Tile (10, 7)] detected sentinel instruction in EX stage at time 416125ns
# [TB][mhartid 221 - Tile (13, 13)] detected sentinel instruction in EX stage at time 416175ns
# [TB][mhartid 206 - Tile (14, 12)] detected sentinel instruction in EX stage at time 416225ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 416230ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 416230ns
# [mhartid 5] sync_count: 1
# [TB][mhartid 236 - Tile (12, 14)] detected sentinel instruction in EX stage at time 416265ns
# [TB][mhartid 183 - Tile (7, 11)] detected sentinel instruction in EX stage at time 416275ns
# [TB][mhartid 123 - Tile (11, 7)] detected sentinel instruction in EX stage at time 416280ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 416285ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 416290ns
# [TB][mhartid 191 - Tile (15, 11)] detected sentinel instruction in EX stage at time 416295ns
# [TB][mhartid 251 - Tile (11, 15)] detected sentinel instruction in EX stage at time 416300ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 416310ns
# [mhartid 6] sync_count: 1
# [TB][mhartid 222 - Tile (14, 13)] detected sentinel instruction in EX stage at time 416415ns
# [TB][mhartid 237 - Tile (13, 14)] detected sentinel instruction in EX stage at time 416425ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 416490ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 416510ns
# [TB][mhartid 199 - Tile (7, 12)] detected sentinel instruction in EX stage at time 416515ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 416525ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 416540ns
# [TB][mhartid 207 - Tile (15, 12)] detected sentinel instruction in EX stage at time 416550ns
# [mhartid 8] sync_count: 1
# [TB][mhartid 124 - Tile (12, 7)] detected sentinel instruction in EX stage at time 416560ns
# [TB][mhartid 252 - Tile (12, 15)] detected sentinel instruction in EX stage at time 416610ns
# [mhartid 9] sync_count: 1
# [TB][mhartid 238 - Tile (14, 14)] detected sentinel instruction in EX stage at time 416695ns
# [TB][mhartid 223 - Tile (15, 13)] detected sentinel instruction in EX stage at time 416735ns
# [TB][mhartid 125 - Tile (13, 7)] detected sentinel instruction in EX stage at time 416755ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 416770ns
# [TB][mhartid 215 - Tile (7, 13)] detected sentinel instruction in EX stage at time 416770ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 416785ns
# [TB][mhartid 253 - Tile (13, 15)] detected sentinel instruction in EX stage at time 416800ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 416805ns
# [mhartid 16] sync_count: 1
# [TB][mhartid 254 - Tile (14, 15)] detected sentinel instruction in EX stage at time 416975ns
# [TB][mhartid 231 - Tile (7, 14)] detected sentinel instruction in EX stage at time 417000ns
# [TB][mhartid 126 - Tile (14, 7)] detected sentinel instruction in EX stage at time 417015ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 417065ns
# [TB][mhartid 239 - Tile (15, 14)] detected sentinel instruction in EX stage at time 417065ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 417085ns
# [mhartid 17] sync_count: 1
# [TB][mhartid 247 - Tile (7, 15)] detected sentinel instruction in EX stage at time 417295ns
# [TB][mhartid 127 - Tile (15, 7)] detected sentinel instruction in EX stage at time 417320ns
# [TB][mhartid 255 - Tile (15, 15)] detected sentinel instruction in EX stage at time 417320ns
# [TB][mhartid 119 - Tile (7, 7)] detected sentinel instruction in EX stage at time 417330ns
# [mhartid 10] sync_count: 1
# [mhartid 18] sync_count: 1
# [mhartid 11] sync_count: 1
# [mhartid 19] sync_count: 1
# [mhartid 20] sync_count: 1
# [mhartid 12] sync_count: 1
# [mhartid 21] sync_count: 1
# [mhartid 13] sync_count: 1
# [mhartid 7] sync_count: 1
# [mhartid 22] sync_count: 1
# [mhartid 32] sync_count: 1
# [mhartid 24] sync_count: 1
# [mhartid 14] sync_count: 1
# [mhartid 25] sync_count: 1
# [mhartid 33] sync_count: 1
# [mhartid 15] sync_count: 1
# [mhartid 26] sync_count: 1
# [mhartid 34] sync_count: 1
# [mhartid 27] sync_count: 1
# [mhartid 35] sync_count: 1
# [mhartid 36] sync_count: 1
# [mhartid 28] sync_count: 1
# [mhartid 37] sync_count: 1
# [mhartid 48] sync_count: 1
# [mhartid 38] sync_count: 1
# [mhartid 29] sync_count: 1
# [mhartid 40] sync_count: 1
# [mhartid 49] sync_count: 1
# [mhartid 30] sync_count: 1
# [mhartid 41] sync_count: 1
# [mhartid 50] sync_count: 1
# [mhartid 42] sync_count: 1
# [mhartid 31] sync_count: 1
# [mhartid 23] sync_count: 1
# [mhartid 43] sync_count: 1
# [mhartid 51] sync_count: 1
# [mhartid 52] sync_count: 1
# [mhartid 53] sync_count: 1
# [mhartid 64] sync_count: 1
# [mhartid 44] sync_count: 1
# [mhartid 54] sync_count: 1
# [mhartid 45] sync_count: 1
# [mhartid 65] sync_count: 1
# [mhartid 56] sync_count: 1
# [mhartid 57] sync_count: 1
# [mhartid 46] sync_count: 1
# [mhartid 66] sync_count: 1
# [mhartid 58] sync_count: 1
# [mhartid 47] sync_count: 1
# [mhartid 39] sync_count: 1
# [mhartid 67] sync_count: 1
# [mhartid 59] sync_count: 1
# [mhartid 68] sync_count: 1
# [mhartid 69] sync_count: 1
# [mhartid 80] sync_count: 1
# [mhartid 60] sync_count: 1
# [mhartid 61] sync_count: 1
# [mhartid 70] sync_count: 1
# [mhartid 72] sync_count: 1
# [mhartid 81] sync_count: 1
# [mhartid 62] sync_count: 1
# [mhartid 82] sync_count: 1
# [mhartid 73] sync_count: 1
# [mhartid 74] sync_count: 1
# [mhartid 55] sync_count: 1
# [mhartid 83] sync_count: 1
# [mhartid 63] sync_count: 1
# [mhartid 75] sync_count: 1
# [mhartid 96] sync_count: 1
# [mhartid 84] sync_count: 1
# [mhartid 76] sync_count: 1
# [mhartid 85] sync_count: 1
# [mhartid 86] sync_count: 1
# [mhartid 77] sync_count: 1
# [mhartid 97] sync_count: 1
# [mhartid 88] sync_count: 1
# [mhartid 89] sync_count: 1
# [mhartid 98] sync_count: 1
# [mhartid 78] sync_count: 1
# [mhartid 90] sync_count: 1
# [mhartid 99] sync_count: 1
# [mhartid 79] sync_count: 1
# [mhartid 71] sync_count: 1
# [mhartid 91] sync_count: 1
# [mhartid 92] sync_count: 1
# [mhartid 93] sync_count: 1
# [mhartid 94] sync_count: 1
# [mhartid 101] sync_count: 1
# [mhartid 100] sync_count: 1
# [mhartid 95] sync_count: 1
# [mhartid 87] sync_count: 1
# [mhartid 102] sync_count: 1
# [mhartid 104] sync_count: 1
# [mhartid 105] sync_count: 1
# [mhartid 106] sync_count: 1
# [mhartid 107] sync_count: 1
# [mhartid 128] sync_count: 1
# [mhartid 108] sync_count: 1
# [mhartid 109] sync_count: 1
# [mhartid 129] sync_count: 1
# [mhartid 130] sync_count: 1
# [mhartid 110] sync_count: 1
# [mhartid 131] sync_count: 1
# [mhartid 111] sync_count: 1
# [mhartid 103] sync_count: 1
# [mhartid 133] sync_count: 1
# [mhartid 132] sync_count: 1
# [mhartid 144] sync_count: 1
# [mhartid 134] sync_count: 1
# [mhartid 145] sync_count: 1
# [mhartid 136] sync_count: 1
# [mhartid 137] sync_count: 1
# [mhartid 146] sync_count: 1
# [mhartid 112] sync_count: 17
# [mhartid 138] sync_count: 1
# [mhartid 147] sync_count: 1
# [mhartid 139] sync_count: 1
# [mhartid 113] sync_count: 17
# [mhartid 148] sync_count: 1
# [TB][mhartid 128 - Tile (0, 8)] detected AMO (sync) instruction at time 426810ns
# [mhartid 140] sync_count: 1
# [mhartid 149] sync_count: 1
# [TB][mhartid 96 - Tile (0, 6)] detected AMO (sync) instruction at time 426845ns
# [TB][mhartid 144 - Tile (0, 9)] detected AMO (sync) instruction at time 426865ns
# [mhartid 114] sync_count: 17
# [TB][mhartid 48 - Tile (0, 3)] detected AMO (sync) instruction at time 426905ns
# [TB][mhartid 80 - Tile (0, 5)] detected AMO (sync) instruction at time 426925ns
# [mhartid 160] sync_count: 1
# [TB][mhartid 64 - Tile (0, 4)] detected AMO (sync) instruction at time 426945ns
# [mhartid 150] sync_count: 1
# [TB][mhartid 32 - Tile (0, 2)] detected AMO (sync) instruction at time 427075ns
# [mhartid 141] sync_count: 1
# [TB][mhartid 0 - Tile (0, 0)] detected AMO (sync) instruction at time 427085ns
# [mhartid 115] sync_count: 17
# [TB][mhartid 16 - Tile (0, 1)] detected AMO (sync) instruction at time 427150ns
# [TB][mhartid 145 - Tile (1, 9)] detected AMO (sync) instruction at time 427170ns
# [mhartid 152] sync_count: 1
# [TB][mhartid 49 - Tile (1, 3)] detected AMO (sync) instruction at time 427200ns
# [TB][mhartid 129 - Tile (1, 8)] detected AMO (sync) instruction at time 427205ns
# [mhartid 161] sync_count: 1
# [TB][mhartid 97 - Tile (1, 6)] detected AMO (sync) instruction at time 427250ns
# [mhartid 153] sync_count: 1
# [TB][mhartid 65 - Tile (1, 4)] detected AMO (sync) instruction at time 427280ns
# [mhartid 116] sync_count: 17
# [mhartid 142] sync_count: 1
# [TB][mhartid 130 - Tile (2, 8)] detected AMO (sync) instruction at time 427325ns
# [TB][mhartid 1 - Tile (1, 0)] detected AMO (sync) instruction at time 427355ns
# [TB][mhartid 81 - Tile (1, 5)] detected AMO (sync) instruction at time 427355ns
# [TB][mhartid 98 - Tile (2, 6)] detected AMO (sync) instruction at time 427355ns
# [TB][mhartid 50 - Tile (2, 3)] detected AMO (sync) instruction at time 427365ns
# [mhartid 117] sync_count: 17
# [TB][mhartid 66 - Tile (2, 4)] detected AMO (sync) instruction at time 427400ns
# [mhartid 154] sync_count: 1
# [mhartid 162] sync_count: 1
# [TB][mhartid 82 - Tile (2, 5)] detected AMO (sync) instruction at time 427425ns
# [TB][mhartid 146 - Tile (2, 9)] detected AMO (sync) instruction at time 427440ns
# [TB][mhartid 33 - Tile (1, 2)] detected AMO (sync) instruction at time 427465ns
# [TB][mhartid 160 - Tile (0, 10)] detected AMO (sync) instruction at time 427500ns
# [TB][mhartid 2 - Tile (2, 0)] detected AMO (sync) instruction at time 427505ns
# [TB][mhartid 17 - Tile (1, 1)] detected AMO (sync) instruction at time 427510ns
# [mhartid 118] sync_count: 17
# [TB][mhartid 34 - Tile (2, 2)] detected AMO (sync) instruction at time 427540ns
# [mhartid 143] sync_count: 1
# [mhartid 155] sync_count: 1
# [TB][mhartid 99 - Tile (3, 6)] detected AMO (sync) instruction at time 427580ns
# [TB][mhartid 18 - Tile (2, 1)] detected AMO (sync) instruction at time 427590ns
# [mhartid 135] sync_count: 1
# [TB][mhartid 131 - Tile (3, 8)] detected AMO (sync) instruction at time 427620ns
# [TB][mhartid 147 - Tile (3, 9)] detected AMO (sync) instruction at time 427620ns
# [mhartid 163] sync_count: 1
# [TB][mhartid 51 - Tile (3, 3)] detected AMO (sync) instruction at time 427670ns
# [TB][mhartid 67 - Tile (3, 4)] detected AMO (sync) instruction at time 427670ns
# [TB][mhartid 83 - Tile (3, 5)] detected AMO (sync) instruction at time 427680ns
# [TB][mhartid 3 - Tile (3, 0)] detected AMO (sync) instruction at time 427740ns
# [TB][mhartid 35 - Tile (3, 2)] detected AMO (sync) instruction at time 427740ns
# [mhartid 120] sync_count: 17
# [TB][mhartid 148 - Tile (4, 9)] detected AMO (sync) instruction at time 427750ns
# [TB][mhartid 19 - Tile (3, 1)] detected AMO (sync) instruction at time 427800ns
# [TB][mhartid 85 - Tile (5, 5)] detected AMO (sync) instruction at time 427805ns
# [TB][mhartid 101 - Tile (5, 6)] detected AMO (sync) instruction at time 427805ns
# [mhartid 156] sync_count: 1
# [TB][mhartid 100 - Tile (4, 6)] detected AMO (sync) instruction at time 427820ns
# [TB][mhartid 161 - Tile (1, 10)] detected AMO (sync) instruction at time 427820ns
# [TB][mhartid 149 - Tile (5, 9)] detected AMO (sync) instruction at time 427825ns
# [mhartid 121] sync_count: 17
# [TB][mhartid 68 - Tile (4, 4)] detected AMO (sync) instruction at time 427850ns
# [mhartid 164] sync_count: 1
# [mhartid 165] sync_count: 1
# [TB][mhartid 52 - Tile (4, 3)] detected AMO (sync) instruction at time 427890ns
# [TB][mhartid 133 - Tile (5, 8)] detected AMO (sync) instruction at time 427890ns
# [TB][mhartid 84 - Tile (4, 5)] detected AMO (sync) instruction at time 427920ns
# [TB][mhartid 69 - Tile (5, 4)] detected AMO (sync) instruction at time 427925ns
# [TB][mhartid 132 - Tile (4, 8)] detected AMO (sync) instruction at time 427925ns
# [TB][mhartid 36 - Tile (4, 2)] detected AMO (sync) instruction at time 427930ns
# [TB][mhartid 4 - Tile (4, 0)] detected AMO (sync) instruction at time 427940ns
# [mhartid 176] sync_count: 1
# [TB][mhartid 37 - Tile (5, 2)] detected AMO (sync) instruction at time 427980ns
# [TB][mhartid 53 - Tile (5, 3)] detected AMO (sync) instruction at time 427980ns
# [TB][mhartid 20 - Tile (4, 1)] detected AMO (sync) instruction at time 427990ns
# [TB][mhartid 162 - Tile (2, 10)] detected AMO (sync) instruction at time 427995ns
# [mhartid 122] sync_count: 17
# [TB][mhartid 102 - Tile (6, 6)] detected AMO (sync) instruction at time 428030ns
# [mhartid 157] sync_count: 1
# [TB][mhartid 38 - Tile (6, 2)] detected AMO (sync) instruction at time 428080ns
# [mhartid 166] sync_count: 1
# [TB][mhartid 134 - Tile (6, 8)] detected AMO (sync) instruction at time 428110ns
# [mhartid 123] sync_count: 17
# [TB][mhartid 86 - Tile (6, 5)] detected AMO (sync) instruction at time 428130ns
# [TB][mhartid 5 - Tile (5, 0)] detected AMO (sync) instruction at time 428145ns
# [TB][mhartid 21 - Tile (5, 1)] detected AMO (sync) instruction at time 428155ns
# [TB][mhartid 54 - Tile (6, 3)] detected AMO (sync) instruction at time 428170ns
# [TB][mhartid 70 - Tile (6, 4)] detected AMO (sync) instruction at time 428170ns
# [TB][mhartid 150 - Tile (6, 9)] detected AMO (sync) instruction at time 428175ns
# [TB][mhartid 163 - Tile (3, 10)] detected AMO (sync) instruction at time 428225ns
# [TB][mhartid 6 - Tile (6, 0)] detected AMO (sync) instruction at time 428230ns
# [TB][mhartid 22 - Tile (6, 1)] detected AMO (sync) instruction at time 428230ns
# [TB][mhartid 104 - Tile (8, 6)] detected AMO (sync) instruction at time 428250ns
# [TB][mhartid 137 - Tile (9, 8)] detected AMO (sync) instruction at time 428295ns
# [TB][mhartid 40 - Tile (8, 2)] detected AMO (sync) instruction at time 428300ns
# [mhartid 169] sync_count: 1
# [mhartid 168] sync_count: 1
# [TB][mhartid 105 - Tile (9, 6)] detected AMO (sync) instruction at time 428330ns
# [TB][mhartid 136 - Tile (8, 8)] detected AMO (sync) instruction at time 428330ns
# [TB][mhartid 88 - Tile (8, 5)] detected AMO (sync) instruction at time 428350ns
# [mhartid 178] sync_count: 1
# [mhartid 177] sync_count: 1
# [TB][mhartid 56 - Tile (8, 3)] detected AMO (sync) instruction at time 428390ns
# [TB][mhartid 72 - Tile (8, 4)] detected AMO (sync) instruction at time 428390ns
# [TB][mhartid 89 - Tile (9, 5)] detected AMO (sync) instruction at time 428390ns
# [TB][mhartid 152 - Tile (8, 9)] detected AMO (sync) instruction at time 428395ns
# [mhartid 158] sync_count: 1
# [TB][mhartid 57 - Tile (9, 3)] detected AMO (sync) instruction at time 428400ns
# [TB][mhartid 41 - Tile (9, 2)] detected AMO (sync) instruction at time 428445ns
# [TB][mhartid 8 - Tile (8, 0)] detected AMO (sync) instruction at time 428450ns
# [TB][mhartid 24 - Tile (8, 1)] detected AMO (sync) instruction at time 428450ns
# [TB][mhartid 164 - Tile (4, 10)] detected AMO (sync) instruction at time 428450ns
# [TB][mhartid 73 - Tile (9, 4)] detected AMO (sync) instruction at time 428460ns
# [TB][mhartid 153 - Tile (9, 9)] detected AMO (sync) instruction at time 428460ns
# [mhartid 124] sync_count: 17
# [TB][mhartid 26 - Tile (10, 1)] detected AMO (sync) instruction at time 428470ns
# [TB][mhartid 165 - Tile (5, 10)] detected AMO (sync) instruction at time 428470ns
# [TB][mhartid 9 - Tile (9, 0)] detected AMO (sync) instruction at time 428480ns
# [TB][mhartid 74 - Tile (10, 4)] detected AMO (sync) instruction at time 428500ns
# [TB][mhartid 106 - Tile (10, 6)] detected AMO (sync) instruction at time 428505ns
# [TB][mhartid 25 - Tile (9, 1)] detected AMO (sync) instruction at time 428520ns
# [TB][mhartid 90 - Tile (10, 5)] detected AMO (sync) instruction at time 428550ns
# [TB][mhartid 139 - Tile (11, 8)] detected AMO (sync) instruction at time 428560ns
# [mhartid 170] sync_count: 1
# [TB][mhartid 138 - Tile (10, 8)] detected AMO (sync) instruction at time 428570ns
# [TB][mhartid 176 - Tile (0, 11)] detected AMO (sync) instruction at time 428585ns
# [TB][mhartid 10 - Tile (10, 0)] detected AMO (sync) instruction at time 428590ns
# [TB][mhartid 58 - Tile (10, 3)] detected AMO (sync) instruction at time 428590ns
# [mhartid 125] sync_count: 17
# [TB][mhartid 107 - Tile (11, 6)] detected AMO (sync) instruction at time 428595ns
# [TB][mhartid 154 - Tile (10, 9)] detected AMO (sync) instruction at time 428610ns
# [TB][mhartid 91 - Tile (11, 5)] detected AMO (sync) instruction at time 428615ns
# [mhartid 159] sync_count: 1
# [TB][mhartid 42 - Tile (10, 2)] detected AMO (sync) instruction at time 428630ns
# [mhartid 151] sync_count: 1
# [TB][mhartid 166 - Tile (6, 10)] detected AMO (sync) instruction at time 428660ns
# [mhartid 179] sync_count: 1
# [TB][mhartid 59 - Tile (11, 3)] detected AMO (sync) instruction at time 428720ns
# [mhartid 171] sync_count: 1
# [TB][mhartid 11 - Tile (11, 0)] detected AMO (sync) instruction at time 428725ns
# [TB][mhartid 75 - Tile (11, 4)] detected AMO (sync) instruction at time 428730ns
# [TB][mhartid 43 - Tile (11, 2)] detected AMO (sync) instruction at time 428785ns
# [TB][mhartid 155 - Tile (11, 9)] detected AMO (sync) instruction at time 428785ns
# [TB][mhartid 168 - Tile (8, 10)] detected AMO (sync) instruction at time 428880ns
# [TB][mhartid 169 - Tile (9, 10)] detected AMO (sync) instruction at time 428880ns
# [TB][mhartid 140 - Tile (12, 8)] detected AMO (sync) instruction at time 428890ns
# [TB][mhartid 27 - Tile (11, 1)] detected AMO (sync) instruction at time 428905ns
# [mhartid 126] sync_count: 17
# [mhartid 172] sync_count: 1
# [mhartid 180] sync_count: 1
# [TB][mhartid 60 - Tile (12, 3)] detected AMO (sync) instruction at time 428950ns
# [TB][mhartid 92 - Tile (12, 5)] detected AMO (sync) instruction at time 428975ns
# [TB][mhartid 177 - Tile (1, 11)] detected AMO (sync) instruction at time 428990ns
# [TB][mhartid 178 - Tile (2, 11)] detected AMO (sync) instruction at time 428990ns
# [TB][mhartid 76 - Tile (12, 4)] detected AMO (sync) instruction at time 429005ns
# [TB][mhartid 109 - Tile (13, 6)] detected AMO (sync) instruction at time 429010ns
# [TB][mhartid 156 - Tile (12, 9)] detected AMO (sync) instruction at time 429015ns
# [TB][mhartid 141 - Tile (13, 8)] detected AMO (sync) instruction at time 429020ns
# [mhartid 181] sync_count: 1
# [TB][mhartid 12 - Tile (12, 0)] detected AMO (sync) instruction at time 429035ns
# [TB][mhartid 108 - Tile (12, 6)] detected AMO (sync) instruction at time 429050ns
# [TB][mhartid 29 - Tile (13, 1)] detected AMO (sync) instruction at time 429080ns
# [TB][mhartid 61 - Tile (13, 3)] detected AMO (sync) instruction at time 429080ns
# [TB][mhartid 77 - Tile (13, 4)] detected AMO (sync) instruction at time 429100ns
# [TB][mhartid 157 - Tile (13, 9)] detected AMO (sync) instruction at time 429100ns
# [TB][mhartid 13 - Tile (13, 0)] detected AMO (sync) instruction at time 429120ns
# [TB][mhartid 28 - Tile (12, 1)] detected AMO (sync) instruction at time 429125ns
# [mhartid 192] sync_count: 1
# [TB][mhartid 44 - Tile (12, 2)] detected AMO (sync) instruction at time 429135ns
# [mhartid 173] sync_count: 1
# [mhartid 182] sync_count: 1
# [TB][mhartid 93 - Tile (13, 5)] detected AMO (sync) instruction at time 429185ns
# [mhartid 119] sync_count: 32
# [mhartid 127] sync_count: 17
# [TB][mhartid 170 - Tile (10, 10)] detected AMO (sync) instruction at time 429205ns
# [TB][mhartid 179 - Tile (3, 11)] detected AMO (sync) instruction at time 429280ns
# [TB][mhartid 171 - Tile (11, 10)] detected AMO (sync) instruction at time 429295ns
# [TB][mhartid 45 - Tile (13, 2)] detected AMO (sync) instruction at time 429305ns
# [TB][mhartid 62 - Tile (14, 3)] detected AMO (sync) instruction at time 429370ns
# [TB][mhartid 158 - Tile (14, 9)] detected AMO (sync) instruction at time 429380ns
# [mhartid 174] sync_count: 1
# [mhartid 184] sync_count: 1
# [mhartid 193] sync_count: 1
# [mhartid 185] sync_count: 1
# [TB][mhartid 142 - Tile (14, 8)] detected AMO (sync) instruction at time 429410ns
# [TB][mhartid 78 - Tile (14, 4)] detected AMO (sync) instruction at time 429420ns
# [TB][mhartid 14 - Tile (14, 0)] detected AMO (sync) instruction at time 429440ns
# [TB][mhartid 94 - Tile (14, 5)] detected AMO (sync) instruction at time 429440ns
# [TB][mhartid 110 - Tile (14, 6)] detected AMO (sync) instruction at time 429465ns
# [TB][mhartid 172 - Tile (12, 10)] detected AMO (sync) instruction at time 429510ns
# [TB][mhartid 30 - Tile (14, 1)] detected AMO (sync) instruction at time 429535ns
# [mhartid 194] sync_count: 1
# [TB][mhartid 46 - Tile (14, 2)] detected AMO (sync) instruction at time 429555ns
# [TB][mhartid 180 - Tile (4, 11)] detected AMO (sync) instruction at time 429560ns
# [mhartid 186] sync_count: 1
# [mhartid 175] sync_count: 1
# [TB][mhartid 151 - Tile (7, 9)] detected AMO (sync) instruction at time 429645ns
# [TB][mhartid 181 - Tile (5, 11)] detected AMO (sync) instruction at time 429645ns
# [TB][mhartid 79 - Tile (15, 4)] detected AMO (sync) instruction at time 429650ns
# [TB][mhartid 55 - Tile (7, 3)] detected AMO (sync) instruction at time 429655ns
# [TB][mhartid 143 - Tile (15, 8)] detected AMO (sync) instruction at time 429660ns
# [TB][mhartid 23 - Tile (7, 1)] detected AMO (sync) instruction at time 429665ns
# [mhartid 167] sync_count: 1
# [TB][mhartid 135 - Tile (7, 8)] detected AMO (sync) instruction at time 429690ns
# [TB][mhartid 39 - Tile (7, 2)] detected AMO (sync) instruction at time 429695ns
# [TB][mhartid 15 - Tile (15, 0)] detected AMO (sync) instruction at time 429725ns
# [TB][mhartid 47 - Tile (15, 2)] detected AMO (sync) instruction at time 429725ns
# [TB][mhartid 63 - Tile (15, 3)] detected AMO (sync) instruction at time 429725ns
# [TB][mhartid 95 - Tile (15, 5)] detected AMO (sync) instruction at time 429725ns
# [TB][mhartid 173 - Tile (13, 10)] detected AMO (sync) instruction at time 429725ns
# [TB][mhartid 71 - Tile (7, 4)] detected AMO (sync) instruction at time 429760ns
# [TB][mhartid 111 - Tile (15, 6)] detected AMO (sync) instruction at time 429770ns
# [TB][mhartid 192 - Tile (0, 12)] detected AMO (sync) instruction at time 429780ns
# [TB][mhartid 182 - Tile (6, 11)] detected AMO (sync) instruction at time 429785ns
# [TB][mhartid 103 - Tile (7, 6)] detected AMO (sync) instruction at time 429790ns
# [mhartid 187] sync_count: 1
# [TB][mhartid 87 - Tile (7, 5)] detected AMO (sync) instruction at time 429810ns
# [TB][mhartid 159 - Tile (15, 9)] detected AMO (sync) instruction at time 429815ns
# [TB][mhartid 7 - Tile (7, 0)] detected AMO (sync) instruction at time 429825ns
# [TB][mhartid 31 - Tile (15, 1)] detected AMO (sync) instruction at time 429835ns
# [mhartid 195] sync_count: 1
# [TB][mhartid 174 - Tile (14, 10)] detected AMO (sync) instruction at time 429965ns
# [TB][mhartid 184 - Tile (8, 11)] detected AMO (sync) instruction at time 430005ns
# [TB][mhartid 185 - Tile (9, 11)] detected AMO (sync) instruction at time 430020ns
# [TB][mhartid 193 - Tile (1, 12)] detected AMO (sync) instruction at time 430060ns
# [mhartid 196] sync_count: 1
# [mhartid 188] sync_count: 1
# [mhartid 197] sync_count: 1
# [mhartid 208] sync_count: 1
# [TB][mhartid 194 - Tile (2, 12)] detected AMO (sync) instruction at time 430205ns
# [TB][mhartid 175 - Tile (15, 10)] detected AMO (sync) instruction at time 430210ns
# [TB][mhartid 186 - Tile (10, 11)] detected AMO (sync) instruction at time 430210ns
# [mhartid 189] sync_count: 1
# [TB][mhartid 167 - Tile (7, 10)] detected AMO (sync) instruction at time 430245ns
# [mhartid 198] sync_count: 1
# [TB][mhartid 187 - Tile (11, 11)] detected AMO (sync) instruction at time 430420ns
# [mhartid 200] sync_count: 1
# [TB][mhartid 195 - Tile (3, 12)] detected AMO (sync) instruction at time 430515ns
# [mhartid 190] sync_count: 1
# [mhartid 201] sync_count: 1
# [mhartid 209] sync_count: 1
# [TB][mhartid 188 - Tile (12, 11)] detected AMO (sync) instruction at time 430700ns
# [TB][mhartid 196 - Tile (4, 12)] detected AMO (sync) instruction at time 430735ns
# [mhartid 210] sync_count: 1
# [TB][mhartid 197 - Tile (5, 12)] detected AMO (sync) instruction at time 430790ns
# [mhartid 183] sync_count: 1
# [mhartid 191] sync_count: 1
# [TB][mhartid 189 - Tile (13, 11)] detected AMO (sync) instruction at time 430840ns
# [TB][mhartid 208 - Tile (0, 13)] detected AMO (sync) instruction at time 430845ns
# [mhartid 202] sync_count: 1
# [TB][mhartid 198 - Tile (6, 12)] detected AMO (sync) instruction at time 430905ns
# [mhartid 203] sync_count: 1
# [mhartid 211] sync_count: 1
# [mhartid 204] sync_count: 1
# [TB][mhartid 200 - Tile (8, 12)] detected AMO (sync) instruction at time 431125ns
# [mhartid 212] sync_count: 1
# [TB][mhartid 190 - Tile (14, 11)] detected AMO (sync) instruction at time 431170ns
# [mhartid 213] sync_count: 1
# [TB][mhartid 201 - Tile (9, 12)] detected AMO (sync) instruction at time 431240ns
# [TB][mhartid 209 - Tile (1, 13)] detected AMO (sync) instruction at time 431300ns
# [mhartid 214] sync_count: 1
# [mhartid 224] sync_count: 1
# [mhartid 205] sync_count: 1
# [TB][mhartid 183 - Tile (7, 11)] detected AMO (sync) instruction at time 431410ns
# [TB][mhartid 191 - Tile (15, 11)] detected AMO (sync) instruction at time 431445ns
# [TB][mhartid 210 - Tile (2, 13)] detected AMO (sync) instruction at time 431455ns
# [TB][mhartid 202 - Tile (10, 12)] detected AMO (sync) instruction at time 431510ns
# [mhartid 216] sync_count: 1
# [mhartid 217] sync_count: 1
# [TB][mhartid 203 - Tile (11, 12)] detected AMO (sync) instruction at time 431605ns
# [mhartid 206] sync_count: 1
# [mhartid 225] sync_count: 1
# [TB][mhartid 211 - Tile (3, 13)] detected AMO (sync) instruction at time 431705ns
# [mhartid 218] sync_count: 1
# [TB][mhartid 204 - Tile (12, 12)] detected AMO (sync) instruction at time 431765ns
# [TB][mhartid 212 - Tile (4, 13)] detected AMO (sync) instruction at time 431830ns
# [TB][mhartid 213 - Tile (5, 13)] detected AMO (sync) instruction at time 431875ns
# [mhartid 226] sync_count: 1
# [mhartid 199] sync_count: 1
# [mhartid 207] sync_count: 1
# [mhartid 219] sync_count: 1
# [TB][mhartid 205 - Tile (13, 12)] detected AMO (sync) instruction at time 432035ns
# [TB][mhartid 214 - Tile (6, 13)] detected AMO (sync) instruction at time 432060ns
# [mhartid 227] sync_count: 1
# [TB][mhartid 224 - Tile (0, 14)] detected AMO (sync) instruction at time 432110ns
# [TB][mhartid 216 - Tile (8, 13)] detected AMO (sync) instruction at time 432280ns
# [TB][mhartid 206 - Tile (14, 12)] detected AMO (sync) instruction at time 432295ns
# [TB][mhartid 217 - Tile (9, 13)] detected AMO (sync) instruction at time 432295ns
# [mhartid 220] sync_count: 1
# [mhartid 229] sync_count: 1
# [mhartid 228] sync_count: 1
# [TB][mhartid 225 - Tile (1, 14)] detected AMO (sync) instruction at time 432380ns
# [TB][mhartid 218 - Tile (10, 13)] detected AMO (sync) instruction at time 432440ns
# [mhartid 221] sync_count: 1
# [mhartid 240] sync_count: 1
# [mhartid 230] sync_count: 1
# [TB][mhartid 199 - Tile (7, 12)] detected AMO (sync) instruction at time 432550ns
# [TB][mhartid 207 - Tile (15, 12)] detected AMO (sync) instruction at time 432575ns
# [TB][mhartid 226 - Tile (2, 14)] detected AMO (sync) instruction at time 432620ns
# [mhartid 222] sync_count: 1
# [TB][mhartid 219 - Tile (11, 13)] detected AMO (sync) instruction at time 432715ns
# [mhartid 232] sync_count: 1
# [mhartid 241] sync_count: 1
# [mhartid 233] sync_count: 1
# [TB][mhartid 227 - Tile (3, 14)] detected AMO (sync) instruction at time 432830ns
# [mhartid 242] sync_count: 1
# [TB][mhartid 220 - Tile (12, 13)] detected AMO (sync) instruction at time 433010ns
# [mhartid 215] sync_count: 1
# [mhartid 223] sync_count: 1
# [TB][mhartid 228 - Tile (4, 14)] detected AMO (sync) instruction at time 433070ns
# [TB][mhartid 229 - Tile (5, 14)] detected AMO (sync) instruction at time 433070ns
# [mhartid 235] sync_count: 1
# [mhartid 234] sync_count: 1
# [TB][mhartid 221 - Tile (13, 13)] detected AMO (sync) instruction at time 433145ns
# [mhartid 243] sync_count: 1
# [TB][mhartid 230 - Tile (6, 14)] detected AMO (sync) instruction at time 433270ns
# [TB][mhartid 240 - Tile (0, 15)] detected AMO (sync) instruction at time 433300ns
# [mhartid 236] sync_count: 1
# [TB][mhartid 222 - Tile (14, 13)] detected AMO (sync) instruction at time 433380ns
# [mhartid 245] sync_count: 1
# [mhartid 244] sync_count: 1
# [TB][mhartid 232 - Tile (8, 14)] detected AMO (sync) instruction at time 433490ns
# [mhartid 237] sync_count: 1
# [TB][mhartid 233 - Tile (9, 14)] detected AMO (sync) instruction at time 433550ns
# [TB][mhartid 241 - Tile (1, 15)] detected AMO (sync) instruction at time 433580ns
# [mhartid 246] sync_count: 1
# [TB][mhartid 242 - Tile (2, 15)] detected AMO (sync) instruction at time 433735ns
# [TB][mhartid 215 - Tile (7, 13)] detected AMO (sync) instruction at time 433740ns
# [TB][mhartid 223 - Tile (15, 13)] detected AMO (sync) instruction at time 433760ns
# [TB][mhartid 235 - Tile (11, 14)] detected AMO (sync) instruction at time 433805ns
# [TB][mhartid 234 - Tile (10, 14)] detected AMO (sync) instruction at time 433840ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 433850ns
# [mhartid 238] sync_count: 1
# [mhartid 248] sync_count: 1
# [TB][mhartid 243 - Tile (3, 15)] detected AMO (sync) instruction at time 433955ns
# [mhartid 249] sync_count: 1
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 434090ns
# [TB][mhartid 236 - Tile (12, 14)] detected AMO (sync) instruction at time 434105ns
# [mhartid 250] sync_count: 1
# [mhartid 231] sync_count: 1
# [mhartid 239] sync_count: 1
# [TB][mhartid 245 - Tile (5, 15)] detected AMO (sync) instruction at time 434235ns
# [TB][mhartid 244 - Tile (4, 15)] detected AMO (sync) instruction at time 434255ns
# [TB][mhartid 237 - Tile (13, 14)] detected AMO (sync) instruction at time 434270ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 434315ns
# [mhartid 251] sync_count: 1
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 434415ns
# [TB][mhartid 246 - Tile (6, 15)] detected AMO (sync) instruction at time 434435ns
# [TB][mhartid 238 - Tile (14, 14)] detected AMO (sync) instruction at time 434585ns
# [mhartid 252] sync_count: 1
# [TB][mhartid 248 - Tile (8, 15)] detected AMO (sync) instruction at time 434655ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 434695ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 434730ns
# [TB][mhartid 249 - Tile (9, 15)] detected AMO (sync) instruction at time 434735ns
# [mhartid 253] sync_count: 1
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 434855ns
# [TB][mhartid 231 - Tile (7, 14)] detected AMO (sync) instruction at time 434870ns
# [TB][mhartid 239 - Tile (15, 14)] detected AMO (sync) instruction at time 434900ns
# [TB][mhartid 250 - Tile (10, 15)] detected AMO (sync) instruction at time 434905ns
# [mhartid 254] sync_count: 1
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 435075ns
# [TB][mhartid 251 - Tile (11, 15)] detected AMO (sync) instruction at time 435110ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 435210ns
# [mhartid 247] sync_count: 1
# [mhartid 255] sync_count: 1
# [TB][mhartid 252 - Tile (12, 15)] detected AMO (sync) instruction at time 435380ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 435385ns
# [TB][mhartid 253 - Tile (13, 15)] detected AMO (sync) instruction at time 435545ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 435635ns
# [TB][mhartid 254 - Tile (14, 15)] detected AMO (sync) instruction at time 435735ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 435885ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 436045ns
# [TB][mhartid 247 - Tile (7, 15)] detected AMO (sync) instruction at time 436070ns
# [TB][mhartid 255 - Tile (15, 15)] detected AMO (sync) instruction at time 436090ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 436255ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 436685ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 437005ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 437255ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 437295ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 437485ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 437510ns
# [TB][mhartid 0 - Tile (0, 0)] detected sentinel instruction in EX stage at time 437540ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 437585ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 437695ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 437720ns
# [TB][mhartid 16 - Tile (0, 1)] detected sentinel instruction in EX stage at time 437795ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 437795ns
# [TB][mhartid 1 - Tile (1, 0)] detected sentinel instruction in EX stage at time 437800ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 437845ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 437885ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 437910ns
# [TB][mhartid 2 - Tile (2, 0)] detected sentinel instruction in EX stage at time 437950ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 438000ns
# [TB][mhartid 32 - Tile (0, 2)] detected sentinel instruction in EX stage at time 438035ns
# [TB][mhartid 17 - Tile (1, 1)] detected sentinel instruction in EX stage at time 438045ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 438055ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 438060ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 438085ns
# [TB][mhartid 3 - Tile (3, 0)] detected sentinel instruction in EX stage at time 438130ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 438170ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 438190ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 438210ns
# [TB][mhartid 18 - Tile (2, 1)] detected sentinel instruction in EX stage at time 438235ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 438270ns
# [TB][mhartid 48 - Tile (0, 3)] detected sentinel instruction in EX stage at time 438280ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 438295ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 438305ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 438305ns
# [TB][mhartid 33 - Tile (1, 2)] detected sentinel instruction in EX stage at time 438320ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 438340ns
# [TB][mhartid 19 - Tile (3, 1)] detected sentinel instruction in EX stage at time 438375ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 438380ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 438395ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 438450ns
# [TB][mhartid 64 - Tile (0, 4)] detected sentinel instruction in EX stage at time 438460ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 438460ns
# [TB][mhartid 4 - Tile (4, 0)] detected sentinel instruction in EX stage at time 438465ns
# [TB][mhartid 49 - Tile (1, 3)] detected sentinel instruction in EX stage at time 438485ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 438505ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 438510ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 438515ns
# [TB][mhartid 34 - Tile (2, 2)] detected sentinel instruction in EX stage at time 438520ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 438520ns
# [TB][mhartid 5 - Tile (5, 0)] detected sentinel instruction in EX stage at time 438525ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 438585ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 438615ns
# [TB][mhartid 6 - Tile (6, 0)] detected sentinel instruction in EX stage at time 438650ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 438660ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 438675ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 438685ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 438700ns
# [TB][mhartid 20 - Tile (4, 1)] detected sentinel instruction in EX stage at time 438710ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 438720ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 438720ns
# [TB][mhartid 35 - Tile (3, 2)] detected sentinel instruction in EX stage at time 438725ns
# [TB][mhartid 80 - Tile (0, 5)] detected sentinel instruction in EX stage at time 438735ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 438745ns
# [TB][mhartid 50 - Tile (2, 3)] detected sentinel instruction in EX stage at time 438755ns
# [TB][mhartid 65 - Tile (1, 4)] detected sentinel instruction in EX stage at time 438765ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 438775ns
# [TB][mhartid 21 - Tile (5, 1)] detected sentinel instruction in EX stage at time 438810ns
# [TB][mhartid 96 - Tile (0, 6)] detected sentinel instruction in EX stage at time 438830ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 438830ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 438845ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 438845ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 438860ns
# [TB][mhartid 8 - Tile (8, 0)] detected sentinel instruction in EX stage at time 438870ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 438895ns
# [TB][mhartid 51 - Tile (3, 3)] detected sentinel instruction in EX stage at time 438900ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 438905ns
# [TB][mhartid 81 - Tile (1, 5)] detected sentinel instruction in EX stage at time 438910ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 438915ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 438920ns
# [TB][mhartid 22 - Tile (6, 1)] detected sentinel instruction in EX stage at time 438930ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 438940ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 438955ns
# [TB][mhartid 36 - Tile (4, 2)] detected sentinel instruction in EX stage at time 438960ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 438960ns
# [TB][mhartid 9 - Tile (9, 0)] detected sentinel instruction in EX stage at time 438970ns
# [TB][mhartid 66 - Tile (2, 4)] detected sentinel instruction in EX stage at time 439000ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 439020ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 439030ns
# [TB][mhartid 97 - Tile (1, 6)] detected sentinel instruction in EX stage at time 439040ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 439055ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 439065ns
# [TB][mhartid 37 - Tile (5, 2)] detected sentinel instruction in EX stage at time 439070ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 439080ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 439095ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 439120ns
# [TB][mhartid 128 - Tile (0, 8)] detected sentinel instruction in EX stage at time 439120ns
# [TB][mhartid 10 - Tile (10, 0)] detected sentinel instruction in EX stage at time 439125ns
# [TB][mhartid 82 - Tile (2, 5)] detected sentinel instruction in EX stage at time 439135ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 439135ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 439135ns
# [TB][mhartid 67 - Tile (3, 4)] detected sentinel instruction in EX stage at time 439140ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 439145ns
# [TB][mhartid 24 - Tile (8, 1)] detected sentinel instruction in EX stage at time 439150ns
# [TB][mhartid 52 - Tile (4, 3)] detected sentinel instruction in EX stage at time 439155ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 439160ns
# [TB][mhartid 38 - Tile (6, 2)] detected sentinel instruction in EX stage at time 439175ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 439180ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 439180ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 439230ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 439270ns
# [TB][mhartid 83 - Tile (3, 5)] detected sentinel instruction in EX stage at time 439285ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 439290ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 439295ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 439300ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 439300ns
# [TB][mhartid 129 - Tile (1, 8)] detected sentinel instruction in EX stage at time 439300ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 439315ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 439320ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 439320ns
# [TB][mhartid 11 - Tile (11, 0)] detected sentinel instruction in EX stage at time 439325ns
# [TB][mhartid 25 - Tile (9, 1)] detected sentinel instruction in EX stage at time 439325ns
# [TB][mhartid 144 - Tile (0, 9)] detected sentinel instruction in EX stage at time 439325ns
# [TB][mhartid 98 - Tile (2, 6)] detected sentinel instruction in EX stage at time 439340ns
# [TB][mhartid 53 - Tile (5, 3)] detected sentinel instruction in EX stage at time 439355ns
# [TB][mhartid 26 - Tile (10, 1)] detected sentinel instruction in EX stage at time 439360ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 439370ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 439380ns
# [TB][mhartid 40 - Tile (8, 2)] detected sentinel instruction in EX stage at time 439395ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 439400ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 439405ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 439410ns
# [TB][mhartid 54 - Tile (6, 3)] detected sentinel instruction in EX stage at time 439420ns
# [TB][mhartid 68 - Tile (4, 4)] detected sentinel instruction in EX stage at time 439425ns
# [TB][mhartid 99 - Tile (3, 6)] detected sentinel instruction in EX stage at time 439445ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 439460ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 439460ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 439465ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 439470ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 439475ns
# [TB][mhartid 145 - Tile (1, 9)] detected sentinel instruction in EX stage at time 439500ns
# [TB][mhartid 69 - Tile (5, 4)] detected sentinel instruction in EX stage at time 439515ns
# [TB][mhartid 160 - Tile (0, 10)] detected sentinel instruction in EX stage at time 439515ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 439520ns
# [TB][mhartid 130 - Tile (2, 8)] detected sentinel instruction in EX stage at time 439525ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 439530ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 439530ns
# [TB][mhartid 27 - Tile (11, 1)] detected sentinel instruction in EX stage at time 439550ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 439555ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 439565ns
# [TB][mhartid 12 - Tile (12, 0)] detected sentinel instruction in EX stage at time 439570ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 439570ns
# [TB][mhartid 41 - Tile (9, 2)] detected sentinel instruction in EX stage at time 439575ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 439585ns
# [TB][mhartid 70 - Tile (6, 4)] detected sentinel instruction in EX stage at time 439595ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 439610ns
# [TB][mhartid 42 - Tile (10, 2)] detected sentinel instruction in EX stage at time 439615ns
# [TB][mhartid 84 - Tile (4, 5)] detected sentinel instruction in EX stage at time 439620ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 439630ns
# [TB][mhartid 176 - Tile (0, 11)] detected sentinel instruction in EX stage at time 439635ns
# [TB][mhartid 56 - Tile (8, 3)] detected sentinel instruction in EX stage at time 439640ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 439645ns
# [TB][mhartid 13 - Tile (13, 0)] detected sentinel instruction in EX stage at time 439660ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 439680ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 439690ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 439695ns
# [TB][mhartid 100 - Tile (4, 6)] detected sentinel instruction in EX stage at time 439700ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 439705ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 439710ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 439710ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 439710ns
# [TB][mhartid 131 - Tile (3, 8)] detected sentinel instruction in EX stage at time 439710ns
# [TB][mhartid 85 - Tile (5, 5)] detected sentinel instruction in EX stage at time 439715ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 439725ns
# [TB][mhartid 161 - Tile (1, 10)] detected sentinel instruction in EX stage at time 439725ns
# [TB][mhartid 146 - Tile (2, 9)] detected sentinel instruction in EX stage at time 439735ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 439745ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 439775ns
# [TB][mhartid 57 - Tile (9, 3)] detected sentinel instruction in EX stage at time 439785ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 439790ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 439795ns
# [TB][mhartid 28 - Tile (12, 1)] detected sentinel instruction in EX stage at time 439815ns
# [TB][mhartid 72 - Tile (8, 4)] detected sentinel instruction in EX stage at time 439815ns
# [TB][mhartid 58 - Tile (10, 3)] detected sentinel instruction in EX stage at time 439820ns
# [TB][mhartid 43 - Tile (11, 2)] detected sentinel instruction in EX stage at time 439825ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 439825ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 439830ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 439830ns
# [TB][mhartid 86 - Tile (6, 5)] detected sentinel instruction in EX stage at time 439840ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 439865ns
# [TB][mhartid 147 - Tile (3, 9)] detected sentinel instruction in EX stage at time 439870ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 439875ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 439875ns
# [TB][mhartid 101 - Tile (5, 6)] detected sentinel instruction in EX stage at time 439890ns
# [TB][mhartid 14 - Tile (14, 0)] detected sentinel instruction in EX stage at time 439900ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 439900ns
# [TB][mhartid 162 - Tile (2, 10)] detected sentinel instruction in EX stage at time 439900ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 439910ns
# [TB][mhartid 177 - Tile (1, 11)] detected sentinel instruction in EX stage at time 439930ns
# [TB][mhartid 29 - Tile (13, 1)] detected sentinel instruction in EX stage at time 439940ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 439940ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 439945ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 439950ns
# [TB][mhartid 73 - Tile (9, 4)] detected sentinel instruction in EX stage at time 439955ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 439965ns
# [TB][mhartid 192 - Tile (0, 12)] detected sentinel instruction in EX stage at time 439965ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 439975ns
# [TB][mhartid 132 - Tile (4, 8)] detected sentinel instruction in EX stage at time 439980ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 439985ns
# [TB][mhartid 59 - Tile (11, 3)] detected sentinel instruction in EX stage at time 439990ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 440005ns
# [TB][mhartid 102 - Tile (6, 6)] detected sentinel instruction in EX stage at time 440010ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 440010ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 440015ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 440020ns
# [TB][mhartid 74 - Tile (10, 4)] detected sentinel instruction in EX stage at time 440025ns
# [TB][mhartid 163 - Tile (3, 10)] detected sentinel instruction in EX stage at time 440030ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 440035ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 440045ns
# [TB][mhartid 88 - Tile (8, 5)] detected sentinel instruction in EX stage at time 440060ns
# [TB][mhartid 44 - Tile (12, 2)] detected sentinel instruction in EX stage at time 440065ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 440065ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 440070ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 440075ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 440105ns
# [TB][mhartid 133 - Tile (5, 8)] detected sentinel instruction in EX stage at time 440120ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 440130ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 440145ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 440145ns
# [TB][mhartid 193 - Tile (1, 12)] detected sentinel instruction in EX stage at time 440145ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 440160ns
# [TB][mhartid 178 - Tile (2, 11)] detected sentinel instruction in EX stage at time 440160ns
# [TB][mhartid 89 - Tile (9, 5)] detected sentinel instruction in EX stage at time 440165ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 440170ns
# [TB][mhartid 208 - Tile (0, 13)] detected sentinel instruction in EX stage at time 440170ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 440185ns
# [TB][mhartid 148 - Tile (4, 9)] detected sentinel instruction in EX stage at time 440195ns
# [TB][mhartid 134 - Tile (6, 8)] detected sentinel instruction in EX stage at time 440200ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 440205ns
# [TB][mhartid 104 - Tile (8, 6)] detected sentinel instruction in EX stage at time 440230ns
# [TB][mhartid 7 - Tile (7, 0)] detected sentinel instruction in EX stage at time 440240ns
# [TB][mhartid 75 - Tile (11, 4)] detected sentinel instruction in EX stage at time 440240ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 440240ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 440245ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 440245ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 440245ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 440250ns
# [TB][mhartid 30 - Tile (14, 1)] detected sentinel instruction in EX stage at time 440255ns
# [TB][mhartid 45 - Tile (13, 2)] detected sentinel instruction in EX stage at time 440265ns
# [TB][mhartid 15 - Tile (15, 0)] detected sentinel instruction in EX stage at time 440280ns
# [TB][mhartid 90 - Tile (10, 5)] detected sentinel instruction in EX stage at time 440280ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 440285ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 440295ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 440295ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 440300ns
# [TB][mhartid 105 - Tile (9, 6)] detected sentinel instruction in EX stage at time 440310ns
# [TB][mhartid 149 - Tile (5, 9)] detected sentinel instruction in EX stage at time 440310ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 440320ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 440325ns
# [TB][mhartid 179 - Tile (3, 11)] detected sentinel instruction in EX stage at time 440325ns
# [TB][mhartid 60 - Tile (12, 3)] detected sentinel instruction in EX stage at time 440335ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 440345ns
# [TB][mhartid 164 - Tile (4, 10)] detected sentinel instruction in EX stage at time 440360ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 440370ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 440375ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 440390ns
# [TB][mhartid 194 - Tile (2, 12)] detected sentinel instruction in EX stage at time 440395ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 440405ns
# [TB][mhartid 209 - Tile (1, 13)] detected sentinel instruction in EX stage at time 440405ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 440415ns
# [TB][mhartid 91 - Tile (11, 5)] detected sentinel instruction in EX stage at time 440420ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 440420ns
# [TB][mhartid 136 - Tile (8, 8)] detected sentinel instruction in EX stage at time 440420ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 440425ns
# [TB][mhartid 150 - Tile (6, 9)] detected sentinel instruction in EX stage at time 440430ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 440465ns
# [TB][mhartid 61 - Tile (13, 3)] detected sentinel instruction in EX stage at time 440470ns
# [TB][mhartid 224 - Tile (0, 14)] detected sentinel instruction in EX stage at time 440470ns
# [TB][mhartid 23 - Tile (7, 1)] detected sentinel instruction in EX stage at time 440480ns
# [TB][mhartid 195 - Tile (3, 12)] detected sentinel instruction in EX stage at time 440480ns
# [TB][mhartid 106 - Tile (10, 6)] detected sentinel instruction in EX stage at time 440485ns
# [TB][mhartid 165 - Tile (5, 10)] detected sentinel instruction in EX stage at time 440485ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 440490ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 440490ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 440490ns
# [TB][mhartid 46 - Tile (14, 2)] detected sentinel instruction in EX stage at time 440495ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 440495ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 440500ns
# [TB][mhartid 76 - Tile (12, 4)] detected sentinel instruction in EX stage at time 440515ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 440535ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 440550ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 440555ns
# [TB][mhartid 210 - Tile (2, 13)] detected sentinel instruction in EX stage at time 440560ns
# [TB][mhartid 166 - Tile (6, 10)] detected sentinel instruction in EX stage at time 440565ns
# [TB][mhartid 31 - Tile (15, 1)] detected sentinel instruction in EX stage at time 440570ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 440570ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 440575ns
# [TB][mhartid 107 - Tile (11, 6)] detected sentinel instruction in EX stage at time 440585ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 440585ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 440585ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 440595ns
# [TB][mhartid 180 - Tile (4, 11)] detected sentinel instruction in EX stage at time 440605ns
# [TB][mhartid 137 - Tile (9, 8)] detected sentinel instruction in EX stage at time 440610ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 440630ns
# [TB][mhartid 225 - Tile (1, 14)] detected sentinel instruction in EX stage at time 440630ns
# [TB][mhartid 77 - Tile (13, 4)] detected sentinel instruction in EX stage at time 440635ns
# [TB][mhartid 138 - Tile (10, 8)] detected sentinel instruction in EX stage at time 440635ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 440650ns
# [TB][mhartid 152 - Tile (8, 9)] detected sentinel instruction in EX stage at time 440650ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 440655ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 440665ns
# [TB][mhartid 62 - Tile (14, 3)] detected sentinel instruction in EX stage at time 440670ns
# [TB][mhartid 92 - Tile (12, 5)] detected sentinel instruction in EX stage at time 440680ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 440680ns
# [TB][mhartid 181 - Tile (5, 11)] detected sentinel instruction in EX stage at time 440690ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 440695ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 440710ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 440715ns
# [TB][mhartid 39 - Tile (7, 2)] detected sentinel instruction in EX stage at time 440730ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 440735ns
# [TB][mhartid 112 - Tile (0, 7)] detected sentinel instruction in EX stage at time 440745ns
# [TB][mhartid 168 - Tile (8, 10)] detected sentinel instruction in EX stage at time 440785ns
# [TB][mhartid 153 - Tile (9, 9)] detected sentinel instruction in EX stage at time 440790ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 440795ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 440795ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 440795ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 440795ns
# [TB][mhartid 240 - Tile (0, 15)] detected sentinel instruction in EX stage at time 440795ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 440810ns
# [TB][mhartid 196 - Tile (4, 12)] detected sentinel instruction in EX stage at time 440810ns
# [TB][mhartid 211 - Tile (3, 13)] detected sentinel instruction in EX stage at time 440810ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 440815ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 440825ns
# [TB][mhartid 182 - Tile (6, 11)] detected sentinel instruction in EX stage at time 440830ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 440840ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 440840ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 440845ns
# [TB][mhartid 47 - Tile (15, 2)] detected sentinel instruction in EX stage at time 440850ns
# [TB][mhartid 93 - Tile (13, 5)] detected sentinel instruction in EX stage at time 440850ns
# [TB][mhartid 154 - Tile (10, 9)] detected sentinel instruction in EX stage at time 440870ns
# [TB][mhartid 226 - Tile (2, 14)] detected sentinel instruction in EX stage at time 440870ns
# [TB][mhartid 139 - Tile (11, 8)] detected sentinel instruction in EX stage at time 440880ns
# [TB][mhartid 169 - Tile (9, 10)] detected sentinel instruction in EX stage at time 440895ns
# [TB][mhartid 108 - Tile (12, 6)] detected sentinel instruction in EX stage at time 440900ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 440910ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 440915ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 440915ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 440935ns
# [TB][mhartid 113 - Tile (1, 7)] detected sentinel instruction in EX stage at time 440940ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 440950ns
# [TB][mhartid 78 - Tile (14, 4)] detected sentinel instruction in EX stage at time 440955ns
# [TB][mhartid 241 - Tile (1, 15)] detected sentinel instruction in EX stage at time 440965ns
# [TB][mhartid 155 - Tile (11, 9)] detected sentinel instruction in EX stage at time 440970ns
# [TB][mhartid 197 - Tile (5, 12)] detected sentinel instruction in EX stage at time 440975ns
# [TB][mhartid 109 - Tile (13, 6)] detected sentinel instruction in EX stage at time 440985ns
# [TB][mhartid 198 - Tile (6, 12)] detected sentinel instruction in EX stage at time 440985ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 440995ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 441005ns
# [TB][mhartid 170 - Tile (10, 10)] detected sentinel instruction in EX stage at time 441010ns
# [TB][mhartid 63 - Tile (15, 3)] detected sentinel instruction in EX stage at time 441015ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 441015ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 441025ns
# [TB][mhartid 55 - Tile (7, 3)] detected sentinel instruction in EX stage at time 441035ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 441035ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 441040ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 441045ns
# [TB][mhartid 212 - Tile (4, 13)] detected sentinel instruction in EX stage at time 441045ns
# [TB][mhartid 184 - Tile (8, 11)] detected sentinel instruction in EX stage at time 441050ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 441075ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 441075ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 441075ns
# [TB][mhartid 227 - Tile (3, 14)] detected sentinel instruction in EX stage at time 441075ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 441080ns
# [TB][mhartid 94 - Tile (14, 5)] detected sentinel instruction in EX stage at time 441090ns
# [TB][mhartid 140 - Tile (12, 8)] detected sentinel instruction in EX stage at time 441090ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 441095ns
# [TB][mhartid 242 - Tile (2, 15)] detected sentinel instruction in EX stage at time 441130ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 441155ns
# [TB][mhartid 114 - Tile (2, 7)] detected sentinel instruction in EX stage at time 441160ns
# [TB][mhartid 71 - Tile (7, 4)] detected sentinel instruction in EX stage at time 441185ns
# [TB][mhartid 185 - Tile (9, 11)] detected sentinel instruction in EX stage at time 441185ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 441195ns
# [TB][mhartid 213 - Tile (5, 13)] detected sentinel instruction in EX stage at time 441200ns
# [TB][mhartid 200 - Tile (8, 12)] detected sentinel instruction in EX stage at time 441205ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 441210ns
# [TB][mhartid 171 - Tile (11, 10)] detected sentinel instruction in EX stage at time 441210ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 441225ns
# [TB][mhartid 110 - Tile (14, 6)] detected sentinel instruction in EX stage at time 441230ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 441235ns
# [TB][mhartid 141 - Tile (13, 8)] detected sentinel instruction in EX stage at time 441240ns
# [TB][mhartid 79 - Tile (15, 4)] detected sentinel instruction in EX stage at time 441250ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 441255ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 441255ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 441255ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 441255ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 441260ns
# [TB][mhartid 186 - Tile (10, 11)] detected sentinel instruction in EX stage at time 441265ns
# [TB][mhartid 214 - Tile (6, 13)] detected sentinel instruction in EX stage at time 441280ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 441295ns
# [TB][mhartid 156 - Tile (12, 9)] detected sentinel instruction in EX stage at time 441310ns
# [TB][mhartid 228 - Tile (4, 14)] detected sentinel instruction in EX stage at time 441315ns
# [TB][mhartid 115 - Tile (3, 7)] detected sentinel instruction in EX stage at time 441320ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 441325ns
# [TB][mhartid 201 - Tile (9, 12)] detected sentinel instruction in EX stage at time 441330ns
# [TB][mhartid 243 - Tile (3, 15)] detected sentinel instruction in EX stage at time 441340ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 441360ns
# [TB][mhartid 187 - Tile (11, 11)] detected sentinel instruction in EX stage at time 441360ns
# [TB][mhartid 87 - Tile (7, 5)] detected sentinel instruction in EX stage at time 441370ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 441395ns
# [TB][mhartid 95 - Tile (15, 5)] detected sentinel instruction in EX stage at time 441400ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 441405ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 441415ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 441415ns
# [TB][mhartid 172 - Tile (12, 10)] detected sentinel instruction in EX stage at time 441420ns
# [mhartid 0] sync_count: 1
# [TB][mhartid 229 - Tile (5, 14)] detected sentinel instruction in EX stage at time 441430ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 441435ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 441455ns
# [TB][mhartid 157 - Tile (13, 9)] detected sentinel instruction in EX stage at time 441470ns
# [TB][mhartid 202 - Tile (10, 12)] detected sentinel instruction in EX stage at time 441475ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 441490ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 441490ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 441500ns
# [TB][mhartid 216 - Tile (8, 13)] detected sentinel instruction in EX stage at time 441500ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 441515ns
# [TB][mhartid 230 - Tile (6, 14)] detected sentinel instruction in EX stage at time 441520ns
# [TB][mhartid 142 - Tile (14, 8)] detected sentinel instruction in EX stage at time 441555ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 441575ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 441575ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 441600ns
# [TB][mhartid 111 - Tile (15, 6)] detected sentinel instruction in EX stage at time 441615ns
# [TB][mhartid 116 - Tile (4, 7)] detected sentinel instruction in EX stage at time 441615ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 441615ns
# [TB][mhartid 217 - Tile (9, 13)] detected sentinel instruction in EX stage at time 441620ns
# [TB][mhartid 173 - Tile (13, 10)] detected sentinel instruction in EX stage at time 441630ns
# [TB][mhartid 188 - Tile (12, 11)] detected sentinel instruction in EX stage at time 441635ns
# [TB][mhartid 103 - Tile (7, 6)] detected sentinel instruction in EX stage at time 441640ns
# [TB][mhartid 244 - Tile (4, 15)] detected sentinel instruction in EX stage at time 441640ns
# [mhartid 1] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 441645ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 441655ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 441655ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 441670ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 441670ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 441675ns
# [TB][mhartid 203 - Tile (11, 12)] detected sentinel instruction in EX stage at time 441680ns
# [TB][mhartid 158 - Tile (14, 9)] detected sentinel instruction in EX stage at time 441720ns
# [TB][mhartid 117 - Tile (5, 7)] detected sentinel instruction in EX stage at time 441740ns
# [TB][mhartid 232 - Tile (8, 14)] detected sentinel instruction in EX stage at time 441740ns
# [TB][mhartid 245 - Tile (5, 15)] detected sentinel instruction in EX stage at time 441740ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 441760ns
# [TB][mhartid 218 - Tile (10, 13)] detected sentinel instruction in EX stage at time 441770ns
# [TB][mhartid 189 - Tile (13, 11)] detected sentinel instruction in EX stage at time 441780ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 441795ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 441805ns
# [TB][mhartid 118 - Tile (6, 7)] detected sentinel instruction in EX stage at time 441820ns
# [TB][mhartid 135 - Tile (7, 8)] detected sentinel instruction in EX stage at time 441820ns
# [TB][mhartid 246 - Tile (6, 15)] detected sentinel instruction in EX stage at time 441820ns
# [mhartid 2] sync_count: 1
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 441835ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 441840ns
# [TB][mhartid 143 - Tile (15, 8)] detected sentinel instruction in EX stage at time 441855ns
# [TB][mhartid 174 - Tile (14, 10)] detected sentinel instruction in EX stage at time 441875ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 441880ns
# [TB][mhartid 233 - Tile (9, 14)] detected sentinel instruction in EX stage at time 441910ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 441915ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 441925ns
# [TB][mhartid 219 - Tile (11, 13)] detected sentinel instruction in EX stage at time 441930ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 441935ns
# [TB][mhartid 204 - Tile (12, 12)] detected sentinel instruction in EX stage at time 441950ns
# [mhartid 3] sync_count: 1
# [TB][mhartid 151 - Tile (7, 9)] detected sentinel instruction in EX stage at time 441970ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 441985ns
# [TB][mhartid 234 - Tile (10, 14)] detected sentinel instruction in EX stage at time 441985ns
# [TB][mhartid 205 - Tile (13, 12)] detected sentinel instruction in EX stage at time 442010ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 442020ns
# [TB][mhartid 120 - Tile (8, 7)] detected sentinel instruction in EX stage at time 442040ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 442040ns
# [TB][mhartid 248 - Tile (8, 15)] detected sentinel instruction in EX stage at time 442040ns
# [TB][mhartid 159 - Tile (15, 9)] detected sentinel instruction in EX stage at time 442045ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 442075ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 442100ns
# [TB][mhartid 190 - Tile (14, 11)] detected sentinel instruction in EX stage at time 442105ns
# [TB][mhartid 220 - Tile (12, 13)] detected sentinel instruction in EX stage at time 442115ns
# [TB][mhartid 167 - Tile (7, 10)] detected sentinel instruction in EX stage at time 442155ns
# [TB][mhartid 235 - Tile (11, 14)] detected sentinel instruction in EX stage at time 442160ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 442185ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 442185ns
# [TB][mhartid 121 - Tile (9, 7)] detected sentinel instruction in EX stage at time 442190ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 442205ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 442220ns
# [TB][mhartid 175 - Tile (15, 10)] detected sentinel instruction in EX stage at time 442235ns
# [TB][mhartid 249 - Tile (9, 15)] detected sentinel instruction in EX stage at time 442240ns
# [TB][mhartid 122 - Tile (10, 7)] detected sentinel instruction in EX stage at time 442295ns
# [TB][mhartid 250 - Tile (10, 15)] detected sentinel instruction in EX stage at time 442295ns
# [mhartid 4] sync_count: 1
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 442345ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 442345ns
# [TB][mhartid 183 - Tile (7, 11)] detected sentinel instruction in EX stage at time 442350ns
# [TB][mhartid 221 - Tile (13, 13)] detected sentinel instruction in EX stage at time 442360ns
# [TB][mhartid 206 - Tile (14, 12)] detected sentinel instruction in EX stage at time 442370ns
# [TB][mhartid 191 - Tile (15, 11)] detected sentinel instruction in EX stage at time 442385ns
# [mhartid 5] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 442405ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 442440ns
# [TB][mhartid 123 - Tile (11, 7)] detected sentinel instruction in EX stage at time 442450ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 442465ns
# [TB][mhartid 236 - Tile (12, 14)] detected sentinel instruction in EX stage at time 442465ns
# [mhartid 6] sync_count: 1
# [TB][mhartid 251 - Tile (11, 15)] detected sentinel instruction in EX stage at time 442500ns
# [TB][mhartid 222 - Tile (14, 13)] detected sentinel instruction in EX stage at time 442595ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 442605ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 442625ns
# [TB][mhartid 199 - Tile (7, 12)] detected sentinel instruction in EX stage at time 442625ns
# [TB][mhartid 237 - Tile (13, 14)] detected sentinel instruction in EX stage at time 442625ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 442650ns
# [TB][mhartid 207 - Tile (15, 12)] detected sentinel instruction in EX stage at time 442650ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 442680ns
# [mhartid 8] sync_count: 1
# [TB][mhartid 124 - Tile (12, 7)] detected sentinel instruction in EX stage at time 442715ns
# [TB][mhartid 252 - Tile (12, 15)] detected sentinel instruction in EX stage at time 442765ns
# [mhartid 9] sync_count: 1
# [TB][mhartid 238 - Tile (14, 14)] detected sentinel instruction in EX stage at time 442830ns
# [TB][mhartid 215 - Tile (7, 13)] detected sentinel instruction in EX stage at time 442845ns
# [TB][mhartid 223 - Tile (15, 13)] detected sentinel instruction in EX stage at time 442865ns
# [TB][mhartid 125 - Tile (13, 7)] detected sentinel instruction in EX stage at time 442880ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 442885ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 442910ns
# [TB][mhartid 253 - Tile (13, 15)] detected sentinel instruction in EX stage at time 442930ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 442940ns
# [mhartid 16] sync_count: 1
# [TB][mhartid 231 - Tile (7, 14)] detected sentinel instruction in EX stage at time 443120ns
# [TB][mhartid 254 - Tile (14, 15)] detected sentinel instruction in EX stage at time 443120ns
# [TB][mhartid 126 - Tile (14, 7)] detected sentinel instruction in EX stage at time 443130ns
# [TB][mhartid 239 - Tile (15, 14)] detected sentinel instruction in EX stage at time 443150ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 443190ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 443220ns
# [mhartid 17] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected sentinel instruction in EX stage at time 443435ns
# [TB][mhartid 247 - Tile (7, 15)] detected sentinel instruction in EX stage at time 443455ns
# [mhartid 18] sync_count: 1
# [TB][mhartid 127 - Tile (15, 7)] detected sentinel instruction in EX stage at time 443465ns
# [TB][mhartid 255 - Tile (15, 15)] detected sentinel instruction in EX stage at time 443485ns
# [mhartid 10] sync_count: 1
# [mhartid 19] sync_count: 1
# [mhartid 11] sync_count: 1
# [mhartid 12] sync_count: 1
# [mhartid 20] sync_count: 1
# [mhartid 21] sync_count: 1
# [mhartid 7] sync_count: 1
# [mhartid 13] sync_count: 1
# [mhartid 22] sync_count: 1
# [mhartid 32] sync_count: 1
# [mhartid 14] sync_count: 1
# [mhartid 24] sync_count: 1
# [mhartid 33] sync_count: 1
# [mhartid 25] sync_count: 1
# [mhartid 34] sync_count: 1
# [mhartid 26] sync_count: 1
# [mhartid 15] sync_count: 1
# [mhartid 27] sync_count: 1
# [mhartid 35] sync_count: 1
# [mhartid 28] sync_count: 1
# [mhartid 36] sync_count: 1
# [mhartid 29] sync_count: 1
# [mhartid 48] sync_count: 1
# [mhartid 37] sync_count: 1
# [mhartid 38] sync_count: 1
# [mhartid 49] sync_count: 1
# [mhartid 40] sync_count: 1
# [mhartid 30] sync_count: 1
# [mhartid 50] sync_count: 1
# [mhartid 41] sync_count: 1
# [mhartid 23] sync_count: 1
# [mhartid 42] sync_count: 1
# [mhartid 51] sync_count: 1
# [mhartid 31] sync_count: 1
# [mhartid 43] sync_count: 1
# [mhartid 52] sync_count: 1
# [mhartid 44] sync_count: 1
# [mhartid 64] sync_count: 1
# [mhartid 53] sync_count: 1
# [mhartid 54] sync_count: 1
# [mhartid 45] sync_count: 1
# [mhartid 0] NoC Synch test finished...
# [mhartid 56] sync_count: 1
# [mhartid 46] sync_count: 1
# [mhartid 65] sync_count: 1
# [mhartid 57] sync_count: 1
# [mhartid 1] NoC Synch test finished...
# [mhartid 66] sync_count: 1
# [mhartid 58] sync_count: 1
# [mhartid 39] sync_count: 1
# [mhartid 67] sync_count: 1
# [mhartid 2] NoC Synch test finished...
# [mhartid 47] sync_count: 1
# [mhartid 59] sync_count: 1
# [mhartid 3] NoC Synch test finished...
# [mhartid 68] sync_count: 1
# [mhartid 60] sync_count: 1
# [mhartid 69] sync_count: 1
# [mhartid 70] sync_count: 1
# [mhartid 61] sync_count: 1
# [mhartid 4] NoC Synch test finished...
# [mhartid 80] sync_count: 1
# [mhartid 5] NoC Synch test finished...
# [mhartid 81] sync_count: 1
# [mhartid 6] NoC Synch test finished...
# [mhartid 62] sync_count: 1
# [mhartid 72] sync_count: 1
# [mhartid 73] sync_count: 1
# [mhartid 82] sync_count: 1
# [mhartid 8] NoC Synch test finished...
# [mhartid 74] sync_count: 1
# [mhartid 63] sync_count: 1
# [mhartid 9] NoC Synch test finished...
# [mhartid 83] sync_count: 1
# [mhartid 55] sync_count: 1
# [mhartid 75] sync_count: 1
# [mhartid 76] sync_count: 1
# [mhartid 96] sync_count: 1
# [mhartid 84] sync_count: 1
# [mhartid 85] sync_count: 1
# [mhartid 86] sync_count: 1
# [mhartid 97] sync_count: 1
# [mhartid 77] sync_count: 1
# [mhartid 78] sync_count: 1
# [mhartid 88] sync_count: 1
# [mhartid 89] sync_count: 1
# [mhartid 98] sync_count: 1
# [mhartid 90] sync_count: 1
# [mhartid 71] sync_count: 1
# [mhartid 99] sync_count: 1
# [mhartid 79] sync_count: 1
# [mhartid 91] sync_count: 1
# [mhartid 10] NoC Synch test finished...
# [mhartid 7] NoC Synch test finished...
# [mhartid 92] sync_count: 1
# [mhartid 11] NoC Synch test finished...
# [mhartid 93] sync_count: 1
# [mhartid 12] NoC Synch test finished...
# [mhartid 94] sync_count: 1
# [mhartid 13] NoC Synch test finished...
# [mhartid 100] sync_count: 1
# [mhartid 14] NoC Synch test finished...
# [mhartid 87] sync_count: 1
# [mhartid 95] sync_count: 1
# [mhartid 16] NoC Synch test finished...
# [mhartid 101] sync_count: 1
# [mhartid 102] sync_count: 1
# [mhartid 15] NoC Synch test finished...
# [mhartid 17] NoC Synch test finished...
# [mhartid 104] sync_count: 1
# [mhartid 18] NoC Synch test finished...
# [mhartid 105] sync_count: 1
# [mhartid 19] NoC Synch test finished...
# [mhartid 107] sync_count: 1
# [mhartid 106] sync_count: 1
# [mhartid 20] NoC Synch test finished...
# [mhartid 21] NoC Synch test finished...
# [mhartid 108] sync_count: 1
# [mhartid 109] sync_count: 1
# [mhartid 128] sync_count: 1
# [mhartid 22] NoC Synch test finished...
# [mhartid 129] sync_count: 1
# [mhartid 24] NoC Synch test finished...
# [mhartid 110] sync_count: 1
# [mhartid 130] sync_count: 1
# [mhartid 131] sync_count: 1
# [mhartid 26] NoC Synch test finished...
# [mhartid 25] NoC Synch test finished...
# [mhartid 103] sync_count: 1
# [mhartid 27] NoC Synch test finished...
# [mhartid 132] sync_count: 1
# [mhartid 111] sync_count: 1
# [mhartid 133] sync_count: 1
# [mhartid 28] NoC Synch test finished...
# [mhartid 134] sync_count: 1
# [mhartid 144] sync_count: 1
# [mhartid 29] NoC Synch test finished...
# [mhartid 145] sync_count: 1
# [mhartid 136] sync_count: 1
# [mhartid 30] NoC Synch test finished...
# [mhartid 32] NoC Synch test finished...
# [mhartid 138] sync_count: 1
# [mhartid 146] sync_count: 1
# [mhartid 137] sync_count: 1
# [mhartid 112] sync_count: 17
# [mhartid 147] sync_count: 1
# [mhartid 113] sync_count: 17
# [mhartid 139] sync_count: 1
# [mhartid 23] NoC Synch test finished...
# [mhartid 33] NoC Synch test finished...
# [mhartid 31] NoC Synch test finished...
# [mhartid 34] NoC Synch test finished...
# [mhartid 148] sync_count: 1
# [mhartid 114] sync_count: 17
# [mhartid 140] sync_count: 1
# [mhartid 149] sync_count: 1
# [mhartid 141] sync_count: 1
# [mhartid 115] sync_count: 17
# [mhartid 160] sync_count: 1
# [mhartid 150] sync_count: 1
# [mhartid 35] NoC Synch test finished...
# [mhartid 161] sync_count: 1
# [mhartid 36] NoC Synch test finished...
# [mhartid 152] sync_count: 1
# [mhartid 116] sync_count: 17
# [mhartid 117] sync_count: 17
# [mhartid 142] sync_count: 1
# [mhartid 162] sync_count: 1
# [mhartid 153] sync_count: 1
# [mhartid 37] NoC Synch test finished...
# [mhartid 163] sync_count: 1
# [mhartid 118] sync_count: 17
# [mhartid 38] NoC Synch test finished...
# [mhartid 154] sync_count: 1
# [mhartid 155] sync_count: 1
# [mhartid 135] sync_count: 1
# [mhartid 143] sync_count: 1
# [mhartid 120] sync_count: 17
# [mhartid 40] NoC Synch test finished...
# [mhartid 121] sync_count: 17
# [mhartid 164] sync_count: 1
# [mhartid 41] NoC Synch test finished...
# [mhartid 156] sync_count: 1
# [mhartid 176] sync_count: 1
# [mhartid 122] sync_count: 17
# [mhartid 165] sync_count: 1
# [mhartid 43] NoC Synch test finished...
# [mhartid 166] sync_count: 1
# [mhartid 42] NoC Synch test finished...
# [mhartid 123] sync_count: 17
# [mhartid 157] sync_count: 1
# [mhartid 168] sync_count: 1
# [mhartid 44] NoC Synch test finished...
# [mhartid 158] sync_count: 1
# [mhartid 177] sync_count: 1
# [mhartid 169] sync_count: 1
# [mhartid 124] sync_count: 17
# [mhartid 178] sync_count: 1
# [mhartid 170] sync_count: 1
# [mhartid 151] sync_count: 1
# [mhartid 45] NoC Synch test finished...
# [mhartid 125] sync_count: 17
# [mhartid 171] sync_count: 1
# [mhartid 159] sync_count: 1
# [mhartid 179] sync_count: 1
# [mhartid 46] NoC Synch test finished...
# [mhartid 48] NoC Synch test finished...
# [mhartid 126] sync_count: 17
# [mhartid 172] sync_count: 1
# [mhartid 181] sync_count: 1
# [mhartid 180] sync_count: 1
# [mhartid 49] NoC Synch test finished...
# [mhartid 173] sync_count: 1
# [mhartid 119] sync_count: 32
# [mhartid 47] NoC Synch test finished...
# [mhartid 182] sync_count: 1
# [mhartid 39] NoC Synch test finished...
# [mhartid 192] sync_count: 1
# [mhartid 127] sync_count: 17
# [mhartid 50] NoC Synch test finished...
# [mhartid 51] NoC Synch test finished...
# [mhartid 174] sync_count: 1
# [mhartid 184] sync_count: 1
# [mhartid 193] sync_count: 1
# [mhartid 185] sync_count: 1
# [mhartid 194] sync_count: 1
# [mhartid 195] sync_count: 1
# [mhartid 186] sync_count: 1
# [mhartid 167] sync_count: 1
# [mhartid 187] sync_count: 1
# [mhartid 175] sync_count: 1
# [mhartid 52] NoC Synch test finished...
# [mhartid 53] NoC Synch test finished...
# [mhartid 54] NoC Synch test finished...
# [mhartid 188] sync_count: 1
# [mhartid 196] sync_count: 1
# [mhartid 189] sync_count: 1
# [mhartid 56] NoC Synch test finished...
# [mhartid 197] sync_count: 1
# [mhartid 198] sync_count: 1
# [mhartid 208] sync_count: 1
# [mhartid 57] NoC Synch test finished...
# [mhartid 190] sync_count: 1
# [mhartid 200] sync_count: 1
# [mhartid 58] NoC Synch test finished...
# [mhartid 209] sync_count: 1
# [mhartid 201] sync_count: 1
# [mhartid 59] NoC Synch test finished...
# [mhartid 210] sync_count: 1
# [mhartid 183] sync_count: 1
# [mhartid 202] sync_count: 1
# [mhartid 191] sync_count: 1
# [mhartid 60] NoC Synch test finished...
# [mhartid 211] sync_count: 1
# [mhartid 203] sync_count: 1
# [mhartid 61] NoC Synch test finished...
# [mhartid 212] sync_count: 1
# [mhartid 64] NoC Synch test finished...
# [mhartid 62] NoC Synch test finished...
# [mhartid 204] sync_count: 1
# [mhartid 205] sync_count: 1
# [mhartid 213] sync_count: 1
# [mhartid 214] sync_count: 1
# [mhartid 224] sync_count: 1
# [mhartid 63] NoC Synch test finished...
# [mhartid 55] NoC Synch test finished...
# [mhartid 65] NoC Synch test finished...
# [mhartid 216] sync_count: 1
# [mhartid 225] sync_count: 1
# [mhartid 206] sync_count: 1
# [mhartid 66] NoC Synch test finished...
# [mhartid 217] sync_count: 1
# [mhartid 67] NoC Synch test finished...
# [mhartid 218] sync_count: 1
# [mhartid 199] sync_count: 1
# [mhartid 207] sync_count: 1
# [mhartid 226] sync_count: 1
# [mhartid 227] sync_count: 1
# [mhartid 219] sync_count: 1
# [mhartid 220] sync_count: 1
# [mhartid 68] NoC Synch test finished...
# [mhartid 69] NoC Synch test finished...
# [mhartid 70] NoC Synch test finished...
# [mhartid 228] sync_count: 1
# [mhartid 229] sync_count: 1
# [mhartid 221] sync_count: 1
# [mhartid 230] sync_count: 1
# [mhartid 72] NoC Synch test finished...
# [mhartid 240] sync_count: 1
# [mhartid 222] sync_count: 1
# [mhartid 73] NoC Synch test finished...
# [mhartid 232] sync_count: 1
# [mhartid 74] NoC Synch test finished...
# [mhartid 241] sync_count: 1
# [mhartid 233] sync_count: 1
# [mhartid 75] NoC Synch test finished...
# [mhartid 223] sync_count: 1
# [mhartid 215] sync_count: 1
# [mhartid 242] sync_count: 1
# [mhartid 234] sync_count: 1
# [mhartid 235] sync_count: 1
# [mhartid 243] sync_count: 1
# [mhartid 76] NoC Synch test finished...
# [mhartid 236] sync_count: 1
# [mhartid 77] NoC Synch test finished...
# [mhartid 244] sync_count: 1
# [mhartid 245] sync_count: 1
# [mhartid 237] sync_count: 1
# [mhartid 80] NoC Synch test finished...
# [mhartid 246] sync_count: 1
# [mhartid 78] NoC Synch test finished...
# [mhartid 238] sync_count: 1
# [mhartid 71] NoC Synch test finished...
# [mhartid 248] sync_count: 1
# [mhartid 81] NoC Synch test finished...
# [mhartid 79] NoC Synch test finished...
# [mhartid 82] NoC Synch test finished...
# [mhartid 239] sync_count: 1
# [mhartid 249] sync_count: 1
# [mhartid 231] sync_count: 1
# [mhartid 250] sync_count: 1
# [mhartid 83] NoC Synch test finished...
# [mhartid 251] sync_count: 1
# [mhartid 84] NoC Synch test finished...
# [mhartid 85] NoC Synch test finished...
# [mhartid 252] sync_count: 1
# [mhartid 86] NoC Synch test finished...
# [mhartid 253] sync_count: 1
# [mhartid 254] sync_count: 1
# [mhartid 88] NoC Synch test finished...
# [mhartid 89] NoC Synch test finished...
# [mhartid 90] NoC Synch test finished...
# [mhartid 91] NoC Synch test finished...
# [mhartid 255] sync_count: 1
# [mhartid 247] sync_count: 1
# [mhartid 92] NoC Synch test finished...
# [mhartid 93] NoC Synch test finished...
# [mhartid 96] NoC Synch test finished...
# [mhartid 94] NoC Synch test finished...
# [mhartid 97] NoC Synch test finished...
# [mhartid 87] NoC Synch test finished...
# [mhartid 95] NoC Synch test finished...
# [mhartid 98] NoC Synch test finished...
# [mhartid 99] NoC Synch test finished...
# [mhartid 100] NoC Synch test finished...
# [mhartid 101] NoC Synch test finished...
# [mhartid 102] NoC Synch test finished...
# [mhartid 104] NoC Synch test finished...
# [mhartid 105] NoC Synch test finished...
# [mhartid 106] NoC Synch test finished...
# [mhartid 107] NoC Synch test finished...
# [mhartid 108] NoC Synch test finished...
# [mhartid 109] NoC Synch test finished...
# [mhartid 110] NoC Synch test finished...
# [mhartid 111] NoC Synch test finished...
# [mhartid 103] NoC Synch test finished...
# [mhartid 128] NoC Synch test finished...
# [mhartid 129] NoC Synch test finished...
# [mhartid 112] NoC Synch test finished...
# [mhartid 113] NoC Synch test finished...
# [mhartid 130] NoC Synch test finished...
# [mhartid 131] NoC Synch test finished...
# [mhartid 114] NoC Synch test finished...
# [mhartid 115] NoC Synch test finished...
# [mhartid 132] NoC Synch test finished...
# [mhartid 133] NoC Synch test finished...
# [mhartid 116] NoC Synch test finished...
# [mhartid 134] NoC Synch test finished...
# [mhartid 117] NoC Synch test finished...
# [mhartid 118] NoC Synch test finished...
# [mhartid 136] NoC Synch test finished...
# [mhartid 120] NoC Synch test finished...
# [mhartid 137] NoC Synch test finished...
# [mhartid 138] NoC Synch test finished...
# [mhartid 121] NoC Synch test finished...
# [mhartid 122] NoC Synch test finished...
# [mhartid 139] NoC Synch test finished...
# [mhartid 123] NoC Synch test finished...
# [mhartid 141] NoC Synch test finished...
# [mhartid 140] NoC Synch test finished...
# [mhartid 124] NoC Synch test finished...
# [mhartid 125] NoC Synch test finished...
# [mhartid 142] NoC Synch test finished...
# [mhartid 144] NoC Synch test finished...
# [mhartid 145] NoC Synch test finished...
# [mhartid 126] NoC Synch test finished...
# [mhartid 135] NoC Synch test finished...
# [mhartid 127] NoC Synch test finished...
# [mhartid 119] NoC Synch test finished...
# [mhartid 143] NoC Synch test finished...
# [mhartid 146] NoC Synch test finished...
# [mhartid 147] NoC Synch test finished...
# [mhartid 148] NoC Synch test finished...
# [mhartid 149] NoC Synch test finished...
# [mhartid 150] NoC Synch test finished...
# [mhartid 152] NoC Synch test finished...
# [mhartid 153] NoC Synch test finished...
# [mhartid 154] NoC Synch test finished...
# [mhartid 155] NoC Synch test finished...
# [mhartid 156] NoC Synch test finished...
# [mhartid 157] NoC Synch test finished...
# [mhartid 158] NoC Synch test finished...
# [mhartid 160] NoC Synch test finished...
# [mhartid 161] NoC Synch test finished...
# [mhartid 151] NoC Synch test finished...
# [mhartid 159] NoC Synch test finished...
# [mhartid 162] NoC Synch test finished...
# [mhartid 163] NoC Synch test finished...
# [mhartid 164] NoC Synch test finished...
# [mhartid 165] NoC Synch test finished...
# [mhartid 166] NoC Synch test finished...
# [mhartid 168] NoC Synch test finished...
# [mhartid 169] NoC Synch test finished...
# [mhartid 170] NoC Synch test finished...
# [mhartid 171] NoC Synch test finished...
# [mhartid 172] NoC Synch test finished...
# [mhartid 173] NoC Synch test finished...
# [mhartid 176] NoC Synch test finished...
# [mhartid 174] NoC Synch test finished...
# [mhartid 175] NoC Synch test finished...
# [mhartid 167] NoC Synch test finished...
# [mhartid 177] NoC Synch test finished...
# [mhartid 178] NoC Synch test finished...
# [mhartid 179] NoC Synch test finished...
# [mhartid 180] NoC Synch test finished...
# [mhartid 181] NoC Synch test finished...
# [mhartid 182] NoC Synch test finished...
# [mhartid 184] NoC Synch test finished...
# [mhartid 185] NoC Synch test finished...
# [mhartid 187] NoC Synch test finished...
# [mhartid 186] NoC Synch test finished...
# [mhartid 188] NoC Synch test finished...
# [mhartid 189] NoC Synch test finished...
# [mhartid 190] NoC Synch test finished...
# [mhartid 192] NoC Synch test finished...
# [mhartid 183] NoC Synch test finished...
# [mhartid 191] NoC Synch test finished...
# [mhartid 193] NoC Synch test finished...
# [mhartid 194] NoC Synch test finished...
# [mhartid 195] NoC Synch test finished...
# [mhartid 196] NoC Synch test finished...
# [mhartid 198] NoC Synch test finished...
# [mhartid 197] NoC Synch test finished...
# [mhartid 200] NoC Synch test finished...
# [mhartid 201] NoC Synch test finished...
# [mhartid 202] NoC Synch test finished...
# [mhartid 203] NoC Synch test finished...
# [mhartid 205] NoC Synch test finished...
# [mhartid 204] NoC Synch test finished...
# [mhartid 206] NoC Synch test finished...
# [mhartid 208] NoC Synch test finished...
# [mhartid 209] NoC Synch test finished...
# [mhartid 199] NoC Synch test finished...
# [mhartid 207] NoC Synch test finished...
# [mhartid 210] NoC Synch test finished...
# [mhartid 211] NoC Synch test finished...
# [mhartid 212] NoC Synch test finished...
# [mhartid 213] NoC Synch test finished...
# [mhartid 214] NoC Synch test finished...
# [mhartid 216] NoC Synch test finished...
# [mhartid 217] NoC Synch test finished...
# [mhartid 218] NoC Synch test finished...
# [mhartid 219] NoC Synch test finished...
# [mhartid 220] NoC Synch test finished...
# [mhartid 221] NoC Synch test finished...
# [mhartid 222] NoC Synch test finished...
# [mhartid 224] NoC Synch test finished...
# [mhartid 223] NoC Synch test finished...
# [mhartid 225] NoC Synch test finished...
# [mhartid 215] NoC Synch test finished...
# [mhartid 226] NoC Synch test finished...
# [mhartid 227] NoC Synch test finished...
# [mhartid 228] NoC Synch test finished...
# [mhartid 229] NoC Synch test finished...
# [mhartid 230] NoC Synch test finished...
# [mhartid 232] NoC Synch test finished...
# [mhartid 233] NoC Synch test finished...
# [mhartid 234] NoC Synch test finished...
# [mhartid 235] NoC Synch test finished...
# [mhartid 236] NoC Synch test finished...
# [mhartid 237] NoC Synch test finished...
# [mhartid 238] NoC Synch test finished...
# [mhartid 240] NoC Synch test finished...
# [mhartid 239] NoC Synch test finished...
# [mhartid 231] NoC Synch test finished...
# [mhartid 241] NoC Synch test finished...
# [mhartid 242] NoC Synch test finished...
# [mhartid 243] NoC Synch test finished...
# [mhartid 245] NoC Synch test finished...
# [mhartid 244] NoC Synch test finished...
# [mhartid 246] NoC Synch test finished...
# [mhartid 248] NoC Synch test finished...
# [mhartid 249] NoC Synch test finished...
# [mhartid 250] NoC Synch test finished...
# [mhartid 251] NoC Synch test finished...
# [mhartid 252] NoC Synch test finished...
# [mhartid 253] NoC Synch test finished...
# [mhartid 254] NoC Synch test finished...
# [mhartid 247] NoC Synch test finished...
# [mhartid 255] NoC Synch test finished...
# SIMULATION FINISHED WITH EXIT CODE: 7cdede7d7ddede7e7edede7f7fdede8080dede8181dede8282dede8383dede8484dede8585dede8686dede8787dede8888dede8989dede8a8adede8b8bdede8c8cdede8d8ddede8e8edede8f8fdede9090dede9191dede9292dede9393dede9494dede9595dede9696dede9797dede9898dede9999dede9a9adede9b9bdede9c9cdede9d9ddede9e9edede9f9fdedea0a0dedea1a1dedea2a2dedea3a3dedea4a4dedea5a5dedea6a6dedea7a7dedea8a8dedea9a9dedeaaaadedeababdedeacacdedeadaddedeaeaededeafafdedeb0b0dedeb1b1dedeb2b2dedeb3b3dedeb4b4dedeb5b5dedeb6b6dedeb7b7dedeb8b8dedeb9b9dedebabadedebbbbdedebcbcdedebdbddedebebededebfbfdedec0c0dedec1c1dedec2c2dedec3c3dedec4c4dedec5c5dedec6c6dedec7c7dedec8c8dedec9c9dedecacadedecbcbdedeccccdedecdcddedececededecfcfdeded0d0deded1d1deded2d2deded3d3deded4d4deded5d5deded6d6deded7d7deded8d8deded9d9dededadadededbdbdededcdcdededddddededededededfdfdedee0e0dedee1e1dedee2e2dedee3e3dedee4e4dedee5e5dedee6e6dedee7e7dedee8e8dedee9e9dedeeaeadedeebebdedeececdedeededdedeeeeededeefefdedef0f0dedef1f1dedef2f2dedef3f3dedef4f4dedef5f5dedef6f6dedef7f7dedef8f8dedef9f9dedefafadedefbfbdedefc
# 
# ** Note: $finish    : /scratch/visachi/redmule_perf/redmule-mesh/target/src/mesh/redmule_mesh_tb.sv(51)
#    Time: 492030 ns  Iteration: 0  Instance: /redmule_mesh_tb
# End time: 14:50:16 on Jan 16,2025, Elapsed time: 1:03:18
# Errors: 0, Warnings: 256
