Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,494
design__inferred_latch__count,0
design__instance__count,19207
design__instance__area,131743
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,24
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,771
design__max_cap_violation__count__corner:nom_tt_025C_1v80,19
power__internal__total,0.002016513841226697
power__switching__total,0.0024832766503095627
power__leakage__total,1.1977445524280483E-7
power__total,0.004499909933656454
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5395284371978458
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.5395284371978458
timing__hold__ws__corner:nom_tt_025C_1v80,0.31122216795698643
timing__setup__ws__corner:nom_tt_025C_1v80,27.609815659674002
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.311222
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,35.700974
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,1501
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,771
design__max_cap_violation__count__corner:nom_ss_100C_1v60,21
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.7571853358630136
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.7571853358630136
timing__hold__ws__corner:nom_ss_100C_1v60,0.8541798621302804
timing__setup__ws__corner:nom_ss_100C_1v60,20.23840352589079
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.854180
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,20.238403
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,771
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,17
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.4444488514131863
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.4444488514131863
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11568635266079944
timing__setup__ws__corner:nom_ff_n40C_1v95,28.36328585612464
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.115686
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,41.088913
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,2340
design__max_fanout_violation__count,771
design__max_cap_violation__count,55
clock__skew__worst_hold,-0.4381494457933038
clock__skew__worst_setup,0.4381210240830696
timing__hold__ws,0.11273515773327535
timing__setup__ws,19.67786345122385
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.112735
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,19.677864
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 400.0 400.0
design__core__bbox,5.52 10.88 394.22 388.96
design__io,211
design__die__area,160000
design__core__area,146960
design__instance__count__stdcell,19207
design__instance__area__stdcell,131743
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.896454
design__instance__utilization__stdcell,0.896454
design__instance__count__class:buffer,46
design__instance__count__class:inverter,78
design__instance__count__class:sequential_cell,1327
design__instance__count__class:multi_input_combinational_cell,4627
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,4525
design__instance__count__class:tap_cell,2115
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,209
design__io__hpwl,8965797
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,364335
design__violations,0
design__instance__count__class:clock_buffer,151
design__instance__count__class:timing_repair_buffer,2355
design__instance__count__class:clock_inverter,1152
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1224
antenna__violating__nets,10
antenna__violating__pins,10
route__antenna_violation__count,10
design__instance__count__class:antenna_cell,7356
antenna_diodes_count,14
route__net,9677
route__net__special,2
route__drc_errors__iter:1,11446
route__wirelength__iter:1,500104
route__drc_errors__iter:2,6486
route__wirelength__iter:2,495877
route__drc_errors__iter:3,6436
route__wirelength__iter:3,494536
route__drc_errors__iter:4,1267
route__wirelength__iter:4,493585
route__drc_errors__iter:5,196
route__wirelength__iter:5,493742
route__drc_errors__iter:6,23
route__wirelength__iter:6,493814
route__drc_errors__iter:7,5
route__wirelength__iter:7,493791
route__drc_errors__iter:8,0
route__wirelength__iter:8,493772
route__drc_errors,0
route__wirelength,493772
route__vias,102193
route__vias__singlecut,102193
route__vias__multicut,0
design__disconnected_pin__count,33
design__critical_disconnected_pin__count,0
route__wirelength__max,1393.82
timing__unannotated_net__count__corner:nom_tt_025C_1v80,227
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,227
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,227
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,10
design__max_fanout_violation__count__corner:min_tt_025C_1v80,771
design__max_cap_violation__count__corner:min_tt_025C_1v80,5
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.5285572129582127
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.5285299014710344
timing__hold__ws__corner:min_tt_025C_1v80,0.3070829233372106
timing__setup__ws__corner:min_tt_025C_1v80,27.770419638780048
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.307083
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,36.003693
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,227
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,658
design__max_fanout_violation__count__corner:min_ss_100C_1v60,771
design__max_cap_violation__count__corner:min_ss_100C_1v60,5
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.7407094036670001
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.740683202402878
timing__hold__ws__corner:min_ss_100C_1v60,0.8462784046405547
timing__setup__ws__corner:min_ss_100C_1v60,20.80240394377875
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.846278
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,20.802404
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,227
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,771
design__max_cap_violation__count__corner:min_ff_n40C_1v95,5
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.4381494457933038
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.4381210240830696
timing__hold__ws__corner:min_ff_n40C_1v95,0.11273515773327535
timing__setup__ws__corner:min_ff_n40C_1v95,28.46933436243609
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.112735
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,41.377514
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,227
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,68
design__max_fanout_violation__count__corner:max_tt_025C_1v80,771
design__max_cap_violation__count__corner:max_tt_025C_1v80,51
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5600906563738627
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.5600906563738627
timing__hold__ws__corner:max_tt_025C_1v80,0.3159022022273517
timing__setup__ws__corner:max_tt_025C_1v80,27.489572285457445
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.315902
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,35.277416
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,227
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,2340
design__max_fanout_violation__count__corner:max_ss_100C_1v60,771
design__max_cap_violation__count__corner:max_ss_100C_1v60,55
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.7767227081360143
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.7767227081360143
timing__hold__ws__corner:max_ss_100C_1v60,0.863038109849688
timing__setup__ws__corner:max_ss_100C_1v60,19.67786345122385
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.863038
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,19.677864
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,227
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,771
design__max_cap_violation__count__corner:max_ff_n40C_1v95,51
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.45996993626986593
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.4557594708410461
timing__hold__ws__corner:max_ff_n40C_1v95,0.11934775727726234
timing__setup__ws__corner:max_ff_n40C_1v95,28.287804899170098
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.119348
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,40.785267
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,227
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,227
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79981
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79994
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.000191136
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000205285
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000564723
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000205285
design_powergrid__voltage__worst,0.000205285
design_powergrid__voltage__worst__net:vccd1,1.79981
design_powergrid__drop__worst,0.000205285
design_powergrid__drop__worst__net:vccd1,0.000191136
design_powergrid__voltage__worst__net:vssd1,0.000205285
design_powergrid__drop__worst__net:vssd1,0.000205285
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000564999999999999977609056733829362428878084756433963775634765625
ir__drop__worst,0.00019100000000000000766227359338955693601747043430805206298828125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
