Drill report for procesor.kicad_pcb
Created on Fri Feb 17 06:09:52 2023

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'procesor.drl' contains
    plated through holes:
    =============================================================
    T1  0.400mm  0.0157"  (132 holes)
    T2  0.600mm  0.0236"  (8 holes)  (with 8 slots)
    T3  1.000mm  0.0394"  (36 holes)
    T4  1.020mm  0.0402"  (2 holes)
    T5  3.200mm  0.1260"  (4 holes)

    Total plated holes count 182


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T6  0.650mm  0.0256"  (4 holes)

    Total unplated holes count 4
