$date
	Fri Aug  8 14:08:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_traffic_light $end
$var wire 2 ! light [1:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var parameter 2 $ GREEN $end
$var parameter 2 % RED $end
$var parameter 2 & YELLOW $end
$var reg 2 ' light [1:0] $end
$var reg 2 ( next_state [1:0] $end
$var reg 2 ) state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 &
b0 %
b1 $
$end
#0
$dumpvars
b0 )
b1 (
b0 '
1#
0"
b0 !
$end
#5
1"
#10
0"
0#
#15
b10 (
b1 !
b1 '
b1 )
1"
#20
0"
#25
b10 !
b10 '
b0 (
b10 )
1"
#30
0"
#35
b1 (
b0 !
b0 '
b0 )
1"
#40
0"
#45
b1 !
b1 '
b10 (
b1 )
1"
#50
0"
#55
b0 (
b10 !
b10 '
b10 )
1"
#60
0"
#65
b0 !
b0 '
b1 (
b0 )
1"
#70
0"
#75
b10 (
b1 !
b1 '
b1 )
1"
#80
0"
#85
b10 !
b10 '
b0 (
b10 )
1"
#90
0"
#95
b1 (
b0 !
b0 '
b0 )
1"
#100
0"
#105
b1 !
b1 '
b10 (
b1 )
1"
