;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 0, @310
	DJN @-1, @-20
	SUB 12, @10
	SUB <-127, 100
	SUB 30, 2
	SUB 30, 2
	MOV -7, <-20
	SUB 30, 2
	ADD 0, 802
	MOV -7, <-20
	SLT 0, 802
	MOV -7, <-20
	CMP <-127, 500
	ADD 0, 802
	DJN 0, <802
	SUB <-127, 100
	MOV -1, <-29
	ADD 30, 2
	SLT <3, @541
	ADD 30, 2
	CMP #-10, 1
	JMP -1, @-29
	CMP #-10, 1
	SUB @127, 106
	SLT -7, <-20
	SLT 30, 2
	MOV -7, <-20
	SUB <3, @541
	ADD 0, 802
	ADD 0, 802
	ADD 30, 9
	SUB @127, 106
	SPL <100, 90
	SPL <100, 90
	SPL <300, 90
	SLT <100, 10
	SLT 0, @310
	SPL 0, <802
	ADD 30, 4
	ADD -1, <-20
	SPL 0, <802
	ADD 30, 4
	ADD 30, 4
	SPL <300, 20
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
