#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Jun 15 11:50:12 2019
# Process ID: 14623
# Current directory: /home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.runs/impl_1
# Command line: vivado -log diagramm_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source diagramm_wrapper.tcl -notrace
# Log file: /home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.runs/impl_1/diagramm_wrapper.vdi
# Journal file: /home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source diagramm_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anzhelika/projekt/diplom/debug_progectv5/ip_sha3/ip_sha3v5_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top diagramm_wrapper -part xc7z010clg225-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.srcs/sources_1/bd/diagramm/ip/diagramm_ip_sha3v5_0_0/diagramm_ip_sha3v5_0_0.dcp' for cell 'diagramm_i/ip_sha3v5_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.srcs/sources_1/bd/diagramm/ip/diagramm_processing_system7_0_0/diagramm_processing_system7_0_0.dcp' for cell 'diagramm_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.srcs/sources_1/bd/diagramm/ip/diagramm_rst_ps7_0_250M_0/diagramm_rst_ps7_0_250M_0.dcp' for cell 'diagramm_i/rst_ps7_0_250M'
INFO: [Project 1-454] Reading design checkpoint '/home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.srcs/sources_1/bd/diagramm/ip/diagramm_auto_pc_0/diagramm_auto_pc_0.dcp' for cell 'diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 307 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.srcs/sources_1/bd/diagramm/ip/diagramm_processing_system7_0_0/diagramm_processing_system7_0_0.xdc] for cell 'diagramm_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.srcs/sources_1/bd/diagramm/ip/diagramm_processing_system7_0_0/diagramm_processing_system7_0_0.xdc] for cell 'diagramm_i/processing_system7_0/inst'
Parsing XDC File [/home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.srcs/sources_1/bd/diagramm/ip/diagramm_rst_ps7_0_250M_0/diagramm_rst_ps7_0_250M_0_board.xdc] for cell 'diagramm_i/rst_ps7_0_250M/U0'
Finished Parsing XDC File [/home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.srcs/sources_1/bd/diagramm/ip/diagramm_rst_ps7_0_250M_0/diagramm_rst_ps7_0_250M_0_board.xdc] for cell 'diagramm_i/rst_ps7_0_250M/U0'
Parsing XDC File [/home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.srcs/sources_1/bd/diagramm/ip/diagramm_rst_ps7_0_250M_0/diagramm_rst_ps7_0_250M_0.xdc] for cell 'diagramm_i/rst_ps7_0_250M/U0'
Finished Parsing XDC File [/home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.srcs/sources_1/bd/diagramm/ip/diagramm_rst_ps7_0_250M_0/diagramm_rst_ps7_0_250M_0.xdc] for cell 'diagramm_i/rst_ps7_0_250M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1697.977 ; gain = 446.668 ; free physical = 396 ; free virtual = 4622
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1697.977 ; gain = 0.000 ; free physical = 390 ; free virtual = 4617

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: c658c3e0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 2134.523 ; gain = 435.547 ; free physical = 106 ; free virtual = 4235

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1743c6044

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2134.523 ; gain = 0.000 ; free physical = 118 ; free virtual = 4247
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1925e531f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2134.523 ; gain = 0.000 ; free physical = 118 ; free virtual = 4246
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 222932bbb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2134.523 ; gain = 0.000 ; free physical = 115 ; free virtual = 4244
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 244 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 222932bbb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2134.523 ; gain = 0.000 ; free physical = 115 ; free virtual = 4244
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 19d3f8ce0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2134.523 ; gain = 0.000 ; free physical = 114 ; free virtual = 4243
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 19d3f8ce0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2134.523 ; gain = 0.000 ; free physical = 114 ; free virtual = 4243
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2134.523 ; gain = 0.000 ; free physical = 114 ; free virtual = 4243
Ending Logic Optimization Task | Checksum: 19d3f8ce0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2134.523 ; gain = 0.000 ; free physical = 114 ; free virtual = 4243

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 19d3f8ce0

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2134.523 ; gain = 0.000 ; free physical = 114 ; free virtual = 4243

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19d3f8ce0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2134.523 ; gain = 0.000 ; free physical = 114 ; free virtual = 4243
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2134.523 ; gain = 436.547 ; free physical = 114 ; free virtual = 4243
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2166.539 ; gain = 0.000 ; free physical = 106 ; free virtual = 4237
INFO: [Common 17-1381] The checkpoint '/home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.runs/impl_1/diagramm_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file diagramm_wrapper_drc_opted.rpt -pb diagramm_wrapper_drc_opted.pb -rpx diagramm_wrapper_drc_opted.rpx
Command: report_drc -file diagramm_wrapper_drc_opted.rpt -pb diagramm_wrapper_drc_opted.pb -rpx diagramm_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.runs/impl_1/diagramm_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2254.582 ; gain = 0.000 ; free physical = 120 ; free virtual = 4230
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fef45be6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2254.582 ; gain = 0.000 ; free physical = 120 ; free virtual = 4230
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2254.582 ; gain = 0.000 ; free physical = 120 ; free virtual = 4230

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c40e8542

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2254.582 ; gain = 0.000 ; free physical = 108 ; free virtual = 4219

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e9935d7f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2254.582 ; gain = 0.000 ; free physical = 139 ; free virtual = 4191

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e9935d7f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2254.582 ; gain = 0.000 ; free physical = 139 ; free virtual = 4191
Phase 1 Placer Initialization | Checksum: e9935d7f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2254.582 ; gain = 0.000 ; free physical = 139 ; free virtual = 4191

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: e369eaee

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2278.617 ; gain = 24.035 ; free physical = 127 ; free virtual = 4180

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/start. Replicated 10 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 10 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 10 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2286.621 ; gain = 0.000 ; free physical = 110 ; free virtual = 4165
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2286.621 ; gain = 0.000 ; free physical = 110 ; free virtual = 4165
INFO: [Physopt 32-46] Identified 1 candidate net for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2286.621 ; gain = 0.000 ; free physical = 110 ; free virtual = 4165

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |           10  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Critical Cell      |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |           10  |              0  |                     1  |           0  |           2  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 11d27bc0f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:11 . Memory (MB): peak = 2286.621 ; gain = 32.039 ; free physical = 109 ; free virtual = 4165
Phase 2 Global Placement | Checksum: e82fd642

Time (s): cpu = 00:00:33 ; elapsed = 00:00:12 . Memory (MB): peak = 2286.621 ; gain = 32.039 ; free physical = 116 ; free virtual = 4171

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e82fd642

Time (s): cpu = 00:00:33 ; elapsed = 00:00:12 . Memory (MB): peak = 2286.621 ; gain = 32.039 ; free physical = 116 ; free virtual = 4171

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ef4a3edc

Time (s): cpu = 00:00:35 ; elapsed = 00:00:12 . Memory (MB): peak = 2286.621 ; gain = 32.039 ; free physical = 115 ; free virtual = 4170

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 94a26703

Time (s): cpu = 00:00:35 ; elapsed = 00:00:13 . Memory (MB): peak = 2286.621 ; gain = 32.039 ; free physical = 115 ; free virtual = 4170

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 94a26703

Time (s): cpu = 00:00:35 ; elapsed = 00:00:13 . Memory (MB): peak = 2286.621 ; gain = 32.039 ; free physical = 115 ; free virtual = 4170

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 94a26703

Time (s): cpu = 00:00:35 ; elapsed = 00:00:13 . Memory (MB): peak = 2286.621 ; gain = 32.039 ; free physical = 115 ; free virtual = 4170

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 8124e1a1

Time (s): cpu = 00:00:36 ; elapsed = 00:00:13 . Memory (MB): peak = 2286.621 ; gain = 32.039 ; free physical = 111 ; free virtual = 4167

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1b4fd12f8

Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 2286.621 ; gain = 32.039 ; free physical = 115 ; free virtual = 4142

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 16e746570

Time (s): cpu = 00:00:51 ; elapsed = 00:00:27 . Memory (MB): peak = 2286.621 ; gain = 32.039 ; free physical = 115 ; free virtual = 4143

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 16e746570

Time (s): cpu = 00:00:51 ; elapsed = 00:00:27 . Memory (MB): peak = 2286.621 ; gain = 32.039 ; free physical = 115 ; free virtual = 4143

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1d5d836ed

Time (s): cpu = 00:01:01 ; elapsed = 00:00:31 . Memory (MB): peak = 2286.621 ; gain = 32.039 ; free physical = 116 ; free virtual = 4144
Phase 3 Detail Placement | Checksum: 1d5d836ed

Time (s): cpu = 00:01:01 ; elapsed = 00:00:31 . Memory (MB): peak = 2286.621 ; gain = 32.039 ; free physical = 116 ; free virtual = 4144

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2365a09e7

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/sel, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 2365a09e7

Time (s): cpu = 00:01:08 ; elapsed = 00:00:33 . Memory (MB): peak = 2286.621 ; gain = 32.039 ; free physical = 121 ; free virtual = 4149
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.782. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 20949c2a0

Time (s): cpu = 00:01:24 ; elapsed = 00:00:45 . Memory (MB): peak = 2286.621 ; gain = 32.039 ; free physical = 117 ; free virtual = 4145
Phase 4.1 Post Commit Optimization | Checksum: 20949c2a0

Time (s): cpu = 00:01:24 ; elapsed = 00:00:45 . Memory (MB): peak = 2286.621 ; gain = 32.039 ; free physical = 117 ; free virtual = 4145

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20949c2a0

Time (s): cpu = 00:01:25 ; elapsed = 00:00:45 . Memory (MB): peak = 2286.621 ; gain = 32.039 ; free physical = 117 ; free virtual = 4145

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 20949c2a0

Time (s): cpu = 00:01:25 ; elapsed = 00:00:45 . Memory (MB): peak = 2286.621 ; gain = 32.039 ; free physical = 117 ; free virtual = 4145

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 26e63c2dc

Time (s): cpu = 00:01:25 ; elapsed = 00:00:45 . Memory (MB): peak = 2286.621 ; gain = 32.039 ; free physical = 118 ; free virtual = 4146
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 26e63c2dc

Time (s): cpu = 00:01:25 ; elapsed = 00:00:45 . Memory (MB): peak = 2286.621 ; gain = 32.039 ; free physical = 118 ; free virtual = 4146
Ending Placer Task | Checksum: 1be0dad39

Time (s): cpu = 00:01:25 ; elapsed = 00:00:45 . Memory (MB): peak = 2286.621 ; gain = 32.039 ; free physical = 131 ; free virtual = 4160
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:28 ; elapsed = 00:00:47 . Memory (MB): peak = 2286.621 ; gain = 32.039 ; free physical = 131 ; free virtual = 4160
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2286.621 ; gain = 0.000 ; free physical = 102 ; free virtual = 4153
INFO: [Common 17-1381] The checkpoint '/home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.runs/impl_1/diagramm_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file diagramm_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2286.621 ; gain = 0.000 ; free physical = 120 ; free virtual = 4152
INFO: [runtcl-4] Executing : report_utilization -file diagramm_wrapper_utilization_placed.rpt -pb diagramm_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2286.621 ; gain = 0.000 ; free physical = 124 ; free virtual = 4157
INFO: [runtcl-4] Executing : report_control_sets -verbose -file diagramm_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2286.621 ; gain = 0.000 ; free physical = 149 ; free virtual = 4155
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c67c97b5 ConstDB: 0 ShapeSum: f7911584 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 117bed922

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2296.543 ; gain = 9.922 ; free physical = 100 ; free virtual = 4078
Post Restoration Checksum: NetGraph: 90441955 NumContArr: 877abfcd Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 117bed922

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2296.543 ; gain = 9.922 ; free physical = 100 ; free virtual = 4079

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 117bed922

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2302.531 ; gain = 15.910 ; free physical = 133 ; free virtual = 4051

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 117bed922

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2302.531 ; gain = 15.910 ; free physical = 133 ; free virtual = 4051
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1f0db5357

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2435.812 ; gain = 149.191 ; free physical = 205 ; free virtual = 4030
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.783 | TNS=-1380.041| WHS=-0.145 | THS=-9.449 |

Phase 2 Router Initialization | Checksum: 203431f4f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2435.812 ; gain = 149.191 ; free physical = 205 ; free virtual = 4030

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 21e11ecb5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 2435.812 ; gain = 149.191 ; free physical = 202 ; free virtual = 4027

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2885
 Number of Nodes with overlaps = 689
 Number of Nodes with overlaps = 347
 Number of Nodes with overlaps = 222
 Number of Nodes with overlaps = 122
 Number of Nodes with overlaps = 92
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.002 | TNS=-3033.576| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17fdd6f93

Time (s): cpu = 00:03:31 ; elapsed = 00:01:03 . Memory (MB): peak = 2435.812 ; gain = 149.191 ; free physical = 197 ; free virtual = 4022

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.016 | TNS=-3006.866| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: dc02f501

Time (s): cpu = 00:03:58 ; elapsed = 00:01:13 . Memory (MB): peak = 2435.812 ; gain = 149.191 ; free physical = 196 ; free virtual = 4021
Phase 4 Rip-up And Reroute | Checksum: dc02f501

Time (s): cpu = 00:03:58 ; elapsed = 00:01:13 . Memory (MB): peak = 2435.812 ; gain = 149.191 ; free physical = 196 ; free virtual = 4021

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 185797c11

Time (s): cpu = 00:04:00 ; elapsed = 00:01:14 . Memory (MB): peak = 2435.812 ; gain = 149.191 ; free physical = 196 ; free virtual = 4022
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.939 | TNS=-2877.733| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 10f30ff34

Time (s): cpu = 00:04:00 ; elapsed = 00:01:14 . Memory (MB): peak = 2435.812 ; gain = 149.191 ; free physical = 197 ; free virtual = 4022

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10f30ff34

Time (s): cpu = 00:04:00 ; elapsed = 00:01:14 . Memory (MB): peak = 2435.812 ; gain = 149.191 ; free physical = 197 ; free virtual = 4023
Phase 5 Delay and Skew Optimization | Checksum: 10f30ff34

Time (s): cpu = 00:04:00 ; elapsed = 00:01:14 . Memory (MB): peak = 2435.812 ; gain = 149.191 ; free physical = 197 ; free virtual = 4023

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13e052c78

Time (s): cpu = 00:04:02 ; elapsed = 00:01:14 . Memory (MB): peak = 2435.812 ; gain = 149.191 ; free physical = 197 ; free virtual = 4022
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.939 | TNS=-2878.754| WHS=0.045  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1622ffa2c

Time (s): cpu = 00:04:02 ; elapsed = 00:01:14 . Memory (MB): peak = 2435.812 ; gain = 149.191 ; free physical = 197 ; free virtual = 4022
Phase 6 Post Hold Fix | Checksum: 1622ffa2c

Time (s): cpu = 00:04:02 ; elapsed = 00:01:14 . Memory (MB): peak = 2435.812 ; gain = 149.191 ; free physical = 197 ; free virtual = 4022

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 44.1064 %
  Global Horizontal Routing Utilization  = 31.8019 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 8x8 Area, Max Cong = 87.2325%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X8Y52 -> INT_R_X15Y59
   INT_L_X16Y52 -> INT_R_X23Y59
   INT_L_X8Y44 -> INT_R_X15Y51
South Dir 8x8 Area, Max Cong = 89.0203%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X8Y52 -> INT_R_X15Y59
   INT_L_X16Y52 -> INT_R_X23Y59
East Dir 4x4 Area, Max Cong = 88.7868%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X12Y56 -> INT_R_X15Y59
   INT_L_X12Y52 -> INT_R_X15Y55
West Dir 1x1 Area, Max Cong = 95.5882%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X13Y58 -> INT_R_X13Y58
   INT_L_X22Y58 -> INT_L_X22Y58
   INT_L_X22Y57 -> INT_L_X22Y57
   INT_R_X23Y57 -> INT_R_X23Y57
   INT_L_X20Y55 -> INT_L_X20Y55

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 0.833333 Sparse Ratio: 1.4375
Direction: South
----------------
Congested clusters found at Level 3
Effective congestion level: 4 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 0.666667 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 1388e39f5

Time (s): cpu = 00:04:03 ; elapsed = 00:01:14 . Memory (MB): peak = 2435.812 ; gain = 149.191 ; free physical = 197 ; free virtual = 4023

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1388e39f5

Time (s): cpu = 00:04:03 ; elapsed = 00:01:14 . Memory (MB): peak = 2435.812 ; gain = 149.191 ; free physical = 197 ; free virtual = 4022

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 103287954

Time (s): cpu = 00:04:04 ; elapsed = 00:01:15 . Memory (MB): peak = 2435.812 ; gain = 149.191 ; free physical = 197 ; free virtual = 4022

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.939 | TNS=-2878.754| WHS=0.045  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 103287954

Time (s): cpu = 00:04:04 ; elapsed = 00:01:16 . Memory (MB): peak = 2435.812 ; gain = 149.191 ; free physical = 197 ; free virtual = 4022
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:04 ; elapsed = 00:01:16 . Memory (MB): peak = 2435.812 ; gain = 149.191 ; free physical = 236 ; free virtual = 4062

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:08 ; elapsed = 00:01:18 . Memory (MB): peak = 2435.812 ; gain = 149.191 ; free physical = 237 ; free virtual = 4062
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2435.812 ; gain = 0.000 ; free physical = 205 ; free virtual = 4060
INFO: [Common 17-1381] The checkpoint '/home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.runs/impl_1/diagramm_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file diagramm_wrapper_drc_routed.rpt -pb diagramm_wrapper_drc_routed.pb -rpx diagramm_wrapper_drc_routed.rpx
Command: report_drc -file diagramm_wrapper_drc_routed.rpt -pb diagramm_wrapper_drc_routed.pb -rpx diagramm_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.runs/impl_1/diagramm_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file diagramm_wrapper_methodology_drc_routed.rpt -pb diagramm_wrapper_methodology_drc_routed.pb -rpx diagramm_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file diagramm_wrapper_methodology_drc_routed.rpt -pb diagramm_wrapper_methodology_drc_routed.pb -rpx diagramm_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.runs/impl_1/diagramm_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file diagramm_wrapper_power_routed.rpt -pb diagramm_wrapper_power_summary_routed.pb -rpx diagramm_wrapper_power_routed.rpx
Command: report_power -file diagramm_wrapper_power_routed.rpt -pb diagramm_wrapper_power_summary_routed.pb -rpx diagramm_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
86 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file diagramm_wrapper_route_status.rpt -pb diagramm_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file diagramm_wrapper_timing_summary_routed.rpt -pb diagramm_wrapper_timing_summary_routed.pb -rpx diagramm_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file diagramm_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file diagramm_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file diagramm_wrapper_bus_skew_routed.rpt -pb diagramm_wrapper_bus_skew_routed.pb -rpx diagramm_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Jun 15 11:53:37 2019...
